{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": true,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "testsys": {
        "type": "ArmSystem",
        "cxx_class": "gem5::ArmSystem",
        "name": "testsys",
        "path": "testsys",
        "auto_reset_addr": true,
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "gic_cpu_addr": 738205696,
        "have_large_asid_64": false,
        "highest_el_is_64": true,
        "init_param": 0,
        "m5ops_base": 268500992,
        "mem_mode": "atomic",
        "mem_ranges": [
            "2147483648:4294967296"
        ],
        "memories": [
            "testsys.mem_ctrls.dram",
            "testsys.realview.bootmem",
            "testsys.realview.flash0",
            "testsys.realview.flash1",
            "testsys.realview.non_trusted_sram",
            "testsys.realview.trusted_dram",
            "testsys.realview.trusted_sram",
            "testsys.realview.vram"
        ],
        "mmap_using_noreserve": false,
        "multi_proc": true,
        "multi_thread": false,
        "num_work_ids": 16,
        "phys_addr_range_64": 40,
        "readfile": "/home/a599m019/gem5-fullsys-enviroment/configs/run-scripts/example.sh",
        "redirect_paths": [],
        "release": {
            "type": "ArmRelease",
            "cxx_class": "gem5::ArmRelease",
            "name": "release",
            "path": "testsys.release",
            "eventq_index": 0,
            "extensions": [
                "LPAE",
                "VIRTUALIZATION",
                "SECURITY",
                "FEAT_LSE",
                "FEAT_PAN",
                "FEAT_HPDS",
                "FEAT_VMID16",
                "FEAT_RDM",
                "FEAT_UAO",
                "FEAT_LVA",
                "FEAT_LPA",
                "FEAT_SVE",
                "FEAT_FCMA",
                "FEAT_JSCVT",
                "FEAT_PAuth",
                "FEAT_SEL2"
            ]
        },
        "reset_addr": 0,
        "semihosting": null,
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "sve_vl": 1,
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "ArmFsLinux",
            "cxx_class": "gem5::ArmISA::FsLinux",
            "name": "workload",
            "path": "testsys.workload",
            "addr_check": true,
            "boot_loader": [
                "/home/a599m019/gem5-fullsys-enviroment/configs/../resources/boot.arm64"
            ],
            "command_line": "console=ttyAMA0 lpj=19988480 norandmaps root=/dev/vda rw mem=2GB",
            "cpu_release_addr": 2281701368,
            "dtb_addr": 2281701376,
            "dtb_filename": "m5out/system.dtb",
            "early_kernel_symbols": false,
            "enable_context_switch_stats_dump": false,
            "eventq_index": 0,
            "extras": [],
            "extras_addrs": [],
            "initrd_addr": 2283798528,
            "initrd_filename": "",
            "load_addr_mask": 0,
            "load_addr_offset": 2147483648,
            "machine_type": "DTOnly",
            "object_file": "/home/a599m019/gem5-fullsys-enviroment/configs/../resources/vmlinux",
            "panic_on_oops": false,
            "panic_on_panic": false,
            "remote_gdb_port": 7000,
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "testsys.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "testsys.voltage_domain"
        },
        "cpu_cluster": [
            {
                "type": "SubSystem",
                "cxx_class": "gem5::SubSystem",
                "name": "cpu_cluster",
                "path": "testsys.cpu_cluster",
                "eventq_index": 0,
                "thermal_domain": null,
                "clk_domain": {
                    "type": "SrcClockDomain",
                    "cxx_class": "gem5::SrcClockDomain",
                    "name": "clk_domain",
                    "path": "testsys.cpu_cluster.clk_domain",
                    "clock": [
                        250
                    ],
                    "domain_id": -1,
                    "eventq_index": 0,
                    "init_perf_level": 0,
                    "voltage_domain": "testsys.cpu_cluster.voltage_domain"
                },
                "cpus": [
                    {
                        "type": "BaseAtomicSimpleCPU",
                        "cxx_class": "gem5::AtomicSimpleCPU",
                        "name": "cpus0",
                        "path": "testsys.cpu_cluster.cpus0",
                        "branchPred": null,
                        "checker": null,
                        "clk_domain": "testsys.cpu_cluster.clk_domain",
                        "cpu_id": 0,
                        "decoder": [
                            {
                                "type": "ArmDecoder",
                                "cxx_class": "gem5::ArmISA::Decoder",
                                "name": "decoder",
                                "path": "testsys.cpu_cluster.cpus0.decoder",
                                "dvm_enabled": false,
                                "eventq_index": 0,
                                "isa": "testsys.cpu_cluster.cpus0.isa"
                            }
                        ],
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 0,
                        "function_trace": false,
                        "function_trace_start": 0,
                        "interrupts": [
                            {
                                "type": "ArmInterrupts",
                                "cxx_class": "gem5::ArmISA::Interrupts",
                                "name": "interrupts",
                                "path": "testsys.cpu_cluster.cpus0.interrupts",
                                "eventq_index": 0
                            }
                        ],
                        "isa": [
                            {
                                "type": "ArmISA",
                                "cxx_class": "gem5::ArmISA::ISA",
                                "name": "isa",
                                "path": "testsys.cpu_cluster.cpus0.isa",
                                "decoderFlavor": "Generic",
                                "eventq_index": 0,
                                "fpsid": 1090793632,
                                "id_aa64afr0_el1": 0,
                                "id_aa64afr1_el1": 0,
                                "id_aa64dfr0_el1": 15790086,
                                "id_aa64dfr1_el1": 0,
                                "id_aa64isar0_el1": 268435456,
                                "id_aa64isar1_el1": 16846864,
                                "id_aa64mmfr0_el1": 15728642,
                                "id_aa64mmfr1_el1": 1052704,
                                "id_aa64mmfr2_el1": 65552,
                                "id_isar0": 34607377,
                                "id_isar1": 34677009,
                                "id_isar2": 555950401,
                                "id_isar3": 17899825,
                                "id_isar4": 268501314,
                                "id_isar5": 285212672,
                                "id_isar6": 1,
                                "id_mmfr0": 270536963,
                                "id_mmfr1": 0,
                                "id_mmfr2": 19070976,
                                "id_mmfr3": 34611729,
                                "id_mmfr4": 0,
                                "impdef_nop": false,
                                "midr": 0,
                                "pmu": null,
                                "release_se": {
                                    "type": "ArmRelease",
                                    "cxx_class": "gem5::ArmRelease",
                                    "name": "release_se",
                                    "path": "testsys.cpu_cluster.cpus0.isa.release_se",
                                    "eventq_index": 0,
                                    "extensions": [
                                        "CRYPTO",
                                        "FEAT_LSE",
                                        "FEAT_RDM",
                                        "FEAT_SVE",
                                        "FEAT_FCMA",
                                        "FEAT_JSCVT",
                                        "FEAT_PAuth",
                                        "TME"
                                    ]
                                },
                                "sve_vl_se": 1,
                                "system": "testsys"
                            }
                        ],
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 0,
                        "mmu": {
                            "type": "ArmMMU",
                            "cxx_class": "gem5::ArmISA::MMU",
                            "name": "mmu",
                            "path": "testsys.cpu_cluster.cpus0.mmu",
                            "dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "dtb",
                                "path": "testsys.cpu_cluster.cpus0.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus0.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "dtb_walker",
                                "path": "testsys.cpu_cluster.cpus0.mmu.dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[5]",
                                    "is_source": "True"
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "itb",
                                "path": "testsys.cpu_cluster.cpus0.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus0.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "itb_walker",
                                "path": "testsys.cpu_cluster.cpus0.mmu.itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[4]",
                                    "is_source": "True"
                                }
                            },
                            "release_se": "testsys.cpu_cluster.cpus0.isa.release_se",
                            "stage2_dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_dtb",
                                "path": "testsys.cpu_cluster.cpus0.mmu.stage2_dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_dtb_walker",
                                "path": "testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[7]",
                                    "is_source": "True"
                                }
                            },
                            "stage2_itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_itb",
                                "path": "testsys.cpu_cluster.cpus0.mmu.stage2_itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_itb_walker",
                                "path": "testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[6]",
                                    "is_source": "True"
                                }
                            },
                            "sys": "testsys",
                            "l2_shared": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "l2_shared",
                                "path": "testsys.cpu_cluster.cpus0.mmu.l2_shared",
                                "entry_type": "unified",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": null,
                                "partial_levels": [
                                    "L2"
                                ],
                                "size": 1280,
                                "sys": "testsys"
                            }
                        },
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu_cluster.cpus0.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "simpoint_start_insts": [],
                        "simulate_data_stalls": false,
                        "simulate_inst_stalls": false,
                        "socket_id": 0,
                        "switched_out": false,
                        "syscallRetryLatency": 10000,
                        "system": "testsys",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "testsys.cpu_cluster.cpus0.tracer",
                            "eventq_index": 0
                        },
                        "width": 1,
                        "workload": [],
                        "dcache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[3]",
                            "is_source": "True"
                        },
                        "icache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[2]",
                            "is_source": "True"
                        }
                    },
                    {
                        "type": "BaseAtomicSimpleCPU",
                        "cxx_class": "gem5::AtomicSimpleCPU",
                        "name": "cpus1",
                        "path": "testsys.cpu_cluster.cpus1",
                        "branchPred": null,
                        "checker": null,
                        "clk_domain": "testsys.cpu_cluster.clk_domain",
                        "cpu_id": 1,
                        "decoder": [
                            {
                                "type": "ArmDecoder",
                                "cxx_class": "gem5::ArmISA::Decoder",
                                "name": "decoder",
                                "path": "testsys.cpu_cluster.cpus1.decoder",
                                "dvm_enabled": false,
                                "eventq_index": 0,
                                "isa": "testsys.cpu_cluster.cpus1.isa"
                            }
                        ],
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 0,
                        "function_trace": false,
                        "function_trace_start": 0,
                        "interrupts": [
                            {
                                "type": "ArmInterrupts",
                                "cxx_class": "gem5::ArmISA::Interrupts",
                                "name": "interrupts",
                                "path": "testsys.cpu_cluster.cpus1.interrupts",
                                "eventq_index": 0
                            }
                        ],
                        "isa": [
                            {
                                "type": "ArmISA",
                                "cxx_class": "gem5::ArmISA::ISA",
                                "name": "isa",
                                "path": "testsys.cpu_cluster.cpus1.isa",
                                "decoderFlavor": "Generic",
                                "eventq_index": 0,
                                "fpsid": 1090793632,
                                "id_aa64afr0_el1": 0,
                                "id_aa64afr1_el1": 0,
                                "id_aa64dfr0_el1": 15790086,
                                "id_aa64dfr1_el1": 0,
                                "id_aa64isar0_el1": 268435456,
                                "id_aa64isar1_el1": 16846864,
                                "id_aa64mmfr0_el1": 15728642,
                                "id_aa64mmfr1_el1": 1052704,
                                "id_aa64mmfr2_el1": 65552,
                                "id_isar0": 34607377,
                                "id_isar1": 34677009,
                                "id_isar2": 555950401,
                                "id_isar3": 17899825,
                                "id_isar4": 268501314,
                                "id_isar5": 285212672,
                                "id_isar6": 1,
                                "id_mmfr0": 270536963,
                                "id_mmfr1": 0,
                                "id_mmfr2": 19070976,
                                "id_mmfr3": 34611729,
                                "id_mmfr4": 0,
                                "impdef_nop": false,
                                "midr": 0,
                                "pmu": null,
                                "release_se": {
                                    "type": "ArmRelease",
                                    "cxx_class": "gem5::ArmRelease",
                                    "name": "release_se",
                                    "path": "testsys.cpu_cluster.cpus1.isa.release_se",
                                    "eventq_index": 0,
                                    "extensions": [
                                        "CRYPTO",
                                        "FEAT_LSE",
                                        "FEAT_RDM",
                                        "FEAT_SVE",
                                        "FEAT_FCMA",
                                        "FEAT_JSCVT",
                                        "FEAT_PAuth",
                                        "TME"
                                    ]
                                },
                                "sve_vl_se": 1,
                                "system": "testsys"
                            }
                        ],
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 0,
                        "mmu": {
                            "type": "ArmMMU",
                            "cxx_class": "gem5::ArmISA::MMU",
                            "name": "mmu",
                            "path": "testsys.cpu_cluster.cpus1.mmu",
                            "dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "dtb",
                                "path": "testsys.cpu_cluster.cpus1.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus1.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "dtb_walker",
                                "path": "testsys.cpu_cluster.cpus1.mmu.dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[11]",
                                    "is_source": "True"
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "itb",
                                "path": "testsys.cpu_cluster.cpus1.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus1.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "itb_walker",
                                "path": "testsys.cpu_cluster.cpus1.mmu.itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[10]",
                                    "is_source": "True"
                                }
                            },
                            "release_se": "testsys.cpu_cluster.cpus1.isa.release_se",
                            "stage2_dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_dtb",
                                "path": "testsys.cpu_cluster.cpus1.mmu.stage2_dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_dtb_walker",
                                "path": "testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[13]",
                                    "is_source": "True"
                                }
                            },
                            "stage2_itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_itb",
                                "path": "testsys.cpu_cluster.cpus1.mmu.stage2_itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_itb_walker",
                                "path": "testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[12]",
                                    "is_source": "True"
                                }
                            },
                            "sys": "testsys",
                            "l2_shared": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "l2_shared",
                                "path": "testsys.cpu_cluster.cpus1.mmu.l2_shared",
                                "entry_type": "unified",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": null,
                                "partial_levels": [
                                    "L2"
                                ],
                                "size": 1280,
                                "sys": "testsys"
                            }
                        },
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu_cluster.cpus1.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "simpoint_start_insts": [],
                        "simulate_data_stalls": false,
                        "simulate_inst_stalls": false,
                        "socket_id": 0,
                        "switched_out": false,
                        "syscallRetryLatency": 10000,
                        "system": "testsys",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "testsys.cpu_cluster.cpus1.tracer",
                            "eventq_index": 0
                        },
                        "width": 1,
                        "workload": [],
                        "dcache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[9]",
                            "is_source": "True"
                        },
                        "icache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[8]",
                            "is_source": "True"
                        }
                    },
                    {
                        "type": "BaseAtomicSimpleCPU",
                        "cxx_class": "gem5::AtomicSimpleCPU",
                        "name": "cpus2",
                        "path": "testsys.cpu_cluster.cpus2",
                        "branchPred": null,
                        "checker": null,
                        "clk_domain": "testsys.cpu_cluster.clk_domain",
                        "cpu_id": 2,
                        "decoder": [
                            {
                                "type": "ArmDecoder",
                                "cxx_class": "gem5::ArmISA::Decoder",
                                "name": "decoder",
                                "path": "testsys.cpu_cluster.cpus2.decoder",
                                "dvm_enabled": false,
                                "eventq_index": 0,
                                "isa": "testsys.cpu_cluster.cpus2.isa"
                            }
                        ],
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 0,
                        "function_trace": false,
                        "function_trace_start": 0,
                        "interrupts": [
                            {
                                "type": "ArmInterrupts",
                                "cxx_class": "gem5::ArmISA::Interrupts",
                                "name": "interrupts",
                                "path": "testsys.cpu_cluster.cpus2.interrupts",
                                "eventq_index": 0
                            }
                        ],
                        "isa": [
                            {
                                "type": "ArmISA",
                                "cxx_class": "gem5::ArmISA::ISA",
                                "name": "isa",
                                "path": "testsys.cpu_cluster.cpus2.isa",
                                "decoderFlavor": "Generic",
                                "eventq_index": 0,
                                "fpsid": 1090793632,
                                "id_aa64afr0_el1": 0,
                                "id_aa64afr1_el1": 0,
                                "id_aa64dfr0_el1": 15790086,
                                "id_aa64dfr1_el1": 0,
                                "id_aa64isar0_el1": 268435456,
                                "id_aa64isar1_el1": 16846864,
                                "id_aa64mmfr0_el1": 15728642,
                                "id_aa64mmfr1_el1": 1052704,
                                "id_aa64mmfr2_el1": 65552,
                                "id_isar0": 34607377,
                                "id_isar1": 34677009,
                                "id_isar2": 555950401,
                                "id_isar3": 17899825,
                                "id_isar4": 268501314,
                                "id_isar5": 285212672,
                                "id_isar6": 1,
                                "id_mmfr0": 270536963,
                                "id_mmfr1": 0,
                                "id_mmfr2": 19070976,
                                "id_mmfr3": 34611729,
                                "id_mmfr4": 0,
                                "impdef_nop": false,
                                "midr": 0,
                                "pmu": null,
                                "release_se": {
                                    "type": "ArmRelease",
                                    "cxx_class": "gem5::ArmRelease",
                                    "name": "release_se",
                                    "path": "testsys.cpu_cluster.cpus2.isa.release_se",
                                    "eventq_index": 0,
                                    "extensions": [
                                        "CRYPTO",
                                        "FEAT_LSE",
                                        "FEAT_RDM",
                                        "FEAT_SVE",
                                        "FEAT_FCMA",
                                        "FEAT_JSCVT",
                                        "FEAT_PAuth",
                                        "TME"
                                    ]
                                },
                                "sve_vl_se": 1,
                                "system": "testsys"
                            }
                        ],
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 0,
                        "mmu": {
                            "type": "ArmMMU",
                            "cxx_class": "gem5::ArmISA::MMU",
                            "name": "mmu",
                            "path": "testsys.cpu_cluster.cpus2.mmu",
                            "dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "dtb",
                                "path": "testsys.cpu_cluster.cpus2.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus2.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "dtb_walker",
                                "path": "testsys.cpu_cluster.cpus2.mmu.dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[17]",
                                    "is_source": "True"
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "itb",
                                "path": "testsys.cpu_cluster.cpus2.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus2.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "itb_walker",
                                "path": "testsys.cpu_cluster.cpus2.mmu.itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[16]",
                                    "is_source": "True"
                                }
                            },
                            "release_se": "testsys.cpu_cluster.cpus2.isa.release_se",
                            "stage2_dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_dtb",
                                "path": "testsys.cpu_cluster.cpus2.mmu.stage2_dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_dtb_walker",
                                "path": "testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[19]",
                                    "is_source": "True"
                                }
                            },
                            "stage2_itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_itb",
                                "path": "testsys.cpu_cluster.cpus2.mmu.stage2_itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_itb_walker",
                                "path": "testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[18]",
                                    "is_source": "True"
                                }
                            },
                            "sys": "testsys",
                            "l2_shared": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "l2_shared",
                                "path": "testsys.cpu_cluster.cpus2.mmu.l2_shared",
                                "entry_type": "unified",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": null,
                                "partial_levels": [
                                    "L2"
                                ],
                                "size": 1280,
                                "sys": "testsys"
                            }
                        },
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu_cluster.cpus2.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "simpoint_start_insts": [],
                        "simulate_data_stalls": false,
                        "simulate_inst_stalls": false,
                        "socket_id": 0,
                        "switched_out": false,
                        "syscallRetryLatency": 10000,
                        "system": "testsys",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "testsys.cpu_cluster.cpus2.tracer",
                            "eventq_index": 0
                        },
                        "width": 1,
                        "workload": [],
                        "dcache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[15]",
                            "is_source": "True"
                        },
                        "icache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[14]",
                            "is_source": "True"
                        }
                    },
                    {
                        "type": "BaseAtomicSimpleCPU",
                        "cxx_class": "gem5::AtomicSimpleCPU",
                        "name": "cpus3",
                        "path": "testsys.cpu_cluster.cpus3",
                        "branchPred": null,
                        "checker": null,
                        "clk_domain": "testsys.cpu_cluster.clk_domain",
                        "cpu_id": 3,
                        "decoder": [
                            {
                                "type": "ArmDecoder",
                                "cxx_class": "gem5::ArmISA::Decoder",
                                "name": "decoder",
                                "path": "testsys.cpu_cluster.cpus3.decoder",
                                "dvm_enabled": false,
                                "eventq_index": 0,
                                "isa": "testsys.cpu_cluster.cpus3.isa"
                            }
                        ],
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 0,
                        "function_trace": false,
                        "function_trace_start": 0,
                        "interrupts": [
                            {
                                "type": "ArmInterrupts",
                                "cxx_class": "gem5::ArmISA::Interrupts",
                                "name": "interrupts",
                                "path": "testsys.cpu_cluster.cpus3.interrupts",
                                "eventq_index": 0
                            }
                        ],
                        "isa": [
                            {
                                "type": "ArmISA",
                                "cxx_class": "gem5::ArmISA::ISA",
                                "name": "isa",
                                "path": "testsys.cpu_cluster.cpus3.isa",
                                "decoderFlavor": "Generic",
                                "eventq_index": 0,
                                "fpsid": 1090793632,
                                "id_aa64afr0_el1": 0,
                                "id_aa64afr1_el1": 0,
                                "id_aa64dfr0_el1": 15790086,
                                "id_aa64dfr1_el1": 0,
                                "id_aa64isar0_el1": 268435456,
                                "id_aa64isar1_el1": 16846864,
                                "id_aa64mmfr0_el1": 15728642,
                                "id_aa64mmfr1_el1": 1052704,
                                "id_aa64mmfr2_el1": 65552,
                                "id_isar0": 34607377,
                                "id_isar1": 34677009,
                                "id_isar2": 555950401,
                                "id_isar3": 17899825,
                                "id_isar4": 268501314,
                                "id_isar5": 285212672,
                                "id_isar6": 1,
                                "id_mmfr0": 270536963,
                                "id_mmfr1": 0,
                                "id_mmfr2": 19070976,
                                "id_mmfr3": 34611729,
                                "id_mmfr4": 0,
                                "impdef_nop": false,
                                "midr": 0,
                                "pmu": null,
                                "release_se": {
                                    "type": "ArmRelease",
                                    "cxx_class": "gem5::ArmRelease",
                                    "name": "release_se",
                                    "path": "testsys.cpu_cluster.cpus3.isa.release_se",
                                    "eventq_index": 0,
                                    "extensions": [
                                        "CRYPTO",
                                        "FEAT_LSE",
                                        "FEAT_RDM",
                                        "FEAT_SVE",
                                        "FEAT_FCMA",
                                        "FEAT_JSCVT",
                                        "FEAT_PAuth",
                                        "TME"
                                    ]
                                },
                                "sve_vl_se": 1,
                                "system": "testsys"
                            }
                        ],
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 0,
                        "mmu": {
                            "type": "ArmMMU",
                            "cxx_class": "gem5::ArmISA::MMU",
                            "name": "mmu",
                            "path": "testsys.cpu_cluster.cpus3.mmu",
                            "dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "dtb",
                                "path": "testsys.cpu_cluster.cpus3.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus3.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "dtb_walker",
                                "path": "testsys.cpu_cluster.cpus3.mmu.dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[23]",
                                    "is_source": "True"
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "itb",
                                "path": "testsys.cpu_cluster.cpus3.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": "testsys.cpu_cluster.cpus3.mmu.l2_shared",
                                "partial_levels": [],
                                "size": 64,
                                "sys": "testsys"
                            },
                            "itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "itb_walker",
                                "path": "testsys.cpu_cluster.cpus3.mmu.itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[22]",
                                    "is_source": "True"
                                }
                            },
                            "release_se": "testsys.cpu_cluster.cpus3.isa.release_se",
                            "stage2_dtb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_dtb",
                                "path": "testsys.cpu_cluster.cpus3.mmu.stage2_dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_dtb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_dtb_walker",
                                "path": "testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[25]",
                                    "is_source": "True"
                                }
                            },
                            "stage2_itb": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "stage2_itb",
                                "path": "testsys.cpu_cluster.cpus3.mmu.stage2_itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "next_level": null,
                                "partial_levels": [],
                                "size": 32,
                                "sys": "testsys"
                            },
                            "stage2_itb_walker": {
                                "type": "ArmTableWalker",
                                "cxx_class": "gem5::ArmISA::TableWalker",
                                "name": "stage2_itb_walker",
                                "path": "testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker",
                                "clk_domain": "testsys.cpu_cluster.clk_domain",
                                "eventq_index": 0,
                                "is_stage2": true,
                                "num_squash_per_cycle": 2,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "sys": "testsys",
                                "port": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "testsys.membus.cpu_side_ports[24]",
                                    "is_source": "True"
                                }
                            },
                            "sys": "testsys",
                            "l2_shared": {
                                "type": "ArmTLB",
                                "cxx_class": "gem5::ArmISA::TLB",
                                "name": "l2_shared",
                                "path": "testsys.cpu_cluster.cpus3.mmu.l2_shared",
                                "entry_type": "unified",
                                "eventq_index": 0,
                                "is_stage2": false,
                                "next_level": null,
                                "partial_levels": [
                                    "L2"
                                ],
                                "size": 1280,
                                "sys": "testsys"
                            }
                        },
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu_cluster.cpus3.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "simpoint_start_insts": [],
                        "simulate_data_stalls": false,
                        "simulate_inst_stalls": false,
                        "socket_id": 0,
                        "switched_out": false,
                        "syscallRetryLatency": 10000,
                        "system": "testsys",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "testsys.cpu_cluster.cpus3.tracer",
                            "eventq_index": 0
                        },
                        "width": 1,
                        "workload": [],
                        "dcache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[21]",
                            "is_source": "True"
                        },
                        "icache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[20]",
                            "is_source": "True"
                        }
                    }
                ],
                "voltage_domain": {
                    "type": "VoltageDomain",
                    "cxx_class": "gem5::VoltageDomain",
                    "name": "voltage_domain",
                    "path": "testsys.cpu_cluster.voltage_domain",
                    "eventq_index": 0,
                    "voltage": [
                        1.0
                    ]
                }
            }
        ],
        "dmabridge": {
            "type": "Bridge",
            "cxx_class": "gem5::Bridge",
            "name": "dmabridge",
            "path": "testsys.dmabridge",
            "clk_domain": "testsys.clk_domain",
            "delay": 50000,
            "eventq_index": 0,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.dmabridge.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ranges": [
                "2147483648:4294967296"
            ],
            "req_size": 16,
            "resp_size": 16,
            "cpu_side_port": {
                "role": "GEM5 RESPONDER",
                "peer": "testsys.iobus.mem_side_ports[1]",
                "is_source": "False"
            },
            "mem_side_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.membus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "testsys.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "testsys.clk_domain",
            "transition_latency": 100000000
        },
        "iobridge": {
            "type": "Bridge",
            "cxx_class": "gem5::Bridge",
            "name": "iobridge",
            "path": "testsys.iobridge",
            "clk_domain": "testsys.clk_domain",
            "delay": 50000,
            "eventq_index": 0,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.iobridge.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ranges": [
                "201326592:536870912",
                "788529152:2147483648"
            ],
            "req_size": 16,
            "resp_size": 16,
            "cpu_side_port": {
                "role": "GEM5 RESPONDER",
                "peer": "testsys.membus.mem_side_ports[1]",
                "is_source": "False"
            },
            "mem_side_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.iobus.cpu_side_ports[1]",
                "is_source": "True"
            }
        },
        "iobus": {
            "type": "NoncoherentXBar",
            "cxx_class": "gem5::NoncoherentXBar",
            "name": "iobus",
            "path": "testsys.iobus",
            "clk_domain": "testsys.clk_domain",
            "eventq_index": 0,
            "forward_latency": 1,
            "frontend_latency": 2,
            "header_latency": 1,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.iobus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "testsys.pci_devices.dma",
                    "testsys.iobridge.mem_side_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "testsys.pci_devices.pio",
                    "testsys.dmabridge.cpu_side_port",
                    "testsys.realview.flash1.port",
                    "testsys.realview.vram.port",
                    "testsys.realview.realview_io.pio",
                    "testsys.realview.kmi0.pio",
                    "testsys.realview.kmi1.pio",
                    "testsys.realview.watchdog.pio",
                    "testsys.realview.rtc.pio",
                    "testsys.realview.pci_host.pio",
                    "testsys.realview.energy_ctrl.pio",
                    "testsys.realview.pwr_ctrl.pio",
                    "testsys.realview.vio0.pio",
                    "testsys.realview.vio1.pio",
                    "testsys.realview.uart0.pio",
                    "testsys.realview.uart1.pio",
                    "testsys.realview.uart2.pio",
                    "testsys.realview.uart3.pio"
                ],
                "is_source": "True"
            }
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls",
                "path": "testsys.mem_ctrls",
                "clk_domain": "testsys.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "testsys.mem_ctrls.dram",
                    "IDD0": 0.055,
                    "IDD02": 0.0,
                    "IDD2N": 0.032,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.032,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.038,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.038,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.157,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.125,
                    "IDD4W2": 0.0,
                    "IDD5": 0.23500000000000001,
                    "IDD52": 0.0,
                    "IDD6": 0.02,
                    "IDD62": 0.0,
                    "VDD": 1.5,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 0,
                    "banks_per_rank": 8,
                    "beats_per_clock": 2,
                    "burst_length": 8,
                    "clk_domain": "testsys.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 1024,
                    "device_size": 536870912,
                    "devices_per_rank": 8,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.mem_ctrls.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "2147483648:4294967296",
                    "ranks_per_channel": 2,
                    "read_buffer_size": 32,
                    "tAAD": 1250,
                    "tBURST": 5000,
                    "tBURST_MAX": 5000,
                    "tBURST_MIN": 5000,
                    "tCCD_L": 0,
                    "tCCD_L_WR": 0,
                    "tCK": 1250,
                    "tCL": 13750,
                    "tCS": 2500,
                    "tCWL": 13750,
                    "tPPD": 0,
                    "tRAS": 35000,
                    "tRCD": 13750,
                    "tRCD_WR": 13750,
                    "tREFI": 7800000,
                    "tRFC": 260000,
                    "tRP": 13750,
                    "tRRD": 6000,
                    "tRRD_L": 0,
                    "tRTP": 7500,
                    "tRTW": 2500,
                    "tWR": 15000,
                    "tWTR": 7500,
                    "tWTR_L": 7500,
                    "tXAW": 30000,
                    "tXP": 6000,
                    "tXPDLL": 0,
                    "tXS": 270000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.mem_ctrls.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "testsys",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[0]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "testsys.membus",
            "clk_domain": "testsys.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "testsys.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "testsys"
            },
            "snoop_response_latency": 4,
            "system": "testsys",
            "use_default_range": false,
            "width": 16,
            "badaddr_responder": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "badaddr_responder",
                "path": "testsys.membus.badaddr_responder",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 0,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.membus.badaddr_responder.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": true,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "testsys",
                "update_data": false,
                "warn_access": "warn",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.default",
                    "is_source": "False"
                }
            },
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "testsys.dmabridge.mem_side_port",
                    "testsys.system_port",
                    "testsys.cpu_cluster.cpus0.icache_port",
                    "testsys.cpu_cluster.cpus0.dcache_port",
                    "testsys.cpu_cluster.cpus0.mmu.itb_walker.port",
                    "testsys.cpu_cluster.cpus0.mmu.dtb_walker.port",
                    "testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.port",
                    "testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.port",
                    "testsys.cpu_cluster.cpus1.icache_port",
                    "testsys.cpu_cluster.cpus1.dcache_port",
                    "testsys.cpu_cluster.cpus1.mmu.itb_walker.port",
                    "testsys.cpu_cluster.cpus1.mmu.dtb_walker.port",
                    "testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.port",
                    "testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.port",
                    "testsys.cpu_cluster.cpus2.icache_port",
                    "testsys.cpu_cluster.cpus2.dcache_port",
                    "testsys.cpu_cluster.cpus2.mmu.itb_walker.port",
                    "testsys.cpu_cluster.cpus2.mmu.dtb_walker.port",
                    "testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.port",
                    "testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.port",
                    "testsys.cpu_cluster.cpus3.icache_port",
                    "testsys.cpu_cluster.cpus3.dcache_port",
                    "testsys.cpu_cluster.cpus3.mmu.itb_walker.port",
                    "testsys.cpu_cluster.cpus3.mmu.dtb_walker.port",
                    "testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.port",
                    "testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.port"
                ],
                "is_source": "False"
            },
            "default": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.membus.badaddr_responder.pio",
                "is_source": "True"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "testsys.mem_ctrls.port",
                    "testsys.iobridge.cpu_side_port",
                    "testsys.realview.bootmem.port",
                    "testsys.realview.trusted_sram.port",
                    "testsys.realview.trusted_dram.port",
                    "testsys.realview.non_trusted_sram.port",
                    "testsys.realview.flash0.port",
                    "testsys.realview.generic_timer_mem.pio",
                    "testsys.realview.el2_watchdog.pio",
                    "testsys.realview.trusted_watchdog.pio",
                    "testsys.realview.system_watchdog.pio",
                    "testsys.realview.generic_timer_mem.frames0.pio",
                    "testsys.realview.generic_timer_mem.frames1.pio",
                    "testsys.realview.gic.pio",
                    "testsys.realview.vgic.pio",
                    "testsys.realview.gicv2m.pio"
                ],
                "is_source": "True"
            }
        },
        "pci_devices": [
            {
                "type": "PciVirtIO",
                "cxx_class": "gem5::PciVirtIO",
                "name": "pci_devices",
                "path": "testsys.pci_devices",
                "BAR0": {
                    "type": "PciIoBar",
                    "cxx_class": "gem5::PciIoBar",
                    "name": "BAR0",
                    "path": "testsys.pci_devices.BAR0",
                    "eventq_index": 0,
                    "size": 4
                },
                "BAR1": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR1",
                    "path": "testsys.pci_devices.BAR1",
                    "eventq_index": 0
                },
                "BAR2": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR2",
                    "path": "testsys.pci_devices.BAR2",
                    "eventq_index": 0
                },
                "BAR3": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR3",
                    "path": "testsys.pci_devices.BAR3",
                    "eventq_index": 0
                },
                "BAR4": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR4",
                    "path": "testsys.pci_devices.BAR4",
                    "eventq_index": 0
                },
                "BAR5": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR5",
                    "path": "testsys.pci_devices.BAR5",
                    "eventq_index": 0
                },
                "BIST": 0,
                "CacheLineSize": 0,
                "CapabilityPtr": 0,
                "CardbusCIS": 0,
                "ClassCode": 255,
                "Command": 0,
                "DeviceID": 4096,
                "ExpansionROM": 0,
                "HeaderType": 0,
                "InterruptLine": 0,
                "InterruptPin": 1,
                "LatencyTimer": 0,
                "MSICAPBaseOffset": 0,
                "MSICAPCapId": 0,
                "MSICAPMaskBits": 0,
                "MSICAPMsgAddr": 0,
                "MSICAPMsgCtrl": 0,
                "MSICAPMsgData": 0,
                "MSICAPMsgUpperAddr": 0,
                "MSICAPNextCapability": 0,
                "MSICAPPendingBits": 0,
                "MSIXCAPBaseOffset": 0,
                "MSIXCAPCapId": 0,
                "MSIXCAPNextCapability": 0,
                "MSIXMsgCtrl": 0,
                "MSIXPbaOffset": 0,
                "MSIXTableOffset": 0,
                "MaximumLatency": 0,
                "MinimumGrant": 0,
                "PMCAPBaseOffset": 0,
                "PMCAPCapId": 0,
                "PMCAPCapabilities": 0,
                "PMCAPCtrlStatus": 0,
                "PMCAPNextCapability": 0,
                "PXCAPBaseOffset": 0,
                "PXCAPCapId": 0,
                "PXCAPCapabilities": 0,
                "PXCAPDevCap2": 0,
                "PXCAPDevCapabilities": 0,
                "PXCAPDevCtrl": 0,
                "PXCAPDevCtrl2": 0,
                "PXCAPDevStatus": 0,
                "PXCAPLinkCap": 0,
                "PXCAPLinkCtrl": 0,
                "PXCAPLinkStatus": 0,
                "PXCAPNextCapability": 0,
                "ProgIF": 0,
                "Revision": 0,
                "Status": 0,
                "SubClassCode": 0,
                "SubsystemID": 0,
                "SubsystemVendorID": 6900,
                "VendorID": 6900,
                "clk_domain": "testsys.clk_domain",
                "config_latency": 20000,
                "eventq_index": 0,
                "host": "testsys.realview.pci_host",
                "pci_bus": 0,
                "pci_dev": 1,
                "pci_func": 0,
                "pio_latency": 30000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pci_devices.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "sid": 0,
                "ssid": 0,
                "system": "testsys",
                "vio": {
                    "type": "VirtIOBlock",
                    "cxx_class": "gem5::VirtIOBlock",
                    "name": "vio",
                    "path": "testsys.pci_devices.vio",
                    "byte_order": "little",
                    "eventq_index": 0,
                    "image": {
                        "type": "CowDiskImage",
                        "cxx_class": "gem5::CowDiskImage",
                        "name": "image",
                        "path": "testsys.pci_devices.vio.image",
                        "child": {
                            "type": "RawDiskImage",
                            "cxx_class": "gem5::RawDiskImage",
                            "name": "child",
                            "path": "testsys.pci_devices.vio.image.child",
                            "eventq_index": 0,
                            "image_file": "/home/a599m019/gem5-fullsys-enviroment/configs/../resources/rootfs.ext2",
                            "read_only": true
                        },
                        "eventq_index": 0,
                        "image_file": "",
                        "read_only": false,
                        "table_size": 65536
                    },
                    "queueSize": 128,
                    "subsystem": 0,
                    "system": "testsys"
                },
                "dma": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "testsys.iobus.cpu_side_ports[0]",
                    "is_source": "True"
                },
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[0]",
                    "is_source": "False"
                }
            }
        ],
        "realview": {
            "type": "RealView",
            "cxx_class": "gem5::RealView",
            "name": "realview",
            "path": "testsys.realview",
            "eventq_index": 0,
            "system": "testsys",
            "bootmem": {
                "type": "SimpleMemory",
                "cxx_class": "gem5::memory::SimpleMemory",
                "name": "bootmem",
                "path": "testsys.realview.bootmem",
                "bandwidth": "73.000000",
                "clk_domain": "testsys.clk_domain",
                "conf_table_reported": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.bootmem.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:67108864",
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[2]",
                    "is_source": "False"
                }
            },
            "clock24MHz": {
                "type": "SrcClockDomain",
                "cxx_class": "gem5::SrcClockDomain",
                "name": "clock24MHz",
                "path": "testsys.realview.clock24MHz",
                "clock": [
                    41667
                ],
                "domain_id": -1,
                "eventq_index": 0,
                "init_perf_level": 0,
                "voltage_domain": "testsys.realview.io_voltage"
            },
            "clock32KHz": {
                "type": "SrcClockDomain",
                "cxx_class": "gem5::SrcClockDomain",
                "name": "clock32KHz",
                "path": "testsys.realview.clock32KHz",
                "clock": [
                    31250000
                ],
                "domain_id": -1,
                "eventq_index": 0,
                "init_perf_level": 0,
                "voltage_domain": "testsys.realview.io_voltage"
            },
            "dcc": {
                "type": "SubSystem",
                "cxx_class": "gem5::SubSystem",
                "name": "dcc",
                "path": "testsys.realview.dcc",
                "eventq_index": 0,
                "thermal_domain": null,
                "osc_cpu": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_cpu",
                    "path": "testsys.realview.dcc.osc_cpu",
                    "dcc": 0,
                    "device": 0,
                    "eventq_index": 0,
                    "freq": 16667,
                    "max_freq": 16667,
                    "min_freq": 50000,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 1,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_ddr": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_ddr",
                    "path": "testsys.realview.dcc.osc_ddr",
                    "dcc": 0,
                    "device": 8,
                    "eventq_index": 0,
                    "freq": 25000,
                    "max_freq": 0,
                    "min_freq": 0,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 1,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_hsbm": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_hsbm",
                    "path": "testsys.realview.dcc.osc_hsbm",
                    "dcc": 0,
                    "device": 4,
                    "eventq_index": 0,
                    "freq": 25000,
                    "max_freq": 25000,
                    "min_freq": 50000,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 1,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_pxl": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_pxl",
                    "path": "testsys.realview.dcc.osc_pxl",
                    "dcc": 0,
                    "device": 5,
                    "eventq_index": 0,
                    "freq": 42105,
                    "max_freq": 6061,
                    "min_freq": 42088,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 1,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_smb": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_smb",
                    "path": "testsys.realview.dcc.osc_smb",
                    "dcc": 0,
                    "device": 6,
                    "eventq_index": 0,
                    "freq": 20000,
                    "max_freq": 20000,
                    "min_freq": 50000,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 1,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_sys": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_sys",
                    "path": "testsys.realview.dcc.osc_sys",
                    "dcc": 0,
                    "device": 7,
                    "eventq_index": 0,
                    "freq": 16667,
                    "max_freq": 16667,
                    "min_freq": 50000,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 1,
                    "voltage_domain": "testsys.voltage_domain"
                }
            },
            "el2_watchdog": {
                "type": "GenericWatchdog",
                "cxx_class": "gem5::GenericWatchdog",
                "name": "el2_watchdog",
                "path": "testsys.realview.el2_watchdog",
                "clk_domain": "testsys.clk_domain",
                "control_start": 709099520,
                "eventq_index": 0,
                "pio_latency": 10000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.el2_watchdog.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "refresh_start": 709165056,
                "system": "testsys",
                "system_counter": "testsys.realview.sys_counter",
                "ws0": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "ws0",
                    "path": "testsys.realview.el2_watchdog.ws0",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 59,
                    "platform": "testsys.realview"
                },
                "ws1": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "ws1",
                    "path": "testsys.realview.el2_watchdog.ws1",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 60,
                    "platform": "testsys.realview"
                },
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[8]",
                    "is_source": "False"
                }
            },
            "energy_ctrl": {
                "type": "EnergyCtrl",
                "cxx_class": "gem5::EnergyCtrl",
                "name": "energy_ctrl",
                "path": "testsys.realview.energy_ctrl",
                "clk_domain": "testsys.clk_domain",
                "dvfs_handler": "testsys.dvfs_handler",
                "eventq_index": 0,
                "pio_addr": 268435456,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.energy_ctrl.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[10]",
                    "is_source": "False"
                }
            },
            "flash0": {
                "type": "SimpleMemory",
                "cxx_class": "gem5::memory::SimpleMemory",
                "name": "flash0",
                "path": "testsys.realview.flash0",
                "bandwidth": "73.000000",
                "clk_domain": "testsys.clk_domain",
                "conf_table_reported": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.flash0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "134217728:201326592",
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[6]",
                    "is_source": "False"
                }
            },
            "flash1": {
                "type": "CfiMemory",
                "cxx_class": "gem5::memory::CfiMemory",
                "name": "flash1",
                "path": "testsys.realview.flash1",
                "bandwidth": "73.000000",
                "bank_width": 4,
                "blk_size": 65536,
                "clk_domain": "testsys.clk_domain",
                "conf_table_reported": false,
                "device_id": 0,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.flash1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "201326592:268435456",
                "vendor_id": 0,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[2]",
                    "is_source": "False"
                }
            },
            "generic_timer": {
                "type": "GenericTimer",
                "cxx_class": "gem5::GenericTimer",
                "name": "generic_timer",
                "path": "testsys.realview.generic_timer",
                "cntfrq": 25165824,
                "counter": "testsys.realview.sys_counter",
                "eventq_index": 0,
                "int_el1_phys": {
                    "type": "ArmPPI",
                    "cxx_class": "gem5::ArmPPIGen",
                    "name": "int_el1_phys",
                    "path": "testsys.realview.generic_timer.int_el1_phys",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_LOW",
                    "num": 30,
                    "platform": "testsys.realview"
                },
                "int_el1_virt": {
                    "type": "ArmPPI",
                    "cxx_class": "gem5::ArmPPIGen",
                    "name": "int_el1_virt",
                    "path": "testsys.realview.generic_timer.int_el1_virt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_LOW",
                    "num": 27,
                    "platform": "testsys.realview"
                },
                "int_el2_ns_phys": {
                    "type": "ArmPPI",
                    "cxx_class": "gem5::ArmPPIGen",
                    "name": "int_el2_ns_phys",
                    "path": "testsys.realview.generic_timer.int_el2_ns_phys",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_LOW",
                    "num": 26,
                    "platform": "testsys.realview"
                },
                "int_el2_ns_virt": {
                    "type": "ArmPPI",
                    "cxx_class": "gem5::ArmPPIGen",
                    "name": "int_el2_ns_virt",
                    "path": "testsys.realview.generic_timer.int_el2_ns_virt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_LOW",
                    "num": 28,
                    "platform": "testsys.realview"
                },
                "int_el2_s_phys": {
                    "type": "ArmPPI",
                    "cxx_class": "gem5::ArmPPIGen",
                    "name": "int_el2_s_phys",
                    "path": "testsys.realview.generic_timer.int_el2_s_phys",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_LOW",
                    "num": 20,
                    "platform": "testsys.realview"
                },
                "int_el2_s_virt": {
                    "type": "ArmPPI",
                    "cxx_class": "gem5::ArmPPIGen",
                    "name": "int_el2_s_virt",
                    "path": "testsys.realview.generic_timer.int_el2_s_virt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_LOW",
                    "num": 19,
                    "platform": "testsys.realview"
                },
                "int_el3_phys": {
                    "type": "ArmPPI",
                    "cxx_class": "gem5::ArmPPIGen",
                    "name": "int_el3_phys",
                    "path": "testsys.realview.generic_timer.int_el3_phys",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_LOW",
                    "num": 29,
                    "platform": "testsys.realview"
                },
                "system": "testsys"
            },
            "generic_timer_mem": {
                "type": "GenericTimerMem",
                "cxx_class": "gem5::GenericTimerMem",
                "name": "generic_timer_mem",
                "path": "testsys.realview.generic_timer_mem",
                "clk_domain": "testsys.clk_domain",
                "cnt_control_base": 709033984,
                "cnt_ctl_base": 713097216,
                "cnt_read_base": 713031680,
                "counter": "testsys.realview.sys_counter",
                "eventq_index": 0,
                "frames": [
                    {
                        "type": "GenericTimerFrame",
                        "cxx_class": "gem5::GenericTimerFrame",
                        "name": "frames0",
                        "path": "testsys.realview.generic_timer_mem.frames0",
                        "clk_domain": "testsys.clk_domain",
                        "cnt_base": 713162752,
                        "cnt_el0_base": 18446744073709551615,
                        "counter": "testsys.realview.sys_counter",
                        "eventq_index": 0,
                        "int_phys": {
                            "type": "ArmSPI",
                            "cxx_class": "gem5::ArmSPIGen",
                            "name": "int_phys",
                            "path": "testsys.realview.generic_timer_mem.frames0.int_phys",
                            "eventq_index": 0,
                            "int_type": "IRQ_TYPE_LEVEL_HIGH",
                            "num": 57,
                            "platform": "testsys.realview"
                        },
                        "int_virt": {
                            "type": "ArmSPI",
                            "cxx_class": "gem5::ArmSPIGen",
                            "name": "int_virt",
                            "path": "testsys.realview.generic_timer_mem.frames0.int_virt",
                            "eventq_index": 0,
                            "int_type": "IRQ_TYPE_LEVEL_HIGH",
                            "num": 133,
                            "platform": "testsys.realview"
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.realview.generic_timer_mem.frames0.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "testsys",
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "testsys.membus.mem_side_ports[11]",
                            "is_source": "False"
                        }
                    },
                    {
                        "type": "GenericTimerFrame",
                        "cxx_class": "gem5::GenericTimerFrame",
                        "name": "frames1",
                        "path": "testsys.realview.generic_timer_mem.frames1",
                        "clk_domain": "testsys.clk_domain",
                        "cnt_base": 713228288,
                        "cnt_el0_base": 18446744073709551615,
                        "counter": "testsys.realview.sys_counter",
                        "eventq_index": 0,
                        "int_phys": {
                            "type": "ArmSPI",
                            "cxx_class": "gem5::ArmSPIGen",
                            "name": "int_phys",
                            "path": "testsys.realview.generic_timer_mem.frames1.int_phys",
                            "eventq_index": 0,
                            "int_type": "IRQ_TYPE_LEVEL_HIGH",
                            "num": 58,
                            "platform": "testsys.realview"
                        },
                        "int_virt": {
                            "type": "ArmSPI",
                            "cxx_class": "gem5::ArmSPIGen",
                            "name": "int_virt",
                            "path": "testsys.realview.generic_timer_mem.frames1.int_virt",
                            "eventq_index": 0,
                            "int_type": "IRQ_TYPE_LEVEL_HIGH",
                            "num": 134,
                            "platform": "testsys.realview"
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.realview.generic_timer_mem.frames1.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "testsys",
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "testsys.membus.mem_side_ports[12]",
                            "is_source": "False"
                        }
                    }
                ],
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.generic_timer_mem.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[7]",
                    "is_source": "False"
                }
            },
            "gic": {
                "type": "GicV2",
                "cxx_class": "gem5::GicV2",
                "name": "gic",
                "path": "testsys.realview.gic",
                "clk_domain": "testsys.clk_domain",
                "cpu_addr": 738205696,
                "cpu_pio_delay": 10000,
                "cpu_size": 8192,
                "dist_addr": 738201600,
                "dist_pio_delay": 10000,
                "eventq_index": 0,
                "gem5_extensions": false,
                "gicc_iidr": 33690683,
                "gicd_iidr": 33559611,
                "gicd_pidr": 2864272,
                "gicv_iidr": 33690683,
                "int_latency": 10000,
                "it_lines": 512,
                "platform": "testsys.realview",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.gic.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[13]",
                    "is_source": "False"
                }
            },
            "gicv2m": {
                "type": "Gicv2m",
                "cxx_class": "gem5::Gicv2m",
                "name": "gicv2m",
                "path": "testsys.realview.gicv2m",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "frames": [
                    {
                        "type": "Gicv2mFrame",
                        "cxx_class": "gem5::Gicv2mFrame",
                        "name": "frames",
                        "path": "testsys.realview.gicv2m.frames",
                        "addr": 740032512,
                        "eventq_index": 0,
                        "spi_base": 256,
                        "spi_len": 64
                    }
                ],
                "gic": "testsys.realview.gic",
                "pio_delay": 10000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.gicv2m.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[15]",
                    "is_source": "False"
                }
            },
            "io_voltage": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "io_voltage",
                "path": "testsys.realview.io_voltage",
                "eventq_index": 0,
                "voltage": [
                    3.3
                ]
            },
            "kmi0": {
                "type": "Pl050",
                "cxx_class": "gem5::Pl050",
                "name": "kmi0",
                "path": "testsys.realview.kmi0",
                "amba_id": 1314896,
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "int_delay": 100000,
                "interrupt": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "interrupt",
                    "path": "testsys.realview.kmi0.interrupt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 44,
                    "platform": "testsys.realview"
                },
                "pio_addr": 470155264,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.kmi0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ps2": {
                    "type": "PS2Keyboard",
                    "cxx_class": "gem5::ps2::PS2Keyboard",
                    "name": "ps2",
                    "path": "testsys.realview.kmi0.ps2",
                    "eventq_index": 0,
                    "vnc": "testsys.vncserver"
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[5]",
                    "is_source": "False"
                }
            },
            "kmi1": {
                "type": "Pl050",
                "cxx_class": "gem5::Pl050",
                "name": "kmi1",
                "path": "testsys.realview.kmi1",
                "amba_id": 1314896,
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "int_delay": 100000,
                "interrupt": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "interrupt",
                    "path": "testsys.realview.kmi1.interrupt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 45,
                    "platform": "testsys.realview"
                },
                "pio_addr": 470220800,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.kmi1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ps2": {
                    "type": "PS2TouchKit",
                    "cxx_class": "gem5::ps2::TouchKit",
                    "name": "ps2",
                    "path": "testsys.realview.kmi1.ps2",
                    "eventq_index": 0,
                    "vnc": "testsys.vncserver"
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[6]",
                    "is_source": "False"
                }
            },
            "mcc": {
                "type": "SubSystem",
                "cxx_class": "gem5::SubSystem",
                "name": "mcc",
                "path": "testsys.realview.mcc",
                "eventq_index": 0,
                "thermal_domain": null,
                "osc_clcd": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_clcd",
                    "path": "testsys.realview.mcc.osc_clcd",
                    "dcc": 0,
                    "device": 1,
                    "eventq_index": 0,
                    "freq": 42105,
                    "max_freq": 15748,
                    "min_freq": 42105,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 0,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_mcc": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_mcc",
                    "path": "testsys.realview.mcc.osc_mcc",
                    "dcc": 0,
                    "device": 0,
                    "eventq_index": 0,
                    "freq": 20000,
                    "max_freq": 16667,
                    "min_freq": 40000,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 0,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_peripheral": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_peripheral",
                    "path": "testsys.realview.mcc.osc_peripheral",
                    "dcc": 0,
                    "device": 2,
                    "eventq_index": 0,
                    "freq": 41667,
                    "max_freq": 0,
                    "min_freq": 0,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 0,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "osc_system_bus": {
                    "type": "RealViewOsc",
                    "cxx_class": "gem5::RealViewOsc",
                    "name": "osc_system_bus",
                    "path": "testsys.realview.mcc.osc_system_bus",
                    "dcc": 0,
                    "device": 4,
                    "eventq_index": 0,
                    "freq": 41667,
                    "max_freq": 4348,
                    "min_freq": 500000,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 0,
                    "voltage_domain": "testsys.voltage_domain"
                },
                "temp_crtl": {
                    "type": "RealViewTemperatureSensor",
                    "cxx_class": "gem5::RealViewTemperatureSensor",
                    "name": "temp_crtl",
                    "path": "testsys.realview.mcc.temp_crtl",
                    "dcc": 0,
                    "device": 0,
                    "eventq_index": 0,
                    "parent": "testsys.realview.realview_io",
                    "position": 0,
                    "site": 0,
                    "system": "testsys"
                }
            },
            "non_trusted_sram": {
                "type": "SimpleMemory",
                "cxx_class": "gem5::memory::SimpleMemory",
                "name": "non_trusted_sram",
                "path": "testsys.realview.non_trusted_sram",
                "bandwidth": "73.000000",
                "clk_domain": "testsys.clk_domain",
                "conf_table_reported": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.non_trusted_sram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "771751936:771784704",
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[5]",
                    "is_source": "False"
                }
            },
            "pci_host": {
                "type": "GenericArmPciHost",
                "cxx_class": "gem5::GenericArmPciHost",
                "name": "pci_host",
                "path": "testsys.realview.pci_host",
                "clk_domain": "testsys.clk_domain",
                "conf_base": 805306368,
                "conf_device_bits": 12,
                "conf_size": 268435456,
                "eventq_index": 0,
                "int_base": 100,
                "int_count": 4,
                "int_policy": "ARM_PCI_INT_DEV",
                "pci_dma_base": 0,
                "pci_mem_base": 1073741824,
                "pci_pio_base": 788529152,
                "platform": "testsys.realview",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.pci_host.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[9]",
                    "is_source": "False"
                }
            },
            "pwr_ctrl": {
                "type": "FVPBasePwrCtrl",
                "cxx_class": "gem5::FVPBasePwrCtrl",
                "name": "pwr_ctrl",
                "path": "testsys.realview.pwr_ctrl",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "pio_addr": 470810624,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.pwr_ctrl.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[11]",
                    "is_source": "False"
                }
            },
            "realview_io": {
                "type": "RealViewCtrl",
                "cxx_class": "gem5::RealViewCtrl",
                "name": "realview_io",
                "path": "testsys.realview.realview_io",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "idreg": 806359296,
                "pio_addr": 469827584,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.realview_io.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "proc_id0": 335544320,
                "proc_id1": 335544320,
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[4]",
                    "is_source": "False"
                }
            },
            "rtc": {
                "type": "PL031",
                "cxx_class": "gem5::PL031",
                "name": "rtc",
                "path": "testsys.realview.rtc",
                "amba_id": 266289,
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "int_delay": 100000,
                "interrupt": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "interrupt",
                    "path": "testsys.realview.rtc.interrupt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 36,
                    "platform": "testsys.realview"
                },
                "pio_addr": 471269376,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.rtc.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "time": "Thu Jan  1 00:00:00 2009",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[8]",
                    "is_source": "False"
                }
            },
            "sys_counter": {
                "type": "SystemCounter",
                "cxx_class": "gem5::SystemCounter",
                "name": "sys_counter",
                "path": "testsys.realview.sys_counter",
                "eventq_index": 0,
                "freqs": [
                    25165824
                ]
            },
            "system_watchdog": {
                "type": "Sp805",
                "cxx_class": "gem5::Sp805",
                "name": "system_watchdog",
                "path": "testsys.realview.system_watchdog",
                "amba_id": 1316869,
                "clk_domain": "testsys.realview.dcc.osc_sys",
                "eventq_index": 0,
                "int_delay": 100000,
                "interrupt": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "interrupt",
                    "path": "testsys.realview.system_watchdog.interrupt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 130,
                    "platform": "testsys.realview"
                },
                "pio_addr": 721813504,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.system_watchdog.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[10]",
                    "is_source": "False"
                }
            },
            "trusted_dram": {
                "type": "SimpleMemory",
                "cxx_class": "gem5::memory::SimpleMemory",
                "name": "trusted_dram",
                "path": "testsys.realview.trusted_dram",
                "bandwidth": "73.000000",
                "clk_domain": "testsys.clk_domain",
                "conf_table_reported": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.trusted_dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "100663296:134217728",
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[4]",
                    "is_source": "False"
                }
            },
            "trusted_sram": {
                "type": "SimpleMemory",
                "cxx_class": "gem5::memory::SimpleMemory",
                "name": "trusted_sram",
                "path": "testsys.realview.trusted_sram",
                "bandwidth": "73.000000",
                "clk_domain": "testsys.clk_domain",
                "conf_table_reported": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.trusted_sram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "67108864:67371008",
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[3]",
                    "is_source": "False"
                }
            },
            "trusted_watchdog": {
                "type": "Sp805",
                "cxx_class": "gem5::Sp805",
                "name": "trusted_watchdog",
                "path": "testsys.realview.trusted_watchdog",
                "amba_id": 1316869,
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "int_delay": 100000,
                "interrupt": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "interrupt",
                    "path": "testsys.realview.trusted_watchdog.interrupt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 56,
                    "platform": "testsys.realview"
                },
                "pio_addr": 709427200,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.trusted_watchdog.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[9]",
                    "is_source": "False"
                }
            },
            "uart": [
                {
                    "type": "Pl011",
                    "cxx_class": "gem5::Pl011",
                    "name": "uart0",
                    "path": "testsys.realview.uart0",
                    "clk_domain": "testsys.clk_domain",
                    "device": "testsys.terminal",
                    "end_on_eot": false,
                    "eventq_index": 0,
                    "int_delay": 100000,
                    "interrupt": {
                        "type": "ArmSPI",
                        "cxx_class": "gem5::ArmSPIGen",
                        "name": "interrupt",
                        "path": "testsys.realview.uart0.interrupt",
                        "eventq_index": 0,
                        "int_type": "IRQ_TYPE_LEVEL_HIGH",
                        "num": 37,
                        "platform": "testsys.realview"
                    },
                    "pio_addr": 470351872,
                    "pio_latency": 100000,
                    "platform": "testsys.realview",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.realview.uart0.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[14]",
                        "is_source": "False"
                    }
                },
                {
                    "type": "Pl011",
                    "cxx_class": "gem5::Pl011",
                    "name": "uart1",
                    "path": "testsys.realview.uart1",
                    "clk_domain": "testsys.clk_domain",
                    "device": {
                        "type": "Terminal",
                        "cxx_class": "gem5::Terminal",
                        "name": "device",
                        "path": "testsys.realview.uart1.device",
                        "eventq_index": 0,
                        "number": 0,
                        "outfile": "file",
                        "port": 3456
                    },
                    "end_on_eot": false,
                    "eventq_index": 0,
                    "int_delay": 100000,
                    "interrupt": {
                        "type": "ArmSPI",
                        "cxx_class": "gem5::ArmSPIGen",
                        "name": "interrupt",
                        "path": "testsys.realview.uart1.interrupt",
                        "eventq_index": 0,
                        "int_type": "IRQ_TYPE_LEVEL_HIGH",
                        "num": 38,
                        "platform": "testsys.realview"
                    },
                    "pio_addr": 470417408,
                    "pio_latency": 100000,
                    "platform": "testsys.realview",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.realview.uart1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[15]",
                        "is_source": "False"
                    }
                },
                {
                    "type": "Pl011",
                    "cxx_class": "gem5::Pl011",
                    "name": "uart2",
                    "path": "testsys.realview.uart2",
                    "clk_domain": "testsys.clk_domain",
                    "device": {
                        "type": "Terminal",
                        "cxx_class": "gem5::Terminal",
                        "name": "device",
                        "path": "testsys.realview.uart2.device",
                        "eventq_index": 0,
                        "number": 0,
                        "outfile": "file",
                        "port": 3456
                    },
                    "end_on_eot": false,
                    "eventq_index": 0,
                    "int_delay": 100000,
                    "interrupt": {
                        "type": "ArmSPI",
                        "cxx_class": "gem5::ArmSPIGen",
                        "name": "interrupt",
                        "path": "testsys.realview.uart2.interrupt",
                        "eventq_index": 0,
                        "int_type": "IRQ_TYPE_LEVEL_HIGH",
                        "num": 39,
                        "platform": "testsys.realview"
                    },
                    "pio_addr": 470482944,
                    "pio_latency": 100000,
                    "platform": "testsys.realview",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.realview.uart2.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[16]",
                        "is_source": "False"
                    }
                },
                {
                    "type": "Pl011",
                    "cxx_class": "gem5::Pl011",
                    "name": "uart3",
                    "path": "testsys.realview.uart3",
                    "clk_domain": "testsys.clk_domain",
                    "device": {
                        "type": "Terminal",
                        "cxx_class": "gem5::Terminal",
                        "name": "device",
                        "path": "testsys.realview.uart3.device",
                        "eventq_index": 0,
                        "number": 0,
                        "outfile": "file",
                        "port": 3456
                    },
                    "end_on_eot": false,
                    "eventq_index": 0,
                    "int_delay": 100000,
                    "interrupt": {
                        "type": "ArmSPI",
                        "cxx_class": "gem5::ArmSPIGen",
                        "name": "interrupt",
                        "path": "testsys.realview.uart3.interrupt",
                        "eventq_index": 0,
                        "int_type": "IRQ_TYPE_LEVEL_HIGH",
                        "num": 40,
                        "platform": "testsys.realview"
                    },
                    "pio_addr": 470548480,
                    "pio_latency": 100000,
                    "platform": "testsys.realview",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.realview.uart3.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[17]",
                        "is_source": "False"
                    }
                }
            ],
            "vgic": {
                "type": "VGic",
                "cxx_class": "gem5::VGic",
                "name": "vgic",
                "path": "testsys.realview.vgic",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "gic": "testsys.realview.gic",
                "gicv_iidr": 33690683,
                "hv_addr": 738213888,
                "maint_int": 25,
                "pio_delay": 10000,
                "platform": "testsys.realview",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.vgic.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "vcpu_addr": 738222080,
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[14]",
                    "is_source": "False"
                }
            },
            "vio": [
                {
                    "type": "MmioVirtIO",
                    "cxx_class": "gem5::MmioVirtIO",
                    "name": "vio0",
                    "path": "testsys.realview.vio0",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "interrupt": {
                        "type": "ArmSPI",
                        "cxx_class": "gem5::ArmSPIGen",
                        "name": "interrupt",
                        "path": "testsys.realview.vio0.interrupt",
                        "eventq_index": 0,
                        "int_type": "IRQ_TYPE_LEVEL_HIGH",
                        "num": 74,
                        "platform": "testsys.realview"
                    },
                    "pio_addr": 471007232,
                    "pio_latency": 100000,
                    "pio_size": 4096,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.realview.vio0.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "vio": {
                        "type": "VirtIODummyDevice",
                        "cxx_class": "gem5::VirtIODummyDevice",
                        "name": "vio",
                        "path": "testsys.realview.vio0.vio",
                        "byte_order": "little",
                        "eventq_index": 0,
                        "subsystem": 0,
                        "system": "testsys"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[12]",
                        "is_source": "False"
                    }
                },
                {
                    "type": "MmioVirtIO",
                    "cxx_class": "gem5::MmioVirtIO",
                    "name": "vio1",
                    "path": "testsys.realview.vio1",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "interrupt": {
                        "type": "ArmSPI",
                        "cxx_class": "gem5::ArmSPIGen",
                        "name": "interrupt",
                        "path": "testsys.realview.vio1.interrupt",
                        "eventq_index": 0,
                        "int_type": "IRQ_TYPE_LEVEL_HIGH",
                        "num": 75,
                        "platform": "testsys.realview"
                    },
                    "pio_addr": 471072768,
                    "pio_latency": 100000,
                    "pio_size": 4096,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.realview.vio1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "vio": {
                        "type": "VirtIODummyDevice",
                        "cxx_class": "gem5::VirtIODummyDevice",
                        "name": "vio",
                        "path": "testsys.realview.vio1.vio",
                        "byte_order": "little",
                        "eventq_index": 0,
                        "subsystem": 0,
                        "system": "testsys"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[13]",
                        "is_source": "False"
                    }
                }
            ],
            "vram": {
                "type": "SimpleMemory",
                "cxx_class": "gem5::memory::SimpleMemory",
                "name": "vram",
                "path": "testsys.realview.vram",
                "bandwidth": "73.000000",
                "clk_domain": "testsys.clk_domain",
                "conf_table_reported": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.vram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "402653184:436207616",
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[3]",
                    "is_source": "False"
                }
            },
            "watchdog": {
                "type": "Sp805",
                "cxx_class": "gem5::Sp805",
                "name": "watchdog",
                "path": "testsys.realview.watchdog",
                "amba_id": 1316869,
                "clk_domain": "testsys.realview.clock32KHz",
                "eventq_index": 0,
                "int_delay": 100000,
                "interrupt": {
                    "type": "ArmSPI",
                    "cxx_class": "gem5::ArmSPIGen",
                    "name": "interrupt",
                    "path": "testsys.realview.watchdog.interrupt",
                    "eventq_index": 0,
                    "int_type": "IRQ_TYPE_LEVEL_HIGH",
                    "num": 32,
                    "platform": "testsys.realview"
                },
                "pio_addr": 470745088,
                "pio_latency": 100000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.realview.watchdog.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[7]",
                    "is_source": "False"
                }
            }
        },
        "terminal": {
            "type": "Terminal",
            "cxx_class": "gem5::Terminal",
            "name": "terminal",
            "path": "testsys.terminal",
            "eventq_index": 0,
            "number": 0,
            "outfile": "file",
            "port": 3456
        },
        "vncserver": {
            "type": "VncServer",
            "cxx_class": "gem5::VncServer",
            "name": "vncserver",
            "path": "testsys.vncserver",
            "eventq_index": 0,
            "frame_capture": false,
            "img_format": "Auto",
            "number": 0,
            "port": 5900
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "testsys.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "testsys.membus.cpu_side_ports[1]",
            "is_source": "True"
        }
    }
}