Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 12 17:36:15 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                             Path #1                                                                                                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     0.449 |                                                                                                                                                                                                                                                                                                                          21.448 |                     0.641 |
| Logic Delay               | 0.099(23%)                | 6.717(32%)                                                                                                                                                                                                                                                                                                                      | 0.096(15%)                |
| Net Delay                 | 0.350(77%)                | 14.731(68%)                                                                                                                                                                                                                                                                                                                     | 0.545(85%)                |
| Clock Skew                |                    -0.551 |                                                                                                                                                                                                                                                                                                                          -0.121 |                    -0.724 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                         -18.005 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 24% x 6%                                                                                                                                                                                                                                                                                                                        | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                          | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                             509 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                              62 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                              62 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                               3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                              30 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1626]/C   | sr_p.sr_1[1625]/C                                                                                                                                                                                                                                                                                                               | sr_1[532]/C               |
| End Point Pin             | sr_p.sr_1[1625]/D         | sr_1[532]/D                                                                                                                                                                                                                                                                                                                     | delay_block[0][532]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                      Path #2                                                                                                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.449 |                                                                                                                                                                                                                                                                                                           21.605 |                     0.604 |
| Logic Delay               | 0.099(23%)                | 6.709(32%)                                                                                                                                                                                                                                                                                                       | 0.096(16%)                |
| Net Delay                 | 0.350(77%)                | 14.896(68%)                                                                                                                                                                                                                                                                                                      | 0.508(84%)                |
| Clock Skew                |                    -0.551 |                                                                                                                                                                                                                                                                                                            0.038 |                    -0.704 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                          -18.003 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 26% x 7%                                                                                                                                                                                                                                                                                                         | 4% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                                                                                           | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                              458 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                               59 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                               59 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                               28 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1626]/C   | sr_p.sr_1[1625]/C                                                                                                                                                                                                                                                                                                | sr_1[824]/C               |
| End Point Pin             | sr_p.sr_1[1625]/D         | sr_1[824]/D                                                                                                                                                                                                                                                                                                      | delay_block[0][824]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                      Path #3                                                                                                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.449 |                                                                                                                                                                                                                                                                                                           21.603 |                     0.557 |
| Logic Delay               | 0.099(23%)                | 6.708(32%)                                                                                                                                                                                                                                                                                                       | 0.096(18%)                |
| Net Delay                 | 0.350(77%)                | 14.895(68%)                                                                                                                                                                                                                                                                                                      | 0.461(82%)                |
| Clock Skew                |                    -0.551 |                                                                                                                                                                                                                                                                                                            0.038 |                    -0.661 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                          -18.001 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 26% x 7%                                                                                                                                                                                                                                                                                                         | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                              458 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                               59 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                               59 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                               28 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1626]/C   | sr_p.sr_1[1625]/C                                                                                                                                                                                                                                                                                                | sr_1[811]/C               |
| End Point Pin             | sr_p.sr_1[1625]/D         | sr_1[811]/D                                                                                                                                                                                                                                                                                                      | delay_block[0][811]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                 Path #4                                                                                                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                  3.572 |                     0.000 |
| Path Delay                |                     0.887 |                                                                                                                                                                                                                                                                                                 21.298 |                     0.558 |
| Logic Delay               | 0.099(12%)                | 6.598(31%)                                                                                                                                                                                                                                                                                             | 0.093(17%)                |
| Net Delay                 | 0.788(88%)                | 14.700(69%)                                                                                                                                                                                                                                                                                            | 0.465(83%)                |
| Clock Skew                |                    -0.442 |                                                                                                                                                                                                                                                                                                 -0.266 |                    -0.695 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                -18.000 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 24% x 6%                                                                                                                                                                                                                                                                                               | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                    401 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                           | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                     57 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                     57 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                    | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                    | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                   | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                   | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                      3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                     18 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1459]/C   | sr_p.sr_1[1458]/C                                                                                                                                                                                                                                                                                      | sr_1[1370]/C              |
| End Point Pin             | sr_p.sr_1[1458]/D         | sr_1[1370]/D                                                                                                                                                                                                                                                                                           | delay_block[0][1370]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                             Path #5                                                                                                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     0.449 |                                                                                                                                                                                                                                                                                                                          21.443 |                     0.558 |
| Logic Delay               | 0.099(23%)                | 6.717(32%)                                                                                                                                                                                                                                                                                                                      | 0.097(18%)                |
| Net Delay                 | 0.350(77%)                | 14.726(68%)                                                                                                                                                                                                                                                                                                                     | 0.461(82%)                |
| Clock Skew                |                    -0.551 |                                                                                                                                                                                                                                                                                                                          -0.121 |                    -0.722 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                         -18.000 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 24% x 6%                                                                                                                                                                                                                                                                                                                        | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                          | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                             509 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                              62 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                              62 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                               3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                              30 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1626]/C   | sr_p.sr_1[1625]/C                                                                                                                                                                                                                                                                                                               | sr_1[543]/C               |
| End Point Pin             | sr_p.sr_1[1625]/D         | sr_1[543]/D                                                                                                                                                                                                                                                                                                                     | delay_block[0][543]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                        Path #6                                                                                                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.373 |                                                                                                                                                                                                                                                                                                                21.414 |                     0.690 |
| Logic Delay               | 0.093(25%)                | 7.235(34%)                                                                                                                                                                                                                                                                                                            | 0.096(14%)                |
| Net Delay                 | 0.280(75%)                | 14.179(66%)                                                                                                                                                                                                                                                                                                           | 0.594(86%)                |
| Clock Skew                |                    -0.505 |                                                                                                                                                                                                                                                                                                                -0.144 |                    -0.832 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                               -17.994 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 24% x 10%                                                                                                                                                                                                                                                                                                             | 5% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                | (1, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                   481 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                    60 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                    60 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                    24 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[820]/C    | sr_p.sr_1[819]/C                                                                                                                                                                                                                                                                                                      | sr_1[1141]/C              |
| End Point Pin             | sr_p.sr_1[819]/D          | sr_1[1141]/D                                                                                                                                                                                                                                                                                                          | delay_block[0][1141]/D    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                      Path #7                                                                                                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.449 |                                                                                                                                                                                                                                                                                                           21.667 |                     0.377 |
| Logic Delay               | 0.099(23%)                | 6.705(31%)                                                                                                                                                                                                                                                                                                       | 0.093(25%)                |
| Net Delay                 | 0.350(77%)                | 14.962(69%)                                                                                                                                                                                                                                                                                                      | 0.284(75%)                |
| Clock Skew                |                    -0.551 |                                                                                                                                                                                                                                                                                                            0.111 |                    -0.760 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                          -17.992 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 27% x 7%                                                                                                                                                                                                                                                                                                         | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                              458 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                               59 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                               59 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                               28 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1626]/C   | sr_p.sr_1[1625]/C                                                                                                                                                                                                                                                                                                | sr_1[799]/C               |
| End Point Pin             | sr_p.sr_1[1625]/D         | sr_1[799]/D                                                                                                                                                                                                                                                                                                      | delay_block[0][799]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                   Path #8                                                                                                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     0.887 |                                                                                                                                                                                                                                                                                                      21.342 |                     0.908 |
| Logic Delay               | 0.099(12%)                | 6.654(32%)                                                                                                                                                                                                                                                                                                  | 0.096(11%)                |
| Net Delay                 | 0.788(88%)                | 14.688(68%)                                                                                                                                                                                                                                                                                                 | 0.812(89%)                |
| Clock Skew                |                    -0.442 |                                                                                                                                                                                                                                                                                                      -0.213 |                    -0.716 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                     -17.991 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 24% x 6%                                                                                                                                                                                                                                                                                                    | 9% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                         437 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                          58 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                          58 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                           3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                          26 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1459]/C   | sr_p.sr_1[1458]/C                                                                                                                                                                                                                                                                                           | sr_1[1596]/C              |
| End Point Pin             | sr_p.sr_1[1458]/D         | sr_1[1596]/D                                                                                                                                                                                                                                                                                                | delay_block[0][1596]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                             Path #9                                                                                                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     0.400 |                                                                                                                                                                                                                                                                                                                          21.388 |                     0.392 |
| Logic Delay               | 0.099(25%)                | 7.155(34%)                                                                                                                                                                                                                                                                                                                      | 0.096(25%)                |
| Net Delay                 | 0.301(75%)                | 14.233(66%)                                                                                                                                                                                                                                                                                                                     | 0.296(75%)                |
| Clock Skew                |                    -0.564 |                                                                                                                                                                                                                                                                                                                          -0.167 |                    -0.751 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                         -17.991 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 27% x 5%                                                                                                                                                                                                                                                                                                                        | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                          | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                             556 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                              62 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                              62 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                               4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                              37 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1380]/C   | sr_p.sr_1[1379]/C                                                                                                                                                                                                                                                                                                               | sr_1[500]/C               |
| End Point Pin             | sr_p.sr_1[1379]/D         | sr_1[500]/D                                                                                                                                                                                                                                                                                                                     | delay_block[0][500]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                          Path #10                                                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.400 |                                                                                                                                                                                                                                                                                                                     21.486 |                     0.462 |
| Logic Delay               | 0.099(25%)                | 7.420(35%)                                                                                                                                                                                                                                                                                                                 | 0.096(21%)                |
| Net Delay                 | 0.301(75%)                | 14.066(65%)                                                                                                                                                                                                                                                                                                                | 0.366(79%)                |
| Clock Skew                |                    -0.564 |                                                                                                                                                                                                                                                                                                                     -0.067 |                    -0.734 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                    -17.989 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 26% x 5%                                                                                                                                                                                                                                                                                                                   | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                        544 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                         61 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                         61 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                          4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                         37 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1380]/C   | sr_p.sr_1[1379]/C                                                                                                                                                                                                                                                                                                          | sr_1[161]/C               |
| End Point Pin             | sr_p.sr_1[1379]/D         | sr_1[161]/D                                                                                                                                                                                                                                                                                                                | delay_block[0][161]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+-----+-----+-----+-----+----+
| End Point Clock | Requirement | 56 |  57 | 58 |  59 |  60 |  61 |  62 | 63 |
+-----------------+-------------+----+-----+----+-----+-----+-----+-----+----+
| clk             | 3.572ns     | 42 | 147 | 52 | 197 | 193 | 188 | 112 | 69 |
+-----------------+-------------+----+-----+----+-----+-----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+-------------+------------+-----+------+------+------+
|     Instance     |                                  Module                                 | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5     |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+-------------+------------+-----+------+------+------+
| (top)            |                                                                 wrapper | 0.75 |           4.38 |           51158 | 0(0.0%) |  71(0.2%) | 1525(3.5%) | 5334(12.2%) | 30494(69.6%) | 6374(14.6%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I128_O128_D000_BITONIC_TOPVHDL-freq280x400retfan10000_rev_1 | 0.76 |           4.78 |           43241 | 0(0.0%) |  68(0.2%) | 1524(3.5%) | 4781(11.1%) | 30494(70.5%) | 6374(14.7%) |          0 |   0 |    0 |    0 |    0 |
|  lsfr_1          |                                                                    lfsr | 0.00 |           2.09 |            1666 | 0(0.0%) | 1(100.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                                 reducer |   -^ |           1.00 |            2776 | 0(0.0%) |   2(0.4%) |    1(0.2%) |  553(99.5%) |      0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                                    shift_reg_tap_1664_1 |   -^ |           5.15 |            1808 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                                    shift_reg_tap_4096_1 |   -^ |           1.00 |            1664 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |                      Cell Names                      | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       106% | (CLEL_R_X53Y442,CLEL_R_X60Y457) | dut_inst/sorter_inst(90%)                            |            0% |       4.36003 | 86%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                3 |       110% | (CLEM_X46Y431,CLEL_R_X49Y438)   | dut_inst/sorter_inst/genblk1.bitonic_sort_high(99%)  |            0% |       4.05078 | 81%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       126% | (CLEL_R_X36Y463,CLEM_X37Y464)   | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%) |            0% |       5.46875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       104% | (CLEL_R_X44Y453,CLEM_X48Y460)   | dut_inst/sorter_inst(66%),wrapper(32%)               |            0% |       4.83008 | 96%          | 0%         |  22% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |                                         Cell Names                                         | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.079% | (CLEM_X34Y460,CLEM_X37Y473)   | dut_inst/sorter_inst/genblk1.bitonic_sort_high(98%)                                        |            0% |       4.51339 | 86%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                5 |           0.503% | (CLEM_X48Y436,CLEM_X63Y467)   | dut_inst/sorter_inst(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(14%),wrapper(7%)  |            0% |       4.24658 | 84%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.179% | (CLEM_X40Y430,CLEL_R_X55Y445) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(87%),dut_inst/sorter_inst(10%)              |            0% |       4.00058 | 81%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.100% | (CLEM_X44Y412,CLEM_X47Y419)   | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                       |            0% |       4.91071 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                1 |           0.013% | (CLEL_R_X38Y443,CLEM_X41Y444) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                       |            0% |        3.7875 | 80%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                5 |           0.358% | (CLEM_X48Y436,CLEM_X63Y467)   | dut_inst/sorter_inst(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(14%),wrapper(7%)  |            0% |       4.24658 | 84%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                3 |           0.119% | (CLEM_X48Y432,CLEL_R_X53Y441) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(86%),dut_inst/sorter_inst(10%)              |            0% |       4.06125 | 82%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Long   |                2 |           0.059% | (CLEM_X45Y454,CLEM_X50Y458)   | dut_inst/sorter_inst(64%),wrapper(35%)                                                     |            0% |       4.93409 | 98%          | 0%         |  26% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.233% | (CLEM_X34Y438,CLEM_X41Y477)   | dut_inst/sorter_inst/genblk1.bitonic_sort_high(85%),wrapper(14%)                           |            0% |       3.93385 | 79%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                5 |           1.052% | (CLEM_X45Y435,CLEM_X60Y490)   | dut_inst/sorter_inst(71%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(13%),wrapper(13%) |            0% |       3.91054 | 78%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.634% | (CLEL_R_X36Y427,CLEM_X59Y450) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(73%),dut_inst/sorter_inst(21%)              |            0% |         3.983 | 80%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.392% | (CLEM_X44Y439,CLEM_X59Y462)   | dut_inst/sorter_inst(69%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(18%),wrapper(9%)  |            0% |       4.24884 | 84%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |                                                            Cell Names                                                            | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        85% | (CLEM_X35Y472,CLEM_X35Y472) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                                                             |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        94% | (CLEM_X51Y437,CLEM_X51Y437) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                                                             |            0% |          4.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        86% | (CLEM_X54Y477,CLEM_X54Y477) | dut_inst/sorter_inst(100%)                                                                                                       |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X50Y448,CLEM_X50Y448) | dut_inst/sorter_inst(100%)                                                                                                       |            0% |         4.375 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X58Y447,CLEM_X58Y447) | dut_inst/sorter_inst(100%)                                                                                                       |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X58Y444,CLEM_X58Y444) | dut_inst/sorter_inst(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(12%)                                                    |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X57Y443,CLEM_X57Y443) | dut_inst/sorter_inst/genblk1.bitonic_sort_low(40%),dut_inst/sorter_inst(40%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(20%) |            0% |         3.125 | 62%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                                            Cell Names                                                            | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+
| CLEL_R_X57Y448 | 352             | 468          | 51%                  | dut_inst/sorter_inst(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(25%)                                                     | Y                   |
| CLEL_R_X57Y445 | 352             | 471          | 50%                  | dut_inst/sorter_inst(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(12%)                                                    | Y                   |
| CLEL_R_X57Y447 | 352             | 469          | 50%                  | dut_inst/sorter_inst(100%)                                                                                                       | Y                   |
| CLEL_R_X57Y449 | 352             | 467          | 50%                  | dut_inst/sorter_inst(100%)                                                                                                       | Y                   |
| CLEM_X57Y449   | 350             | 467          | 50%                  | dut_inst/sorter_inst(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(12%) | Y                   |
| CLEL_R_X57Y461 | 352             | 454          | 49%                  | wrapper(75%),dut_inst/sorter_inst(25%)                                                                                           | N                   |
| CLEL_R_X57Y443 | 352             | 473          | 49%                  | dut_inst/sorter_inst(57%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(28%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(14%) | Y                   |
| CLEL_R_X57Y444 | 352             | 472          | 49%                  | dut_inst/sorter_inst(100%)                                                                                                       | Y                   |
| CLEL_R_X57Y446 | 352             | 470          | 49%                  | dut_inst/sorter_inst(100%)                                                                                                       | Y                   |
| CLEM_X57Y448   | 350             | 468          | 49%                  | dut_inst/sorter_inst(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%)                                                     | Y                   |
+----------------+-----------------+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                   Cell Names                                  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------+---------------------+
| CLEM_X46Y457   | 302             | 458          | 54%                  | dut_inst/sorter_inst(61%),wrapper(38%)                                        | Y                   |
| CLEL_R_X45Y457 | 301             | 458          | 54%                  | dut_inst/sorter_inst(53%),wrapper(46%)                                        | Y                   |
| CLEL_R_X46Y457 | 304             | 458          | 53%                  | dut_inst/sorter_inst(66%),wrapper(33%)                                        | Y                   |
| CLEM_X47Y457   | 307             | 458          | 53%                  | dut_inst/sorter_inst(61%),wrapper(38%)                                        | Y                   |
| CLEL_R_X45Y456 | 301             | 459          | 51%                  | dut_inst/sorter_inst(57%),wrapper(42%)                                        | Y                   |
| CLEM_X47Y456   | 307             | 459          | 50%                  | dut_inst/sorter_inst(57%),wrapper(42%)                                        | Y                   |
| CLEL_R_X46Y456 | 304             | 459          | 50%                  | dut_inst/sorter_inst(72%),wrapper(27%)                                        | Y                   |
| CLEL_R_X53Y438 | 334             | 478          | 50%                  | dut_inst/sorter_inst(62%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(37%) | Y                   |
| CLEM_X46Y456   | 302             | 459          | 50%                  | dut_inst/sorter_inst(72%),wrapper(27%)                                        | Y                   |
| CLEL_R_X43Y457 | 293             | 458          | 49%                  | wrapper(90%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(9%)               | N                   |
+----------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------+---------------------+


