Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Mar 30 09:58:12 2023
| Host         : cad105.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xcvm1802-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+--------+-------+------------+-----------+--------+
|          Site Type         |  Used  | Fixed | Prohibited | Available |  Util% |
+----------------------------+--------+-------+------------+-----------+--------+
| Registers                  | 256819 |     0 |          0 |   1799680 |  14.27 |
|   Register as Flip Flop    | 256819 |     0 |          0 |   1799680 |  14.27 |
|   Register as Latch        |      0 |     0 |          0 |   1799680 |   0.00 |
| CLB LUTs*                  | 914502 |     0 |          0 |    899840 | 101.63 |
|   LUT as Logic             | 913666 |     0 |          0 |    899840 | 101.54 |
|   LUT as Memory            |    836 |     0 |          0 |    449920 |   0.19 |
|     LUT as Distributed RAM |    448 |     0 |            |           |        |
|     LUT as Shift Register  |    388 |     0 |            |           |        |
|       Variable Length      |      0 |     0 |            |           |        |
|       Fixed Length         |      0 |     0 |            |           |        |
| LOOKAHEAD8                 |   7672 |     0 |          0 |    112480 |   6.82 |
+----------------------------+--------+-------+------------+-----------+--------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |  528 |     0 |          0 |       967 | 54.60 |
|   RAMB36E5               |  528 |     0 |          0 |       967 | 54.60 |
|   RAMB18E5*              |    0 |     0 |          0 |      1934 |  0.00 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       463 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |  128 |     0 |          0 |      1968 |  6.50 |
|   DSP58            |  128 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |    0 |     0 |          0 |       692 |  0.00 |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+-----------------------+------+-------+------------+-----------+-------+
|       Site Type       | Used | Fixed | Prohibited | Available | Util% |
+-----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs  |    7 |     0 |          0 |       980 |  0.71 |
|   BUFG_GT/MBUFG_GT    |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE      |    2 |     0 |          0 |       296 |  0.68 |
|   BUFGCTRL/MBUFGCTRL* |    0 |     0 |          0 |        80 |  0.00 |
|   BUFGCE_DIV          |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_FABRIC         |    0 |     0 |          0 |       384 |  0.00 |
|   BUFG_PS             |    5 |     0 |          0 |        12 | 41.67 |
|   MBUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   MBUFG_PS            |    0 |     0 |          0 |        12 |  0.00 |
| BUFDIV_LEAF           |    0 |     0 |          0 |     16800 |  0.00 |
| DPLL                  |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                  |    0 |     0 |          0 |        24 |  0.00 |
| MMCM                  |    1 |     0 |          0 |        12 |  8.33 |
+-----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    0 |     0 |          0 |        28 |  0.00 |
| PL NOC Slave Unit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    0 |     0 |          0 |        10 |  0.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    0 |     0 |          0 |        16 |  0.00 |
+---------------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |   0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |   0.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     0 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+--------------+--------+---------------------+
|   Ref Name   |  Used  | Functional Category |
+--------------+--------+---------------------+
| LUT6         | 361120 |                 CLB |
| FDCE         | 244981 |            Register |
| LUT4         | 235709 |                 CLB |
| LUT5         | 133329 |                 CLB |
| LUT3         |  74900 |                 CLB |
| LUT2         |  54894 |                 CLB |
| LUTCY2       |  53228 |                 CLB |
| LUTCY1       |  53228 |                 CLB |
| FDPE         |   8688 |            Register |
| LOOKAHEAD8   |   7672 |                 CLB |
| FDRE         |   3050 |            Register |
| RAMD32       |    784 |                 CLB |
| RAMB36E5_INT |    528 |            BLOCKRAM |
| LUT1         |    486 |                 CLB |
| SRLC32E      |    274 |                 CLB |
| DSP58        |    128 |          Arithmetic |
| SRL16E       |    114 |                 CLB |
| RAMS32       |    112 |                 CLB |
| FDSE         |    100 |            Register |
| BUFG_PS      |      5 |               Clock |
| BUFGCE       |      2 |               Clock |
| PS9          |      1 |            Advanced |
| MMCME5       |      1 |               Clock |
+--------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


