Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9492290b0d134a8085a9edfe5305cd19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_micro_tb_behav xil_defaultlib.top_micro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.button_debounce
Compiling module xil_defaultlib.fsm_micro
Compiling module xil_defaultlib.pwm_generator
Compiling module xil_defaultlib.beep_generator
Compiling module xil_defaultlib.buzzer_driver_default
Compiling module xil_defaultlib.timer_counter
Compiling module xil_defaultlib.fnd_digit_select
Compiling module xil_defaultlib.fnd_display
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.done_timer
Compiling module xil_defaultlib.top_micro
Compiling module xil_defaultlib.top_micro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_micro_tb_behav
