Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 13 09:45:03 2017
| Host         : DESKTOP-DHU5GO3 running 64-bit major release  (build 9200)
| Command      : report_drc -file RAT_wrapper_drc_routed.rpt -pb RAT_wrapper_drc_routed.pb
| Design       : RAT_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
-------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2

2. REPORT DETAILS
-----------------
CFGBVS-3#1 Warning
CONFIG_VOLTAGE Design Property  
The CONFIG_VOLTAGE property is not set for current_design. To indicate what the configuration bank VCCO will be, the CONFIG_VOLTAGE property must be set to 1.5, 1.8, 2.5, or 3.3.  Refer to device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net CPU/my_prog_rom/OUT_FLAG_reg_1 is a gated clock net sourced by a combinational pin CPU/my_prog_rom/s_c_reg_i_2/O, cell CPU/my_prog_rom/s_c_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


