Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  7 02:52:02 2025
| Host         : Eldentop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sorting_visualizer_top_timing_summary_routed.rpt -pb sorting_visualizer_top_timing_summary_routed.pb -rpx sorting_visualizer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sorting_visualizer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_reg_reg/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: clk_movement_reg/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: selection_clk_div_1ms/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1403 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.729    -2431.822                   1489                 4530        0.079        0.000                      0                 4530        4.500        0.000                       0                  2258  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -17.729    -2431.822                   1489                 4263        0.079        0.000                      0                 4263        4.500        0.000                       0                  2258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.251        0.000                      0                  267        1.165        0.000                      0                  267  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1489  Failing Endpoints,  Worst Slack      -17.729ns,  Total Violation    -2431.822ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.729ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p2_fb_wr_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.745ns  (logic 10.833ns (39.045%)  route 16.912ns (60.955%))
  Logic Levels:           34  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=12 MUXF7=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.728     5.249    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y117        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  insertion_renderer/p0_pixel_x_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.345     6.050    insertion_renderer/p0_pixel_x_reg[0]_rep__5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.174 f  insertion_renderer/g0_b0__0_i_35/O
                         net (fo=104, routed)         0.791     6.965    insertion_renderer/g0_b0__0_i_35_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124     7.089 r  insertion_renderer/p1_is_font_pixel_i_42/O
                         net (fo=176, routed)         0.876     7.965    insertion_renderer/p1_is_font_pixel_i_694_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  insertion_renderer/p1_char_col_4x6[0]_i_634/O
                         net (fo=4, routed)           0.334     8.423    insertion_renderer/p1_char_col_4x6[0]_i_634_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.943 r  insertion_renderer/p1_is_font_pixel_reg_i_1023/CO[3]
                         net (fo=1, routed)           0.000     8.943    insertion_renderer/p1_is_font_pixel_reg_i_1023_n_0
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.172 r  insertion_renderer/p1_is_font_pixel_reg_i_757/CO[2]
                         net (fo=29, routed)          0.757     9.929    insertion_renderer/p1_is_char_D_flag_reg_0[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    10.723 r  insertion_renderer/p1_is_font_pixel_reg_i_1549/CO[2]
                         net (fo=4, routed)           0.687    11.410    insertion_renderer/p1_is_font_pixel_reg_i_1549_n_1
    SLICE_X28Y125        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.188 r  insertion_renderer/p1_is_font_pixel_reg_i_1288/CO[2]
                         net (fo=3, routed)           0.674    12.862    insertion_renderer/p1_is_font_pixel_reg_i_1288_n_1
    SLICE_X28Y127        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.649 r  insertion_renderer/p1_is_font_pixel_reg_i_978/O[1]
                         net (fo=3, routed)           0.363    14.012    insertion_renderer/p1_is_font_pixel_reg_i_978_n_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.303    14.315 r  insertion_renderer/p1_is_font_pixel_i_1566/O
                         net (fo=1, routed)           0.000    14.315    insertion_renderer/p1_is_font_pixel_i_1566_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.955 r  insertion_renderer/p1_is_font_pixel_reg_i_1299/O[3]
                         net (fo=4, routed)           1.100    16.055    insertion_renderer/p1_is_font_pixel_reg_i_1299_n_4
    SLICE_X20Y129        LUT5 (Prop_lut5_I2_O)        0.306    16.361 r  insertion_renderer/p1_is_font_pixel_i_988/O
                         net (fo=2, routed)           0.586    16.947    insertion_renderer/p1_is_font_pixel_i_988_n_0
    SLICE_X21Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.071 r  insertion_renderer/p1_is_font_pixel_i_992/O
                         net (fo=1, routed)           0.000    17.071    insertion_renderer/p1_is_font_pixel_i_992_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.603 r  insertion_renderer/p1_is_font_pixel_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    17.603    insertion_renderer/p1_is_font_pixel_reg_i_711_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.916 r  insertion_renderer/p1_is_font_pixel_reg_i_399/O[3]
                         net (fo=3, routed)           0.851    18.767    insertion_renderer/p1_is_font_pixel_reg_i_399_n_4
    SLICE_X19Y135        LUT2 (Prop_lut2_I1_O)        0.306    19.073 r  insertion_renderer/p1_is_font_pixel_i_391/O
                         net (fo=1, routed)           0.000    19.073    insertion_renderer/p1_is_font_pixel_i_391_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.623 r  insertion_renderer/p1_is_font_pixel_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000    19.623    insertion_renderer/p1_is_font_pixel_reg_i_206_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.936 r  insertion_renderer/p1_is_font_pixel_reg_i_100/O[3]
                         net (fo=3, routed)           0.795    20.731    insertion_renderer/p1_is_font_pixel_reg_i_100_n_4
    SLICE_X20Y137        LUT3 (Prop_lut3_I0_O)        0.306    21.037 r  insertion_renderer/p1_is_font_pixel_i_111/O
                         net (fo=1, routed)           0.000    21.037    insertion_renderer/p1_is_font_pixel_i_111_n_0
    SLICE_X20Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.587 r  insertion_renderer/p1_is_font_pixel_reg_i_43/CO[3]
                         net (fo=6, routed)           0.811    22.398    insertion_renderer/p1_is_font_pixel_reg_i_43_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I4_O)        0.124    22.522 r  insertion_renderer/p1_is_font_pixel_i_28/O
                         net (fo=1, routed)           0.302    22.825    insertion_renderer/p1_is_font_pixel_i_28_n_0
    SLICE_X20Y140        LUT5 (Prop_lut5_I4_O)        0.124    22.949 r  insertion_renderer/p1_is_font_pixel_i_15/O
                         net (fo=13, routed)          1.007    23.955    insertion_renderer/p1_is_font_pixel_i_15_n_0
    SLICE_X15Y142        LUT5 (Prop_lut5_I0_O)        0.124    24.079 f  insertion_renderer/p1_is_char_D_flag_i_136/O
                         net (fo=1, routed)           1.156    25.235    insertion_renderer/p1_is_char_D_flag_i_136_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    25.359 f  insertion_renderer/p1_is_char_D_flag_i_57/O
                         net (fo=1, routed)           0.000    25.359    insertion_renderer/p1_is_char_D_flag_i_57_n_0
    SLICE_X6Y140         MUXF7 (Prop_muxf7_I1_O)      0.214    25.573 f  insertion_renderer/p1_is_char_D_flag_reg_i_19/O
                         net (fo=1, routed)           0.788    26.361    insertion_renderer/p1_is_char_D_flag_reg_i_19_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.297    26.658 f  insertion_renderer/p1_is_char_D_flag_i_5/O
                         net (fo=38, routed)          0.698    27.356    insertion_renderer/char_code_4x6_reg[2]
    SLICE_X10Y141        LUT5 (Prop_lut5_I4_O)        0.124    27.480 r  insertion_renderer/p2_fb_wr_data[15]_i_110/O
                         net (fo=3, routed)           0.603    28.083    insertion_renderer/p2_fb_wr_data[15]_i_110_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.124    28.207 r  insertion_renderer/p2_fb_wr_data[15]_i_102/O
                         net (fo=1, routed)           0.000    28.207    insertion_renderer/p2_fb_wr_data[15]_i_102_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    28.424 r  insertion_renderer/p2_fb_wr_data_reg[15]_i_49/O
                         net (fo=1, routed)           1.204    29.628    insertion_renderer/p2_fb_wr_data_reg[15]_i_49_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I1_O)        0.299    29.927 r  insertion_renderer/p2_fb_wr_data[15]_i_32/O
                         net (fo=1, routed)           0.000    29.927    insertion_renderer/p2_fb_wr_data[15]_i_32_n_0
    SLICE_X7Y143         MUXF7 (Prop_muxf7_I0_O)      0.212    30.139 r  insertion_renderer/p2_fb_wr_data_reg[15]_i_21/O
                         net (fo=1, routed)           0.405    30.544    insertion_renderer/p2_fb_wr_data_reg[15]_i_21_n_0
    SLICE_X7Y144         LUT6 (Prop_lut6_I1_O)        0.299    30.843 r  insertion_renderer/p2_fb_wr_data[15]_i_16/O
                         net (fo=1, routed)           0.428    31.270    insertion_renderer/font_pixel_5x7
    SLICE_X6Y146         LUT6 (Prop_lut6_I3_O)        0.124    31.394 r  insertion_renderer/p2_fb_wr_data[15]_i_13/O
                         net (fo=9, routed)           0.900    32.294    insertion_renderer/data1[15]
    SLICE_X10Y145        LUT6 (Prop_lut6_I5_O)        0.124    32.418 r  insertion_renderer/p2_fb_wr_data[4]_i_3/O
                         net (fo=1, routed)           0.452    32.870    insertion_renderer/p2_fb_wr_data[4]_i_3_n_0
    SLICE_X10Y145        LUT6 (Prop_lut6_I1_O)        0.124    32.994 r  insertion_renderer/p2_fb_wr_data[4]_i_1/O
                         net (fo=1, routed)           0.000    32.994    insertion_renderer/p2_fb_wr_data[4]
    SLICE_X10Y145        FDRE                                         r  insertion_renderer/p2_fb_wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.615    14.956    insertion_renderer/clk_IBUF_BUFG
    SLICE_X10Y145        FDRE                                         r  insertion_renderer/p2_fb_wr_data_reg[4]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y145        FDRE (Setup_fdre_C_D)        0.077    15.265    insertion_renderer/p2_fb_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -32.994    
  -------------------------------------------------------------------
                         slack                                -17.729    

Slack (VIOLATED) :        -17.598ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p2_fb_wr_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.569ns  (logic 10.833ns (39.293%)  route 16.736ns (60.707%))
  Logic Levels:           34  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=12 MUXF7=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.728     5.249    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y117        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  insertion_renderer/p0_pixel_x_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.345     6.050    insertion_renderer/p0_pixel_x_reg[0]_rep__5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.174 f  insertion_renderer/g0_b0__0_i_35/O
                         net (fo=104, routed)         0.791     6.965    insertion_renderer/g0_b0__0_i_35_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124     7.089 r  insertion_renderer/p1_is_font_pixel_i_42/O
                         net (fo=176, routed)         0.876     7.965    insertion_renderer/p1_is_font_pixel_i_694_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  insertion_renderer/p1_char_col_4x6[0]_i_634/O
                         net (fo=4, routed)           0.334     8.423    insertion_renderer/p1_char_col_4x6[0]_i_634_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.943 r  insertion_renderer/p1_is_font_pixel_reg_i_1023/CO[3]
                         net (fo=1, routed)           0.000     8.943    insertion_renderer/p1_is_font_pixel_reg_i_1023_n_0
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.172 r  insertion_renderer/p1_is_font_pixel_reg_i_757/CO[2]
                         net (fo=29, routed)          0.757     9.929    insertion_renderer/p1_is_char_D_flag_reg_0[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    10.723 r  insertion_renderer/p1_is_font_pixel_reg_i_1549/CO[2]
                         net (fo=4, routed)           0.687    11.410    insertion_renderer/p1_is_font_pixel_reg_i_1549_n_1
    SLICE_X28Y125        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.188 r  insertion_renderer/p1_is_font_pixel_reg_i_1288/CO[2]
                         net (fo=3, routed)           0.674    12.862    insertion_renderer/p1_is_font_pixel_reg_i_1288_n_1
    SLICE_X28Y127        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.649 r  insertion_renderer/p1_is_font_pixel_reg_i_978/O[1]
                         net (fo=3, routed)           0.363    14.012    insertion_renderer/p1_is_font_pixel_reg_i_978_n_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.303    14.315 r  insertion_renderer/p1_is_font_pixel_i_1566/O
                         net (fo=1, routed)           0.000    14.315    insertion_renderer/p1_is_font_pixel_i_1566_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.955 r  insertion_renderer/p1_is_font_pixel_reg_i_1299/O[3]
                         net (fo=4, routed)           1.100    16.055    insertion_renderer/p1_is_font_pixel_reg_i_1299_n_4
    SLICE_X20Y129        LUT5 (Prop_lut5_I2_O)        0.306    16.361 r  insertion_renderer/p1_is_font_pixel_i_988/O
                         net (fo=2, routed)           0.586    16.947    insertion_renderer/p1_is_font_pixel_i_988_n_0
    SLICE_X21Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.071 r  insertion_renderer/p1_is_font_pixel_i_992/O
                         net (fo=1, routed)           0.000    17.071    insertion_renderer/p1_is_font_pixel_i_992_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.603 r  insertion_renderer/p1_is_font_pixel_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    17.603    insertion_renderer/p1_is_font_pixel_reg_i_711_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.916 r  insertion_renderer/p1_is_font_pixel_reg_i_399/O[3]
                         net (fo=3, routed)           0.851    18.767    insertion_renderer/p1_is_font_pixel_reg_i_399_n_4
    SLICE_X19Y135        LUT2 (Prop_lut2_I1_O)        0.306    19.073 r  insertion_renderer/p1_is_font_pixel_i_391/O
                         net (fo=1, routed)           0.000    19.073    insertion_renderer/p1_is_font_pixel_i_391_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.623 r  insertion_renderer/p1_is_font_pixel_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000    19.623    insertion_renderer/p1_is_font_pixel_reg_i_206_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.936 r  insertion_renderer/p1_is_font_pixel_reg_i_100/O[3]
                         net (fo=3, routed)           0.795    20.731    insertion_renderer/p1_is_font_pixel_reg_i_100_n_4
    SLICE_X20Y137        LUT3 (Prop_lut3_I0_O)        0.306    21.037 r  insertion_renderer/p1_is_font_pixel_i_111/O
                         net (fo=1, routed)           0.000    21.037    insertion_renderer/p1_is_font_pixel_i_111_n_0
    SLICE_X20Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.587 r  insertion_renderer/p1_is_font_pixel_reg_i_43/CO[3]
                         net (fo=6, routed)           0.811    22.398    insertion_renderer/p1_is_font_pixel_reg_i_43_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I4_O)        0.124    22.522 r  insertion_renderer/p1_is_font_pixel_i_28/O
                         net (fo=1, routed)           0.302    22.825    insertion_renderer/p1_is_font_pixel_i_28_n_0
    SLICE_X20Y140        LUT5 (Prop_lut5_I4_O)        0.124    22.949 r  insertion_renderer/p1_is_font_pixel_i_15/O
                         net (fo=13, routed)          1.007    23.955    insertion_renderer/p1_is_font_pixel_i_15_n_0
    SLICE_X15Y142        LUT5 (Prop_lut5_I0_O)        0.124    24.079 f  insertion_renderer/p1_is_char_D_flag_i_136/O
                         net (fo=1, routed)           1.156    25.235    insertion_renderer/p1_is_char_D_flag_i_136_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    25.359 f  insertion_renderer/p1_is_char_D_flag_i_57/O
                         net (fo=1, routed)           0.000    25.359    insertion_renderer/p1_is_char_D_flag_i_57_n_0
    SLICE_X6Y140         MUXF7 (Prop_muxf7_I1_O)      0.214    25.573 f  insertion_renderer/p1_is_char_D_flag_reg_i_19/O
                         net (fo=1, routed)           0.788    26.361    insertion_renderer/p1_is_char_D_flag_reg_i_19_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.297    26.658 f  insertion_renderer/p1_is_char_D_flag_i_5/O
                         net (fo=38, routed)          0.698    27.356    insertion_renderer/char_code_4x6_reg[2]
    SLICE_X10Y141        LUT5 (Prop_lut5_I4_O)        0.124    27.480 r  insertion_renderer/p2_fb_wr_data[15]_i_110/O
                         net (fo=3, routed)           0.603    28.083    insertion_renderer/p2_fb_wr_data[15]_i_110_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.124    28.207 r  insertion_renderer/p2_fb_wr_data[15]_i_102/O
                         net (fo=1, routed)           0.000    28.207    insertion_renderer/p2_fb_wr_data[15]_i_102_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    28.424 r  insertion_renderer/p2_fb_wr_data_reg[15]_i_49/O
                         net (fo=1, routed)           1.204    29.628    insertion_renderer/p2_fb_wr_data_reg[15]_i_49_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I1_O)        0.299    29.927 r  insertion_renderer/p2_fb_wr_data[15]_i_32/O
                         net (fo=1, routed)           0.000    29.927    insertion_renderer/p2_fb_wr_data[15]_i_32_n_0
    SLICE_X7Y143         MUXF7 (Prop_muxf7_I0_O)      0.212    30.139 r  insertion_renderer/p2_fb_wr_data_reg[15]_i_21/O
                         net (fo=1, routed)           0.405    30.544    insertion_renderer/p2_fb_wr_data_reg[15]_i_21_n_0
    SLICE_X7Y144         LUT6 (Prop_lut6_I1_O)        0.299    30.843 r  insertion_renderer/p2_fb_wr_data[15]_i_16/O
                         net (fo=1, routed)           0.428    31.270    insertion_renderer/font_pixel_5x7
    SLICE_X6Y146         LUT6 (Prop_lut6_I3_O)        0.124    31.394 r  insertion_renderer/p2_fb_wr_data[15]_i_13/O
                         net (fo=9, routed)           0.611    32.005    insertion_renderer/data1[15]
    SLICE_X11Y146        LUT6 (Prop_lut6_I5_O)        0.124    32.129 r  insertion_renderer/p2_fb_wr_data[15]_i_5/O
                         net (fo=1, routed)           0.565    32.695    insertion_renderer/p2_fb_wr_data[15]_i_5_n_0
    SLICE_X9Y147         LUT6 (Prop_lut6_I5_O)        0.124    32.819 r  insertion_renderer/p2_fb_wr_data[15]_i_1/O
                         net (fo=1, routed)           0.000    32.819    insertion_renderer/p2_fb_wr_data[15]
    SLICE_X9Y147         FDRE                                         r  insertion_renderer/p2_fb_wr_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.616    14.957    insertion_renderer/clk_IBUF_BUFG
    SLICE_X9Y147         FDRE                                         r  insertion_renderer/p2_fb_wr_data_reg[15]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X9Y147         FDRE (Setup_fdre_C_D)        0.032    15.221    insertion_renderer/p2_fb_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -32.819    
  -------------------------------------------------------------------
                         slack                                -17.598    

Slack (VIOLATED) :        -17.513ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p2_fb_wr_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.480ns  (logic 10.833ns (39.421%)  route 16.647ns (60.579%))
  Logic Levels:           34  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=12 MUXF7=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.728     5.249    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y117        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  insertion_renderer/p0_pixel_x_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.345     6.050    insertion_renderer/p0_pixel_x_reg[0]_rep__5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.174 f  insertion_renderer/g0_b0__0_i_35/O
                         net (fo=104, routed)         0.791     6.965    insertion_renderer/g0_b0__0_i_35_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124     7.089 r  insertion_renderer/p1_is_font_pixel_i_42/O
                         net (fo=176, routed)         0.876     7.965    insertion_renderer/p1_is_font_pixel_i_694_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.089 r  insertion_renderer/p1_char_col_4x6[0]_i_634/O
                         net (fo=4, routed)           0.334     8.423    insertion_renderer/p1_char_col_4x6[0]_i_634_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.943 r  insertion_renderer/p1_is_font_pixel_reg_i_1023/CO[3]
                         net (fo=1, routed)           0.000     8.943    insertion_renderer/p1_is_font_pixel_reg_i_1023_n_0
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.172 r  insertion_renderer/p1_is_font_pixel_reg_i_757/CO[2]
                         net (fo=29, routed)          0.757     9.929    insertion_renderer/p1_is_char_D_flag_reg_0[0]
    SLICE_X30Y122        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    10.723 r  insertion_renderer/p1_is_font_pixel_reg_i_1549/CO[2]
                         net (fo=4, routed)           0.687    11.410    insertion_renderer/p1_is_font_pixel_reg_i_1549_n_1
    SLICE_X28Y125        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.188 r  insertion_renderer/p1_is_font_pixel_reg_i_1288/CO[2]
                         net (fo=3, routed)           0.674    12.862    insertion_renderer/p1_is_font_pixel_reg_i_1288_n_1
    SLICE_X28Y127        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.649 r  insertion_renderer/p1_is_font_pixel_reg_i_978/O[1]
                         net (fo=3, routed)           0.363    14.012    insertion_renderer/p1_is_font_pixel_reg_i_978_n_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.303    14.315 r  insertion_renderer/p1_is_font_pixel_i_1566/O
                         net (fo=1, routed)           0.000    14.315    insertion_renderer/p1_is_font_pixel_i_1566_n_0
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.955 r  insertion_renderer/p1_is_font_pixel_reg_i_1299/O[3]
                         net (fo=4, routed)           1.100    16.055    insertion_renderer/p1_is_font_pixel_reg_i_1299_n_4
    SLICE_X20Y129        LUT5 (Prop_lut5_I2_O)        0.306    16.361 r  insertion_renderer/p1_is_font_pixel_i_988/O
                         net (fo=2, routed)           0.586    16.947    insertion_renderer/p1_is_font_pixel_i_988_n_0
    SLICE_X21Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.071 r  insertion_renderer/p1_is_font_pixel_i_992/O
                         net (fo=1, routed)           0.000    17.071    insertion_renderer/p1_is_font_pixel_i_992_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.603 r  insertion_renderer/p1_is_font_pixel_reg_i_711/CO[3]
                         net (fo=1, routed)           0.000    17.603    insertion_renderer/p1_is_font_pixel_reg_i_711_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.916 r  insertion_renderer/p1_is_font_pixel_reg_i_399/O[3]
                         net (fo=3, routed)           0.851    18.767    insertion_renderer/p1_is_font_pixel_reg_i_399_n_4
    SLICE_X19Y135        LUT2 (Prop_lut2_I1_O)        0.306    19.073 r  insertion_renderer/p1_is_font_pixel_i_391/O
                         net (fo=1, routed)           0.000    19.073    insertion_renderer/p1_is_font_pixel_i_391_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.623 r  insertion_renderer/p1_is_font_pixel_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000    19.623    insertion_renderer/p1_is_font_pixel_reg_i_206_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.936 r  insertion_renderer/p1_is_font_pixel_reg_i_100/O[3]
                         net (fo=3, routed)           0.795    20.731    insertion_renderer/p1_is_font_pixel_reg_i_100_n_4
    SLICE_X20Y137        LUT3 (Prop_lut3_I0_O)        0.306    21.037 r  insertion_renderer/p1_is_font_pixel_i_111/O
                         net (fo=1, routed)           0.000    21.037    insertion_renderer/p1_is_font_pixel_i_111_n_0
    SLICE_X20Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.587 r  insertion_renderer/p1_is_font_pixel_reg_i_43/CO[3]
                         net (fo=6, routed)           0.811    22.398    insertion_renderer/p1_is_font_pixel_reg_i_43_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I4_O)        0.124    22.522 r  insertion_renderer/p1_is_font_pixel_i_28/O
                         net (fo=1, routed)           0.302    22.825    insertion_renderer/p1_is_font_pixel_i_28_n_0
    SLICE_X20Y140        LUT5 (Prop_lut5_I4_O)        0.124    22.949 r  insertion_renderer/p1_is_font_pixel_i_15/O
                         net (fo=13, routed)          1.007    23.955    insertion_renderer/p1_is_font_pixel_i_15_n_0
    SLICE_X15Y142        LUT5 (Prop_lut5_I0_O)        0.124    24.079 f  insertion_renderer/p1_is_char_D_flag_i_136/O
                         net (fo=1, routed)           1.156    25.235    insertion_renderer/p1_is_char_D_flag_i_136_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124    25.359 f  insertion_renderer/p1_is_char_D_flag_i_57/O
                         net (fo=1, routed)           0.000    25.359    insertion_renderer/p1_is_char_D_flag_i_57_n_0
    SLICE_X6Y140         MUXF7 (Prop_muxf7_I1_O)      0.214    25.573 f  insertion_renderer/p1_is_char_D_flag_reg_i_19/O
                         net (fo=1, routed)           0.788    26.361    insertion_renderer/p1_is_char_D_flag_reg_i_19_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.297    26.658 f  insertion_renderer/p1_is_char_D_flag_i_5/O
                         net (fo=38, routed)          0.698    27.356    insertion_renderer/char_code_4x6_reg[2]
    SLICE_X10Y141        LUT5 (Prop_lut5_I4_O)        0.124    27.480 r  insertion_renderer/p2_fb_wr_data[15]_i_110/O
                         net (fo=3, routed)           0.603    28.083    insertion_renderer/p2_fb_wr_data[15]_i_110_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.124    28.207 r  insertion_renderer/p2_fb_wr_data[15]_i_102/O
                         net (fo=1, routed)           0.000    28.207    insertion_renderer/p2_fb_wr_data[15]_i_102_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    28.424 r  insertion_renderer/p2_fb_wr_data_reg[15]_i_49/O
                         net (fo=1, routed)           1.204    29.628    insertion_renderer/p2_fb_wr_data_reg[15]_i_49_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I1_O)        0.299    29.927 r  insertion_renderer/p2_fb_wr_data[15]_i_32/O
                         net (fo=1, routed)           0.000    29.927    insertion_renderer/p2_fb_wr_data[15]_i_32_n_0
    SLICE_X7Y143         MUXF7 (Prop_muxf7_I0_O)      0.212    30.139 r  insertion_renderer/p2_fb_wr_data_reg[15]_i_21/O
                         net (fo=1, routed)           0.405    30.544    insertion_renderer/p2_fb_wr_data_reg[15]_i_21_n_0
    SLICE_X7Y144         LUT6 (Prop_lut6_I1_O)        0.299    30.843 r  insertion_renderer/p2_fb_wr_data[15]_i_16/O
                         net (fo=1, routed)           0.428    31.270    insertion_renderer/font_pixel_5x7
    SLICE_X6Y146         LUT6 (Prop_lut6_I3_O)        0.124    31.394 r  insertion_renderer/p2_fb_wr_data[15]_i_13/O
                         net (fo=9, routed)           0.654    32.049    insertion_renderer/data1[15]
    SLICE_X9Y146         LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  insertion_renderer/p2_fb_wr_data[10]_i_3/O
                         net (fo=1, routed)           0.433    32.606    insertion_renderer/p2_fb_wr_data[10]_i_3_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I1_O)        0.124    32.730 r  insertion_renderer/p2_fb_wr_data[10]_i_1/O
                         net (fo=1, routed)           0.000    32.730    insertion_renderer/p2_fb_wr_data[10]
    SLICE_X9Y146         FDRE                                         r  insertion_renderer/p2_fb_wr_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.615    14.956    insertion_renderer/clk_IBUF_BUFG
    SLICE_X9Y146         FDRE                                         r  insertion_renderer/p2_fb_wr_data_reg[10]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X9Y146         FDRE (Setup_fdre_C_D)        0.029    15.217    insertion_renderer/p2_fb_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -32.730    
  -------------------------------------------------------------------
                         slack                                -17.513    

Slack (VIOLATED) :        -12.939ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p1_is_char_D_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.956ns  (logic 9.629ns (41.946%)  route 13.327ns (58.054%))
  Logic Levels:           28  (CARRY4=12 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.728     5.249    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y117        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  insertion_renderer/p0_pixel_x_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.345     6.050    insertion_renderer/p0_pixel_x_reg[0]_rep__5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.174 f  insertion_renderer/g0_b0__0_i_35/O
                         net (fo=104, routed)         0.880     7.054    insertion_renderer/g0_b0__0_i_35_n_0
    SLICE_X34Y116        LUT6 (Prop_lut6_I2_O)        0.124     7.178 f  insertion_renderer/g0_b0__1_i_28/O
                         net (fo=144, routed)         0.401     7.579    insertion_renderer/g0_b0__1_i_28_n_0
    SLICE_X35Y114        LUT6 (Prop_lut6_I5_O)        0.124     7.703 r  insertion_renderer/g0_b0__1_i_331/O
                         net (fo=4, routed)           0.344     8.047    insertion_renderer/g0_b0__1_i_331_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.567 r  insertion_renderer/g0_b0__1_i_703/CO[3]
                         net (fo=1, routed)           0.000     8.567    insertion_renderer/g0_b0__1_i_703_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.796 r  insertion_renderer/g0_b0__1_i_544/CO[2]
                         net (fo=29, routed)          0.837     9.633    insertion_renderer/p1_is_char_D_flag_reg_4[0]
    SLICE_X41Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    10.411 r  insertion_renderer/g0_b0__1_i_953/CO[2]
                         net (fo=4, routed)           0.367    10.777    insertion_renderer/g0_b0__1_i_953_n_1
    SLICE_X41Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.558 r  insertion_renderer/g0_b0__1_i_856/CO[2]
                         net (fo=3, routed)           0.680    12.238    insertion_renderer/g0_b0__1_i_856_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.025 r  insertion_renderer/g0_b0__1_i_730/O[1]
                         net (fo=3, routed)           0.880    13.905    insertion_renderer/g0_b0__1_i_730_n_6
    SLICE_X36Y116        LUT4 (Prop_lut4_I0_O)        0.303    14.208 r  insertion_renderer/g0_b0__1_i_969/O
                         net (fo=1, routed)           0.000    14.208    insertion_renderer/g0_b0__1_i_969_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.606 r  insertion_renderer/g0_b0__1_i_867/CO[3]
                         net (fo=1, routed)           0.000    14.606    insertion_renderer/g0_b0__1_i_867_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.919 r  insertion_renderer/g0_b0__1_i_745/O[3]
                         net (fo=5, routed)           0.626    15.545    insertion_renderer/p1_is_char_D_flag_reg_167[0]
    SLICE_X37Y119        LUT5 (Prop_lut5_I2_O)        0.306    15.851 r  insertion_renderer/g0_b0__1_i_583/O
                         net (fo=2, routed)           0.899    16.751    insertion_renderer/g0_b0__1_i_583_n_0
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124    16.875 r  insertion_renderer/g0_b0__1_i_587/O
                         net (fo=1, routed)           0.000    16.875    insertion_renderer/g0_b0__1_i_587_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.407 r  insertion_renderer/g0_b0__1_i_363/CO[3]
                         net (fo=1, routed)           0.000    17.407    insertion_renderer/g0_b0__1_i_363_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.720 r  insertion_renderer/g0_b0__1_i_178/O[3]
                         net (fo=3, routed)           1.000    18.720    insertion_renderer/g0_b0__1_i_178_n_4
    SLICE_X37Y128        LUT2 (Prop_lut2_I1_O)        0.306    19.026 r  insertion_renderer/g0_b0__1_i_175/O
                         net (fo=1, routed)           0.000    19.026    insertion_renderer/g0_b0__1_i_175_n_0
    SLICE_X37Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.576 r  insertion_renderer/g0_b0__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.576    insertion_renderer/g0_b0__1_i_76_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.910 r  insertion_renderer/g0_b0__1_i_29/O[1]
                         net (fo=3, routed)           0.640    20.550    insertion_renderer/g0_b0__1_i_29_n_6
    SLICE_X36Y129        LUT3 (Prop_lut3_I0_O)        0.303    20.853 r  insertion_renderer/g0_b0__1_i_72/O
                         net (fo=1, routed)           0.000    20.853    insertion_renderer/g0_b0__1_i_72_n_0
    SLICE_X36Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.254 r  insertion_renderer/g0_b0__1_i_27/CO[3]
                         net (fo=5, routed)           1.087    22.341    insertion_renderer/g0_b0__1_i_27_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124    22.465 r  insertion_renderer/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.000    22.465    insertion_renderer/g0_b0__1_i_8_n_0
    SLICE_X31Y130        MUXF7 (Prop_muxf7_I1_O)      0.217    22.682 r  insertion_renderer/g0_b0__1_i_1/O
                         net (fo=12, routed)          1.201    23.882    insertion_renderer/g0_b0__1_i_1_n_0
    SLICE_X25Y136        LUT5 (Prop_lut5_I2_O)        0.299    24.181 f  insertion_renderer/p1_is_char_D_flag_i_169/O
                         net (fo=1, routed)           0.416    24.597    insertion_renderer/p1_is_char_D_flag_i_169_n_0
    SLICE_X24Y135        LUT4 (Prop_lut4_I0_O)        0.124    24.721 f  insertion_renderer/p1_is_char_D_flag_i_75/O
                         net (fo=1, routed)           0.893    25.614    insertion_renderer/p1_is_char_D_flag_i_75_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124    25.738 f  insertion_renderer/p1_is_char_D_flag_i_25/O
                         net (fo=1, routed)           0.000    25.738    insertion_renderer/p1_is_char_D_flag_i_25_n_0
    SLICE_X12Y139        MUXF7 (Prop_muxf7_I1_O)      0.214    25.952 f  insertion_renderer/p1_is_char_D_flag_reg_i_7/O
                         net (fo=87, routed)          1.368    27.320    insertion_renderer/char_code_4x6_reg[4]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.297    27.617 r  insertion_renderer/p1_is_char_D_flag_i_2/O
                         net (fo=1, routed)           0.464    28.081    insertion_renderer/p1_is_char_D_flag_i_2_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.124    28.205 r  insertion_renderer/p1_is_char_D_flag_i_1/O
                         net (fo=1, routed)           0.000    28.205    insertion_renderer/p1_is_char_D_flag_i_1_n_0
    SLICE_X8Y147         FDRE                                         r  insertion_renderer/p1_is_char_D_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.616    14.957    insertion_renderer/clk_IBUF_BUFG
    SLICE_X8Y147         FDRE                                         r  insertion_renderer/p1_is_char_D_flag_reg/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y147         FDRE (Setup_fdre_C_D)        0.077    15.266    insertion_renderer/p1_is_char_D_flag_reg
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -28.205    
  -------------------------------------------------------------------
                         slack                                -12.939    

Slack (VIOLATED) :        -11.406ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p1_is_font_pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.440ns  (logic 9.427ns (43.968%)  route 12.013ns (56.032%))
  Logic Levels:           28  (CARRY4=13 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.728     5.249    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y117        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  insertion_renderer/p0_pixel_x_reg[1]_rep__2/Q
                         net (fo=109, routed)         0.700     6.406    insertion_renderer/p0_pixel_x_reg[1]_rep__2_n_0
    SLICE_X26Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  insertion_renderer/p1_in_prompt_sort_i_19/O
                         net (fo=119, routed)         0.670     7.199    insertion_renderer/p1_in_prompt_sort_i_19_n_0
    SLICE_X24Y116        LUT6 (Prop_lut6_I2_O)        0.124     7.323 r  insertion_renderer/p1_is_font_pixel_i_146/O
                         net (fo=138, routed)         0.654     7.977    insertion_renderer/p1_char_col_4x6[2]_i_965_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  insertion_renderer/p1_char_col_4x6[2]_i_657/O
                         net (fo=4, routed)           0.891     8.993    insertion_renderer/p1_char_col_4x6[2]_i_657_n_0
    SLICE_X23Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.391 r  insertion_renderer/p1_is_font_pixel_reg_i_1171/CO[3]
                         net (fo=1, routed)           0.000     9.391    insertion_renderer/p1_is_font_pixel_reg_i_1171_n_0
    SLICE_X23Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.619 r  insertion_renderer/p1_is_font_pixel_reg_i_882/CO[2]
                         net (fo=29, routed)          0.413    10.032    insertion_renderer/p1_is_char_D_flag_reg_106[0]
    SLICE_X23Y119        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    10.813 r  insertion_renderer/p1_is_font_pixel_reg_i_1808/CO[2]
                         net (fo=4, routed)           0.365    11.178    insertion_renderer/p1_is_font_pixel_reg_i_1808_n_1
    SLICE_X23Y120        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.959 r  insertion_renderer/p1_is_font_pixel_reg_i_1650/CO[2]
                         net (fo=3, routed)           0.539    12.498    insertion_renderer/p1_is_font_pixel_reg_i_1650_n_1
    SLICE_X22Y121        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.285 r  insertion_renderer/p1_is_font_pixel_reg_i_1413/O[1]
                         net (fo=3, routed)           0.499    13.784    insertion_renderer/p1_is_font_pixel_reg_i_1413_n_6
    SLICE_X20Y121        LUT4 (Prop_lut4_I2_O)        0.303    14.087 r  insertion_renderer/p1_is_font_pixel_i_1825/O
                         net (fo=1, routed)           0.000    14.087    insertion_renderer/p1_is_font_pixel_i_1825_n_0
    SLICE_X20Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.637 r  insertion_renderer/p1_is_font_pixel_reg_i_1661/CO[3]
                         net (fo=1, routed)           0.000    14.637    insertion_renderer/p1_is_font_pixel_reg_i_1661_n_0
    SLICE_X20Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  insertion_renderer/p1_is_font_pixel_reg_i_1428/CO[3]
                         net (fo=1, routed)           0.000    14.751    insertion_renderer/p1_is_font_pixel_reg_i_1428_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.064 r  insertion_renderer/p1_is_font_pixel_reg_i_1147/O[3]
                         net (fo=5, routed)           0.700    15.764    insertion_renderer/p1_is_font_pixel_reg_i_1147_n_4
    SLICE_X15Y126        LUT3 (Prop_lut3_I1_O)        0.306    16.070 r  insertion_renderer/p1_is_font_pixel_i_1153/O
                         net (fo=1, routed)           0.986    17.056    insertion_renderer/p1_is_font_pixel_i_1153_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.124    17.180 r  insertion_renderer/p1_is_font_pixel_i_864/O
                         net (fo=1, routed)           0.000    17.180    insertion_renderer/p1_is_font_pixel_i_864_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.713 r  insertion_renderer/p1_is_font_pixel_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.713    insertion_renderer/p1_is_font_pixel_reg_i_527_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.036 r  insertion_renderer/p1_is_font_pixel_reg_i_287/O[1]
                         net (fo=3, routed)           0.502    18.537    insertion_renderer/p1_is_font_pixel_reg_i_287_n_6
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.306    18.843 r  insertion_renderer/p1_is_font_pixel_i_524/O
                         net (fo=1, routed)           0.000    18.843    insertion_renderer/p1_is_font_pixel_i_524_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.393 r  insertion_renderer/p1_is_font_pixel_reg_i_285/CO[3]
                         net (fo=1, routed)           0.000    19.393    insertion_renderer/p1_is_font_pixel_reg_i_285_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.615 r  insertion_renderer/p1_is_font_pixel_reg_i_147/O[0]
                         net (fo=3, routed)           0.755    20.370    insertion_renderer/p1_is_font_pixel_reg_i_147_n_7
    SLICE_X11Y128        LUT3 (Prop_lut3_I1_O)        0.299    20.669 r  insertion_renderer/p1_is_font_pixel_i_283/O
                         net (fo=1, routed)           0.000    20.669    insertion_renderer/p1_is_font_pixel_i_283_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.219 r  insertion_renderer/p1_is_font_pixel_reg_i_145/CO[3]
                         net (fo=6, routed)           0.918    22.137    insertion_renderer/p1_is_font_pixel_reg_i_145_n_0
    SLICE_X10Y131        LUT3 (Prop_lut3_I0_O)        0.124    22.261 r  insertion_renderer/p1_is_font_pixel_i_52/O
                         net (fo=6, routed)           0.453    22.714    insertion_renderer/p1_is_font_pixel_i_52_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I4_O)        0.124    22.838 f  insertion_renderer/p1_is_font_pixel_i_30/O
                         net (fo=4, routed)           1.002    23.840    insertion_renderer/p1_is_font_pixel_i_30_n_0
    SLICE_X10Y136        LUT5 (Prop_lut5_I0_O)        0.124    23.964 f  insertion_renderer/p1_is_font_pixel_i_17/O
                         net (fo=1, routed)           0.814    24.778    insertion_renderer/p1_is_font_pixel_i_17_n_0
    SLICE_X8Y145         LUT5 (Prop_lut5_I4_O)        0.124    24.902 f  insertion_renderer/p1_is_font_pixel_i_9/O
                         net (fo=1, routed)           0.000    24.902    insertion_renderer/p1_is_font_pixel_i_9_n_0
    SLICE_X8Y145         MUXF7 (Prop_muxf7_I1_O)      0.214    25.116 f  insertion_renderer/p1_is_font_pixel_reg_i_5/O
                         net (fo=1, routed)           0.890    26.006    insertion_renderer/char_idx_val[3]
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.297    26.303 f  insertion_renderer/p1_is_font_pixel_i_3/O
                         net (fo=1, routed)           0.263    26.566    insertion_renderer/p1_is_font_pixel_i_3_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I4_O)        0.124    26.690 r  insertion_renderer/p1_is_font_pixel_i_1/O
                         net (fo=1, routed)           0.000    26.690    insertion_renderer/is_font_pixel_comb
    SLICE_X3Y138         FDRE                                         r  insertion_renderer/p1_is_font_pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.680    15.021    insertion_renderer/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  insertion_renderer/p1_is_font_pixel_reg/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y138         FDRE (Setup_fdre_C_D)        0.031    15.284    insertion_renderer/p1_is_font_pixel_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -26.690    
  -------------------------------------------------------------------
                         slack                                -11.406    

Slack (VIOLATED) :        -10.431ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p1_char_col_4x6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.310ns  (logic 7.010ns (34.515%)  route 13.300ns (65.485%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.728     5.249    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y117        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456     5.705 r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.345     6.050    insertion_renderer/p0_pixel_x_reg[0]_rep__5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  insertion_renderer/g0_b0__0_i_35/O
                         net (fo=104, routed)         0.791     6.965    insertion_renderer/g0_b0__0_i_35_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124     7.089 f  insertion_renderer/p1_is_font_pixel_i_42/O
                         net (fo=176, routed)         0.967     8.056    insertion_renderer/p1_is_font_pixel_i_694_n_0
    SLICE_X26Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  insertion_renderer/p1_is_font_pixel_i_428/O
                         net (fo=6, routed)           1.306     9.486    insertion_renderer/p1_is_font_pixel_i_428_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.012 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_794/CO[3]
                         net (fo=1, routed)           0.000    10.012    insertion_renderer/p1_char_col_4x6_reg[0]_i_794_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.234 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_627/O[0]
                         net (fo=35, routed)          0.850    11.084    insertion_renderer_n_14
    SLICE_X48Y126        LUT2 (Prop_lut2_I0_O)        0.299    11.383 r  p1_char_col_4x6[0]_i_1023/O
                         net (fo=1, routed)           0.000    11.383    insertion_renderer/p0_pixel_x_reg[4]_rep__6_7[3]
    SLICE_X48Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.784 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.784    insertion_renderer/p1_char_col_4x6_reg[0]_i_970_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    11.898    insertion_renderer/p1_char_col_4x6_reg[0]_i_883_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    12.012    insertion_renderer/p1_char_col_4x6_reg[0]_i_773_n_0
    SLICE_X48Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.325 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_607/O[3]
                         net (fo=4, routed)           1.431    13.755    insertion_renderer/p1_char_col_4x6_reg[0]_i_607_n_4
    SLICE_X48Y115        LUT3 (Prop_lut3_I1_O)        0.336    14.091 r  insertion_renderer/p1_char_col_4x6[0]_i_774/O
                         net (fo=1, routed)           1.130    15.222    insertion_renderer/p1_char_col_4x6[0]_i_774_n_0
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.327    15.549 r  insertion_renderer/p1_char_col_4x6[0]_i_600/O
                         net (fo=1, routed)           0.000    15.549    insertion_renderer/p1_char_col_4x6[0]_i_600_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.950 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    15.950    insertion_renderer/p1_char_col_4x6_reg[0]_i_407_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.064 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.064    insertion_renderer/p1_char_col_4x6_reg[0]_i_202_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.178 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.178    insertion_renderer/p1_char_col_4x6_reg[0]_i_108_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.400 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_199/O[0]
                         net (fo=2, routed)           0.675    17.074    insertion_renderer_n_939
    SLICE_X50Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    17.800 r  p1_char_col_4x6_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.812    18.612    insertion_renderer/p0_pixel_x_reg[0]_rep__10_6[1]
    SLICE_X51Y133        LUT4 (Prop_lut4_I3_O)        0.306    18.918 r  insertion_renderer/p1_char_col_4x6[0]_i_60/O
                         net (fo=1, routed)           0.000    18.918    insertion_renderer/p1_char_col_4x6[0]_i_60_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.270 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_46/O[3]
                         net (fo=3, routed)           0.953    20.224    insertion_renderer/p1_char_col_4x6_reg[0]_i_46_n_4
    SLICE_X51Y137        LUT5 (Prop_lut5_I1_O)        0.334    20.558 r  insertion_renderer/p1_char_col_4x6[1]_i_24/O
                         net (fo=1, routed)           1.580    22.138    insertion_renderer/p1_char_col_4x6[1]_i_24_n_0
    SLICE_X21Y146        LUT6 (Prop_lut6_I5_O)        0.326    22.464 r  insertion_renderer/p1_char_col_4x6[1]_i_22/O
                         net (fo=1, routed)           0.739    23.202    insertion_renderer/p1_char_col_4x6[1]_i_22_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I5_O)        0.124    23.326 r  insertion_renderer/p1_char_col_4x6[1]_i_13/O
                         net (fo=1, routed)           0.000    23.326    insertion_renderer/p1_char_col_4x6[1]_i_13_n_0
    SLICE_X12Y146        MUXF7 (Prop_muxf7_I1_O)      0.214    23.540 r  insertion_renderer/p1_char_col_4x6_reg[1]_i_5/O
                         net (fo=1, routed)           0.887    24.427    insertion_renderer/p1_char_col_4x6_reg[1]_i_5_n_0
    SLICE_X11Y136        LUT6 (Prop_lut6_I5_O)        0.297    24.724 r  insertion_renderer/p1_char_col_4x6[1]_i_1/O
                         net (fo=2, routed)           0.836    25.560    insertion_renderer/D[0]
    SLICE_X8Y138         FDRE                                         r  insertion_renderer/p1_char_col_4x6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.612    14.953    insertion_renderer/clk_IBUF_BUFG
    SLICE_X8Y138         FDRE                                         r  insertion_renderer/p1_char_col_4x6_reg[1]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X8Y138         FDRE (Setup_fdre_C_D)       -0.056    15.129    insertion_renderer/p1_char_col_4x6_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -25.560    
  -------------------------------------------------------------------
                         slack                                -10.431    

Slack (VIOLATED) :        -9.533ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p1_char_col_4x6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.468ns  (logic 6.785ns (34.852%)  route 12.683ns (65.148%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.728     5.249    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y117        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.456     5.705 r  insertion_renderer/p0_pixel_x_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.345     6.050    insertion_renderer/p0_pixel_x_reg[0]_rep__5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  insertion_renderer/g0_b0__0_i_35/O
                         net (fo=104, routed)         0.791     6.965    insertion_renderer/g0_b0__0_i_35_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124     7.089 f  insertion_renderer/p1_is_font_pixel_i_42/O
                         net (fo=176, routed)         0.967     8.056    insertion_renderer/p1_is_font_pixel_i_694_n_0
    SLICE_X26Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  insertion_renderer/p1_is_font_pixel_i_428/O
                         net (fo=6, routed)           1.306     9.486    insertion_renderer/p1_is_font_pixel_i_428_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.012 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_794/CO[3]
                         net (fo=1, routed)           0.000    10.012    insertion_renderer/p1_char_col_4x6_reg[0]_i_794_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.234 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_627/O[0]
                         net (fo=35, routed)          0.850    11.084    insertion_renderer_n_14
    SLICE_X48Y126        LUT2 (Prop_lut2_I0_O)        0.299    11.383 r  p1_char_col_4x6[0]_i_1023/O
                         net (fo=1, routed)           0.000    11.383    insertion_renderer/p0_pixel_x_reg[4]_rep__6_7[3]
    SLICE_X48Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.784 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    11.784    insertion_renderer/p1_char_col_4x6_reg[0]_i_970_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.898 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    11.898    insertion_renderer/p1_char_col_4x6_reg[0]_i_883_n_0
    SLICE_X48Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    12.012    insertion_renderer/p1_char_col_4x6_reg[0]_i_773_n_0
    SLICE_X48Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.325 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_607/O[3]
                         net (fo=4, routed)           1.431    13.755    insertion_renderer/p1_char_col_4x6_reg[0]_i_607_n_4
    SLICE_X48Y115        LUT3 (Prop_lut3_I1_O)        0.336    14.091 r  insertion_renderer/p1_char_col_4x6[0]_i_774/O
                         net (fo=1, routed)           1.130    15.222    insertion_renderer/p1_char_col_4x6[0]_i_774_n_0
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.327    15.549 r  insertion_renderer/p1_char_col_4x6[0]_i_600/O
                         net (fo=1, routed)           0.000    15.549    insertion_renderer/p1_char_col_4x6[0]_i_600_n_0
    SLICE_X51Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.950 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    15.950    insertion_renderer/p1_char_col_4x6_reg[0]_i_407_n_0
    SLICE_X51Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.064 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.064    insertion_renderer/p1_char_col_4x6_reg[0]_i_202_n_0
    SLICE_X51Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.178 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.000    16.178    insertion_renderer/p1_char_col_4x6_reg[0]_i_108_n_0
    SLICE_X51Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.400 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_199/O[0]
                         net (fo=2, routed)           0.675    17.074    insertion_renderer_n_939
    SLICE_X50Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    17.800 r  p1_char_col_4x6_reg[0]_i_107/O[1]
                         net (fo=1, routed)           0.812    18.612    insertion_renderer/p0_pixel_x_reg[0]_rep__10_6[1]
    SLICE_X51Y133        LUT4 (Prop_lut4_I3_O)        0.306    18.918 r  insertion_renderer/p1_char_col_4x6[0]_i_60/O
                         net (fo=1, routed)           0.000    18.918    insertion_renderer/p1_char_col_4x6[0]_i_60_n_0
    SLICE_X51Y133        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.270 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_46/O[3]
                         net (fo=3, routed)           0.953    20.224    insertion_renderer/p1_char_col_4x6_reg[0]_i_46_n_4
    SLICE_X51Y137        LUT5 (Prop_lut5_I1_O)        0.306    20.530 r  insertion_renderer/p1_char_col_4x6[2]_i_59/O
                         net (fo=1, routed)           1.576    22.105    insertion_renderer/p1_char_col_4x6[2]_i_59_n_0
    SLICE_X21Y146        LUT6 (Prop_lut6_I5_O)        0.124    22.229 r  insertion_renderer/p1_char_col_4x6[2]_i_26/O
                         net (fo=1, routed)           0.519    22.748    insertion_renderer/p1_char_col_4x6[2]_i_26_n_0
    SLICE_X13Y146        LUT6 (Prop_lut6_I5_O)        0.124    22.872 r  insertion_renderer/p1_char_col_4x6[2]_i_14/O
                         net (fo=1, routed)           0.000    22.872    insertion_renderer/p1_char_col_4x6[2]_i_14_n_0
    SLICE_X13Y146        MUXF7 (Prop_muxf7_I1_O)      0.217    23.089 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_5/O
                         net (fo=1, routed)           0.800    23.888    insertion_renderer/p1_char_col_4x6_reg[2]_i_5_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I5_O)        0.299    24.187 r  insertion_renderer/p1_char_col_4x6[2]_i_1/O
                         net (fo=2, routed)           0.530    24.717    insertion_renderer/D[1]
    SLICE_X7Y138         FDRE                                         r  insertion_renderer/p1_char_col_4x6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.679    15.020    insertion_renderer/clk_IBUF_BUFG
    SLICE_X7Y138         FDRE                                         r  insertion_renderer/p1_char_col_4x6_reg[2]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.067    15.185    insertion_renderer/p1_char_col_4x6_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -24.717    
  -------------------------------------------------------------------
                         slack                                 -9.533    

Slack (VIOLATED) :        -9.419ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p1_title_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 8.492ns (43.795%)  route 10.898ns (56.205%))
  Logic Levels:           23  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.719     5.240    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y123        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456     5.696 r  insertion_renderer/p0_pixel_x_reg[2]/Q
                         net (fo=70, routed)          0.803     6.499    insertion_renderer/p0_pixel_x[2]
    SLICE_X27Y123        LUT5 (Prop_lut5_I1_O)        0.124     6.623 r  insertion_renderer/g0_b0_i_280/O
                         net (fo=4, routed)           0.754     7.377    insertion_renderer/g0_b0_i_280_n_0
    SLICE_X25Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.775 r  insertion_renderer/g0_b0_i_631/CO[3]
                         net (fo=1, routed)           0.000     7.775    insertion_renderer/g0_b0_i_631_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  insertion_renderer/g0_b0_i_457/CO[3]
                         net (fo=1, routed)           0.009     7.898    insertion_renderer/g0_b0_i_457_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.126 r  insertion_renderer/g0_b0_i_295/CO[2]
                         net (fo=28, routed)          0.736     8.862    insertion_renderer/g0_b0_i_295_n_1
    SLICE_X26Y128        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.643 r  insertion_renderer/g0_b0_i_877/CO[2]
                         net (fo=4, routed)           0.357    10.000    insertion_renderer/g0_b0_i_877_n_1
    SLICE_X26Y129        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    10.781 r  insertion_renderer/g0_b0_i_789/CO[2]
                         net (fo=3, routed)           0.375    11.156    insertion_renderer/g0_b0_i_789_n_1
    SLICE_X26Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.937 f  insertion_renderer/g0_b0_i_660/CO[2]
                         net (fo=20, routed)          0.463    12.400    insertion_renderer/g0_b0_i_660_n_1
    SLICE_X24Y130        LUT6 (Prop_lut6_I0_O)        0.313    12.713 r  insertion_renderer/g0_b0_i_489/O
                         net (fo=17, routed)          0.906    13.619    insertion_renderer/g0_b0_i_489_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.145 r  insertion_renderer/g0_b0_i_511/CO[3]
                         net (fo=1, routed)           0.000    14.145    insertion_renderer/g0_b0_i_511_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.479 r  insertion_renderer/g0_b0_i_330/O[1]
                         net (fo=5, routed)           0.486    14.965    insertion_renderer/g0_b0_i_330_n_6
    SLICE_X18Y134        LUT3 (Prop_lut3_I1_O)        0.303    15.268 r  insertion_renderer/g0_b0_i_513/O
                         net (fo=1, routed)           1.006    16.274    insertion_renderer/g0_b0_i_513_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I0_O)        0.124    16.398 r  insertion_renderer/g0_b0_i_326/O
                         net (fo=1, routed)           0.000    16.398    insertion_renderer/g0_b0_i_326_n_0
    SLICE_X17Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.799 r  insertion_renderer/g0_b0_i_186/CO[3]
                         net (fo=1, routed)           0.000    16.799    insertion_renderer/g0_b0_i_186_n_0
    SLICE_X17Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.133 r  insertion_renderer/g0_b0_i_82/O[1]
                         net (fo=3, routed)           0.513    17.646    insertion_renderer/g0_b0_i_82_n_6
    SLICE_X16Y136        LUT2 (Prop_lut2_I0_O)        0.303    17.949 r  insertion_renderer/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    17.949    insertion_renderer/g0_b0_i_183_n_0
    SLICE_X16Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.499 r  insertion_renderer/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.499    insertion_renderer/g0_b0_i_80_n_0
    SLICE_X16Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.721 r  insertion_renderer/g0_b0_i_28/O[0]
                         net (fo=3, routed)           0.585    19.305    insertion_renderer/g0_b0_i_28_n_7
    SLICE_X15Y138        LUT5 (Prop_lut5_I0_O)        0.299    19.604 r  insertion_renderer/g0_b0_i_73/O
                         net (fo=1, routed)           0.529    20.133    insertion_renderer/g0_b0_i_73_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.531 r  insertion_renderer/g0_b0_i_27/CO[3]
                         net (fo=6, routed)           0.813    21.345    insertion_renderer/g0_b0_i_27_n_0
    SLICE_X18Y136        LUT6 (Prop_lut6_I0_O)        0.124    21.469 r  insertion_renderer/g0_b0_i_7/O
                         net (fo=5, routed)           0.683    22.151    insertion_renderer/g0_b0_i_7_n_0
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.124    22.275 r  insertion_renderer/g0_b0_i_3/O
                         net (fo=17, routed)          1.384    23.659    insertion_renderer/g0_b0_i_3_n_0
    SLICE_X10Y136        LUT4 (Prop_lut4_I0_O)        0.146    23.805 r  insertion_renderer/p1_title_color[15]_i_3/O
                         net (fo=3, routed)           0.497    24.302    insertion_renderer/p1_title_color[15]_i_3_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.328    24.630 r  insertion_renderer/p1_title_color[10]_i_1/O
                         net (fo=1, routed)           0.000    24.630    insertion_renderer/title_color_val[10]
    SLICE_X9Y136         FDRE                                         r  insertion_renderer/p1_title_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.610    14.951    insertion_renderer/clk_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  insertion_renderer/p1_title_color_reg[10]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.029    15.212    insertion_renderer/p1_title_color_reg[10]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -24.630    
  -------------------------------------------------------------------
                         slack                                 -9.419    

Slack (VIOLATED) :        -9.414ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p1_title_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.387ns  (logic 8.492ns (43.802%)  route 10.895ns (56.198%))
  Logic Levels:           23  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.719     5.240    insertion_renderer/clk_IBUF_BUFG
    SLICE_X29Y123        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456     5.696 r  insertion_renderer/p0_pixel_x_reg[2]/Q
                         net (fo=70, routed)          0.803     6.499    insertion_renderer/p0_pixel_x[2]
    SLICE_X27Y123        LUT5 (Prop_lut5_I1_O)        0.124     6.623 r  insertion_renderer/g0_b0_i_280/O
                         net (fo=4, routed)           0.754     7.377    insertion_renderer/g0_b0_i_280_n_0
    SLICE_X25Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.775 r  insertion_renderer/g0_b0_i_631/CO[3]
                         net (fo=1, routed)           0.000     7.775    insertion_renderer/g0_b0_i_631_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  insertion_renderer/g0_b0_i_457/CO[3]
                         net (fo=1, routed)           0.009     7.898    insertion_renderer/g0_b0_i_457_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.126 r  insertion_renderer/g0_b0_i_295/CO[2]
                         net (fo=28, routed)          0.736     8.862    insertion_renderer/g0_b0_i_295_n_1
    SLICE_X26Y128        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.643 r  insertion_renderer/g0_b0_i_877/CO[2]
                         net (fo=4, routed)           0.357    10.000    insertion_renderer/g0_b0_i_877_n_1
    SLICE_X26Y129        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    10.781 r  insertion_renderer/g0_b0_i_789/CO[2]
                         net (fo=3, routed)           0.375    11.156    insertion_renderer/g0_b0_i_789_n_1
    SLICE_X26Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    11.937 f  insertion_renderer/g0_b0_i_660/CO[2]
                         net (fo=20, routed)          0.463    12.400    insertion_renderer/g0_b0_i_660_n_1
    SLICE_X24Y130        LUT6 (Prop_lut6_I0_O)        0.313    12.713 r  insertion_renderer/g0_b0_i_489/O
                         net (fo=17, routed)          0.906    13.619    insertion_renderer/g0_b0_i_489_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.145 r  insertion_renderer/g0_b0_i_511/CO[3]
                         net (fo=1, routed)           0.000    14.145    insertion_renderer/g0_b0_i_511_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.479 r  insertion_renderer/g0_b0_i_330/O[1]
                         net (fo=5, routed)           0.486    14.965    insertion_renderer/g0_b0_i_330_n_6
    SLICE_X18Y134        LUT3 (Prop_lut3_I1_O)        0.303    15.268 r  insertion_renderer/g0_b0_i_513/O
                         net (fo=1, routed)           1.006    16.274    insertion_renderer/g0_b0_i_513_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I0_O)        0.124    16.398 r  insertion_renderer/g0_b0_i_326/O
                         net (fo=1, routed)           0.000    16.398    insertion_renderer/g0_b0_i_326_n_0
    SLICE_X17Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.799 r  insertion_renderer/g0_b0_i_186/CO[3]
                         net (fo=1, routed)           0.000    16.799    insertion_renderer/g0_b0_i_186_n_0
    SLICE_X17Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.133 r  insertion_renderer/g0_b0_i_82/O[1]
                         net (fo=3, routed)           0.513    17.646    insertion_renderer/g0_b0_i_82_n_6
    SLICE_X16Y136        LUT2 (Prop_lut2_I0_O)        0.303    17.949 r  insertion_renderer/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    17.949    insertion_renderer/g0_b0_i_183_n_0
    SLICE_X16Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.499 r  insertion_renderer/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.499    insertion_renderer/g0_b0_i_80_n_0
    SLICE_X16Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.721 r  insertion_renderer/g0_b0_i_28/O[0]
                         net (fo=3, routed)           0.585    19.305    insertion_renderer/g0_b0_i_28_n_7
    SLICE_X15Y138        LUT5 (Prop_lut5_I0_O)        0.299    19.604 r  insertion_renderer/g0_b0_i_73/O
                         net (fo=1, routed)           0.529    20.133    insertion_renderer/g0_b0_i_73_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.531 r  insertion_renderer/g0_b0_i_27/CO[3]
                         net (fo=6, routed)           0.813    21.345    insertion_renderer/g0_b0_i_27_n_0
    SLICE_X18Y136        LUT6 (Prop_lut6_I0_O)        0.124    21.469 r  insertion_renderer/g0_b0_i_7/O
                         net (fo=5, routed)           0.683    22.151    insertion_renderer/g0_b0_i_7_n_0
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.124    22.275 r  insertion_renderer/g0_b0_i_3/O
                         net (fo=17, routed)          1.384    23.659    insertion_renderer/g0_b0_i_3_n_0
    SLICE_X10Y136        LUT4 (Prop_lut4_I0_O)        0.146    23.805 r  insertion_renderer/p1_title_color[15]_i_3/O
                         net (fo=3, routed)           0.494    24.299    insertion_renderer/p1_title_color[15]_i_3_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I4_O)        0.328    24.627 r  insertion_renderer/p1_title_color[15]_i_1/O
                         net (fo=1, routed)           0.000    24.627    insertion_renderer/title_color_val[15]
    SLICE_X9Y136         FDRE                                         r  insertion_renderer/p1_title_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.610    14.951    insertion_renderer/clk_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  insertion_renderer/p1_title_color_reg[15]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.031    15.214    insertion_renderer/p1_title_color_reg[15]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -24.627    
  -------------------------------------------------------------------
                         slack                                 -9.414    

Slack (VIOLATED) :        -9.070ns  (required time - arrival time)
  Source:                 insertion_renderer/p0_pixel_x_reg[4]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_renderer/p1_char_col_4x6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.963ns  (logic 6.747ns (35.579%)  route 12.216ns (64.421%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.726     5.247    insertion_renderer/clk_IBUF_BUFG
    SLICE_X37Y132        FDRE                                         r  insertion_renderer/p0_pixel_x_reg[4]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y132        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  insertion_renderer/p0_pixel_x_reg[4]_rep__12/Q
                         net (fo=113, routed)         1.063     6.766    insertion_renderer/p0_pixel_x_reg[4]_rep__12_n_0
    SLICE_X31Y133        LUT5 (Prop_lut5_I0_O)        0.124     6.890 r  insertion_renderer/g0_b0_i_620/O
                         net (fo=10, routed)          1.634     8.525    insertion_renderer/g0_b0_i_620_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I0_O)        0.124     8.649 r  insertion_renderer/p1_char_col_4x6[2]_i_1398/O
                         net (fo=1, routed)           0.000     8.649    insertion_renderer/p1_char_col_4x6[2]_i_1398_n_0
    SLICE_X51Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_1261/CO[3]
                         net (fo=1, routed)           0.000     9.050    insertion_renderer/p1_char_col_4x6_reg[2]_i_1261_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.164 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_1064/CO[3]
                         net (fo=1, routed)           0.000     9.164    insertion_renderer/p1_char_col_4x6_reg[2]_i_1064_n_0
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.498 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_801/O[1]
                         net (fo=2, routed)           0.676    10.173    insertion_renderer_n_968
    SLICE_X50Y143        LUT2 (Prop_lut2_I1_O)        0.303    10.476 r  p1_char_col_4x6[2]_i_1057/O
                         net (fo=1, routed)           0.000    10.476    insertion_renderer/p0_pixel_x_reg[6]_rep__1_10[0]
    SLICE_X50Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.989 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_785/CO[3]
                         net (fo=1, routed)           0.000    10.989    insertion_renderer/p1_char_col_4x6_reg[2]_i_785_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.304 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_467/O[3]
                         net (fo=4, routed)           1.293    12.598    insertion_renderer/p1_char_col_4x6_reg[2]_i_467_n_4
    SLICE_X38Y140        LUT3 (Prop_lut3_I1_O)        0.336    12.934 r  insertion_renderer/p1_char_col_4x6[2]_i_786/O
                         net (fo=1, routed)           1.027    13.961    insertion_renderer/p1_char_col_4x6[2]_i_786_n_0
    SLICE_X48Y144        LUT5 (Prop_lut5_I1_O)        0.331    14.292 r  insertion_renderer/p1_char_col_4x6[2]_i_460/O
                         net (fo=1, routed)           0.000    14.292    insertion_renderer/p1_char_col_4x6[2]_i_460_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.693 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_230/CO[3]
                         net (fo=1, routed)           0.000    14.693    insertion_renderer/p1_char_col_4x6_reg[2]_i_230_n_0
    SLICE_X48Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.807 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_122/CO[3]
                         net (fo=1, routed)           0.000    14.807    insertion_renderer/p1_char_col_4x6_reg[2]_i_122_n_0
    SLICE_X48Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.921 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.921    insertion_renderer/p1_char_col_4x6_reg[2]_i_86_n_0
    SLICE_X48Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.143 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_119/O[0]
                         net (fo=2, routed)           0.730    15.873    insertion_renderer_n_973
    SLICE_X49Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    16.419 r  p1_char_col_4x6_reg[2]_i_85/O[0]
                         net (fo=1, routed)           1.256    17.675    insertion_renderer/p0_pixel_x_reg[0]_rep__4_12[0]
    SLICE_X22Y146        LUT2 (Prop_lut2_I1_O)        0.299    17.974 r  insertion_renderer/p1_char_col_4x6[2]_i_45/O
                         net (fo=1, routed)           0.000    17.974    insertion_renderer/p1_char_col_4x6[2]_i_45_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.614 r  insertion_renderer/p1_char_col_4x6_reg[2]_i_22/O[3]
                         net (fo=5, routed)           1.129    19.743    insertion_renderer/p1_char_col_4x6_reg[2]_i_22_n_4
    SLICE_X14Y145        LUT4 (Prop_lut4_I0_O)        0.306    20.049 r  insertion_renderer/p1_char_col_4x6[0]_i_17/O
                         net (fo=3, routed)           1.573    21.622    insertion_renderer/p1_char_col_4x6[0]_i_17_n_0
    SLICE_X15Y111        LUT5 (Prop_lut5_I4_O)        0.124    21.746 r  insertion_renderer/p1_char_col_4x6[0]_i_13/O
                         net (fo=1, routed)           0.436    22.182    insertion_renderer/p1_char_col_4x6[0]_i_13_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.124    22.306 r  insertion_renderer/p1_char_col_4x6[0]_i_6/O
                         net (fo=1, routed)           0.000    22.306    insertion_renderer/p1_char_col_4x6[0]_i_6_n_0
    SLICE_X14Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    22.515 r  insertion_renderer/p1_char_col_4x6_reg[0]_i_2/O
                         net (fo=1, routed)           1.399    23.914    insertion_renderer/p1_char_col_4x6_reg[0]_i_2_n_0
    SLICE_X11Y136        LUT6 (Prop_lut6_I0_O)        0.297    24.211 r  insertion_renderer/p1_char_col_4x6[0]_i_1/O
                         net (fo=1, routed)           0.000    24.211    insertion_renderer/char_col_val[0]
    SLICE_X11Y136        FDRE                                         r  insertion_renderer/p1_char_col_4x6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.610    14.951    insertion_renderer/clk_IBUF_BUFG
    SLICE_X11Y136        FDRE                                         r  insertion_renderer/p1_char_col_4x6_reg[0]/C
                         clock pessimism              0.196    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X11Y136        FDRE (Setup_fdre_C_D)        0.029    15.141    insertion_renderer/p1_char_col_4x6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -24.211    
  -------------------------------------------------------------------
                         slack                                 -9.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bubble_btn_debouncer/btn_r_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/cursor_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.153%)  route 0.277ns (59.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.559     1.442    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  bubble_btn_debouncer/btn_r_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bubble_btn_debouncer/btn_r_edge_reg/Q
                         net (fo=3, routed)           0.277     1.860    bubble_tutorial/bubble_btn_r_edge
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.905 r  bubble_tutorial/cursor_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    bubble_tutorial/cursor_pos[2]_i_1_n_0
    SLICE_X38Y14         FDRE                                         r  bubble_tutorial/cursor_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.827     1.954    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  bubble_tutorial/cursor_pos_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.121     1.826    bubble_tutorial/cursor_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bubble_fsm/temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.563     1.446    bubble_fsm/clk_IBUF_BUFG
    SLICE_X47Y7          FDCE                                         r  bubble_fsm/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  bubble_fsm/temp_reg[6]/Q
                         net (fo=5, routed)           0.078     1.666    bubble_fsm/temp_reg_n_0_[6]
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.711 r  bubble_fsm/array[1][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.711    bubble_fsm/array[1][6]_i_1__0_n_0
    SLICE_X46Y7          FDCE                                         r  bubble_fsm/array_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.833     1.960    bubble_fsm/clk_IBUF_BUFG
    SLICE_X46Y7          FDCE                                         r  bubble_fsm/array_reg[1][6]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y7          FDCE (Hold_fdce_C_D)         0.121     1.580    bubble_fsm/array_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 insertion_sort_engine/swap_idx1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_sort_engine/history_swap_idx1_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.356%)  route 0.323ns (69.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.643     1.527    insertion_sort_engine/clk_IBUF_BUFG
    SLICE_X31Y146        FDSE                                         r  insertion_sort_engine/swap_idx1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDSE (Prop_fdse_C_Q)         0.141     1.668 r  insertion_sort_engine/swap_idx1_reg[2]/Q
                         net (fo=33, routed)          0.323     1.991    insertion_sort_engine/insertion_swap_idx1[2]
    SLICE_X39Y145        FDRE                                         r  insertion_sort_engine/history_swap_idx1_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.916     2.044    insertion_sort_engine/clk_IBUF_BUFG
    SLICE_X39Y145        FDRE                                         r  insertion_sort_engine/history_swap_idx1_reg[13][2]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X39Y145        FDRE (Hold_fdre_C_D)         0.070     1.860    insertion_sort_engine/history_swap_idx1_reg[13][2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bubble_btn_debouncer/btn_l_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/cursor_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.719%)  route 0.321ns (63.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.554     1.437    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  bubble_btn_debouncer/btn_l_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  bubble_btn_debouncer/btn_l_edge_reg/Q
                         net (fo=7, routed)           0.321     1.899    bubble_tutorial/bubble_btn_l_edge
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  bubble_tutorial/cursor_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    bubble_tutorial/cursor_pos[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  bubble_tutorial/cursor_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.827     1.954    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  bubble_tutorial/cursor_pos_reg[0]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.091     1.796    bubble_tutorial/cursor_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bubble_tutorial/expected_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/expected_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.559     1.442    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  bubble_tutorial/expected_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bubble_tutorial/expected_pos_reg[0]/Q
                         net (fo=5, routed)           0.120     1.704    bubble_tutorial/expected_pos_reg_n_0_[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I1_O)        0.048     1.752 r  bubble_tutorial/expected_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    bubble_tutorial/expected_pos[2]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  bubble_tutorial/expected_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.826     1.953    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  bubble_tutorial/expected_pos_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.131     1.586    bubble_tutorial/expected_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 insertion_renderer/fb_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insertion_frame_buffer/buffer_memory_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.890%)  route 0.241ns (63.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.563     1.446    insertion_renderer/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  insertion_renderer/fb_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  insertion_renderer/fb_wr_data_reg[4]/Q
                         net (fo=5, routed)           0.241     1.828    insertion_frame_buffer/fb_wr_data_reg[15][0]
    RAMB36_X1Y11         RAMB36E1                                     r  insertion_frame_buffer/buffer_memory_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.875     2.003    insertion_frame_buffer/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  insertion_frame_buffer/buffer_memory_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.505    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.660    insertion_frame_buffer/buffer_memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bubble_tutorial/expected_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/expected_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.559     1.442    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  bubble_tutorial/expected_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bubble_tutorial/expected_pos_reg[0]/Q
                         net (fo=5, routed)           0.120     1.704    bubble_tutorial/expected_pos_reg_n_0_[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.749 r  bubble_tutorial/expected_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    bubble_tutorial/expected_pos[1]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  bubble_tutorial/expected_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.826     1.953    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  bubble_tutorial/expected_pos_reg[1]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.120     1.575    bubble_tutorial/expected_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bubble_fsm/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.697%)  route 0.126ns (40.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.563     1.446    bubble_fsm/clk_IBUF_BUFG
    SLICE_X47Y7          FDCE                                         r  bubble_fsm/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  bubble_fsm/temp_reg[7]/Q
                         net (fo=5, routed)           0.126     1.713    bubble_fsm/temp_reg_n_0_[7]
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  bubble_fsm/array[1][7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.758    bubble_fsm/array[1][7]_i_2__0_n_0
    SLICE_X46Y7          FDCE                                         r  bubble_fsm/array_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.833     1.960    bubble_fsm/clk_IBUF_BUFG
    SLICE_X46Y7          FDCE                                         r  bubble_fsm/array_reg[1][7]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y7          FDCE (Hold_fdce_C_D)         0.121     1.580    bubble_fsm/array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bubble_fsm/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/anim_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.588     1.471    bubble_fsm/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  bubble_fsm/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  bubble_fsm/anim_counter_reg[5]/Q
                         net (fo=13, routed)          0.125     1.737    bubble_fsm/anim_counter_reg_n_0_[5]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  bubble_fsm/anim_counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.782    bubble_fsm/anim_counter[6]
    SLICE_X64Y18         FDCE                                         r  bubble_fsm/anim_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.857     1.984    bubble_fsm/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  bubble_fsm/anim_counter_reg[6]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.120     1.604    bubble_fsm/anim_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 merge_controller/value_down_ack_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/value_down_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.551     1.434    merge_controller/clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  merge_controller/value_down_ack_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  merge_controller/value_down_ack_sync_reg[1]/Q
                         net (fo=2, routed)           0.108     1.683    merge_controller/p_0_in150_in
    SLICE_X32Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  merge_controller/value_down_req_i_1/O
                         net (fo=1, routed)           0.000     1.728    merge_controller/value_down_req_i_1_n_0
    SLICE_X32Y71         FDCE                                         r  merge_controller/value_down_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.817     1.945    merge_controller/clk_IBUF_BUFG
    SLICE_X32Y71         FDCE                                         r  merge_controller/value_down_req_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X32Y71         FDCE (Hold_fdce_C_D)         0.091     1.538    merge_controller/value_down_req_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8    insertion_frame_buffer/buffer_memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9    insertion_frame_buffer/buffer_memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11   insertion_frame_buffer/buffer_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10   insertion_frame_buffer/buffer_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    insertion_frame_buffer/buffer_memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    insertion_frame_buffer/buffer_memory_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   insertion_frame_buffer/buffer_memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   insertion_frame_buffer/buffer_memory_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y27   btnC_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y128  insertion_sort_engine/history_swap_idx1_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y128  insertion_sort_engine/history_swap_idx1_reg[7][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y128  insertion_sort_engine/history_swap_idx1_reg[9][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y119  insertion_sort_engine/j_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y119  insertion_sort_engine/red_line_pos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y119  insertion_sort_engine/step_delay_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y120  insertion_sort_engine/history_array_0_reg[10][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y120  insertion_sort_engine/history_array_0_reg[11][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y120  insertion_sort_engine/history_array_0_reg[13][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y121  insertion_sort_engine/history_array_0_reg[17][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27   btnC_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y77   btnC_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y77   btnC_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14   btnD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83   btnD_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y56   btnL_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y145  insertion_sort_engine/history_swap_idx1_reg[2][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y145  insertion_sort_engine/history_swap_idx1_reg[3][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y145  insertion_sort_engine/history_swap_idx1_reg[3][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y145  insertion_sort_engine/history_swap_idx1_reg[4][2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 0.642ns (8.811%)  route 6.644ns (91.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.873    12.344    bubble_fsm/btn_reset_bubble
    SLICE_X63Y14         FDCE                                         f  bubble_fsm/frame_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  bubble_fsm/frame_counter_reg[10]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 0.642ns (8.811%)  route 6.644ns (91.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.873    12.344    bubble_fsm/btn_reset_bubble
    SLICE_X63Y14         FDCE                                         f  bubble_fsm/frame_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  bubble_fsm/frame_counter_reg[11]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 0.642ns (8.811%)  route 6.644ns (91.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.873    12.344    bubble_fsm/btn_reset_bubble
    SLICE_X63Y14         FDCE                                         f  bubble_fsm/frame_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  bubble_fsm/frame_counter_reg[8]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 0.642ns (8.811%)  route 6.644ns (91.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.873    12.344    bubble_fsm/btn_reset_bubble
    SLICE_X63Y14         FDCE                                         f  bubble_fsm/frame_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  bubble_fsm/frame_counter_reg[9]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.642ns (8.918%)  route 6.557ns (91.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.786    12.257    bubble_fsm/btn_reset_bubble
    SLICE_X63Y13         FDCE                                         f  bubble_fsm/frame_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  bubble_fsm/frame_counter_reg[4]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.642ns (8.918%)  route 6.557ns (91.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.786    12.257    bubble_fsm/btn_reset_bubble
    SLICE_X63Y13         FDCE                                         f  bubble_fsm/frame_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  bubble_fsm/frame_counter_reg[5]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.642ns (8.918%)  route 6.557ns (91.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.786    12.257    bubble_fsm/btn_reset_bubble
    SLICE_X63Y13         FDCE                                         f  bubble_fsm/frame_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  bubble_fsm/frame_counter_reg[6]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/frame_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.642ns (8.918%)  route 6.557ns (91.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.786    12.257    bubble_fsm/btn_reset_bubble
    SLICE_X63Y13         FDCE                                         f  bubble_fsm/frame_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.514    14.855    bubble_fsm/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  bubble_fsm/frame_counter_reg[7]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X63Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    bubble_fsm/frame_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[5][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.642ns (9.059%)  route 6.445ns (90.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.673    12.144    bubble_fsm/btn_reset_bubble
    SLICE_X48Y7          FDCE                                         f  bubble_fsm/array_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.450    14.791    bubble_fsm/clk_IBUF_BUFG
    SLICE_X48Y7          FDCE                                         r  bubble_fsm/array_reg[5][3]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X48Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.531    bubble_fsm/array_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[5][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 0.642ns (9.059%)  route 6.445ns (90.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.537     5.058    clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  btnC_sync_reg[2]/Q
                         net (fo=5, routed)           1.771     7.347    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X50Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.471 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         4.673    12.144    bubble_fsm/btn_reset_bubble
    SLICE_X48Y7          FDCE                                         f  bubble_fsm/array_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        1.450    14.791    bubble_fsm/clk_IBUF_BUFG
    SLICE_X48Y7          FDCE                                         r  bubble_fsm/array_reg[5][4]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X48Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.531    bubble_fsm/array_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  2.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.186ns (13.647%)  route 1.177ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.636     2.810    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y35         FDCE                                         f  bubble_clk_div/counter_1hz_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  bubble_clk_div/counter_1hz_reg[13]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.186ns (13.647%)  route 1.177ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.636     2.810    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y35         FDCE                                         f  bubble_clk_div/counter_1hz_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  bubble_clk_div/counter_1hz_reg[14]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.186ns (13.647%)  route 1.177ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.636     2.810    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y35         FDCE                                         f  bubble_clk_div/counter_1hz_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  bubble_clk_div/counter_1hz_reg[15]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.186ns (13.647%)  route 1.177ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.636     2.810    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y35         FDCE                                         f  bubble_clk_div/counter_1hz_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  bubble_clk_div/counter_1hz_reg[16]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.186ns (13.647%)  route 1.177ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.636     2.810    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y35         FDCE                                         f  bubble_clk_div/counter_1hz_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  bubble_clk_div/counter_1hz_reg[21]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.186ns (13.647%)  route 1.177ns (86.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.636     2.810    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y35         FDCE                                         f  bubble_clk_div/counter_1hz_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  bubble_clk_div/counter_1hz_reg[24]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.186ns (13.133%)  route 1.230ns (86.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.689     2.863    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y36         FDCE                                         f  bubble_clk_div/counter_1hz_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  bubble_clk_div/counter_1hz_reg[18]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.186ns (13.133%)  route 1.230ns (86.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.689     2.863    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y36         FDCE                                         f  bubble_clk_div/counter_1hz_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  bubble_clk_div/counter_1hz_reg[19]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.186ns (13.133%)  route 1.230ns (86.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.689     2.863    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y36         FDCE                                         f  bubble_clk_div/counter_1hz_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  bubble_clk_div/counter_1hz_reg[20]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_clk_div/counter_1hz_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.186ns (13.133%)  route 1.230ns (86.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnC_sync_reg[1]/Q
                         net (fo=6, routed)           0.541     2.129    bubble_fsm/btnC_sync_reg[2][0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  bubble_fsm/FSM_sequential_state[2]_i_2__1/O
                         net (fo=142, routed)         0.689     2.863    bubble_clk_div/btn_reset_bubble
    SLICE_X61Y36         FDCE                                         f  bubble_clk_div/counter_1hz_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2257, routed)        0.859     1.986    bubble_clk_div/clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  bubble_clk_div/counter_1hz_reg[22]/C
                         clock pessimism             -0.249     1.737    
    SLICE_X61Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    bubble_clk_div/counter_1hz_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.218    





