{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733949122582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733949122582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 17:32:02 2024 " "Processing started: Wed Dec 11 17:32:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733949122582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949122582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949122583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733949122695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733949122695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pessoas.v 1 1 " "Found 1 design units, including 1 entities, in source file Pessoas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pessoas " "Found entity 1: Pessoas" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DivisorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecNumPessoas.v 1 1 " "Found 1 design units, including 1 entities, in source file DecNumPessoas.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecNumPessoas " "Found entity 1: DecNumPessoas" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecNumAndares.v 1 1 " "Found 1 design units, including 1 entities, in source file DecNumAndares.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecNumAndares " "Found entity 1: DecNumAndares" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplex_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplex_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplex_disp " "Found entity 1: Multiplex_disp" {  } { { "Multiplex_disp.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecSeletor.v 1 1 " "Found 1 design units, including 1 entities, in source file DecSeletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecSeletor " "Found entity 1: DecSeletor" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock1.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock1 " "Found entity 1: DivisorClock1" {  } { { "DivisorClock1.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DivisorClock1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Andar.v 1 1 " "Found 1 design units, including 1 entities, in source file Andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 Andar " "Found entity 1: Andar" {  } { { "Andar.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Porta.v 1 1 " "Found 1 design units, including 1 entities, in source file Porta.v" { { "Info" "ISGN_ENTITY_NAME" "1 Porta " "Found entity 1: Porta" {  } { { "Porta.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Porta.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Chamada.v 1 1 " "Found 1 design units, including 1 entities, in source file Chamada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chamada " "Found entity 1: Chamada" {  } { { "Chamada.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Chamada.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file Elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elevador " "Found entity 1: Elevador" {  } { { "Elevador.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Elevador.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733949127877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949127877 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negB1 Pessoas.v(12) " "Verilog HDL Implicit Net warning at Pessoas.v(12): created implicit net for \"negB1\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negB2 Pessoas.v(13) " "Verilog HDL Implicit Net warning at Pessoas.v(13): created implicit net for \"negB2\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Pessoas.v(14) " "Verilog HDL Implicit Net warning at Pessoas.v(14): created implicit net for \"nreset\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nP Pessoas.v(15) " "Verilog HDL Implicit Net warning at Pessoas.v(15): created implicit net for \"nP\"" {  } { { "Pessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Pessoas.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkot0 Main.v(19) " "Verilog HDL Implicit Net warning at Main.v(19): created implicit net for \"clkot0\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkot1 Main.v(21) " "Verilog HDL Implicit Net warning at Main.v(21): created implicit net for \"clkot1\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BIT0 Main.v(30) " "Verilog HDL Implicit Net warning at Main.v(30): created implicit net for \"BIT0\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BIT1 Main.v(31) " "Verilog HDL Implicit Net warning at Main.v(31): created implicit net for \"BIT1\"" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nC DecNumPessoas.v(7) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(7): created implicit net for \"nC\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB DecNumPessoas.v(8) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(8): created implicit net for \"nB\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA DecNumPessoas.v(9) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(9): created implicit net for \"nA\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "anda0 DecNumPessoas.v(11) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(11): created implicit net for \"anda0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "anda1 DecNumPessoas.v(12) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(12): created implicit net for \"anda1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andb0 DecNumPessoas.v(15) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(15): created implicit net for \"andb0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andb1 DecNumPessoas.v(16) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(16): created implicit net for \"andb1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andd0 DecNumPessoas.v(21) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(21): created implicit net for \"andd0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andd1 DecNumPessoas.v(22) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(22): created implicit net for \"andd1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andd2 DecNumPessoas.v(23) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(23): created implicit net for \"andd2\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ande0 DecNumPessoas.v(26) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(26): created implicit net for \"ande0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andf0 DecNumPessoas.v(29) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(29): created implicit net for \"andf0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andf1 DecNumPessoas.v(30) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(30): created implicit net for \"andf1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andf2 DecNumPessoas.v(31) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(31): created implicit net for \"andf2\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andg0 DecNumPessoas.v(34) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(34): created implicit net for \"andg0\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andg1 DecNumPessoas.v(35) " "Verilog HDL Implicit Net warning at DecNumPessoas.v(35): created implicit net for \"andg1\"" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neg_clk Multiplex_disp.v(5) " "Verilog HDL Implicit Net warning at Multiplex_disp.v(5): created implicit net for \"neg_clk\"" {  } { { "Multiplex_disp.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Andar.v(15) " "Verilog HDL Implicit Net warning at Andar.v(15): created implicit net for \"nreset\"" {  } { { "Andar.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Andar.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Porta.v(22) " "Verilog HDL Implicit Net warning at Porta.v(22): created implicit net for \"nreset\"" {  } { { "Porta.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Porta.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nreset Elevador.v(23) " "Verilog HDL Implicit Net warning at Elevador.v(23): created implicit net for \"nreset\"" {  } { { "Elevador.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Elevador.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733949127912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BIT0 Main.v(30) " "Verilog HDL or VHDL warning at Main.v(30): object \"BIT0\" assigned a value but never read" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733949127913 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BIT1 Main.v(31) " "Verilog HDL or VHDL warning at Main.v(31): object \"BIT1\" assigned a value but never read" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733949127913 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chamada Chamada:chamada " "Elaborating entity \"Chamada\" for hierarchy \"Chamada:chamada\"" {  } { { "Main.v" "chamada" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:divisor1s " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:divisor1s\"" {  } { { "Main.v" "divisor1s" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock1 DivisorClock1:fazmux " "Elaborating entity \"DivisorClock1\" for hierarchy \"DivisorClock1:fazmux\"" {  } { { "Main.v" "fazmux" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andar Andar:andar " "Elaborating entity \"Andar\" for hierarchy \"Andar:andar\"" {  } { { "Main.v" "andar" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elevador Elevador:elevador " "Elaborating entity \"Elevador\" for hierarchy \"Elevador:elevador\"" {  } { { "Main.v" "elevador" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta Porta:porta " "Elaborating entity \"Porta\" for hierarchy \"Porta:porta\"" {  } { { "Main.v" "porta" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pessoas Pessoas:pessoas " "Elaborating entity \"Pessoas\" for hierarchy \"Pessoas:pessoas\"" {  } { { "Main.v" "pessoas" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecSeletor DecSeletor:selciona " "Elaborating entity \"DecSeletor\" for hierarchy \"DecSeletor:selciona\"" {  } { { "Main.v" "selciona" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127917 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecSeletor.v(5) " "Verilog HDL warning at DecSeletor.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733949127917 "|DecSeletor"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecSeletor.v(6) " "Verilog HDL warning at DecSeletor.v(6): actual bit length 32 differs from formal bit length 1" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 6 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733949127917 "|DecSeletor"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecSeletor.v(7) " "Verilog HDL warning at DecSeletor.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "DecSeletor.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecSeletor.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733949127917 "|DecSeletor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex_disp Multiplex_disp:multiplexe " "Elaborating entity \"Multiplex_disp\" for hierarchy \"Multiplex_disp:multiplexe\"" {  } { { "Main.v" "multiplexe" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecNumAndares Multiplex_disp:multiplexe\|DecNumAndares:andar " "Elaborating entity \"DecNumAndares\" for hierarchy \"Multiplex_disp:multiplexe\|DecNumAndares:andar\"" {  } { { "Multiplex_disp.v" "andar" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127918 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumAndares.v(13) " "Verilog HDL warning at DecNumAndares.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733949127918 "|Main|Multiplex_disp:multiplexe|DecNumAndares:andar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumAndares.v(21) " "Verilog HDL warning at DecNumAndares.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733949127918 "|Main|Multiplex_disp:multiplexe|DecNumAndares:andar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumAndares.v(25) " "Verilog HDL warning at DecNumAndares.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumAndares.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumAndares.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733949127918 "|Main|Multiplex_disp:multiplexe|DecNumAndares:andar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecNumPessoas Multiplex_disp:multiplexe\|DecNumPessoas:pessoas " "Elaborating entity \"DecNumPessoas\" for hierarchy \"Multiplex_disp:multiplexe\|DecNumPessoas:pessoas\"" {  } { { "Multiplex_disp.v" "pessoas" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Multiplex_disp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733949127918 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DecNumPessoas.v(38) " "Verilog HDL warning at DecNumPessoas.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "DecNumPessoas.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/DecNumPessoas.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733949127919 "|Main|Multiplex_disp:multiplexe|DecNumPessoas:pessoas"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733949128159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[7\] VCC " "Pin \"disp\[7\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733949128196 "|Main|disp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[1\] VCC " "Pin \"Y\[1\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733949128196 "|Main|Y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[2\] VCC " "Pin \"Y\[2\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "/home/aluno/Documentos/PBLSena/drive-download-20241211T191251Z-001/PBL3 - Tentativa Led Porta/PBL3/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733949128196 "|Main|Y[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733949128196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733949128229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733949128234 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733949128234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733949128234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733949128234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733949128261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 17:32:08 2024 " "Processing ended: Wed Dec 11 17:32:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733949128261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733949128261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733949128261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733949128261 ""}
