 
****************************************
Report : resources
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 07:20:31 2019
****************************************


Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=2    | VectorPort_Hw/add_47 (Cgra_Hw.v:47) |
| add_x_7        | DW01_inc       | width=2    | VectorPort_Hw_2/add_213 (Cgra_Hw.v:213) |
| add_x_318      | DW01_inc       | width=2    | VectorPort_Hw_1/add_47 (Cgra_Hw.v:47) |
| add_x_323      | DW01_inc       | width=2    | VectorPort_Hw_3/add_213 (Cgra_Hw.v:213) |
=============================================================================


Resource Report for Ungrouped Hierarchy Dedicated_PE_Hw_4 in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| div_31         | DW_div_uns     | a_width=64 | all_alus_hw_0/div_12208 (Cgra_Hw.v:12208) |
  |                | b_width=64 |                            |
=============================================================================


Resource Report for Ungrouped Hierarchy Dedicated_PE_Hw_6 in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_31       | DW01_add       | width=64   | all_alus_hw_0/add_10004 (Cgra_Hw.v:10004) |
=============================================================================


Resource Report for Ungrouped Hierarchy Dedicated_PE_Hw in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_31       | DW01_add       | width=64   | all_alus_hw_0/add_10004 (Cgra_Hw.v:10004) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| add_x_318          | DW01_inc         | apparch (area)     |                |
| add_x_323          | DW01_inc         | apparch (area)     |                |
| div_31             | DW_div_uns       | cla3               |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_12
****************************************

No implementations to report
 
****************************************
Design : Queue_11
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_11
****************************************

No implementations to report
 
****************************************
Design : Queue_10
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_1
****************************************

No implementations to report
 
****************************************
Design : Queue_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_0
****************************************

No implementations to report
 
****************************************
Design : Queue_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : Queue_3
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : Queue_2
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : Dedicated_PE_Hw_5
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_63       | DW01_add       | width=64   | all_alus_hw_0/add_12954 (Cgra_Hw.v:12954) |
| DP_OP_141J3_122_1099            |            |                            |
|                | DP_OP_141J3_122_1099 |      |                            |
| DP_OP_142J3_123_1099            |            |                            |
|                | DP_OP_142J3_123_1099 |      |                            |
=============================================================================

Datapath Report for DP_OP_141J3_122_1099
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_141J3_122_1099 | all_delaypipes_hw_0/add_12658 (Cgra_Hw.v:12658)     |
|                      | all_delaypipes_hw_0/add_12659 (Cgra_Hw.v:12659)     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:12658)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:12659)                |
==============================================================================

Datapath Report for DP_OP_142J3_123_1099
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_142J3_123_1099 | all_delaypipes_hw_1/add_12658 (Cgra_Hw.v:12658)     |
|                      | all_delaypipes_hw_1/add_12659 (Cgra_Hw.v:12659)     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:12658)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:12659)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_63           | DW01_add         | apparch (area)     |                |
| DP_OP_141J3_122_1099                  |                    |                |
|                    | DP_OP_141J3_122_1099 | str (area)     |                |
| DP_OP_142J3_123_1099                  |                    |                |
|                    | DP_OP_142J3_123_1099 | str (area)     |                |
===============================================================================

 
****************************************
Design : Dedicated_PE_Hw_3
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lte_x_31       | DW_cmp         | width=64   | all_alus_hw_0/lte_11860 (Cgra_Hw.v:11860) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lte_x_31           | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_5
****************************************

No implementations to report
 
****************************************
Design : Queue_4
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_6
****************************************

No implementations to report
 
****************************************
Design : Queue_5
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : Dedicated_PE_Hw_2
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_59       | DW01_add       | width=64   | all_alus_hw_1/add_11343 (Cgra_Hw.v:11343) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_59           | DW01_add         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_7
****************************************

No implementations to report
 
****************************************
Design : Queue_6
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_8
****************************************

No implementations to report
 
****************************************
Design : Queue_7
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_9
****************************************

No implementations to report
 
****************************************
Design : Queue_8
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_10
****************************************

No implementations to report
 
****************************************
Design : Queue_9
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : Dedicated_PE_Hw_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_88       | DW01_add       | width=32   | all_alus_hw_0/add_10761 (Cgra_Hw.v:10761) |
| add_x_186      | DW01_add       | width=32   | all_alus_hw_1/add_10761 (Cgra_Hw.v:10761) |
| DP_OP_277J2_122_75              |            |                            |
|                | DP_OP_277J2_122_75 |        |                            |
| DP_OP_278J2_123_75              |            |                            |
|                | DP_OP_278J2_123_75 |        |                            |
| DP_OP_279J2_124_75              |            |                            |
|                | DP_OP_279J2_124_75 |        |                            |
| DP_OP_280J2_125_75              |            |                            |
|                | DP_OP_280J2_125_75 |        |                            |
=============================================================================

Datapath Report for DP_OP_277J2_122_75
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_277J2_122_75   | all_delaypipes_hw_0/add_10465 (Cgra_Hw.v:10465)     |
|                      | all_delaypipes_hw_0/add_10466 (Cgra_Hw.v:10466)     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================

Datapath Report for DP_OP_278J2_123_75
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_278J2_123_75   | all_delaypipes_hw_3/add_10465 (Cgra_Hw.v:10465)     |
|                      | all_delaypipes_hw_3/add_10466 (Cgra_Hw.v:10466)     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================

Datapath Report for DP_OP_279J2_124_75
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_279J2_124_75   | all_delaypipes_hw_2/add_10465 (Cgra_Hw.v:10465)     |
|                      | all_delaypipes_hw_2/add_10466 (Cgra_Hw.v:10466)     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================

Datapath Report for DP_OP_280J2_125_75
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_280J2_125_75   | all_delaypipes_hw_1/add_10465 (Cgra_Hw.v:10465)     |
|                      | all_delaypipes_hw_1/add_10466 (Cgra_Hw.v:10466)     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_88           | DW01_add         | apparch (area)     |                |
| add_x_186          | DW01_add         | apparch (area)     |                |
| DP_OP_277J2_122_75 | DP_OP_277J2_122_75 | str (area)       |                |
| DP_OP_278J2_123_75 | DP_OP_278J2_123_75 | str (area)       |                |
| DP_OP_279J2_124_75 | DP_OP_279J2_124_75 | str (area)       |                |
| DP_OP_280J2_125_75 | DP_OP_280J2_125_75 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Router_Hw_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_1
****************************************

No implementations to report
1
