-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_0_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_01_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_02_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_03_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_04_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_05_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_06_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_07_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_0_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_016_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_017_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_018_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_019_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_020_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_021_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_wideStreamIn_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_022_read : OUT STD_LOGIC;
    ssrWideStream4kernelIn_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    ssrWideStream4kernelIn_full_n : IN STD_LOGIC;
    ssrWideStream4kernelIn_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal icmp_ln69_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal io_acc_block_signal_op52 : STD_LOGIC;
    signal trunc_ln69_fu_251_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_wideStreamIn_0_0_0_0_0_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_wideStreamIn_0_0_0_0_0_01_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_02_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_03_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_04_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_05_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_06_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_07_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_0_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_016_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_017_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_018_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_019_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_020_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_021_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_022_blk_n : STD_LOGIC;
    signal ssrWideStream4kernelIn_blk_n : STD_LOGIC;
    signal wideReadIndex18_reg_222 : STD_LOGIC_VECTOR (2 downto 0);
    signal i17_reg_237 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_255_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_957 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln78_6_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_6_reg_962 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_7_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_7_reg_972 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_8_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_8_reg_980 : STD_LOGIC_VECTOR (0 downto 0);
    signal wideReadIndex_fu_423_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal wideReadIndex_reg_990 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln69_reg_995 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_wideReadIndex18_phi_fu_226_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_i17_phi_fu_241_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal wideSample_superSample_M_imag_V_7_fu_100 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_6_fu_104 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_5_fu_108 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_4_fu_112 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_3_fu_116 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_2_fu_120 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_1_fu_124 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_imag_V_0_fu_128 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_7_fu_132 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_6_fu_136 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_5_fu_140 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_4_fu_144 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_3_fu_148 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_2_fu_152 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_1_fu_156 : STD_LOGIC_VECTOR (26 downto 0);
    signal wideSample_superSample_M_real_V_0_fu_160 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln78_10_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_9_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_fu_527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_fu_545_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_30_fu_559_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal or_ln78_8_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_9_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_31_fu_570_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal or_ln78_10_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_32_fu_582_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_33_fu_596_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_35_fu_612_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_36_fu_620_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_37_fu_627_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_38_fu_634_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_39_fu_642_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal or_ln78_11_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_41_fu_658_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_42_fu_671_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal or_ln78_12_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_13_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_44_fu_690_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_43_fu_682_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_46_fu_712_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_47_fu_720_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_49_fu_735_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_48_fu_727_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_51_fu_751_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_52_fu_758_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal or_ln78_14_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_53_fu_765_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_55_fu_787_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_56_fu_794_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_57_fu_801_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_58_fu_809_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_54_fu_779_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_50_fu_743_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_45_fu_704_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_40_fu_650_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln78_34_fu_604_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_5_fu_505_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_fu_483_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_fu_817_p16 : STD_LOGIC_VECTOR (250 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_163 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_mux_83_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        din3 : IN STD_LOGIC_VECTOR (26 downto 0);
        din4 : IN STD_LOGIC_VECTOR (26 downto 0);
        din5 : IN STD_LOGIC_VECTOR (26 downto 0);
        din6 : IN STD_LOGIC_VECTOR (26 downto 0);
        din7 : IN STD_LOGIC_VECTOR (26 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    mux_83_27_1_1_U1283 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_real_V_0_fu_160,
        din1 => wideSample_superSample_M_real_V_1_fu_156,
        din2 => wideSample_superSample_M_real_V_2_fu_152,
        din3 => wideSample_superSample_M_real_V_3_fu_148,
        din4 => wideSample_superSample_M_real_V_4_fu_144,
        din5 => wideSample_superSample_M_real_V_5_fu_140,
        din6 => wideSample_superSample_M_real_V_6_fu_136,
        din7 => wideSample_superSample_M_real_V_7_fu_132,
        din8 => wideReadIndex18_reg_222,
        dout => tmp_fu_483_p10);

    mux_83_27_1_1_U1284 : component fft2DKernel_mux_83_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 3,
        dout_WIDTH => 27)
    port map (
        din0 => wideSample_superSample_M_imag_V_0_fu_128,
        din1 => wideSample_superSample_M_imag_V_1_fu_124,
        din2 => wideSample_superSample_M_imag_V_2_fu_120,
        din3 => wideSample_superSample_M_imag_V_3_fu_116,
        din4 => wideSample_superSample_M_imag_V_4_fu_112,
        din5 => wideSample_superSample_M_imag_V_5_fu_108,
        din6 => wideSample_superSample_M_imag_V_6_fu_104,
        din7 => wideSample_superSample_M_imag_V_7_fu_100,
        din8 => wideReadIndex18_reg_222,
        dout => tmp_5_fu_505_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_995 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= real_start;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i17_reg_237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_995 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                i17_reg_237 <= i_reg_957;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_995 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                i17_reg_237 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    wideReadIndex18_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_995 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                wideReadIndex18_reg_222 <= wideReadIndex_reg_990;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_995 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                wideReadIndex18_reg_222 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_957 <= i_fu_255_p2;
                wideReadIndex_reg_990 <= wideReadIndex_fu_423_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln69_reg_995 <= icmp_ln69_fu_429_p2;
                icmp_ln78_6_reg_962 <= icmp_ln78_6_fu_405_p2;
                icmp_ln78_7_reg_972 <= icmp_ln78_7_fu_411_p2;
                icmp_ln78_8_reg_980 <= icmp_ln78_8_fu_417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then
                wideSample_superSample_M_imag_V_0_fu_128 <= p_wideStreamIn_0_0_1_0_0_0_dout;
                wideSample_superSample_M_imag_V_1_fu_124 <= p_wideStreamIn_0_0_1_0_0_016_dout;
                wideSample_superSample_M_imag_V_2_fu_120 <= p_wideStreamIn_0_0_1_0_0_017_dout;
                wideSample_superSample_M_imag_V_3_fu_116 <= p_wideStreamIn_0_0_1_0_0_018_dout;
                wideSample_superSample_M_imag_V_4_fu_112 <= p_wideStreamIn_0_0_1_0_0_019_dout;
                wideSample_superSample_M_imag_V_5_fu_108 <= p_wideStreamIn_0_0_1_0_0_020_dout;
                wideSample_superSample_M_imag_V_6_fu_104 <= p_wideStreamIn_0_0_1_0_0_021_dout;
                wideSample_superSample_M_imag_V_7_fu_100 <= p_wideStreamIn_0_0_1_0_0_022_dout;
                wideSample_superSample_M_real_V_0_fu_160 <= p_wideStreamIn_0_0_0_0_0_0_dout;
                wideSample_superSample_M_real_V_1_fu_156 <= p_wideStreamIn_0_0_0_0_0_01_dout;
                wideSample_superSample_M_real_V_2_fu_152 <= p_wideStreamIn_0_0_0_0_0_02_dout;
                wideSample_superSample_M_real_V_3_fu_148 <= p_wideStreamIn_0_0_0_0_0_03_dout;
                wideSample_superSample_M_real_V_4_fu_144 <= p_wideStreamIn_0_0_0_0_0_04_dout;
                wideSample_superSample_M_real_V_5_fu_140 <= p_wideStreamIn_0_0_0_0_0_05_dout;
                wideSample_superSample_M_real_V_6_fu_136 <= p_wideStreamIn_0_0_0_0_0_06_dout;
                wideSample_superSample_M_real_V_7_fu_132 <= p_wideStreamIn_0_0_0_0_0_07_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(real_start, ap_done_reg, io_acc_block_signal_op52, trunc_ln69_fu_251_p1, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((real_start = ap_const_logic_1) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ssrWideStream4kernelIn_full_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(real_start, ap_done_reg, io_acc_block_signal_op52, trunc_ln69_fu_251_p1, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((real_start = ap_const_logic_1) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ssrWideStream4kernelIn_full_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(real_start, ap_done_reg, io_acc_block_signal_op52, trunc_ln69_fu_251_p1, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((real_start = ap_const_logic_1) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ssrWideStream4kernelIn_full_n = ap_const_logic_0)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(io_acc_block_signal_op52, trunc_ln69_fu_251_p1)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((trunc_ln69_fu_251_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter1_assign_proc : process(ssrWideStream4kernelIn_full_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (ssrWideStream4kernelIn_full_n = ap_const_logic_0);
    end process;


    ap_condition_163_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_163 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln69_reg_995)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_995 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= real_start;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (ssrWideStream4kernelIn_blk_n and p_wideStreamIn_0_0_1_0_0_0_blk_n and p_wideStreamIn_0_0_1_0_0_022_blk_n and p_wideStreamIn_0_0_1_0_0_021_blk_n and p_wideStreamIn_0_0_1_0_0_020_blk_n and p_wideStreamIn_0_0_1_0_0_019_blk_n and p_wideStreamIn_0_0_1_0_0_018_blk_n and p_wideStreamIn_0_0_1_0_0_017_blk_n and p_wideStreamIn_0_0_1_0_0_016_blk_n and p_wideStreamIn_0_0_0_0_0_0_blk_n and p_wideStreamIn_0_0_0_0_0_07_blk_n and p_wideStreamIn_0_0_0_0_0_06_blk_n and p_wideStreamIn_0_0_0_0_0_05_blk_n and p_wideStreamIn_0_0_0_0_0_04_blk_n and p_wideStreamIn_0_0_0_0_0_03_blk_n and p_wideStreamIn_0_0_0_0_0_02_blk_n and p_wideStreamIn_0_0_0_0_0_01_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);

    ap_phi_mux_i17_phi_fu_241_p6_assign_proc : process(i17_reg_237, i_reg_957, icmp_ln69_reg_995, ap_condition_163)
    begin
        if ((ap_const_boolean_1 = ap_condition_163)) then
            if ((icmp_ln69_reg_995 = ap_const_lv1_1)) then 
                ap_phi_mux_i17_phi_fu_241_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln69_reg_995 = ap_const_lv1_0)) then 
                ap_phi_mux_i17_phi_fu_241_p6 <= i_reg_957;
            else 
                ap_phi_mux_i17_phi_fu_241_p6 <= i17_reg_237;
            end if;
        else 
            ap_phi_mux_i17_phi_fu_241_p6 <= i17_reg_237;
        end if; 
    end process;


    ap_phi_mux_wideReadIndex18_phi_fu_226_p6_assign_proc : process(wideReadIndex18_reg_222, wideReadIndex_reg_990, icmp_ln69_reg_995, ap_condition_163)
    begin
        if ((ap_const_boolean_1 = ap_condition_163)) then
            if ((icmp_ln69_reg_995 = ap_const_lv1_1)) then 
                ap_phi_mux_wideReadIndex18_phi_fu_226_p6 <= ap_const_lv3_0;
            elsif ((icmp_ln69_reg_995 = ap_const_lv1_0)) then 
                ap_phi_mux_wideReadIndex18_phi_fu_226_p6 <= wideReadIndex_reg_990;
            else 
                ap_phi_mux_wideReadIndex18_phi_fu_226_p6 <= wideReadIndex18_reg_222;
            end if;
        else 
            ap_phi_mux_wideReadIndex18_phi_fu_226_p6 <= wideReadIndex18_reg_222;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(real_start, ap_idle_pp0_0to0)
    begin
        if (((real_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    i_fu_255_p2 <= std_logic_vector(unsigned(ap_phi_mux_i17_phi_fu_241_p6) + unsigned(ap_const_lv5_1));
    icmp_ln69_fu_429_p2 <= "1" when (ap_phi_mux_i17_phi_fu_241_p6 = ap_const_lv5_1F) else "0";
    icmp_ln78_10_fu_539_p2 <= "1" when (wideReadIndex18_reg_222 = ap_const_lv3_5) else "0";
    icmp_ln78_6_fu_405_p2 <= "1" when (ap_phi_mux_wideReadIndex18_phi_fu_226_p6 = ap_const_lv3_1) else "0";
    icmp_ln78_7_fu_411_p2 <= "1" when (ap_phi_mux_wideReadIndex18_phi_fu_226_p6 = ap_const_lv3_2) else "0";
    icmp_ln78_8_fu_417_p2 <= "1" when (ap_phi_mux_wideReadIndex18_phi_fu_226_p6 = ap_const_lv3_3) else "0";
    icmp_ln78_9_fu_533_p2 <= "1" when (wideReadIndex18_reg_222 = ap_const_lv3_4) else "0";
    icmp_ln78_fu_527_p2 <= "1" when (wideReadIndex18_reg_222 = ap_const_lv3_0) else "0";

    internal_ap_ready_assign_proc : process(real_start, icmp_ln69_fu_429_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (icmp_ln69_fu_429_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op52 <= (p_wideStreamIn_0_0_1_0_0_0_empty_n and p_wideStreamIn_0_0_1_0_0_022_empty_n and p_wideStreamIn_0_0_1_0_0_021_empty_n and p_wideStreamIn_0_0_1_0_0_020_empty_n and p_wideStreamIn_0_0_1_0_0_019_empty_n and p_wideStreamIn_0_0_1_0_0_018_empty_n and p_wideStreamIn_0_0_1_0_0_017_empty_n and p_wideStreamIn_0_0_1_0_0_016_empty_n and p_wideStreamIn_0_0_0_0_0_0_empty_n and p_wideStreamIn_0_0_0_0_0_07_empty_n and p_wideStreamIn_0_0_0_0_0_06_empty_n and p_wideStreamIn_0_0_0_0_0_05_empty_n and p_wideStreamIn_0_0_0_0_0_04_empty_n and p_wideStreamIn_0_0_0_0_0_03_empty_n and p_wideStreamIn_0_0_0_0_0_02_empty_n and p_wideStreamIn_0_0_0_0_0_01_empty_n);
    or_ln78_10_fu_590_p2 <= (or_ln78_fu_553_p2 or or_ln78_8_fu_566_p2);
    or_ln78_11_fu_666_p2 <= (icmp_ln78_9_fu_533_p2 or icmp_ln78_8_reg_980);
    or_ln78_12_fu_678_p2 <= (icmp_ln78_7_reg_972 or icmp_ln78_6_reg_962);
    or_ln78_13_fu_698_p2 <= (or_ln78_12_fu_678_p2 or or_ln78_11_fu_666_p2);
    or_ln78_14_fu_773_p2 <= (or_ln78_9_fu_577_p2 or or_ln78_8_fu_566_p2);
    or_ln78_8_fu_566_p2 <= (icmp_ln78_8_reg_980 or icmp_ln78_7_reg_972);
    or_ln78_9_fu_577_p2 <= (icmp_ln78_fu_527_p2 or icmp_ln78_6_reg_962);
    or_ln78_fu_553_p2 <= (icmp_ln78_9_fu_533_p2 or icmp_ln78_10_fu_539_p2);

    p_wideStreamIn_0_0_0_0_0_01_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_01_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_01_blk_n <= p_wideStreamIn_0_0_0_0_0_01_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_01_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_01_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_01_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_01_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_02_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_02_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_02_blk_n <= p_wideStreamIn_0_0_0_0_0_02_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_02_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_02_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_02_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_02_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_03_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_03_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_03_blk_n <= p_wideStreamIn_0_0_0_0_0_03_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_03_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_03_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_03_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_03_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_04_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_04_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_04_blk_n <= p_wideStreamIn_0_0_0_0_0_04_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_04_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_04_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_04_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_04_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_05_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_05_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_05_blk_n <= p_wideStreamIn_0_0_0_0_0_05_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_05_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_05_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_05_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_05_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_06_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_06_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_06_blk_n <= p_wideStreamIn_0_0_0_0_0_06_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_06_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_06_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_06_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_06_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_07_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_07_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_07_blk_n <= p_wideStreamIn_0_0_0_0_0_07_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_07_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_07_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_07_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_07_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_0_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_0_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_0_blk_n <= p_wideStreamIn_0_0_0_0_0_0_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_0_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_0_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_016_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_016_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_016_blk_n <= p_wideStreamIn_0_0_1_0_0_016_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_016_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_016_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_016_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_016_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_017_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_017_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_017_blk_n <= p_wideStreamIn_0_0_1_0_0_017_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_017_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_017_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_017_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_017_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_018_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_018_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_018_blk_n <= p_wideStreamIn_0_0_1_0_0_018_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_018_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_018_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_018_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_018_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_019_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_019_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_019_blk_n <= p_wideStreamIn_0_0_1_0_0_019_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_019_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_019_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_019_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_019_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_020_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_020_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_020_blk_n <= p_wideStreamIn_0_0_1_0_0_020_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_020_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_020_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_020_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_020_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_021_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_021_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_021_blk_n <= p_wideStreamIn_0_0_1_0_0_021_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_021_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_021_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_021_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_021_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_022_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_022_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_022_blk_n <= p_wideStreamIn_0_0_1_0_0_022_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_022_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_022_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_022_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_022_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_0_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_0_empty_n, trunc_ln69_fu_251_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_0_blk_n <= p_wideStreamIn_0_0_1_0_0_0_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_0_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_251_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_251_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_0_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_0_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln78_30_fu_559_p3 <= 
        wideSample_superSample_M_real_V_4_fu_144 when (icmp_ln78_8_reg_980(0) = '1') else 
        wideSample_superSample_M_real_V_3_fu_148;
    select_ln78_31_fu_570_p3 <= 
        wideSample_superSample_M_real_V_2_fu_152 when (icmp_ln78_6_reg_962(0) = '1') else 
        wideSample_superSample_M_real_V_1_fu_156;
    select_ln78_32_fu_582_p3 <= 
        select_ln78_fu_545_p3 when (or_ln78_fu_553_p2(0) = '1') else 
        select_ln78_30_fu_559_p3;
    select_ln78_33_fu_596_p3 <= 
        select_ln78_31_fu_570_p3 when (or_ln78_9_fu_577_p2(0) = '1') else 
        wideSample_superSample_M_real_V_7_fu_132;
    select_ln78_34_fu_604_p3 <= 
        select_ln78_32_fu_582_p3 when (or_ln78_10_fu_590_p2(0) = '1') else 
        select_ln78_33_fu_596_p3;
    select_ln78_35_fu_612_p3 <= 
        wideSample_superSample_M_imag_V_6_fu_104 when (icmp_ln78_10_fu_539_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_5_fu_108;
    select_ln78_36_fu_620_p3 <= 
        wideSample_superSample_M_imag_V_4_fu_112 when (icmp_ln78_8_reg_980(0) = '1') else 
        wideSample_superSample_M_imag_V_3_fu_116;
    select_ln78_37_fu_627_p3 <= 
        wideSample_superSample_M_imag_V_2_fu_120 when (icmp_ln78_6_reg_962(0) = '1') else 
        wideSample_superSample_M_imag_V_1_fu_124;
    select_ln78_38_fu_634_p3 <= 
        select_ln78_35_fu_612_p3 when (or_ln78_fu_553_p2(0) = '1') else 
        select_ln78_36_fu_620_p3;
    select_ln78_39_fu_642_p3 <= 
        select_ln78_37_fu_627_p3 when (or_ln78_9_fu_577_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_7_fu_100;
    select_ln78_40_fu_650_p3 <= 
        select_ln78_38_fu_634_p3 when (or_ln78_10_fu_590_p2(0) = '1') else 
        select_ln78_39_fu_642_p3;
    select_ln78_41_fu_658_p3 <= 
        wideSample_superSample_M_real_V_6_fu_136 when (icmp_ln78_9_fu_533_p2(0) = '1') else 
        wideSample_superSample_M_real_V_5_fu_140;
    select_ln78_42_fu_671_p3 <= 
        wideSample_superSample_M_real_V_4_fu_144 when (icmp_ln78_7_reg_972(0) = '1') else 
        wideSample_superSample_M_real_V_3_fu_148;
    select_ln78_43_fu_682_p3 <= 
        wideSample_superSample_M_real_V_2_fu_152 when (icmp_ln78_fu_527_p2(0) = '1') else 
        wideSample_superSample_M_real_V_7_fu_132;
    select_ln78_44_fu_690_p3 <= 
        select_ln78_41_fu_658_p3 when (or_ln78_11_fu_666_p2(0) = '1') else 
        select_ln78_42_fu_671_p3;
    select_ln78_45_fu_704_p3 <= 
        select_ln78_44_fu_690_p3 when (or_ln78_13_fu_698_p2(0) = '1') else 
        select_ln78_43_fu_682_p3;
    select_ln78_46_fu_712_p3 <= 
        wideSample_superSample_M_imag_V_6_fu_104 when (icmp_ln78_9_fu_533_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_5_fu_108;
    select_ln78_47_fu_720_p3 <= 
        wideSample_superSample_M_imag_V_4_fu_112 when (icmp_ln78_7_reg_972(0) = '1') else 
        wideSample_superSample_M_imag_V_3_fu_116;
    select_ln78_48_fu_727_p3 <= 
        wideSample_superSample_M_imag_V_2_fu_120 when (icmp_ln78_fu_527_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_7_fu_100;
    select_ln78_49_fu_735_p3 <= 
        select_ln78_46_fu_712_p3 when (or_ln78_11_fu_666_p2(0) = '1') else 
        select_ln78_47_fu_720_p3;
    select_ln78_50_fu_743_p3 <= 
        select_ln78_49_fu_735_p3 when (or_ln78_13_fu_698_p2(0) = '1') else 
        select_ln78_48_fu_727_p3;
    select_ln78_51_fu_751_p3 <= 
        wideSample_superSample_M_real_V_6_fu_136 when (icmp_ln78_8_reg_980(0) = '1') else 
        wideSample_superSample_M_real_V_5_fu_140;
    select_ln78_52_fu_758_p3 <= 
        wideSample_superSample_M_real_V_4_fu_144 when (icmp_ln78_6_reg_962(0) = '1') else 
        wideSample_superSample_M_real_V_3_fu_148;
    select_ln78_53_fu_765_p3 <= 
        select_ln78_51_fu_751_p3 when (or_ln78_8_fu_566_p2(0) = '1') else 
        select_ln78_52_fu_758_p3;
    select_ln78_54_fu_779_p3 <= 
        select_ln78_53_fu_765_p3 when (or_ln78_14_fu_773_p2(0) = '1') else 
        wideSample_superSample_M_real_V_7_fu_132;
    select_ln78_55_fu_787_p3 <= 
        wideSample_superSample_M_imag_V_6_fu_104 when (icmp_ln78_8_reg_980(0) = '1') else 
        wideSample_superSample_M_imag_V_5_fu_108;
    select_ln78_56_fu_794_p3 <= 
        wideSample_superSample_M_imag_V_4_fu_112 when (icmp_ln78_6_reg_962(0) = '1') else 
        wideSample_superSample_M_imag_V_3_fu_116;
    select_ln78_57_fu_801_p3 <= 
        select_ln78_55_fu_787_p3 when (or_ln78_8_fu_566_p2(0) = '1') else 
        select_ln78_56_fu_794_p3;
    select_ln78_58_fu_809_p3 <= 
        select_ln78_57_fu_801_p3 when (or_ln78_14_fu_773_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_7_fu_100;
    select_ln78_fu_545_p3 <= 
        wideSample_superSample_M_real_V_6_fu_136 when (icmp_ln78_10_fu_539_p2(0) = '1') else 
        wideSample_superSample_M_real_V_5_fu_140;

    ssrWideStream4kernelIn_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ssrWideStream4kernelIn_blk_n <= ssrWideStream4kernelIn_full_n;
        else 
            ssrWideStream4kernelIn_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ssrWideStream4kernelIn_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_817_p16),256));

    ssrWideStream4kernelIn_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ssrWideStream4kernelIn_write <= ap_const_logic_1;
        else 
            ssrWideStream4kernelIn_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_4_fu_817_p16 <= ((((((((((((((select_ln78_58_fu_809_p3 & ap_const_lv5_0) & select_ln78_54_fu_779_p3) & ap_const_lv5_0) & select_ln78_50_fu_743_p3) & ap_const_lv5_0) & select_ln78_45_fu_704_p3) & ap_const_lv5_0) & select_ln78_40_fu_650_p3) & ap_const_lv5_0) & select_ln78_34_fu_604_p3) & ap_const_lv5_0) & tmp_5_fu_505_p10) & ap_const_lv5_0) & tmp_fu_483_p10);
    trunc_ln69_fu_251_p1 <= ap_phi_mux_i17_phi_fu_241_p6(1 - 1 downto 0);
    wideReadIndex_fu_423_p2 <= (ap_phi_mux_wideReadIndex18_phi_fu_226_p6 xor ap_const_lv3_4);
end behav;
