Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sat Oct 18 16:41:22 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.213        0.000                      0                21543        0.046        0.000                      0                21543        4.423        0.000                       0                  2748  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.213        0.000                      0                21543        0.046        0.000                      0                21543        4.423        0.000                       0                  2748  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[22])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<22>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[23])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[24])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[25])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[26])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<26>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[27]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[27])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<27>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[27])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[28])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<28>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[28])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[29])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<29>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[29])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[30]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[30])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[30])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[31]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.359ns (50.023%)  route 3.356ns (49.977%))
  Logic Levels:           8  (CARRY8=4 DSP_ALU=1 DSP_C_DATA=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ap_clk
    RAMB18_X0Y44         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.292     1.398 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=77, routed)          2.091     3.489    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/A[2]
    SLICE_X38Y129        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.675 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1/O
                         net (fo=1, routed)           0.029     3.704    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_63__1_n_0
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     3.933 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0/CO[7]
                         net (fo=1, routed)           0.030     3.963    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_22__0_n_0
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.124 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_24/O[5]
                         net (fo=6, routed)           0.449     4.572    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/tmp71_cast_fu_1136_p1__0[13]
    SLICE_X39Y131        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     4.796 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1/O
                         net (fo=1, routed)           0.015     4.811    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_38__1_n_0
    SLICE_X39Y131        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.043 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0/CO[7]
                         net (fo=1, routed)           0.030     5.073    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_20__0_n_0
    SLICE_X39Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.187 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/p_reg_reg_i_19__0/O[3]
                         net (fo=28, routed)          0.713     5.900    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/C[22]
    DSP48E2_X11Y52       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.135     6.035 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     6.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X11Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[31])
                                                      0.786     6.821 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     6.821    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<31>
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X11Y52       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X11Y52       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[31])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.034     0.034    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X9Y57        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y57        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y57        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y57  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_29_4_1_U120/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y12  bd_0_i/hls_inst/inst/am_addmul_16s_16s_13ns_30_4_1_U102/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y58  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_12s_29s_29_4_1_U122/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y14  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_12s_30s_30_4_1_U110/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y56  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y13  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X7Y43  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/am_addmul_16s_16s_10ns_28_4_1_U2/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X7Y55  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/am_addmul_16s_16s_10s_26_4_1_U14/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[2]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X0Y44   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_188/H_filter_FIR_kernel_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X31Y38   bd_0_i/hls_inst/inst/FSM_onehot_mod_value_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.159    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y147        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.159    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[4]
                                                                      r  output_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y146        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[8]
                                                                      r  output_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y147        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.112ns  (logic 0.112ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[4]
                                                                      r  output_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.097    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y146        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y146        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[9]
                                                                      r  output_r_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X32Y147        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.097    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y147        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X33Y148        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           305 Endpoints
Min Delay           305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.921ns  (logic 0.189ns (20.522%)  route 0.732ns (79.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.732     0.921    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[0]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.921ns  (logic 0.189ns (20.522%)  route 0.732ns (79.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.732     0.921    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[5]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.921ns  (logic 0.189ns (20.522%)  route 0.732ns (79.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.732     0.921    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[6]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.921ns  (logic 0.189ns (20.522%)  route 0.732ns (79.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.732     0.921    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[9]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__8/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.189ns (21.251%)  route 0.700ns (78.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.700     0.889    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__8/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__8/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.189ns (23.166%)  route 0.627ns (76.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.627     0.816    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__3/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.189ns (23.166%)  route 0.627ns (76.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.627     0.816    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__4/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.189ns (23.249%)  route 0.624ns (76.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.624     0.813    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__5/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.189ns (23.251%)  route 0.624ns (76.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.624     0.813    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__0/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.189ns (23.251%)  route 0.624ns (76.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X31Y39         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189     0.189 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1[15]_i_1/O
                         net (fo=27, routed)          0.624     0.813    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_rep__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[0] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[0]
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 input_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[13] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[13]
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_r_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[15] (IN)
                         net (fo=12, unset)           0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[15]
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X31Y37         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 input_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[1] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[1]
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 input_r_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[10] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[10]
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_r_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[11] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[11]
    SLICE_X33Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X33Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 input_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[12] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[12]
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_r_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[14] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[14]
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[2] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[2]
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[2]/C

Slack:                    inf
  Source:                 input_r_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[3] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[3]
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3116, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/C





