# Module sqrt8_PO_sqrtr
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 44 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  state<2>, fbit<1>
#  Outputs: sqrtr<4>
#
# NETLIST ANALYSIS:
#
#  Number of components: ........................ 12
#  Number of primitives: ......................... 9
#  Maximum primitive input bit width: ............ 4
#  Average primitive input bit width: .......... 2.3
#
#  Number of inputs: ............................. 2
#  Number of outputs: ............................ 1
#  Number of input bits: ......................... 3
#  Number of output bits: ........................ 4
#
#  Number of nets: .............................. 12
#  Maximum number of fanout per net: ............. 4
#  Average number of fanout per net: ........... 2.1
#
#  Number of instanciated modules: ............... 0
#
#  Primitives:
#  Single output selector ........................ 4
#  Register ...................................... 4
#  Single output NOT gate ........................ 1
#
#  Number of register bits: ...................... 4
#  Number of constant bits: ...................... 0
#
#  Maximum selector total input bit width: ....... 4
#  Average selector total input bit width: ..... 4.0
#  Maximum selector input bit width: ............. 2
#  Average selector input bit width: ........... 2.0
#  Maximum selector selector bit width: .......... 2
#  Average selector selector bit width: ........ 2.0

.model sqrt8_PO_sqrtr
.inputs _clk_
.inputs state[1] state[0]
.inputs fbit[0]
.outputs sqrtr[3] sqrtr[2] sqrtr[1] sqrtr[0]
.latch n0 sqrtr[0] re _clk_ 0
.latch n1 sqrtr[1] re _clk_ 0
.latch n2 sqrtr[2] re _clk_ 0
.latch n3 sqrtr[3] re _clk_ 0
.names fbit[0] n4
0 1
.names state[0] state[1] sqrtr[0] n4 n0
1-1- 1
01-1 1
.names state[0] state[1] sqrtr[0] sqrtr[1] n1
011- 1
1--1 1
.names state[0] state[1] sqrtr[1] sqrtr[2] n2
011- 1
1--1 1
.names state[0] state[1] sqrtr[2] sqrtr[3] n3
011- 1
1--1 1
.end

