#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 29 10:56:20 2023
# Process ID: 8620
# Current directory: X:/Documents/ec311/lab1/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14840 X:\Documents\ec311\lab1\lab_1\lab_1.xpr
# Log file: X:/Documents/ec311/lab1/lab_1/vivado.log
# Journal file: X:/Documents/ec311/lab1/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/Documents/ec311/lab1/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ALU
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1282.637 ; gain = 87.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'subtractor' [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/subtractor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subtractor' (1#1) [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/subtractor.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mode' does not match port width (1) of module 'subtractor' [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6157] synthesizing module 'ripple_adder' [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (2#1) [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (3#1) [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder' (4#1) [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.527 ; gain = 128.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.527 ; gain = 128.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.527 ; gain = 128.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/Documents/ec311/lab1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [X:/Documents/ec311/lab1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1438.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.355 ; gain = 347.984
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.355 ; gain = 562.133
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 11:29:27 2023...
