+++
title = "Interface"
author = ["Kiran"]
date = 2024-08-08T10:27:00-04:00
tags = ["sv"]
draft = false
css = "../../zcustom.css"
+++

[SV Verification Directory]({{< relref "2024_06_27_16_53_00_sv_verification_directory.md" >}})


## Interface {#interface}

Interface in SystemVerilog is a construct that bundles all the signals together or group related signals so that they can be shared among multiple modules in the verification environment. This simplifies the connection between modules, improves code readability, and reduces the likelihood of errors in complex designs.


#### Syntax {#syntax}

```verilog
// create interface
interface interface_name;
   signals;
endinterface


// intantiate interface in a module
inteface_name inst_name;
```


#### Example Code {#example-code}

<!--list-separator-->

-  Design

    ```verilog
    module add (
      // outputs
      s,
      // inputs
      a, b );

      // outputs
      output [4:0] s;

      // inputs
      input [3:0] a, b;

      assign s = a + b;

    endmodule
    ```

<!--list-separator-->

-  Testbench

    ```verilog
    interface intf;
      logic [3:0] a;
      logic [3:0] b;
      logic [4:0] s;
    endinterface

    module test;

      intf i_intf();

      add DUT(.a(i_intf.a),
              .b(i_intf.b),
              .s(i_intf.s));

      initial begin
        $display("---------- ADDER ----------");
        repeat(10) begin
          i_intf.a = $random();
          i_intf.b = $random();
          #1;
          $display("a = %d, b = %d => s = %d", i_intf.a, i_intf.b, i_intf.s);
        end
      end
    endmodule
    ```

    [Execute the code in EDA Playground](https://www.edaplayground.com/x/PZd9)


### Advantages {#advantages}

1.  Addition and deletion od signals are easy since all the signals are at one place.
2.  The signals can be groups and passed a signal port rather tha multiple port declaration.
3.  Signals can be grouped based on direction ([Modport]({{< relref "2024_08_08_10_17_52_modport.md" >}})) and timing information ([Clocking Block]({{< relref "2024_08_08_13_51_50_clocking_block.md" >}})).


### Virtual Interface {#virtual-interface}

-   Virtual interface can be dynamically assigned during runtime.
-   Must be iintialized before accessing or driving the interface.
