xrun(64): 24.03-s007: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s007: Started on Jul 24, 2025 at 14:18:49 EEST
xrun
	-sv
	add4proc.sv
	add4proc_tb.sv
file: add4proc.sv
	module worklib.add4proc:sv
		errors: 0, warnings: 0
file: add4proc_tb.sv
	module worklib.add4cont_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		add4cont_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.add4proc:sv <0x274e7461>
			streams:   1, words:   393
		worklib.add4cont_tb:sv <0x0c724453>
			streams:   6, words:  7306
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               5       5
		Scalar wires:            2       -
		Vectored wires:          3       -
		Always blocks:           1       1
		Initial blocks:          2       2
		Pseudo assignments:      3       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.add4cont_tb:sv
Loading snapshot worklib.add4cont_tb:sv .................... Done
xcelium> source /usr/cadence/installs/xcelium/XCELIUM2403/tools/xcelium/files/xmsimrc
xcelium> run
Time: 0, ina: 0000, inb: 0000, cin: 0, cout: 0, sum: 0000
Time: 10000, ina: 0011, inb: 0101, cin: 0, cout: 0, sum: 1000
Time: 20000, ina: 1111, inb: 0001, cin: 0, cout: 1, sum: 0000
Time: 30000, ina: 1000, inb: 0111, cin: 1, cout: 1, sum: 0000
Simulation complete via $finish(1) at time 40 NS + 0
./add4proc_tb.sv:30         $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s007: Exiting on Jul 24, 2025 at 14:18:49 EEST  (total: 00:00:00)
