
RTS_CRANE_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eb4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08008054  08008054  00009054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082e4  080082e4  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080082e4  080082e4  000092e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082ec  080082ec  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082ec  080082ec  000092ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080082f0  080082f0  000092f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080082f4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ccc  20000060  08008354  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d2c  08008354  0000ad2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b429  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004266  00000000  00000000  000254b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e8  00000000  00000000  00029720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d5  00000000  00000000  0002ad08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a81d  00000000  00000000  0002bddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b8da  00000000  00000000  000465fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000997cb  00000000  00000000  00061ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb69f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e00  00000000  00000000  000fb6e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a9  00000000  00000000  001014e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800803c 	.word	0x0800803c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	0800803c 	.word	0x0800803c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <send_usart>:

#define USART_MSG_LEN 50
extern QueueHandle_t usartQueue;

void send_usart(char *msg)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80005c4:	6878      	ldr	r0, [r7, #4]
 80005c6:	f7ff fe0b 	bl	80001e0 <strlen>
 80005ca:	4603      	mov	r3, r0
 80005cc:	b29a      	uxth	r2, r3
 80005ce:	f04f 33ff 	mov.w	r3, #4294967295
 80005d2:	6879      	ldr	r1, [r7, #4]
 80005d4:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <send_usart+0x28>)
 80005d6:	f003 fd19 	bl	800400c <HAL_UART_Transmit>
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	200001b0 	.word	0x200001b0

080005e8 <usart_task>:

void usart_task(void *arg)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b090      	sub	sp, #64	@ 0x40
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
    char msg[USART_MSG_LEN];
    for (;;)
    {
        if (xQueueReceive(usartQueue, &msg, portMAX_DELAY) == pdTRUE)
 80005f0:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <usart_task+0x2c>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f107 010c 	add.w	r1, r7, #12
 80005f8:	f04f 32ff 	mov.w	r2, #4294967295
 80005fc:	4618      	mov	r0, r3
 80005fe:	f004 fdcb 	bl	8005198 <xQueueReceive>
 8000602:	4603      	mov	r3, r0
 8000604:	2b01      	cmp	r3, #1
 8000606:	d1f3      	bne.n	80005f0 <usart_task+0x8>
        {
            send_usart(msg); // actual transmission in task context
 8000608:	f107 030c 	add.w	r3, r7, #12
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff ffd5 	bl	80005bc <send_usart>
        if (xQueueReceive(usartQueue, &msg, portMAX_DELAY) == pdTRUE)
 8000612:	e7ed      	b.n	80005f0 <usart_task+0x8>
 8000614:	2000008c 	.word	0x2000008c

08000618 <Read_Vert_Button>:
#include "crane.h"
#include "main.h"

uint8_t Read_Vert_Button(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(vert_btn_GPIO_Port, vert_btn_Pin) == GPIO_PIN_RESET;
 800061c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000620:	4805      	ldr	r0, [pc, #20]	@ (8000638 <Read_Vert_Button+0x20>)
 8000622:	f001 fc23 	bl	8001e6c <HAL_GPIO_ReadPin>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	bf0c      	ite	eq
 800062c:	2301      	moveq	r3, #1
 800062e:	2300      	movne	r3, #0
 8000630:	b2db      	uxtb	r3, r3
}
 8000632:	4618      	mov	r0, r3
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40020000 	.word	0x40020000

0800063c <Read_Rot_Button>:

uint8_t Read_Rot_Button(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(rot_btn_GPIO_Port, rot_btn_Pin) == GPIO_PIN_RESET;
 8000640:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000644:	4805      	ldr	r0, [pc, #20]	@ (800065c <Read_Rot_Button+0x20>)
 8000646:	f001 fc11 	bl	8001e6c <HAL_GPIO_ReadPin>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	bf0c      	ite	eq
 8000650:	2301      	moveq	r3, #1
 8000652:	2300      	movne	r3, #0
 8000654:	b2db      	uxtb	r3, r3
}
 8000656:	4618      	mov	r0, r3
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40020800 	.word	0x40020800

08000660 <Read_Vert_Switch>:

uint8_t Read_Vert_Switch(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(vert_sw_GPIO_Port, vert_sw_Pin) == GPIO_PIN_SET) ? DIR_UP : DIR_DOWN;
 8000664:	2102      	movs	r1, #2
 8000666:	4805      	ldr	r0, [pc, #20]	@ (800067c <Read_Vert_Switch+0x1c>)
 8000668:	f001 fc00 	bl	8001e6c <HAL_GPIO_ReadPin>
 800066c:	4603      	mov	r3, r0
 800066e:	2b01      	cmp	r3, #1
 8000670:	bf0c      	ite	eq
 8000672:	2301      	moveq	r3, #1
 8000674:	2300      	movne	r3, #0
 8000676:	b2db      	uxtb	r3, r3
}
 8000678:	4618      	mov	r0, r3
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40020000 	.word	0x40020000

08000680 <Read_Rot_Switch>:

uint8_t Read_Rot_Switch(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(rot_sw_GPIO_Port, rot_sw_Pin) == GPIO_PIN_SET) ? DIR_RIGHT : DIR_LEFT;
 8000684:	2110      	movs	r1, #16
 8000686:	4805      	ldr	r0, [pc, #20]	@ (800069c <Read_Rot_Switch+0x1c>)
 8000688:	f001 fbf0 	bl	8001e6c <HAL_GPIO_ReadPin>
 800068c:	4603      	mov	r3, r0
 800068e:	2b01      	cmp	r3, #1
 8000690:	bf0c      	ite	eq
 8000692:	2301      	moveq	r3, #1
 8000694:	2300      	movne	r3, #0
 8000696:	b2db      	uxtb	r3, r3
}
 8000698:	4618      	mov	r0, r3
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40020000 	.word	0x40020000

080006a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af02      	add	r7, sp, #8
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	usartQueue = xQueueCreate(10, sizeof(char[50]));
 80006a6:	2200      	movs	r2, #0
 80006a8:	2132      	movs	r1, #50	@ 0x32
 80006aa:	200a      	movs	r0, #10
 80006ac:	f004 fb75 	bl	8004d9a <xQueueGenericCreate>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000724 <MX_FREERTOS_Init+0x84>)
 80006b4:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000728 <MX_FREERTOS_Init+0x88>)
 80006b8:	2100      	movs	r1, #0
 80006ba:	481c      	ldr	r0, [pc, #112]	@ (800072c <MX_FREERTOS_Init+0x8c>)
 80006bc:	f004 f8f0 	bl	80048a0 <osThreadNew>
 80006c0:	4603      	mov	r3, r0
 80006c2:	4a1b      	ldr	r2, [pc, #108]	@ (8000730 <MX_FREERTOS_Init+0x90>)
 80006c4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(vert_motor_controller_task,
 80006c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <MX_FREERTOS_Init+0x94>)
 80006c8:	9301      	str	r3, [sp, #4]
 80006ca:	2318      	movs	r3, #24
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	2300      	movs	r3, #0
 80006d0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80006d4:	4918      	ldr	r1, [pc, #96]	@ (8000738 <MX_FREERTOS_Init+0x98>)
 80006d6:	4819      	ldr	r0, [pc, #100]	@ (800073c <MX_FREERTOS_Init+0x9c>)
 80006d8:	f005 f80e 	bl	80056f8 <xTaskCreate>
              500,
              NULL,
              osPriorityNormal,
              &vert_motor_controller_handle);

  xTaskCreate(rot_motor_controller_task,
 80006dc:	4b18      	ldr	r3, [pc, #96]	@ (8000740 <MX_FREERTOS_Init+0xa0>)
 80006de:	9301      	str	r3, [sp, #4]
 80006e0:	2318      	movs	r3, #24
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	2300      	movs	r3, #0
 80006e6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80006ea:	4916      	ldr	r1, [pc, #88]	@ (8000744 <MX_FREERTOS_Init+0xa4>)
 80006ec:	4816      	ldr	r0, [pc, #88]	@ (8000748 <MX_FREERTOS_Init+0xa8>)
 80006ee:	f005 f803 	bl	80056f8 <xTaskCreate>
              500,
              NULL,
              osPriorityNormal,
              &rot_motor_controller_handle);

  xTaskCreate(auto_motor_controller_task,
 80006f2:	4b16      	ldr	r3, [pc, #88]	@ (800074c <MX_FREERTOS_Init+0xac>)
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	2318      	movs	r3, #24
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2300      	movs	r3, #0
 80006fc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000700:	4913      	ldr	r1, [pc, #76]	@ (8000750 <MX_FREERTOS_Init+0xb0>)
 8000702:	4814      	ldr	r0, [pc, #80]	@ (8000754 <MX_FREERTOS_Init+0xb4>)
 8000704:	f004 fff8 	bl	80056f8 <xTaskCreate>
                500,
                NULL,
                osPriorityNormal,
                &auto_motor_controller_handle);

  xTaskCreate(usart_task,
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <MX_FREERTOS_Init+0xb8>)
 800070a:	9301      	str	r3, [sp, #4]
 800070c:	2318      	movs	r3, #24
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	2300      	movs	r3, #0
 8000712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000716:	4911      	ldr	r1, [pc, #68]	@ (800075c <MX_FREERTOS_Init+0xbc>)
 8000718:	4811      	ldr	r0, [pc, #68]	@ (8000760 <MX_FREERTOS_Init+0xc0>)
 800071a:	f004 ffed 	bl	80056f8 <xTaskCreate>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800071e:	bf00      	nop
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	2000008c 	.word	0x2000008c
 8000728:	08008274 	.word	0x08008274
 800072c:	08000765 	.word	0x08000765
 8000730:	20000090 	.word	0x20000090
 8000734:	2000007c 	.word	0x2000007c
 8000738:	08008060 	.word	0x08008060
 800073c:	08000e81 	.word	0x08000e81
 8000740:	20000080 	.word	0x20000080
 8000744:	0800806c 	.word	0x0800806c
 8000748:	08000fb1 	.word	0x08000fb1
 800074c:	20000084 	.word	0x20000084
 8000750:	08008078 	.word	0x08008078
 8000754:	08001085 	.word	0x08001085
 8000758:	20000088 	.word	0x20000088
 800075c:	08008084 	.word	0x08008084
 8000760:	080005e9 	.word	0x080005e9

08000764 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800076c:	2001      	movs	r0, #1
 800076e:	f004 f929 	bl	80049c4 <osDelay>
 8000772:	e7fb      	b.n	800076c <StartDefaultTask+0x8>

08000774 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	@ 0x28
 8000778:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	4b55      	ldr	r3, [pc, #340]	@ (80008e4 <MX_GPIO_Init+0x170>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a54      	ldr	r2, [pc, #336]	@ (80008e4 <MX_GPIO_Init+0x170>)
 8000794:	f043 0304 	orr.w	r3, r3, #4
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b52      	ldr	r3, [pc, #328]	@ (80008e4 <MX_GPIO_Init+0x170>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0304 	and.w	r3, r3, #4
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	4b4e      	ldr	r3, [pc, #312]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a4d      	ldr	r2, [pc, #308]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b6:	4b4b      	ldr	r3, [pc, #300]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	4b47      	ldr	r3, [pc, #284]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a46      	ldr	r2, [pc, #280]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b44      	ldr	r3, [pc, #272]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	4b40      	ldr	r3, [pc, #256]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a3f      	ldr	r2, [pc, #252]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007e8:	f043 0302 	orr.w	r3, r3, #2
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ee:	4b3d      	ldr	r3, [pc, #244]	@ (80008e4 <MX_GPIO_Init+0x170>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	f003 0302 	and.w	r3, r3, #2
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2120      	movs	r1, #32
 80007fe:	483a      	ldr	r0, [pc, #232]	@ (80008e8 <MX_GPIO_Init+0x174>)
 8000800:	f001 fb4c 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(us_trig_GPIO_Port, us_trig_Pin, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	2140      	movs	r1, #64	@ 0x40
 8000808:	4838      	ldr	r0, [pc, #224]	@ (80008ec <MX_GPIO_Init+0x178>)
 800080a:	f001 fb47 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : auto_btn_Pin rot_btn_Pin mode_btn_Pin */
  GPIO_InitStruct.Pin = auto_btn_Pin|rot_btn_Pin|mode_btn_Pin;
 800080e:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000814:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000818:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800081a:	2301      	movs	r3, #1
 800081c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800081e:	f107 0314 	add.w	r3, r7, #20
 8000822:	4619      	mov	r1, r3
 8000824:	4831      	ldr	r0, [pc, #196]	@ (80008ec <MX_GPIO_Init+0x178>)
 8000826:	f001 f99d 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : vert_sw_Pin */
  GPIO_InitStruct.Pin = vert_sw_Pin;
 800082a:	2302      	movs	r3, #2
 800082c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082e:	2300      	movs	r3, #0
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000832:	2301      	movs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(vert_sw_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	482a      	ldr	r0, [pc, #168]	@ (80008e8 <MX_GPIO_Init+0x174>)
 800083e:	f001 f991 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : rot_sw_Pin */
  GPIO_InitStruct.Pin = rot_sw_Pin;
 8000842:	2310      	movs	r3, #16
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000846:	2300      	movs	r3, #0
 8000848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(rot_sw_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	4619      	mov	r1, r3
 8000854:	4824      	ldr	r0, [pc, #144]	@ (80008e8 <MX_GPIO_Init+0x174>)
 8000856:	f001 f985 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800085a:	2320      	movs	r3, #32
 800085c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085e:	2301      	movs	r3, #1
 8000860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	2300      	movs	r3, #0
 8000868:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800086a:	f107 0314 	add.w	r3, r7, #20
 800086e:	4619      	mov	r1, r3
 8000870:	481d      	ldr	r0, [pc, #116]	@ (80008e8 <MX_GPIO_Init+0x174>)
 8000872:	f001 f977 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : us_trig_Pin */
  GPIO_InitStruct.Pin = us_trig_Pin;
 8000876:	2340      	movs	r3, #64	@ 0x40
 8000878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087a:	2301      	movs	r3, #1
 800087c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800087e:	2302      	movs	r3, #2
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000882:	2302      	movs	r3, #2
 8000884:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(us_trig_GPIO_Port, &GPIO_InitStruct);
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	4619      	mov	r1, r3
 800088c:	4817      	ldr	r0, [pc, #92]	@ (80008ec <MX_GPIO_Init+0x178>)
 800088e:	f001 f969 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : vert_btn_Pin */
  GPIO_InitStruct.Pin = vert_btn_Pin;
 8000892:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000898:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800089e:	2301      	movs	r3, #1
 80008a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(vert_btn_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	4619      	mov	r1, r3
 80008a8:	480f      	ldr	r0, [pc, #60]	@ (80008e8 <MX_GPIO_Init+0x174>)
 80008aa:	f001 f95b 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIMIT_SW_Pin (PB14) */
  GPIO_InitStruct.Pin = LIMIT_SW_Pin;
 80008ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80008b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;   // active when pulled low
 80008b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;            // idle high, switch to GND
 80008ba:	2301      	movs	r3, #1
 80008bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIMIT_SW_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	4619      	mov	r1, r3
 80008c4:	480a      	ldr	r0, [pc, #40]	@ (80008f0 <MX_GPIO_Init+0x17c>)
 80008c6:	f001 f94d 	bl	8001b64 <HAL_GPIO_Init>


  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2105      	movs	r1, #5
 80008ce:	2028      	movs	r0, #40	@ 0x28
 80008d0:	f001 f91e 	bl	8001b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008d4:	2028      	movs	r0, #40	@ 0x28
 80008d6:	f001 f937 	bl	8001b48 <HAL_NVIC_EnableIRQ>

}
 80008da:	bf00      	nop
 80008dc:	3728      	adds	r7, #40	@ 0x28
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020000 	.word	0x40020000
 80008ec:	40020800 	.word	0x40020800
 80008f0:	40020400 	.word	0x40020400

080008f4 <HCSR04_Init>:
extern uint8_t capturing;
extern uint32_t echo_rising;
extern uint32_t echo_falling;

void HCSR04_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80008f8:	2100      	movs	r1, #0
 80008fa:	4802      	ldr	r0, [pc, #8]	@ (8000904 <HCSR04_Init+0x10>)
 80008fc:	f002 f9e0 	bl	8002cc0 <HAL_TIM_IC_Start_IT>
}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000168 	.word	0x20000168

08000908 <delay_us>:

void delay_us(uint32_t us)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000910:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <delay_us+0x2c>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2200      	movs	r2, #0
 8000916:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 8000918:	bf00      	nop
 800091a:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <delay_us+0x2c>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	429a      	cmp	r2, r3
 8000924:	d8f9      	bhi.n	800091a <delay_us+0x12>
}
 8000926:	bf00      	nop
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	20000168 	.word	0x20000168

08000938 <trigger_pulse>:

void trigger_pulse(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	2140      	movs	r1, #64	@ 0x40
 8000940:	4806      	ldr	r0, [pc, #24]	@ (800095c <trigger_pulse+0x24>)
 8000942:	f001 faab 	bl	8001e9c <HAL_GPIO_WritePin>
	delay_us(10); // 10 Âµs pulse
 8000946:	200a      	movs	r0, #10
 8000948:	f7ff ffde 	bl	8000908 <delay_us>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	2140      	movs	r1, #64	@ 0x40
 8000950:	4802      	ldr	r0, [pc, #8]	@ (800095c <trigger_pulse+0x24>)
 8000952:	f001 faa3 	bl	8001e9c <HAL_GPIO_WritePin>
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40020800 	.word	0x40020800

08000960 <HCSR04_ReadDistanceCm>:

float HCSR04_ReadDistanceCm(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
    capturing = 0;
 8000966:	4b1d      	ldr	r3, [pc, #116]	@ (80009dc <HCSR04_ReadDistanceCm+0x7c>)
 8000968:	2200      	movs	r2, #0
 800096a:	701a      	strb	r2, [r3, #0]

    // Start with rising edge mode
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800096c:	4b1c      	ldr	r3, [pc, #112]	@ (80009e0 <HCSR04_ReadDistanceCm+0x80>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	2200      	movs	r2, #0
 8000972:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000974:	2100      	movs	r1, #0
 8000976:	481a      	ldr	r0, [pc, #104]	@ (80009e0 <HCSR04_ReadDistanceCm+0x80>)
 8000978:	f002 f9a2 	bl	8002cc0 <HAL_TIM_IC_Start_IT>

    // Send pulse on trig pin
    trigger_pulse();
 800097c:	f7ff ffdc 	bl	8000938 <trigger_pulse>

    uint32_t timeout = HAL_GetTick() + 50;
 8000980:	f001 f802 	bl	8001988 <HAL_GetTick>
 8000984:	4603      	mov	r3, r0
 8000986:	3332      	adds	r3, #50	@ 0x32
 8000988:	607b      	str	r3, [r7, #4]
    while (capturing < 2)
 800098a:	e008      	b.n	800099e <HCSR04_ReadDistanceCm+0x3e>
    {
        if (HAL_GetTick() > timeout)
 800098c:	f000 fffc 	bl	8001988 <HAL_GetTick>
 8000990:	4602      	mov	r2, r0
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4293      	cmp	r3, r2
 8000996:	d202      	bcs.n	800099e <HCSR04_ReadDistanceCm+0x3e>
            return -1; // sensor failed
 8000998:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800099c:	e016      	b.n	80009cc <HCSR04_ReadDistanceCm+0x6c>
    while (capturing < 2)
 800099e:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <HCSR04_ReadDistanceCm+0x7c>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d9f2      	bls.n	800098c <HCSR04_ReadDistanceCm+0x2c>
    }

    uint32_t pulse_width_us = echo_falling - echo_rising;
 80009a6:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <HCSR04_ReadDistanceCm+0x84>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	4b0f      	ldr	r3, [pc, #60]	@ (80009e8 <HCSR04_ReadDistanceCm+0x88>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	1ad3      	subs	r3, r2, r3
 80009b0:	603b      	str	r3, [r7, #0]

    return pulse_width_us * 0.0343f / 2.0f;
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	ee07 3a90 	vmov	s15, r3
 80009b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009bc:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80009ec <HCSR04_ReadDistanceCm+0x8c>
 80009c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009c4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80009c8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 80009cc:	eef0 7a47 	vmov.f32	s15, s14
 80009d0:	eeb0 0a67 	vmov.f32	s0, s15
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200000ca 	.word	0x200000ca
 80009e0:	20000168 	.word	0x20000168
 80009e4:	200000d0 	.word	0x200000d0
 80009e8:	200000cc 	.word	0x200000cc
 80009ec:	3d0c7e28 	.word	0x3d0c7e28

080009f0 <change_mode>:
int mode = MANUAL;
char msg[50];
volatile uint8_t limit_tripped = 0;


void change_mode(void){
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
	mode = (mode + 1) % 3;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <change_mode+0x70>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	1c59      	adds	r1, r3, #1
 80009fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <change_mode+0x74>)
 80009fc:	fb83 3201 	smull	r3, r2, r3, r1
 8000a00:	17cb      	asrs	r3, r1, #31
 8000a02:	1ad2      	subs	r2, r2, r3
 8000a04:	4613      	mov	r3, r2
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	4413      	add	r3, r2
 8000a0a:	1aca      	subs	r2, r1, r3
 8000a0c:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <change_mode+0x70>)
 8000a0e:	601a      	str	r2, [r3, #0]
	switch(mode){
 8000a10:	4b13      	ldr	r3, [pc, #76]	@ (8000a60 <change_mode+0x70>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d012      	beq.n	8000a3e <change_mode+0x4e>
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	dc16      	bgt.n	8000a4a <change_mode+0x5a>
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d002      	beq.n	8000a26 <change_mode+0x36>
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d006      	beq.n	8000a32 <change_mode+0x42>
 8000a24:	e011      	b.n	8000a4a <change_mode+0x5a>
		case(MANUAL):
		snprintf(msg, sizeof(msg), "Mode = MANUAL\r\n");
 8000a26:	4a10      	ldr	r2, [pc, #64]	@ (8000a68 <change_mode+0x78>)
 8000a28:	2132      	movs	r1, #50	@ 0x32
 8000a2a:	4810      	ldr	r0, [pc, #64]	@ (8000a6c <change_mode+0x7c>)
 8000a2c:	f006 fdf4 	bl	8007618 <sniprintf>
			break;
 8000a30:	e011      	b.n	8000a56 <change_mode+0x66>
		case(AUTO):
			snprintf(msg, sizeof(msg), "Mode = AUTO\r\n");
 8000a32:	4a0f      	ldr	r2, [pc, #60]	@ (8000a70 <change_mode+0x80>)
 8000a34:	2132      	movs	r1, #50	@ 0x32
 8000a36:	480d      	ldr	r0, [pc, #52]	@ (8000a6c <change_mode+0x7c>)
 8000a38:	f006 fdee 	bl	8007618 <sniprintf>
			break;
 8000a3c:	e00b      	b.n	8000a56 <change_mode+0x66>
		case(CALIBRATION):
			snprintf(msg, sizeof(msg), "Mode = CALIBRATION\r\n");
 8000a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8000a74 <change_mode+0x84>)
 8000a40:	2132      	movs	r1, #50	@ 0x32
 8000a42:	480a      	ldr	r0, [pc, #40]	@ (8000a6c <change_mode+0x7c>)
 8000a44:	f006 fde8 	bl	8007618 <sniprintf>
			break;
 8000a48:	e005      	b.n	8000a56 <change_mode+0x66>
		default:
			snprintf(msg, sizeof(msg), "Mode = UNKNOWN\r\n");
 8000a4a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a78 <change_mode+0x88>)
 8000a4c:	2132      	movs	r1, #50	@ 0x32
 8000a4e:	4807      	ldr	r0, [pc, #28]	@ (8000a6c <change_mode+0x7c>)
 8000a50:	f006 fde2 	bl	8007618 <sniprintf>
			break;
 8000a54:	bf00      	nop
	}
	send_usart(msg);
 8000a56:	4805      	ldr	r0, [pc, #20]	@ (8000a6c <change_mode+0x7c>)
 8000a58:	f7ff fdb0 	bl	80005bc <send_usart>
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000094 	.word	0x20000094
 8000a64:	55555556 	.word	0x55555556
 8000a68:	08008090 	.word	0x08008090
 8000a6c:	20000098 	.word	0x20000098
 8000a70:	080080a0 	.word	0x080080a0
 8000a74:	080080b0 	.word	0x080080b0
 8000a78:	080080c8 	.word	0x080080c8

08000a7c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08a      	sub	sp, #40	@ 0x28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a8c:	d149      	bne.n	8000b22 <HAL_TIM_IC_CaptureCallback+0xa6>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	7f1b      	ldrb	r3, [r3, #28]
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d145      	bne.n	8000b22 <HAL_TIM_IC_CaptureCallback+0xa6>
    {
        __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC1);
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f06f 0202 	mvn.w	r2, #2
 8000a9e:	611a      	str	r2, [r3, #16]

        if (capturing == 0)
 8000aa0:	4b23      	ldr	r3, [pc, #140]	@ (8000b30 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d11c      	bne.n	8000ae2 <HAL_TIM_IC_CaptureCallback+0x66>
        {
            echo_rising = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4820      	ldr	r0, [pc, #128]	@ (8000b2c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000aac:	f002 fd38 	bl	8003520 <HAL_TIM_ReadCapturedValue>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	4a20      	ldr	r2, [pc, #128]	@ (8000b34 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8000ab4:	6013      	str	r3, [r2, #0]

            TIM_IC_InitTypeDef sConfig = {0};
 8000ab6:	f107 0318 	add.w	r3, r7, #24
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
            sConfig.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	61bb      	str	r3, [r7, #24]
            sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	61fb      	str	r3, [r7, #28]
            HAL_TIM_IC_ConfigChannel(&htim2, &sConfig, TIM_CHANNEL_1);
 8000acc:	f107 0318 	add.w	r3, r7, #24
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4815      	ldr	r0, [pc, #84]	@ (8000b2c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000ad6:	f002 fafd 	bl	80030d4 <HAL_TIM_IC_ConfigChannel>

            capturing = 1;
 8000ada:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
            sConfig.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
            sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
            HAL_TIM_IC_ConfigChannel(&htim2, &sConfig, TIM_CHANNEL_1);
        }
    }
}
 8000ae0:	e01f      	b.n	8000b22 <HAL_TIM_IC_CaptureCallback+0xa6>
        else if (capturing == 1)
 8000ae2:	4b13      	ldr	r3, [pc, #76]	@ (8000b30 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d11b      	bne.n	8000b22 <HAL_TIM_IC_CaptureCallback+0xa6>
            echo_falling = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8000aea:	2100      	movs	r1, #0
 8000aec:	480f      	ldr	r0, [pc, #60]	@ (8000b2c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000aee:	f002 fd17 	bl	8003520 <HAL_TIM_ReadCapturedValue>
 8000af2:	4603      	mov	r3, r0
 8000af4:	4a10      	ldr	r2, [pc, #64]	@ (8000b38 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000af6:	6013      	str	r3, [r2, #0]
            capturing = 2;
 8000af8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b30 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000afa:	2202      	movs	r2, #2
 8000afc:	701a      	strb	r2, [r3, #0]
            TIM_IC_InitTypeDef sConfig = {0};
 8000afe:	f107 0308 	add.w	r3, r7, #8
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
            sConfig.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
            sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b10:	2301      	movs	r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
            HAL_TIM_IC_ConfigChannel(&htim2, &sConfig, TIM_CHANNEL_1);
 8000b14:	f107 0308 	add.w	r3, r7, #8
 8000b18:	2200      	movs	r2, #0
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4803      	ldr	r0, [pc, #12]	@ (8000b2c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000b1e:	f002 fad9 	bl	80030d4 <HAL_TIM_IC_ConfigChannel>
}
 8000b22:	bf00      	nop
 8000b24:	3728      	adds	r7, #40	@ 0x28
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000168 	.word	0x20000168
 8000b30:	200000ca 	.word	0x200000ca
 8000b34:	200000cc 	.word	0x200000cc
 8000b38:	200000d0 	.word	0x200000d0

08000b3c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b46:	2300      	movs	r3, #0
 8000b48:	60fb      	str	r3, [r7, #12]

    if (GPIO_Pin == mode_btn_Pin)
 8000b4a:	88fb      	ldrh	r3, [r7, #6]
 8000b4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000b50:	d102      	bne.n	8000b58 <HAL_GPIO_EXTI_Callback+0x1c>
    {
         change_mode();
 8000b52:	f7ff ff4d 	bl	80009f0 <change_mode>
    else if (GPIO_Pin == auto_btn_Pin && mode == AUTO)
    {
    	xHigherPriorityTaskWoken = xTaskResumeFromISR(auto_motor_controller_handle);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    }
}
 8000b56:	e04d      	b.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
    else if (GPIO_Pin == vert_btn_Pin && mode == MANUAL)
 8000b58:	88fb      	ldrh	r3, [r7, #6]
 8000b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b5e:	d115      	bne.n	8000b8c <HAL_GPIO_EXTI_Callback+0x50>
 8000b60:	4b26      	ldr	r3, [pc, #152]	@ (8000bfc <HAL_GPIO_EXTI_Callback+0xc0>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d111      	bne.n	8000b8c <HAL_GPIO_EXTI_Callback+0x50>
        xHigherPriorityTaskWoken = xTaskResumeFromISR(vert_motor_controller_handle);
 8000b68:	4b25      	ldr	r3, [pc, #148]	@ (8000c00 <HAL_GPIO_EXTI_Callback+0xc4>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f004 ffff 	bl	8005b70 <xTaskResumeFromISR>
 8000b72:	60f8      	str	r0, [r7, #12]
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d03c      	beq.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
 8000b7a:	4b22      	ldr	r3, [pc, #136]	@ (8000c04 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000b7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	f3bf 8f4f 	dsb	sy
 8000b86:	f3bf 8f6f 	isb	sy
 8000b8a:	e033      	b.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
    else if (GPIO_Pin == rot_btn_Pin && mode == MANUAL)
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b92:	d115      	bne.n	8000bc0 <HAL_GPIO_EXTI_Callback+0x84>
 8000b94:	4b19      	ldr	r3, [pc, #100]	@ (8000bfc <HAL_GPIO_EXTI_Callback+0xc0>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d111      	bne.n	8000bc0 <HAL_GPIO_EXTI_Callback+0x84>
        xHigherPriorityTaskWoken = xTaskResumeFromISR(rot_motor_controller_handle);
 8000b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f004 ffe5 	bl	8005b70 <xTaskResumeFromISR>
 8000ba6:	60f8      	str	r0, [r7, #12]
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d022      	beq.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
 8000bae:	4b15      	ldr	r3, [pc, #84]	@ (8000c04 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000bb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	f3bf 8f4f 	dsb	sy
 8000bba:	f3bf 8f6f 	isb	sy
 8000bbe:	e019      	b.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
    else if (GPIO_Pin == auto_btn_Pin && mode == AUTO)
 8000bc0:	88fb      	ldrh	r3, [r7, #6]
 8000bc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000bc6:	d115      	bne.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <HAL_GPIO_EXTI_Callback+0xc0>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d111      	bne.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
    	xHigherPriorityTaskWoken = xTaskResumeFromISR(auto_motor_controller_handle);
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <HAL_GPIO_EXTI_Callback+0xd0>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f004 ffcb 	bl	8005b70 <xTaskResumeFromISR>
 8000bda:	60f8      	str	r0, [r7, #12]
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d008      	beq.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
 8000be2:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000be4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	f3bf 8f4f 	dsb	sy
 8000bee:	f3bf 8f6f 	isb	sy
}
 8000bf2:	e7ff      	b.n	8000bf4 <HAL_GPIO_EXTI_Callback+0xb8>
 8000bf4:	bf00      	nop
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000094 	.word	0x20000094
 8000c00:	2000007c 	.word	0x2000007c
 8000c04:	e000ed04 	.word	0xe000ed04
 8000c08:	20000080 	.word	0x20000080
 8000c0c:	20000084 	.word	0x20000084

08000c10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c14:	f000 fe82 	bl	800191c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c18:	f000 f810 	bl	8000c3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c1c:	f7ff fdaa 	bl	8000774 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000c20:	f000 fc26 	bl	8001470 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c24:	f000 fcd0 	bl	80015c8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000c28:	f000 fddc 	bl	80017e4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000c2c:	f003 fdee 	bl	800480c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000c30:	f7ff fd36 	bl	80006a0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000c34:	f003 fe0e 	bl	8004854 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <main+0x28>

08000c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b094      	sub	sp, #80	@ 0x50
 8000c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c42:	f107 0320 	add.w	r3, r7, #32
 8000c46:	2230      	movs	r2, #48	@ 0x30
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f006 fd1a 	bl	8007684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c50:	f107 030c 	add.w	r3, r7, #12
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c60:	2300      	movs	r3, #0
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	4b28      	ldr	r3, [pc, #160]	@ (8000d08 <SystemClock_Config+0xcc>)
 8000c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c68:	4a27      	ldr	r2, [pc, #156]	@ (8000d08 <SystemClock_Config+0xcc>)
 8000c6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c70:	4b25      	ldr	r3, [pc, #148]	@ (8000d08 <SystemClock_Config+0xcc>)
 8000c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	4b22      	ldr	r3, [pc, #136]	@ (8000d0c <SystemClock_Config+0xd0>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a21      	ldr	r2, [pc, #132]	@ (8000d0c <SystemClock_Config+0xd0>)
 8000c86:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d0c <SystemClock_Config+0xd0>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c94:	607b      	str	r3, [r7, #4]
 8000c96:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca0:	2310      	movs	r3, #16
 8000ca2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000cac:	2310      	movs	r3, #16
 8000cae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000cb0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000cb4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000cb6:	2304      	movs	r3, #4
 8000cb8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cba:	2304      	movs	r3, #4
 8000cbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cbe:	f107 0320 	add.w	r3, r7, #32
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f001 f91c 	bl	8001f00 <HAL_RCC_OscConfig>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000cce:	f000 f831 	bl	8000d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd2:	230f      	movs	r3, #15
 8000cd4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ce2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ce8:	f107 030c 	add.w	r3, r7, #12
 8000cec:	2102      	movs	r1, #2
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f001 fb7e 	bl	80023f0 <HAL_RCC_ClockConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000cfa:	f000 f81b 	bl	8000d34 <Error_Handler>
  }
}
 8000cfe:	bf00      	nop
 8000d00:	3750      	adds	r7, #80	@ 0x50
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40007000 	.word	0x40007000

08000d10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a04      	ldr	r2, [pc, #16]	@ (8000d30 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d101      	bne.n	8000d26 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000d22:	f000 fe1d 	bl	8001960 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40000800 	.word	0x40000800

08000d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d38:	b672      	cpsid	i
}
 8000d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <Error_Handler+0x8>

08000d40 <add_msg_to_queue>:
extern TaskHandle_t vert_motor_controller_handle;
extern TaskHandle_t  rot_motor_controller_handle;

extern QueueHandle_t usartQueue;

void add_msg_to_queue(int instruction){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08a      	sub	sp, #40	@ 0x28
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	char msg[25];

	switch(instruction){
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b04      	cmp	r3, #4
 8000d4c:	d834      	bhi.n	8000db8 <add_msg_to_queue+0x78>
 8000d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d54 <add_msg_to_queue+0x14>)
 8000d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d54:	08000d69 	.word	0x08000d69
 8000d58:	08000d79 	.word	0x08000d79
 8000d5c:	08000d89 	.word	0x08000d89
 8000d60:	08000d99 	.word	0x08000d99
 8000d64:	08000da9 	.word	0x08000da9
		case(UP):
				snprintf(msg, sizeof(msg), "Moving UP\r\n");
 8000d68:	f107 030c 	add.w	r3, r7, #12
 8000d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8000de0 <add_msg_to_queue+0xa0>)
 8000d6e:	2119      	movs	r1, #25
 8000d70:	4618      	mov	r0, r3
 8000d72:	f006 fc51 	bl	8007618 <sniprintf>
			break;
 8000d76:	e027      	b.n	8000dc8 <add_msg_to_queue+0x88>
		case(DOWN):
				snprintf(msg, sizeof(msg), "Moving DOWN\r\n");
 8000d78:	f107 030c 	add.w	r3, r7, #12
 8000d7c:	4a19      	ldr	r2, [pc, #100]	@ (8000de4 <add_msg_to_queue+0xa4>)
 8000d7e:	2119      	movs	r1, #25
 8000d80:	4618      	mov	r0, r3
 8000d82:	f006 fc49 	bl	8007618 <sniprintf>
			break;
 8000d86:	e01f      	b.n	8000dc8 <add_msg_to_queue+0x88>
		case(LEFT):
				snprintf(msg, sizeof(msg), "Moving LEFT\r\n");
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	4a16      	ldr	r2, [pc, #88]	@ (8000de8 <add_msg_to_queue+0xa8>)
 8000d8e:	2119      	movs	r1, #25
 8000d90:	4618      	mov	r0, r3
 8000d92:	f006 fc41 	bl	8007618 <sniprintf>
			break;
 8000d96:	e017      	b.n	8000dc8 <add_msg_to_queue+0x88>
		case(RIGHT):
				snprintf(msg, sizeof(msg), "Moving RIGHT\r\n");
 8000d98:	f107 030c 	add.w	r3, r7, #12
 8000d9c:	4a13      	ldr	r2, [pc, #76]	@ (8000dec <add_msg_to_queue+0xac>)
 8000d9e:	2119      	movs	r1, #25
 8000da0:	4618      	mov	r0, r3
 8000da2:	f006 fc39 	bl	8007618 <sniprintf>
			break;
 8000da6:	e00f      	b.n	8000dc8 <add_msg_to_queue+0x88>
		case(STOP):
				snprintf(msg, sizeof(msg), "Motor STOPPED\r\n");
 8000da8:	f107 030c 	add.w	r3, r7, #12
 8000dac:	4a10      	ldr	r2, [pc, #64]	@ (8000df0 <add_msg_to_queue+0xb0>)
 8000dae:	2119      	movs	r1, #25
 8000db0:	4618      	mov	r0, r3
 8000db2:	f006 fc31 	bl	8007618 <sniprintf>
			break;
 8000db6:	e007      	b.n	8000dc8 <add_msg_to_queue+0x88>
		default:
			snprintf(msg, sizeof(msg), "Moving UNKNOWN WAY!!\r\n");
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000df4 <add_msg_to_queue+0xb4>)
 8000dbe:	2119      	movs	r1, #25
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f006 fc29 	bl	8007618 <sniprintf>
			break;
 8000dc6:	bf00      	nop
	}
	xQueueSend(usartQueue, &msg, 0);
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <add_msg_to_queue+0xb8>)
 8000dca:	6818      	ldr	r0, [r3, #0]
 8000dcc:	f107 010c 	add.w	r1, r7, #12
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f004 f840 	bl	8004e58 <xQueueGenericSend>
}
 8000dd8:	bf00      	nop
 8000dda:	3728      	adds	r7, #40	@ 0x28
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	080080dc 	.word	0x080080dc
 8000de4:	080080e8 	.word	0x080080e8
 8000de8:	080080f8 	.word	0x080080f8
 8000dec:	08008108 	.word	0x08008108
 8000df0:	08008118 	.word	0x08008118
 8000df4:	08008128 	.word	0x08008128
 8000df8:	2000008c 	.word	0x2000008c

08000dfc <rot_motor_right>:

void rot_motor_right(void){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	RotServo_SetPulseUs(1400);
 8000e00:	f44f 60af 	mov.w	r0, #1400	@ 0x578
 8000e04:	f000 f9e6 	bl	80011d4 <RotServo_SetPulseUs>
	add_msg_to_queue(RIGHT);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	f7ff ff99 	bl	8000d40 <add_msg_to_queue>
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <rot_motor_left>:

void rot_motor_left(void){
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
	RotServo_SetPulseUs(1600);
 8000e16:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8000e1a:	f000 f9db 	bl	80011d4 <RotServo_SetPulseUs>
	add_msg_to_queue(LEFT);
 8000e1e:	2002      	movs	r0, #2
 8000e20:	f7ff ff8e 	bl	8000d40 <add_msg_to_queue>
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <vert_motor_up>:

void vert_motor_up(void){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	VertServo_SetPulseUs(1400);
 8000e2c:	f44f 60af 	mov.w	r0, #1400	@ 0x578
 8000e30:	f000 f9ba 	bl	80011a8 <VertServo_SetPulseUs>
	add_msg_to_queue(UP);
 8000e34:	2000      	movs	r0, #0
 8000e36:	f7ff ff83 	bl	8000d40 <add_msg_to_queue>
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <vert_motor_down>:

void vert_motor_down(void){
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	af00      	add	r7, sp, #0
	VertServo_SetPulseUs(1600);
 8000e42:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8000e46:	f000 f9af 	bl	80011a8 <VertServo_SetPulseUs>
	add_msg_to_queue(DOWN);
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f7ff ff78 	bl	8000d40 <add_msg_to_queue>
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <vert_motor_stop>:

void vert_motor_stop(void){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	VertServo_SetPulseUs(1500);
 8000e58:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000e5c:	f000 f9a4 	bl	80011a8 <VertServo_SetPulseUs>
	add_msg_to_queue(STOP);
 8000e60:	2004      	movs	r0, #4
 8000e62:	f7ff ff6d 	bl	8000d40 <add_msg_to_queue>
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <rot_motor_stop>:

void rot_motor_stop(void){
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	af00      	add	r7, sp, #0
	RotServo_SetPulseUs(1500);
 8000e6e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000e72:	f000 f9af 	bl	80011d4 <RotServo_SetPulseUs>
	add_msg_to_queue(STOP);
 8000e76:	2004      	movs	r0, #4
 8000e78:	f7ff ff62 	bl	8000d40 <add_msg_to_queue>
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <vert_motor_controller_task>:

void vert_motor_controller_task(void *argument)
{
 8000e80:	b5b0      	push	{r4, r5, r7, lr}
 8000e82:	b0a8      	sub	sp, #160	@ 0xa0
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	// === 1) Initialize the vertical servo ===
    VertServo_Init();
 8000e88:	f000 f938 	bl	80010fc <VertServo_Init>
    HCSR04_Init();
 8000e8c:	f7ff fd32 	bl	80008f4 <HCSR04_Init>
    char msg[] = "Vertical Motor Controller Task Initialized!\r\n";
 8000e90:	4b43      	ldr	r3, [pc, #268]	@ (8000fa0 <vert_motor_controller_task+0x120>)
 8000e92:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8000e96:	461d      	mov	r5, r3
 8000e98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ea4:	c407      	stmia	r4!, {r0, r1, r2}
 8000ea6:	8023      	strh	r3, [r4, #0]
    xQueueSend(usartQueue, &msg, 0);
 8000ea8:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa4 <vert_motor_controller_task+0x124>)
 8000eaa:	6818      	ldr	r0, [r3, #0]
 8000eac:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f003 ffd0 	bl	8004e58 <xQueueGenericSend>
    vTaskSuspend(NULL);
 8000eb8:	2000      	movs	r0, #0
 8000eba:	f004 fdb1 	bl	8005a20 <vTaskSuspend>

    for (;;)
    {
    	// === 2) Check if vertical button is still pressed ===
        if (!Read_Vert_Button())
 8000ebe:	f7ff fbab 	bl	8000618 <Read_Vert_Button>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d12d      	bne.n	8000f24 <vert_motor_controller_task+0xa4>
        {
        	// === If not pressed, then suspend task ===
        	char msg_suspend[] = "Vertical Motor Controller Task suspended!\r\n";
 8000ec8:	4b37      	ldr	r3, [pc, #220]	@ (8000fa8 <vert_motor_controller_task+0x128>)
 8000eca:	f107 040c 	add.w	r4, r7, #12
 8000ece:	461d      	mov	r5, r3
 8000ed0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ed2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ed4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ed6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ed8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000edc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        	xQueueSend(usartQueue, &msg_suspend, 0);
 8000ee0:	4b30      	ldr	r3, [pc, #192]	@ (8000fa4 <vert_motor_controller_task+0x124>)
 8000ee2:	6818      	ldr	r0, [r3, #0]
 8000ee4:	f107 010c 	add.w	r1, r7, #12
 8000ee8:	2300      	movs	r3, #0
 8000eea:	2200      	movs	r2, #0
 8000eec:	f003 ffb4 	bl	8004e58 <xQueueGenericSend>
        	vert_motor_stop();
 8000ef0:	f7ff ffb0 	bl	8000e54 <vert_motor_stop>
            vTaskSuspend(NULL);
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f004 fd93 	bl	8005a20 <vTaskSuspend>
            char msg_unsuspend[] = "Vertical Motor Controller Task UNsuspended!\r\n";
 8000efa:	4b2c      	ldr	r3, [pc, #176]	@ (8000fac <vert_motor_controller_task+0x12c>)
 8000efc:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000f00:	461d      	mov	r5, r3
 8000f02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f0a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000f0e:	c407      	stmia	r4!, {r0, r1, r2}
 8000f10:	8023      	strh	r3, [r4, #0]
            xQueueSend(usartQueue, &msg_unsuspend, 0);
 8000f12:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <vert_motor_controller_task+0x124>)
 8000f14:	6818      	ldr	r0, [r3, #0]
 8000f16:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f003 ff9b 	bl	8004e58 <xQueueGenericSend>
            continue;
 8000f22:	e03b      	b.n	8000f9c <vert_motor_controller_task+0x11c>
        }

        // === 3) If button is pressed, then check the direction to go and current height ===
        uint8_t dir = Read_Vert_Switch();
 8000f24:	f7ff fb9c 	bl	8000660 <Read_Vert_Switch>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
        float dist = HCSR04_ReadDistanceCm();
 8000f2e:	f7ff fd17 	bl	8000960 <HCSR04_ReadDistanceCm>
 8000f32:	ed87 0a26 	vstr	s0, [r7, #152]	@ 0x98

        // === 4) If distance measurement failed, or displacement is maxed out skip===
        if ((dist == -1) || (dist >= VERT_DIST_MAX_CM && dir == DIR_UP) ||
 8000f36:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8000f3a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000f3e:	eef4 7a47 	vcmp.f32	s15, s14
 8000f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f46:	d019      	beq.n	8000f7c <vert_motor_controller_task+0xfc>
 8000f48:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8000f4c:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000f50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f58:	db03      	blt.n	8000f62 <vert_motor_controller_task+0xe2>
 8000f5a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d00c      	beq.n	8000f7c <vert_motor_controller_task+0xfc>
 8000f62:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8000f66:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8000f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	d807      	bhi.n	8000f84 <vert_motor_controller_task+0x104>
            (dist <= VERT_DIST_MIN_CM && dir == DIR_DOWN))
 8000f74:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d103      	bne.n	8000f84 <vert_motor_controller_task+0x104>
        {
            vTaskDelay(pdMS_TO_TICKS(20));
 8000f7c:	2014      	movs	r0, #20
 8000f7e:	f004 fd19 	bl	80059b4 <vTaskDelay>
            continue;
 8000f82:	e00b      	b.n	8000f9c <vert_motor_controller_task+0x11c>
        }

        // === 5) Check direction, and adjust pwm accordingly ===
        if (dir == DIR_UP){
 8000f84:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d102      	bne.n	8000f92 <vert_motor_controller_task+0x112>
        	vert_motor_up();
 8000f8c:	f7ff ff4c 	bl	8000e28 <vert_motor_up>
 8000f90:	e001      	b.n	8000f96 <vert_motor_controller_task+0x116>
        }
        else {
        	vert_motor_down();
 8000f92:	f7ff ff54 	bl	8000e3e <vert_motor_down>
        }

        // === 6) Wait before sampling again ===
        vTaskDelay(pdMS_TO_TICKS(20));
 8000f96:	2014      	movs	r0, #20
 8000f98:	f004 fd0c 	bl	80059b4 <vTaskDelay>
    {
 8000f9c:	e78f      	b.n	8000ebe <vert_motor_controller_task+0x3e>
 8000f9e:	bf00      	nop
 8000fa0:	08008140 	.word	0x08008140
 8000fa4:	2000008c 	.word	0x2000008c
 8000fa8:	08008170 	.word	0x08008170
 8000fac:	0800819c 	.word	0x0800819c

08000fb0 <rot_motor_controller_task>:
    }
}

void rot_motor_controller_task(void *argument)
{
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b0a8      	sub	sp, #160	@ 0xa0
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
	// === 1) Initialize the rotating servo ===
    RotServo_Init();
 8000fb8:	f000 f8ae 	bl	8001118 <RotServo_Init>
    char msg[] = "Rotational Motor Controller Task initialized!\r\n";
 8000fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8001074 <rot_motor_controller_task+0xc4>)
 8000fbe:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8000fc2:	461d      	mov	r5, r3
 8000fc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fcc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000fd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    xQueueSend(usartQueue, &msg, 0);
 8000fd4:	4b28      	ldr	r3, [pc, #160]	@ (8001078 <rot_motor_controller_task+0xc8>)
 8000fd6:	6818      	ldr	r0, [r3, #0]
 8000fd8:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000fdc:	2300      	movs	r3, #0
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f003 ff3a 	bl	8004e58 <xQueueGenericSend>
    vTaskSuspend(NULL);
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	f004 fd1b 	bl	8005a20 <vTaskSuspend>

    for (;;)
    {
    	// === 2) Check if rotational button is still pressed ===
        if (!Read_Rot_Button())
 8000fea:	f7ff fb27 	bl	800063c <Read_Rot_Button>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d12d      	bne.n	8001050 <rot_motor_controller_task+0xa0>
        {
        	char msg_suspend[] = "Rotational Motor Controller Task suspended!\r\n";
 8000ff4:	4b21      	ldr	r3, [pc, #132]	@ (800107c <rot_motor_controller_task+0xcc>)
 8000ff6:	f107 040c 	add.w	r4, r7, #12
 8000ffa:	461d      	mov	r5, r3
 8000ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001000:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001002:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001004:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001008:	c407      	stmia	r4!, {r0, r1, r2}
 800100a:	8023      	strh	r3, [r4, #0]
        	xQueueSend(usartQueue, &msg_suspend, 0);
 800100c:	4b1a      	ldr	r3, [pc, #104]	@ (8001078 <rot_motor_controller_task+0xc8>)
 800100e:	6818      	ldr	r0, [r3, #0]
 8001010:	f107 010c 	add.w	r1, r7, #12
 8001014:	2300      	movs	r3, #0
 8001016:	2200      	movs	r2, #0
 8001018:	f003 ff1e 	bl	8004e58 <xQueueGenericSend>
        	rot_motor_stop();
 800101c:	f7ff ff25 	bl	8000e6a <rot_motor_stop>
        	vTaskSuspend(NULL);
 8001020:	2000      	movs	r0, #0
 8001022:	f004 fcfd 	bl	8005a20 <vTaskSuspend>
            char msg_unsuspend[] = "Rotational Motor Controller Task UNsuspended!\r\n";
 8001026:	4b16      	ldr	r3, [pc, #88]	@ (8001080 <rot_motor_controller_task+0xd0>)
 8001028:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800102c:	461d      	mov	r5, r3
 800102e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001030:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001032:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001034:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001036:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800103a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            xQueueSend(usartQueue, &msg_unsuspend, 0);
 800103e:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <rot_motor_controller_task+0xc8>)
 8001040:	6818      	ldr	r0, [r3, #0]
 8001042:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001046:	2300      	movs	r3, #0
 8001048:	2200      	movs	r2, #0
 800104a:	f003 ff05 	bl	8004e58 <xQueueGenericSend>
            continue;
 800104e:	e010      	b.n	8001072 <rot_motor_controller_task+0xc2>
        }

        // === 3) If button is pressed, then check the direction to go ===
        uint8_t dir = Read_Rot_Switch();
 8001050:	f7ff fb16 	bl	8000680 <Read_Rot_Switch>
 8001054:	4603      	mov	r3, r0
 8001056:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

        // === 4) Check direction, and adjust pwm accordingly ===
        if (dir == DIR_RIGHT){
 800105a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800105e:	2b01      	cmp	r3, #1
 8001060:	d102      	bne.n	8001068 <rot_motor_controller_task+0xb8>
        	rot_motor_right();
 8001062:	f7ff fecb 	bl	8000dfc <rot_motor_right>
 8001066:	e001      	b.n	800106c <rot_motor_controller_task+0xbc>
        }
        else{
        	rot_motor_left();
 8001068:	f7ff fed3 	bl	8000e12 <rot_motor_left>
        }

        // === 5) Wait before sampling again ===
        vTaskDelay(pdMS_TO_TICKS(20));
 800106c:	2014      	movs	r0, #20
 800106e:	f004 fca1 	bl	80059b4 <vTaskDelay>
    {
 8001072:	e7ba      	b.n	8000fea <rot_motor_controller_task+0x3a>
 8001074:	080081cc 	.word	0x080081cc
 8001078:	2000008c 	.word	0x2000008c
 800107c:	080081fc 	.word	0x080081fc
 8001080:	0800822c 	.word	0x0800822c

08001084 <auto_motor_controller_task>:
    }
}

void auto_motor_controller_task(void *argument){
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

	vTaskSuspend(NULL);
 800108c:	2000      	movs	r0, #0
 800108e:	f004 fcc7 	bl	8005a20 <vTaskSuspend>
	{
		/* === 1) Assume starting position (nothing to do) === */
		// If you need to home or reset, add it here

		/* === 2) Rotate rot motor RIGHT for 1 second === */
		vert_motor_up();
 8001092:	f7ff fec9 	bl	8000e28 <vert_motor_up>
		vTaskDelay(pdMS_TO_TICKS(200));
 8001096:	20c8      	movs	r0, #200	@ 0xc8
 8001098:	f004 fc8c 	bl	80059b4 <vTaskDelay>
		rot_motor_stop();
 800109c:	f7ff fee5 	bl	8000e6a <rot_motor_stop>


		/* === 2) Rotate rot motor RIGHT for 1 second === */
		rot_motor_left();
 80010a0:	f7ff feb7 	bl	8000e12 <rot_motor_left>
		vTaskDelay(pdMS_TO_TICKS(800));
 80010a4:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80010a8:	f004 fc84 	bl	80059b4 <vTaskDelay>
		rot_motor_stop();
 80010ac:	f7ff fedd 	bl	8000e6a <rot_motor_stop>

		/* === 3) Rotate vert motor UP for 0.5 seconds === */
		vert_motor_up();
 80010b0:	f7ff feba 	bl	8000e28 <vert_motor_up>
		vTaskDelay(pdMS_TO_TICKS(3500));
 80010b4:	f640 50ac 	movw	r0, #3500	@ 0xdac
 80010b8:	f004 fc7c 	bl	80059b4 <vTaskDelay>
		vert_motor_stop();
 80010bc:	f7ff feca 	bl	8000e54 <vert_motor_stop>

		/* === 4) Rotate rot motor LEFT for 1 second === */
		rot_motor_right();
 80010c0:	f7ff fe9c 	bl	8000dfc <rot_motor_right>
		vTaskDelay(pdMS_TO_TICKS(1300));
 80010c4:	f240 5014 	movw	r0, #1300	@ 0x514
 80010c8:	f004 fc74 	bl	80059b4 <vTaskDelay>
		rot_motor_stop();
 80010cc:	f7ff fecd 	bl	8000e6a <rot_motor_stop>

		/* === 5) Rotate vert motor UP for 4 seconds === */
		vert_motor_down();
 80010d0:	f7ff feb5 	bl	8000e3e <vert_motor_down>
		vTaskDelay(pdMS_TO_TICKS(700));
 80010d4:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80010d8:	f004 fc6c 	bl	80059b4 <vTaskDelay>
		vert_motor_stop();
 80010dc:	f7ff feba 	bl	8000e54 <vert_motor_stop>

		/* === 6) Rotate rot motor LEFT for 1 second === */
		rot_motor_left();
 80010e0:	f7ff fe97 	bl	8000e12 <rot_motor_left>
		vTaskDelay(pdMS_TO_TICKS(600));
 80010e4:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80010e8:	f004 fc64 	bl	80059b4 <vTaskDelay>
		rot_motor_stop();
 80010ec:	f7ff febd 	bl	8000e6a <rot_motor_stop>

		/* === Finished sequence === */
		vTaskSuspend(NULL);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f004 fc95 	bl	8005a20 <vTaskSuspend>
		vert_motor_up();
 80010f6:	bf00      	nop
 80010f8:	e7cb      	b.n	8001092 <auto_motor_controller_task+0xe>
	...

080010fc <VertServo_Init>:
#include "crane.h"

void VertServo_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001100:	2100      	movs	r1, #0
 8001102:	4804      	ldr	r0, [pc, #16]	@ (8001114 <VertServo_Init+0x18>)
 8001104:	f001 fcd2 	bl	8002aac <HAL_TIM_PWM_Start>
    VertServo_SetPulseUs(1500);
 8001108:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800110c:	f000 f84c 	bl	80011a8 <VertServo_SetPulseUs>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000120 	.word	0x20000120

08001118 <RotServo_Init>:

void RotServo_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800111c:	2104      	movs	r1, #4
 800111e:	4804      	ldr	r0, [pc, #16]	@ (8001130 <RotServo_Init+0x18>)
 8001120:	f001 fcc4 	bl	8002aac <HAL_TIM_PWM_Start>
    RotServo_SetPulseUs(1500);
 8001124:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001128:	f000 f854 	bl	80011d4 <RotServo_SetPulseUs>
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000120 	.word	0x20000120

08001134 <Servo_WriteUs>:

static void Servo_WriteUs(TIM_HandleTypeDef *htim, uint32_t channel,
                          uint16_t us, uint16_t us_min, uint16_t us_max)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	4611      	mov	r1, r2
 8001140:	461a      	mov	r2, r3
 8001142:	460b      	mov	r3, r1
 8001144:	80fb      	strh	r3, [r7, #6]
 8001146:	4613      	mov	r3, r2
 8001148:	80bb      	strh	r3, [r7, #4]
    if (us < us_min) us = us_min;
 800114a:	88fa      	ldrh	r2, [r7, #6]
 800114c:	88bb      	ldrh	r3, [r7, #4]
 800114e:	429a      	cmp	r2, r3
 8001150:	d201      	bcs.n	8001156 <Servo_WriteUs+0x22>
 8001152:	88bb      	ldrh	r3, [r7, #4]
 8001154:	80fb      	strh	r3, [r7, #6]
    if (us > us_max) us = us_max;
 8001156:	88fa      	ldrh	r2, [r7, #6]
 8001158:	8b3b      	ldrh	r3, [r7, #24]
 800115a:	429a      	cmp	r2, r3
 800115c:	d901      	bls.n	8001162 <Servo_WriteUs+0x2e>
 800115e:	8b3b      	ldrh	r3, [r7, #24]
 8001160:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(htim, channel, us);
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d104      	bne.n	8001172 <Servo_WriteUs+0x3e>
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	88fa      	ldrh	r2, [r7, #6]
 800116e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001170:	e013      	b.n	800119a <Servo_WriteUs+0x66>
    __HAL_TIM_SET_COMPARE(htim, channel, us);
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	2b04      	cmp	r3, #4
 8001176:	d104      	bne.n	8001182 <Servo_WriteUs+0x4e>
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	88fb      	ldrh	r3, [r7, #6]
 800117e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001180:	e00b      	b.n	800119a <Servo_WriteUs+0x66>
    __HAL_TIM_SET_COMPARE(htim, channel, us);
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	2b08      	cmp	r3, #8
 8001186:	d104      	bne.n	8001192 <Servo_WriteUs+0x5e>
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001190:	e003      	b.n	800119a <Servo_WriteUs+0x66>
    __HAL_TIM_SET_COMPARE(htim, channel, us);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	88fb      	ldrh	r3, [r7, #6]
 8001198:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
	...

080011a8 <VertServo_SetPulseUs>:

void VertServo_SetPulseUs(uint16_t us)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]
    Servo_WriteUs(&htim1, TIM_CHANNEL_1, us, VERT_PWM_MIN_US, VERT_PWM_MAX_US);
 80011b2:	88fa      	ldrh	r2, [r7, #6]
 80011b4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011be:	2100      	movs	r1, #0
 80011c0:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <VertServo_SetPulseUs+0x28>)
 80011c2:	f7ff ffb7 	bl	8001134 <Servo_WriteUs>
}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000120 	.word	0x20000120

080011d4 <RotServo_SetPulseUs>:

void RotServo_SetPulseUs(uint16_t us)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af02      	add	r7, sp, #8
 80011da:	4603      	mov	r3, r0
 80011dc:	80fb      	strh	r3, [r7, #6]
    Servo_WriteUs(&htim1, TIM_CHANNEL_2, us, ROT_PWM_MIN_US, ROT_PWM_MAX_US);
 80011de:	88fa      	ldrh	r2, [r7, #6]
 80011e0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ea:	2104      	movs	r1, #4
 80011ec:	4803      	ldr	r0, [pc, #12]	@ (80011fc <RotServo_SetPulseUs+0x28>)
 80011ee:	f7ff ffa1 	bl	8001134 <Servo_WriteUs>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000120 	.word	0x20000120

08001200 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	607b      	str	r3, [r7, #4]
 800120a:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <HAL_MspInit+0x54>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120e:	4a11      	ldr	r2, [pc, #68]	@ (8001254 <HAL_MspInit+0x54>)
 8001210:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001214:	6453      	str	r3, [r2, #68]	@ 0x44
 8001216:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <HAL_MspInit+0x54>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	603b      	str	r3, [r7, #0]
 8001226:	4b0b      	ldr	r3, [pc, #44]	@ (8001254 <HAL_MspInit+0x54>)
 8001228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122a:	4a0a      	ldr	r2, [pc, #40]	@ (8001254 <HAL_MspInit+0x54>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001230:	6413      	str	r3, [r2, #64]	@ 0x40
 8001232:	4b08      	ldr	r3, [pc, #32]	@ (8001254 <HAL_MspInit+0x54>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123a:	603b      	str	r3, [r7, #0]
 800123c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800123e:	2200      	movs	r2, #0
 8001240:	210f      	movs	r1, #15
 8001242:	f06f 0001 	mvn.w	r0, #1
 8001246:	f000 fc63 	bl	8001b10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800

08001258 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08e      	sub	sp, #56	@ 0x38
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001260:	2300      	movs	r3, #0
 8001262:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001264:	2300      	movs	r3, #0
 8001266:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001268:	2300      	movs	r3, #0
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	4b33      	ldr	r3, [pc, #204]	@ (800133c <HAL_InitTick+0xe4>)
 800126e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001270:	4a32      	ldr	r2, [pc, #200]	@ (800133c <HAL_InitTick+0xe4>)
 8001272:	f043 0304 	orr.w	r3, r3, #4
 8001276:	6413      	str	r3, [r2, #64]	@ 0x40
 8001278:	4b30      	ldr	r3, [pc, #192]	@ (800133c <HAL_InitTick+0xe4>)
 800127a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127c:	f003 0304 	and.w	r3, r3, #4
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001284:	f107 0210 	add.w	r2, r7, #16
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4611      	mov	r1, r2
 800128e:	4618      	mov	r0, r3
 8001290:	f001 face 	bl	8002830 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001294:	6a3b      	ldr	r3, [r7, #32]
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129a:	2b00      	cmp	r3, #0
 800129c:	d103      	bne.n	80012a6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800129e:	f001 fa9f 	bl	80027e0 <HAL_RCC_GetPCLK1Freq>
 80012a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80012a4:	e004      	b.n	80012b0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012a6:	f001 fa9b 	bl	80027e0 <HAL_RCC_GetPCLK1Freq>
 80012aa:	4603      	mov	r3, r0
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012b2:	4a23      	ldr	r2, [pc, #140]	@ (8001340 <HAL_InitTick+0xe8>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	0c9b      	lsrs	r3, r3, #18
 80012ba:	3b01      	subs	r3, #1
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80012be:	4b21      	ldr	r3, [pc, #132]	@ (8001344 <HAL_InitTick+0xec>)
 80012c0:	4a21      	ldr	r2, [pc, #132]	@ (8001348 <HAL_InitTick+0xf0>)
 80012c2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80012c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001344 <HAL_InitTick+0xec>)
 80012c6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012ca:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80012cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001344 <HAL_InitTick+0xec>)
 80012ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012d0:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80012d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001344 <HAL_InitTick+0xec>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <HAL_InitTick+0xec>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012de:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <HAL_InitTick+0xec>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80012e4:	4817      	ldr	r0, [pc, #92]	@ (8001344 <HAL_InitTick+0xec>)
 80012e6:	f001 fad5 	bl	8002894 <HAL_TIM_Base_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80012f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d11b      	bne.n	8001330 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80012f8:	4812      	ldr	r0, [pc, #72]	@ (8001344 <HAL_InitTick+0xec>)
 80012fa:	f001 fb1b 	bl	8002934 <HAL_TIM_Base_Start_IT>
 80012fe:	4603      	mov	r3, r0
 8001300:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001304:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001308:	2b00      	cmp	r3, #0
 800130a:	d111      	bne.n	8001330 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800130c:	201e      	movs	r0, #30
 800130e:	f000 fc1b 	bl	8001b48 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b0f      	cmp	r3, #15
 8001316:	d808      	bhi.n	800132a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001318:	2200      	movs	r2, #0
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	201e      	movs	r0, #30
 800131e:	f000 fbf7 	bl	8001b10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001322:	4a0a      	ldr	r2, [pc, #40]	@ (800134c <HAL_InitTick+0xf4>)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	e002      	b.n	8001330 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001330:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001334:	4618      	mov	r0, r3
 8001336:	3738      	adds	r7, #56	@ 0x38
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40023800 	.word	0x40023800
 8001340:	431bde83 	.word	0x431bde83
 8001344:	200000d4 	.word	0x200000d4
 8001348:	40000800 	.word	0x40000800
 800134c:	20000004 	.word	0x20000004

08001350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <NMI_Handler+0x4>

08001358 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <HardFault_Handler+0x4>

08001360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <MemManage_Handler+0x4>

08001368 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <BusFault_Handler+0x4>

08001370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <UsageFault_Handler+0x4>

08001378 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
	...

08001388 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800138c:	4802      	ldr	r0, [pc, #8]	@ (8001398 <TIM2_IRQHandler+0x10>)
 800138e:	f001 fdb1 	bl	8002ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000168 	.word	0x20000168

0800139c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <TIM4_IRQHandler+0x10>)
 80013a2:	f001 fda7 	bl	8002ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200000d4 	.word	0x200000d4

080013b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(rot_btn_Pin);
 80013b4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80013b8:	f000 fd8a 	bl	8001ed0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(mode_btn_Pin);
 80013bc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80013c0:	f000 fd86 	bl	8001ed0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(vert_btn_Pin);
 80013c4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80013c8:	f000 fd82 	bl	8001ed0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(auto_btn_Pin);
 80013cc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80013d0:	f000 fd7e 	bl	8001ed0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SW_Pin);   // <-- PB14 limit switch
 80013d4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80013d8:	f000 fd7a 	bl	8001ed0 <HAL_GPIO_EXTI_IRQHandler>

  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013e8:	4a14      	ldr	r2, [pc, #80]	@ (800143c <_sbrk+0x5c>)
 80013ea:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <_sbrk+0x60>)
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013f4:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <_sbrk+0x64>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d102      	bne.n	8001402 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013fc:	4b11      	ldr	r3, [pc, #68]	@ (8001444 <_sbrk+0x64>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	@ (8001448 <_sbrk+0x68>)
 8001400:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001402:	4b10      	ldr	r3, [pc, #64]	@ (8001444 <_sbrk+0x64>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4413      	add	r3, r2
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	429a      	cmp	r2, r3
 800140e:	d207      	bcs.n	8001420 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001410:	f006 f99e 	bl	8007750 <__errno>
 8001414:	4603      	mov	r3, r0
 8001416:	220c      	movs	r2, #12
 8001418:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800141a:	f04f 33ff 	mov.w	r3, #4294967295
 800141e:	e009      	b.n	8001434 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001420:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <_sbrk+0x64>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001426:	4b07      	ldr	r3, [pc, #28]	@ (8001444 <_sbrk+0x64>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4413      	add	r3, r2
 800142e:	4a05      	ldr	r2, [pc, #20]	@ (8001444 <_sbrk+0x64>)
 8001430:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001432:	68fb      	ldr	r3, [r7, #12]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20020000 	.word	0x20020000
 8001440:	00000400 	.word	0x00000400
 8001444:	2000011c 	.word	0x2000011c
 8001448:	20004d30 	.word	0x20004d30

0800144c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <SystemInit+0x20>)
 8001452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001456:	4a05      	ldr	r2, [pc, #20]	@ (800146c <SystemInit+0x20>)
 8001458:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800145c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b096      	sub	sp, #88	@ 0x58
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001476:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001484:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800148e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]
 800149e:	615a      	str	r2, [r3, #20]
 80014a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	2220      	movs	r2, #32
 80014a6:	2100      	movs	r1, #0
 80014a8:	4618      	mov	r0, r3
 80014aa:	f006 f8eb 	bl	8007684 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014ae:	4b44      	ldr	r3, [pc, #272]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014b0:	4a44      	ldr	r2, [pc, #272]	@ (80015c4 <MX_TIM1_Init+0x154>)
 80014b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80014b4:	4b42      	ldr	r3, [pc, #264]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014b6:	2253      	movs	r2, #83	@ 0x53
 80014b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ba:	4b41      	ldr	r3, [pc, #260]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80014c0:	4b3f      	ldr	r3, [pc, #252]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014c2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80014c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c8:	4b3d      	ldr	r3, [pc, #244]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014ce:	4b3c      	ldr	r3, [pc, #240]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014d4:	4b3a      	ldr	r3, [pc, #232]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014d6:	2280      	movs	r2, #128	@ 0x80
 80014d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014da:	4839      	ldr	r0, [pc, #228]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014dc:	f001 f9da 	bl	8002894 <HAL_TIM_Base_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80014e6:	f7ff fc25 	bl	8000d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014f0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80014f4:	4619      	mov	r1, r3
 80014f6:	4832      	ldr	r0, [pc, #200]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80014f8:	f001 ff4a 	bl	8003390 <HAL_TIM_ConfigClockSource>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001502:	f7ff fc17 	bl	8000d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001506:	482e      	ldr	r0, [pc, #184]	@ (80015c0 <MX_TIM1_Init+0x150>)
 8001508:	f001 fa76 	bl	80029f8 <HAL_TIM_PWM_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001512:	f7ff fc0f 	bl	8000d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001516:	2300      	movs	r3, #0
 8001518:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800151e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001522:	4619      	mov	r1, r3
 8001524:	4826      	ldr	r0, [pc, #152]	@ (80015c0 <MX_TIM1_Init+0x150>)
 8001526:	f002 fc4d 	bl	8003dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001530:	f7ff fc00 	bl	8000d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001534:	2360      	movs	r3, #96	@ 0x60
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800153c:	2300      	movs	r3, #0
 800153e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001540:	2300      	movs	r3, #0
 8001542:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001548:	2300      	movs	r3, #0
 800154a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001550:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001554:	2200      	movs	r2, #0
 8001556:	4619      	mov	r1, r3
 8001558:	4819      	ldr	r0, [pc, #100]	@ (80015c0 <MX_TIM1_Init+0x150>)
 800155a:	f001 fe57 	bl	800320c <HAL_TIM_PWM_ConfigChannel>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001564:	f7ff fbe6 	bl	8000d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001568:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800156c:	2204      	movs	r2, #4
 800156e:	4619      	mov	r1, r3
 8001570:	4813      	ldr	r0, [pc, #76]	@ (80015c0 <MX_TIM1_Init+0x150>)
 8001572:	f001 fe4b 	bl	800320c <HAL_TIM_PWM_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800157c:	f7ff fbda 	bl	8000d34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001584:	2300      	movs	r3, #0
 8001586:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001594:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001598:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800159a:	2300      	movs	r3, #0
 800159c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	4807      	ldr	r0, [pc, #28]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80015a4:	f002 fc7c 	bl	8003ea0 <HAL_TIMEx_ConfigBreakDeadTime>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80015ae:	f7ff fbc1 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015b2:	4803      	ldr	r0, [pc, #12]	@ (80015c0 <MX_TIM1_Init+0x150>)
 80015b4:	f000 f8dc 	bl	8001770 <HAL_TIM_MspPostInit>

}
 80015b8:	bf00      	nop
 80015ba:	3758      	adds	r7, #88	@ 0x58
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000120 	.word	0x20000120
 80015c4:	40010000 	.word	0x40010000

080015c8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	@ 0x28
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ce:	f107 0318 	add.w	r3, r7, #24
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
 80015da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80015e6:	463b      	mov	r3, r7
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015f2:	4b2c      	ldr	r3, [pc, #176]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 80015f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80015fa:	4b2a      	ldr	r3, [pc, #168]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 80015fc:	2253      	movs	r2, #83	@ 0x53
 80015fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001600:	4b28      	ldr	r3, [pc, #160]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001606:	4b27      	ldr	r3, [pc, #156]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 8001608:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800160c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160e:	4b25      	ldr	r3, [pc, #148]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001614:	4b23      	ldr	r3, [pc, #140]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800161a:	4822      	ldr	r0, [pc, #136]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 800161c:	f001 f93a 	bl	8002894 <HAL_TIM_Base_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001626:	f7ff fb85 	bl	8000d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800162a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800162e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4619      	mov	r1, r3
 8001636:	481b      	ldr	r0, [pc, #108]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 8001638:	f001 feaa 	bl	8003390 <HAL_TIM_ConfigClockSource>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001642:	f7ff fb77 	bl	8000d34 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001646:	4817      	ldr	r0, [pc, #92]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 8001648:	f001 fae0 	bl	8002c0c <HAL_TIM_IC_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001652:	f7ff fb6f 	bl	8000d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001656:	2300      	movs	r3, #0
 8001658:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	4619      	mov	r1, r3
 8001664:	480f      	ldr	r0, [pc, #60]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 8001666:	f002 fbad 	bl	8003dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001670:	f7ff fb60 	bl	8000d34 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001674:	2300      	movs	r3, #0
 8001676:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001678:	2301      	movs	r3, #1
 800167a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001684:	463b      	mov	r3, r7
 8001686:	2200      	movs	r2, #0
 8001688:	4619      	mov	r1, r3
 800168a:	4806      	ldr	r0, [pc, #24]	@ (80016a4 <MX_TIM2_Init+0xdc>)
 800168c:	f001 fd22 	bl	80030d4 <HAL_TIM_IC_ConfigChannel>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001696:	f7ff fb4d 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	3728      	adds	r7, #40	@ 0x28
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000168 	.word	0x20000168

080016a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08a      	sub	sp, #40	@ 0x28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a27      	ldr	r2, [pc, #156]	@ (8001764 <HAL_TIM_Base_MspInit+0xbc>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d10e      	bne.n	80016e8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	4b26      	ldr	r3, [pc, #152]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	4a25      	ldr	r2, [pc, #148]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016da:	4b23      	ldr	r3, [pc, #140]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80016e6:	e039      	b.n	800175c <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM2)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016f0:	d134      	bne.n	800175c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6413      	str	r3, [r2, #64]	@ 0x40
 8001702:	4b19      	ldr	r3, [pc, #100]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	4b15      	ldr	r3, [pc, #84]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <HAL_TIM_Base_MspInit+0xc0>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = us_echo_Pin;
 800172a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800172e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001730:	2302      	movs	r3, #2
 8001732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001738:	2300      	movs	r3, #0
 800173a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800173c:	2301      	movs	r3, #1
 800173e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(us_echo_GPIO_Port, &GPIO_InitStruct);
 8001740:	f107 0314 	add.w	r3, r7, #20
 8001744:	4619      	mov	r1, r3
 8001746:	4809      	ldr	r0, [pc, #36]	@ (800176c <HAL_TIM_Base_MspInit+0xc4>)
 8001748:	f000 fa0c 	bl	8001b64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800174c:	2200      	movs	r2, #0
 800174e:	2105      	movs	r1, #5
 8001750:	201c      	movs	r0, #28
 8001752:	f000 f9dd 	bl	8001b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001756:	201c      	movs	r0, #28
 8001758:	f000 f9f6 	bl	8001b48 <HAL_NVIC_EnableIRQ>
}
 800175c:	bf00      	nop
 800175e:	3728      	adds	r7, #40	@ 0x28
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40010000 	.word	0x40010000
 8001768:	40023800 	.word	0x40023800
 800176c:	40020000 	.word	0x40020000

08001770 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a12      	ldr	r2, [pc, #72]	@ (80017d8 <HAL_TIM_MspPostInit+0x68>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d11e      	bne.n	80017d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <HAL_TIM_MspPostInit+0x6c>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a10      	ldr	r2, [pc, #64]	@ (80017dc <HAL_TIM_MspPostInit+0x6c>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <HAL_TIM_MspPostInit+0x6c>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_motor1_Pin|PWM_motor2_Pin;
 80017ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2302      	movs	r3, #2
 80017b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017bc:	2300      	movs	r3, #0
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017c0:	2301      	movs	r3, #1
 80017c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	4619      	mov	r1, r3
 80017ca:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <HAL_TIM_MspPostInit+0x70>)
 80017cc:	f000 f9ca 	bl	8001b64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80017d0:	bf00      	nop
 80017d2:	3720      	adds	r7, #32
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40010000 	.word	0x40010000
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020000 	.word	0x40020000

080017e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017e8:	4b11      	ldr	r3, [pc, #68]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 80017ea:	4a12      	ldr	r2, [pc, #72]	@ (8001834 <MX_USART2_UART_Init+0x50>)
 80017ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017ee:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 80017f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001802:	4b0b      	ldr	r3, [pc, #44]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001808:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 800180a:	220c      	movs	r2, #12
 800180c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180e:	4b08      	ldr	r3, [pc, #32]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001814:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800181a:	4805      	ldr	r0, [pc, #20]	@ (8001830 <MX_USART2_UART_Init+0x4c>)
 800181c:	f002 fba6 	bl	8003f6c <HAL_UART_Init>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001826:	f7ff fa85 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	200001b0 	.word	0x200001b0
 8001834:	40004400 	.word	0x40004400

08001838 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	@ 0x28
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a19      	ldr	r2, [pc, #100]	@ (80018bc <HAL_UART_MspInit+0x84>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d12b      	bne.n	80018b2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a17      	ldr	r2, [pc, #92]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001864:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	4a10      	ldr	r2, [pc, #64]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6313      	str	r3, [r2, #48]	@ 0x30
 8001886:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001892:	230c      	movs	r3, #12
 8001894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018a2:	2307      	movs	r3, #7
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <HAL_UART_MspInit+0x8c>)
 80018ae:	f000 f959 	bl	8001b64 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018b2:	bf00      	nop
 80018b4:	3728      	adds	r7, #40	@ 0x28
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40004400 	.word	0x40004400
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40020000 	.word	0x40020000

080018c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001900 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018cc:	f7ff fdbe 	bl	800144c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018d0:	480c      	ldr	r0, [pc, #48]	@ (8001904 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018d2:	490d      	ldr	r1, [pc, #52]	@ (8001908 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018d4:	4a0d      	ldr	r2, [pc, #52]	@ (800190c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d8:	e002      	b.n	80018e0 <LoopCopyDataInit>

080018da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018de:	3304      	adds	r3, #4

080018e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e4:	d3f9      	bcc.n	80018da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001910 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001914 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018ec:	e001      	b.n	80018f2 <LoopFillZerobss>

080018ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f0:	3204      	adds	r2, #4

080018f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f4:	d3fb      	bcc.n	80018ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018f6:	f005 ff31 	bl	800775c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018fa:	f7ff f989 	bl	8000c10 <main>
  bx  lr    
 80018fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001900:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001904:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001908:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800190c:	080082f4 	.word	0x080082f4
  ldr r2, =_sbss
 8001910:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001914:	20004d2c 	.word	0x20004d2c

08001918 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001918:	e7fe      	b.n	8001918 <ADC_IRQHandler>
	...

0800191c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001920:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <HAL_Init+0x40>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a0d      	ldr	r2, [pc, #52]	@ (800195c <HAL_Init+0x40>)
 8001926:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800192a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800192c:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <HAL_Init+0x40>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <HAL_Init+0x40>)
 8001932:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001936:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <HAL_Init+0x40>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a07      	ldr	r2, [pc, #28]	@ (800195c <HAL_Init+0x40>)
 800193e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001942:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001944:	2003      	movs	r0, #3
 8001946:	f000 f8d8 	bl	8001afa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194a:	200f      	movs	r0, #15
 800194c:	f7ff fc84 	bl	8001258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001950:	f7ff fc56 	bl	8001200 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023c00 	.word	0x40023c00

08001960 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001964:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <HAL_IncTick+0x20>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	461a      	mov	r2, r3
 800196a:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_IncTick+0x24>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4413      	add	r3, r2
 8001970:	4a04      	ldr	r2, [pc, #16]	@ (8001984 <HAL_IncTick+0x24>)
 8001972:	6013      	str	r3, [r2, #0]
}
 8001974:	bf00      	nop
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	20000008 	.word	0x20000008
 8001984:	200001f8 	.word	0x200001f8

08001988 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  return uwTick;
 800198c:	4b03      	ldr	r3, [pc, #12]	@ (800199c <HAL_GetTick+0x14>)
 800198e:	681b      	ldr	r3, [r3, #0]
}
 8001990:	4618      	mov	r0, r3
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	200001f8 	.word	0x200001f8

080019a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b0:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b6:	68ba      	ldr	r2, [r7, #8]
 80019b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019bc:	4013      	ands	r3, r2
 80019be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d2:	4a04      	ldr	r2, [pc, #16]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	60d3      	str	r3, [r2, #12]
}
 80019d8:	bf00      	nop
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ec:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <__NVIC_GetPriorityGrouping+0x18>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	0a1b      	lsrs	r3, r3, #8
 80019f2:	f003 0307 	and.w	r3, r3, #7
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	db0b      	blt.n	8001a2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	f003 021f 	and.w	r2, r3, #31
 8001a1c:	4907      	ldr	r1, [pc, #28]	@ (8001a3c <__NVIC_EnableIRQ+0x38>)
 8001a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a22:	095b      	lsrs	r3, r3, #5
 8001a24:	2001      	movs	r0, #1
 8001a26:	fa00 f202 	lsl.w	r2, r0, r2
 8001a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	e000e100 	.word	0xe000e100

08001a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	6039      	str	r1, [r7, #0]
 8001a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	db0a      	blt.n	8001a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	490c      	ldr	r1, [pc, #48]	@ (8001a8c <__NVIC_SetPriority+0x4c>)
 8001a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5e:	0112      	lsls	r2, r2, #4
 8001a60:	b2d2      	uxtb	r2, r2
 8001a62:	440b      	add	r3, r1
 8001a64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a68:	e00a      	b.n	8001a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	4908      	ldr	r1, [pc, #32]	@ (8001a90 <__NVIC_SetPriority+0x50>)
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	f003 030f 	and.w	r3, r3, #15
 8001a76:	3b04      	subs	r3, #4
 8001a78:	0112      	lsls	r2, r2, #4
 8001a7a:	b2d2      	uxtb	r2, r2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	761a      	strb	r2, [r3, #24]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	e000e100 	.word	0xe000e100
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b089      	sub	sp, #36	@ 0x24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f003 0307 	and.w	r3, r3, #7
 8001aa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f1c3 0307 	rsb	r3, r3, #7
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	bf28      	it	cs
 8001ab2:	2304      	movcs	r3, #4
 8001ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3304      	adds	r3, #4
 8001aba:	2b06      	cmp	r3, #6
 8001abc:	d902      	bls.n	8001ac4 <NVIC_EncodePriority+0x30>
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	3b03      	subs	r3, #3
 8001ac2:	e000      	b.n	8001ac6 <NVIC_EncodePriority+0x32>
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43da      	mvns	r2, r3
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	401a      	ands	r2, r3
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001adc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae6:	43d9      	mvns	r1, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aec:	4313      	orrs	r3, r2
         );
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3724      	adds	r7, #36	@ 0x24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ff4c 	bl	80019a0 <__NVIC_SetPriorityGrouping>
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
 8001b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b22:	f7ff ff61 	bl	80019e8 <__NVIC_GetPriorityGrouping>
 8001b26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	68b9      	ldr	r1, [r7, #8]
 8001b2c:	6978      	ldr	r0, [r7, #20]
 8001b2e:	f7ff ffb1 	bl	8001a94 <NVIC_EncodePriority>
 8001b32:	4602      	mov	r2, r0
 8001b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b38:	4611      	mov	r1, r2
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff80 	bl	8001a40 <__NVIC_SetPriority>
}
 8001b40:	bf00      	nop
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff ff54 	bl	8001a04 <__NVIC_EnableIRQ>
}
 8001b5c:	bf00      	nop
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	@ 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
 8001b7e:	e159      	b.n	8001e34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b80:	2201      	movs	r2, #1
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	f040 8148 	bne.w	8001e2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d005      	beq.n	8001bb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d130      	bne.n	8001c18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	2203      	movs	r2, #3
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bec:	2201      	movs	r2, #1
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	f003 0201 	and.w	r2, r3, #1
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2b03      	cmp	r3, #3
 8001c22:	d017      	beq.n	8001c54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	2203      	movs	r2, #3
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f003 0303 	and.w	r3, r3, #3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d123      	bne.n	8001ca8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	08da      	lsrs	r2, r3, #3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3208      	adds	r2, #8
 8001c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	220f      	movs	r2, #15
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	691a      	ldr	r2, [r3, #16]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	08da      	lsrs	r2, r3, #3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3208      	adds	r2, #8
 8001ca2:	69b9      	ldr	r1, [r7, #24]
 8001ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	2203      	movs	r2, #3
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0203 	and.w	r2, r3, #3
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 80a2 	beq.w	8001e2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b57      	ldr	r3, [pc, #348]	@ (8001e4c <HAL_GPIO_Init+0x2e8>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf2:	4a56      	ldr	r2, [pc, #344]	@ (8001e4c <HAL_GPIO_Init+0x2e8>)
 8001cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfa:	4b54      	ldr	r3, [pc, #336]	@ (8001e4c <HAL_GPIO_Init+0x2e8>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d06:	4a52      	ldr	r2, [pc, #328]	@ (8001e50 <HAL_GPIO_Init+0x2ec>)
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	220f      	movs	r2, #15
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a49      	ldr	r2, [pc, #292]	@ (8001e54 <HAL_GPIO_Init+0x2f0>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d019      	beq.n	8001d66 <HAL_GPIO_Init+0x202>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a48      	ldr	r2, [pc, #288]	@ (8001e58 <HAL_GPIO_Init+0x2f4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d013      	beq.n	8001d62 <HAL_GPIO_Init+0x1fe>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a47      	ldr	r2, [pc, #284]	@ (8001e5c <HAL_GPIO_Init+0x2f8>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d00d      	beq.n	8001d5e <HAL_GPIO_Init+0x1fa>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a46      	ldr	r2, [pc, #280]	@ (8001e60 <HAL_GPIO_Init+0x2fc>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d007      	beq.n	8001d5a <HAL_GPIO_Init+0x1f6>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a45      	ldr	r2, [pc, #276]	@ (8001e64 <HAL_GPIO_Init+0x300>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d101      	bne.n	8001d56 <HAL_GPIO_Init+0x1f2>
 8001d52:	2304      	movs	r3, #4
 8001d54:	e008      	b.n	8001d68 <HAL_GPIO_Init+0x204>
 8001d56:	2307      	movs	r3, #7
 8001d58:	e006      	b.n	8001d68 <HAL_GPIO_Init+0x204>
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e004      	b.n	8001d68 <HAL_GPIO_Init+0x204>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e002      	b.n	8001d68 <HAL_GPIO_Init+0x204>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <HAL_GPIO_Init+0x204>
 8001d66:	2300      	movs	r3, #0
 8001d68:	69fa      	ldr	r2, [r7, #28]
 8001d6a:	f002 0203 	and.w	r2, r2, #3
 8001d6e:	0092      	lsls	r2, r2, #2
 8001d70:	4093      	lsls	r3, r2
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d78:	4935      	ldr	r1, [pc, #212]	@ (8001e50 <HAL_GPIO_Init+0x2ec>)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	089b      	lsrs	r3, r3, #2
 8001d7e:	3302      	adds	r3, #2
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d86:	4b38      	ldr	r3, [pc, #224]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4013      	ands	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001daa:	4a2f      	ldr	r2, [pc, #188]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001db0:	4b2d      	ldr	r3, [pc, #180]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dd4:	4a24      	ldr	r2, [pc, #144]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dda:	4b23      	ldr	r3, [pc, #140]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	4013      	ands	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dfe:	4a1a      	ldr	r2, [pc, #104]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e04:	4b18      	ldr	r3, [pc, #96]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	4013      	ands	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e28:	4a0f      	ldr	r2, [pc, #60]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	3301      	adds	r3, #1
 8001e32:	61fb      	str	r3, [r7, #28]
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	2b0f      	cmp	r3, #15
 8001e38:	f67f aea2 	bls.w	8001b80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e3c:	bf00      	nop
 8001e3e:	bf00      	nop
 8001e40:	3724      	adds	r7, #36	@ 0x24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	40013800 	.word	0x40013800
 8001e54:	40020000 	.word	0x40020000
 8001e58:	40020400 	.word	0x40020400
 8001e5c:	40020800 	.word	0x40020800
 8001e60:	40020c00 	.word	0x40020c00
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40013c00 	.word	0x40013c00

08001e6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	460b      	mov	r3, r1
 8001e76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691a      	ldr	r2, [r3, #16]
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d002      	beq.n	8001e8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e84:	2301      	movs	r3, #1
 8001e86:	73fb      	strb	r3, [r7, #15]
 8001e88:	e001      	b.n	8001e8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eac:	787b      	ldrb	r3, [r7, #1]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eb2:	887a      	ldrh	r2, [r7, #2]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001eb8:	e003      	b.n	8001ec2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eba:	887b      	ldrh	r3, [r7, #2]
 8001ebc:	041a      	lsls	r2, r3, #16
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	619a      	str	r2, [r3, #24]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
	...

08001ed0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001eda:	4b08      	ldr	r3, [pc, #32]	@ (8001efc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001edc:	695a      	ldr	r2, [r3, #20]
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d006      	beq.n	8001ef4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ee6:	4a05      	ldr	r2, [pc, #20]	@ (8001efc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001eec:	88fb      	ldrh	r3, [r7, #6]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fe24 	bl	8000b3c <HAL_GPIO_EXTI_Callback>
  }
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40013c00 	.word	0x40013c00

08001f00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e267      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d075      	beq.n	800200a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f1e:	4b88      	ldr	r3, [pc, #544]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f003 030c 	and.w	r3, r3, #12
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	d00c      	beq.n	8001f44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f2a:	4b85      	ldr	r3, [pc, #532]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f32:	2b08      	cmp	r3, #8
 8001f34:	d112      	bne.n	8001f5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f36:	4b82      	ldr	r3, [pc, #520]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f42:	d10b      	bne.n	8001f5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f44:	4b7e      	ldr	r3, [pc, #504]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d05b      	beq.n	8002008 <HAL_RCC_OscConfig+0x108>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d157      	bne.n	8002008 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e242      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f64:	d106      	bne.n	8001f74 <HAL_RCC_OscConfig+0x74>
 8001f66:	4b76      	ldr	r3, [pc, #472]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a75      	ldr	r2, [pc, #468]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	e01d      	b.n	8001fb0 <HAL_RCC_OscConfig+0xb0>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f7c:	d10c      	bne.n	8001f98 <HAL_RCC_OscConfig+0x98>
 8001f7e:	4b70      	ldr	r3, [pc, #448]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a6f      	ldr	r2, [pc, #444]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a6c      	ldr	r2, [pc, #432]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	e00b      	b.n	8001fb0 <HAL_RCC_OscConfig+0xb0>
 8001f98:	4b69      	ldr	r3, [pc, #420]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a68      	ldr	r2, [pc, #416]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001f9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fa2:	6013      	str	r3, [r2, #0]
 8001fa4:	4b66      	ldr	r3, [pc, #408]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a65      	ldr	r2, [pc, #404]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001faa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d013      	beq.n	8001fe0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb8:	f7ff fce6 	bl	8001988 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc0:	f7ff fce2 	bl	8001988 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b64      	cmp	r3, #100	@ 0x64
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e207      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0f0      	beq.n	8001fc0 <HAL_RCC_OscConfig+0xc0>
 8001fde:	e014      	b.n	800200a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7ff fcd2 	bl	8001988 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe8:	f7ff fcce 	bl	8001988 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b64      	cmp	r3, #100	@ 0x64
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e1f3      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ffa:	4b51      	ldr	r3, [pc, #324]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1f0      	bne.n	8001fe8 <HAL_RCC_OscConfig+0xe8>
 8002006:	e000      	b.n	800200a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d063      	beq.n	80020de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002016:	4b4a      	ldr	r3, [pc, #296]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00b      	beq.n	800203a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002022:	4b47      	ldr	r3, [pc, #284]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800202a:	2b08      	cmp	r3, #8
 800202c:	d11c      	bne.n	8002068 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800202e:	4b44      	ldr	r3, [pc, #272]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d116      	bne.n	8002068 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800203a:	4b41      	ldr	r3, [pc, #260]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d005      	beq.n	8002052 <HAL_RCC_OscConfig+0x152>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d001      	beq.n	8002052 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e1c7      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002052:	4b3b      	ldr	r3, [pc, #236]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	4937      	ldr	r1, [pc, #220]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8002062:	4313      	orrs	r3, r2
 8002064:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002066:	e03a      	b.n	80020de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d020      	beq.n	80020b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002070:	4b34      	ldr	r3, [pc, #208]	@ (8002144 <HAL_RCC_OscConfig+0x244>)
 8002072:	2201      	movs	r2, #1
 8002074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002076:	f7ff fc87 	bl	8001988 <HAL_GetTick>
 800207a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207e:	f7ff fc83 	bl	8001988 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e1a8      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002090:	4b2b      	ldr	r3, [pc, #172]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0f0      	beq.n	800207e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800209c:	4b28      	ldr	r3, [pc, #160]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	691b      	ldr	r3, [r3, #16]
 80020a8:	00db      	lsls	r3, r3, #3
 80020aa:	4925      	ldr	r1, [pc, #148]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	600b      	str	r3, [r1, #0]
 80020b0:	e015      	b.n	80020de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020b2:	4b24      	ldr	r3, [pc, #144]	@ (8002144 <HAL_RCC_OscConfig+0x244>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b8:	f7ff fc66 	bl	8001988 <HAL_GetTick>
 80020bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020be:	e008      	b.n	80020d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c0:	f7ff fc62 	bl	8001988 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e187      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1f0      	bne.n	80020c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d036      	beq.n	8002158 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d016      	beq.n	8002120 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020f2:	4b15      	ldr	r3, [pc, #84]	@ (8002148 <HAL_RCC_OscConfig+0x248>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f8:	f7ff fc46 	bl	8001988 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002100:	f7ff fc42 	bl	8001988 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e167      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002112:	4b0b      	ldr	r3, [pc, #44]	@ (8002140 <HAL_RCC_OscConfig+0x240>)
 8002114:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0f0      	beq.n	8002100 <HAL_RCC_OscConfig+0x200>
 800211e:	e01b      	b.n	8002158 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002120:	4b09      	ldr	r3, [pc, #36]	@ (8002148 <HAL_RCC_OscConfig+0x248>)
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002126:	f7ff fc2f 	bl	8001988 <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800212c:	e00e      	b.n	800214c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800212e:	f7ff fc2b 	bl	8001988 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d907      	bls.n	800214c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e150      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
 8002140:	40023800 	.word	0x40023800
 8002144:	42470000 	.word	0x42470000
 8002148:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800214c:	4b88      	ldr	r3, [pc, #544]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800214e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d1ea      	bne.n	800212e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 8097 	beq.w	8002294 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002166:	2300      	movs	r3, #0
 8002168:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800216a:	4b81      	ldr	r3, [pc, #516]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10f      	bne.n	8002196 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	4b7d      	ldr	r3, [pc, #500]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	4a7c      	ldr	r2, [pc, #496]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002184:	6413      	str	r3, [r2, #64]	@ 0x40
 8002186:	4b7a      	ldr	r3, [pc, #488]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002192:	2301      	movs	r3, #1
 8002194:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002196:	4b77      	ldr	r3, [pc, #476]	@ (8002374 <HAL_RCC_OscConfig+0x474>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d118      	bne.n	80021d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021a2:	4b74      	ldr	r3, [pc, #464]	@ (8002374 <HAL_RCC_OscConfig+0x474>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a73      	ldr	r2, [pc, #460]	@ (8002374 <HAL_RCC_OscConfig+0x474>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ae:	f7ff fbeb 	bl	8001988 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b6:	f7ff fbe7 	bl	8001988 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e10c      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002374 <HAL_RCC_OscConfig+0x474>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d106      	bne.n	80021ea <HAL_RCC_OscConfig+0x2ea>
 80021dc:	4b64      	ldr	r3, [pc, #400]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 80021de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e0:	4a63      	ldr	r2, [pc, #396]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e8:	e01c      	b.n	8002224 <HAL_RCC_OscConfig+0x324>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b05      	cmp	r3, #5
 80021f0:	d10c      	bne.n	800220c <HAL_RCC_OscConfig+0x30c>
 80021f2:	4b5f      	ldr	r3, [pc, #380]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 80021f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f6:	4a5e      	ldr	r2, [pc, #376]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 80021f8:	f043 0304 	orr.w	r3, r3, #4
 80021fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80021fe:	4b5c      	ldr	r3, [pc, #368]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002202:	4a5b      	ldr	r2, [pc, #364]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6713      	str	r3, [r2, #112]	@ 0x70
 800220a:	e00b      	b.n	8002224 <HAL_RCC_OscConfig+0x324>
 800220c:	4b58      	ldr	r3, [pc, #352]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800220e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002210:	4a57      	ldr	r2, [pc, #348]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002212:	f023 0301 	bic.w	r3, r3, #1
 8002216:	6713      	str	r3, [r2, #112]	@ 0x70
 8002218:	4b55      	ldr	r3, [pc, #340]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800221a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800221c:	4a54      	ldr	r2, [pc, #336]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800221e:	f023 0304 	bic.w	r3, r3, #4
 8002222:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d015      	beq.n	8002258 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800222c:	f7ff fbac 	bl	8001988 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002232:	e00a      	b.n	800224a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002234:	f7ff fba8 	bl	8001988 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002242:	4293      	cmp	r3, r2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e0cb      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800224a:	4b49      	ldr	r3, [pc, #292]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800224c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0ee      	beq.n	8002234 <HAL_RCC_OscConfig+0x334>
 8002256:	e014      	b.n	8002282 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002258:	f7ff fb96 	bl	8001988 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800225e:	e00a      	b.n	8002276 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002260:	f7ff fb92 	bl	8001988 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800226e:	4293      	cmp	r3, r2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e0b5      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002276:	4b3e      	ldr	r3, [pc, #248]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1ee      	bne.n	8002260 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002282:	7dfb      	ldrb	r3, [r7, #23]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d105      	bne.n	8002294 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002288:	4b39      	ldr	r3, [pc, #228]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800228a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228c:	4a38      	ldr	r2, [pc, #224]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800228e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002292:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 80a1 	beq.w	80023e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800229e:	4b34      	ldr	r3, [pc, #208]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 030c 	and.w	r3, r3, #12
 80022a6:	2b08      	cmp	r3, #8
 80022a8:	d05c      	beq.n	8002364 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d141      	bne.n	8002336 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b2:	4b31      	ldr	r3, [pc, #196]	@ (8002378 <HAL_RCC_OscConfig+0x478>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b8:	f7ff fb66 	bl	8001988 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c0:	f7ff fb62 	bl	8001988 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e087      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022d2:	4b27      	ldr	r3, [pc, #156]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f0      	bne.n	80022c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69da      	ldr	r2, [r3, #28]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ec:	019b      	lsls	r3, r3, #6
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f4:	085b      	lsrs	r3, r3, #1
 80022f6:	3b01      	subs	r3, #1
 80022f8:	041b      	lsls	r3, r3, #16
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002300:	061b      	lsls	r3, r3, #24
 8002302:	491b      	ldr	r1, [pc, #108]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002304:	4313      	orrs	r3, r2
 8002306:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002308:	4b1b      	ldr	r3, [pc, #108]	@ (8002378 <HAL_RCC_OscConfig+0x478>)
 800230a:	2201      	movs	r2, #1
 800230c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230e:	f7ff fb3b 	bl	8001988 <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002316:	f7ff fb37 	bl	8001988 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e05c      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002328:	4b11      	ldr	r3, [pc, #68]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f0      	beq.n	8002316 <HAL_RCC_OscConfig+0x416>
 8002334:	e054      	b.n	80023e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002336:	4b10      	ldr	r3, [pc, #64]	@ (8002378 <HAL_RCC_OscConfig+0x478>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233c:	f7ff fb24 	bl	8001988 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002344:	f7ff fb20 	bl	8001988 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e045      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <HAL_RCC_OscConfig+0x470>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f0      	bne.n	8002344 <HAL_RCC_OscConfig+0x444>
 8002362:	e03d      	b.n	80023e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d107      	bne.n	800237c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e038      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
 8002370:	40023800 	.word	0x40023800
 8002374:	40007000 	.word	0x40007000
 8002378:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800237c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <HAL_RCC_OscConfig+0x4ec>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d028      	beq.n	80023dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002394:	429a      	cmp	r2, r3
 8002396:	d121      	bne.n	80023dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d11a      	bne.n	80023dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80023ac:	4013      	ands	r3, r2
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80023b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d111      	bne.n	80023dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c2:	085b      	lsrs	r3, r3, #1
 80023c4:	3b01      	subs	r3, #1
 80023c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d107      	bne.n	80023dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023d8:	429a      	cmp	r2, r3
 80023da:	d001      	beq.n	80023e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40023800 	.word	0x40023800

080023f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e0cc      	b.n	800259e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002404:	4b68      	ldr	r3, [pc, #416]	@ (80025a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d90c      	bls.n	800242c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002412:	4b65      	ldr	r3, [pc, #404]	@ (80025a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	b2d2      	uxtb	r2, r2
 8002418:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241a:	4b63      	ldr	r3, [pc, #396]	@ (80025a8 <HAL_RCC_ClockConfig+0x1b8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	d001      	beq.n	800242c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e0b8      	b.n	800259e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	2b00      	cmp	r3, #0
 8002436:	d020      	beq.n	800247a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0304 	and.w	r3, r3, #4
 8002440:	2b00      	cmp	r3, #0
 8002442:	d005      	beq.n	8002450 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002444:	4b59      	ldr	r3, [pc, #356]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	4a58      	ldr	r2, [pc, #352]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 800244a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800244e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0308 	and.w	r3, r3, #8
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800245c:	4b53      	ldr	r3, [pc, #332]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	4a52      	ldr	r2, [pc, #328]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002462:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002466:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002468:	4b50      	ldr	r3, [pc, #320]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	494d      	ldr	r1, [pc, #308]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002476:	4313      	orrs	r3, r2
 8002478:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	2b00      	cmp	r3, #0
 8002484:	d044      	beq.n	8002510 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d107      	bne.n	800249e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248e:	4b47      	ldr	r3, [pc, #284]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d119      	bne.n	80024ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e07f      	b.n	800259e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d003      	beq.n	80024ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d107      	bne.n	80024be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ae:	4b3f      	ldr	r3, [pc, #252]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d109      	bne.n	80024ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e06f      	b.n	800259e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024be:	4b3b      	ldr	r3, [pc, #236]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e067      	b.n	800259e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ce:	4b37      	ldr	r3, [pc, #220]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f023 0203 	bic.w	r2, r3, #3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	4934      	ldr	r1, [pc, #208]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024e0:	f7ff fa52 	bl	8001988 <HAL_GetTick>
 80024e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024e6:	e00a      	b.n	80024fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e8:	f7ff fa4e 	bl	8001988 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e04f      	b.n	800259e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fe:	4b2b      	ldr	r3, [pc, #172]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f003 020c 	and.w	r2, r3, #12
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	429a      	cmp	r2, r3
 800250e:	d1eb      	bne.n	80024e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002510:	4b25      	ldr	r3, [pc, #148]	@ (80025a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	683a      	ldr	r2, [r7, #0]
 800251a:	429a      	cmp	r2, r3
 800251c:	d20c      	bcs.n	8002538 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251e:	4b22      	ldr	r3, [pc, #136]	@ (80025a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002526:	4b20      	ldr	r3, [pc, #128]	@ (80025a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	429a      	cmp	r2, r3
 8002532:	d001      	beq.n	8002538 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e032      	b.n	800259e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0304 	and.w	r3, r3, #4
 8002540:	2b00      	cmp	r3, #0
 8002542:	d008      	beq.n	8002556 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002544:	4b19      	ldr	r3, [pc, #100]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	4916      	ldr	r1, [pc, #88]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	4313      	orrs	r3, r2
 8002554:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0308 	and.w	r3, r3, #8
 800255e:	2b00      	cmp	r3, #0
 8002560:	d009      	beq.n	8002576 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002562:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	490e      	ldr	r1, [pc, #56]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 8002572:	4313      	orrs	r3, r2
 8002574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002576:	f000 f821 	bl	80025bc <HAL_RCC_GetSysClockFreq>
 800257a:	4602      	mov	r2, r0
 800257c:	4b0b      	ldr	r3, [pc, #44]	@ (80025ac <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	091b      	lsrs	r3, r3, #4
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	490a      	ldr	r1, [pc, #40]	@ (80025b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002588:	5ccb      	ldrb	r3, [r1, r3]
 800258a:	fa22 f303 	lsr.w	r3, r2, r3
 800258e:	4a09      	ldr	r2, [pc, #36]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002592:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe fe5e 	bl	8001258 <HAL_InitTick>

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40023c00 	.word	0x40023c00
 80025ac:	40023800 	.word	0x40023800
 80025b0:	08008298 	.word	0x08008298
 80025b4:	20000000 	.word	0x20000000
 80025b8:	20000004 	.word	0x20000004

080025bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025c0:	b094      	sub	sp, #80	@ 0x50
 80025c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025d4:	4b79      	ldr	r3, [pc, #484]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x200>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 030c 	and.w	r3, r3, #12
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d00d      	beq.n	80025fc <HAL_RCC_GetSysClockFreq+0x40>
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	f200 80e1 	bhi.w	80027a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <HAL_RCC_GetSysClockFreq+0x34>
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	d003      	beq.n	80025f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80025ee:	e0db      	b.n	80027a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025f0:	4b73      	ldr	r3, [pc, #460]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80025f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025f4:	e0db      	b.n	80027ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025f6:	4b73      	ldr	r3, [pc, #460]	@ (80027c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80025f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025fa:	e0d8      	b.n	80027ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025fc:	4b6f      	ldr	r3, [pc, #444]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x200>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002604:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002606:	4b6d      	ldr	r3, [pc, #436]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x200>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d063      	beq.n	80026da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002612:	4b6a      	ldr	r3, [pc, #424]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x200>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	099b      	lsrs	r3, r3, #6
 8002618:	2200      	movs	r2, #0
 800261a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800261c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800261e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002624:	633b      	str	r3, [r7, #48]	@ 0x30
 8002626:	2300      	movs	r3, #0
 8002628:	637b      	str	r3, [r7, #52]	@ 0x34
 800262a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800262e:	4622      	mov	r2, r4
 8002630:	462b      	mov	r3, r5
 8002632:	f04f 0000 	mov.w	r0, #0
 8002636:	f04f 0100 	mov.w	r1, #0
 800263a:	0159      	lsls	r1, r3, #5
 800263c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002640:	0150      	lsls	r0, r2, #5
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	4621      	mov	r1, r4
 8002648:	1a51      	subs	r1, r2, r1
 800264a:	6139      	str	r1, [r7, #16]
 800264c:	4629      	mov	r1, r5
 800264e:	eb63 0301 	sbc.w	r3, r3, r1
 8002652:	617b      	str	r3, [r7, #20]
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002660:	4659      	mov	r1, fp
 8002662:	018b      	lsls	r3, r1, #6
 8002664:	4651      	mov	r1, sl
 8002666:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800266a:	4651      	mov	r1, sl
 800266c:	018a      	lsls	r2, r1, #6
 800266e:	4651      	mov	r1, sl
 8002670:	ebb2 0801 	subs.w	r8, r2, r1
 8002674:	4659      	mov	r1, fp
 8002676:	eb63 0901 	sbc.w	r9, r3, r1
 800267a:	f04f 0200 	mov.w	r2, #0
 800267e:	f04f 0300 	mov.w	r3, #0
 8002682:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002686:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800268a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800268e:	4690      	mov	r8, r2
 8002690:	4699      	mov	r9, r3
 8002692:	4623      	mov	r3, r4
 8002694:	eb18 0303 	adds.w	r3, r8, r3
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	462b      	mov	r3, r5
 800269c:	eb49 0303 	adc.w	r3, r9, r3
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	f04f 0200 	mov.w	r2, #0
 80026a6:	f04f 0300 	mov.w	r3, #0
 80026aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026ae:	4629      	mov	r1, r5
 80026b0:	024b      	lsls	r3, r1, #9
 80026b2:	4621      	mov	r1, r4
 80026b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026b8:	4621      	mov	r1, r4
 80026ba:	024a      	lsls	r2, r1, #9
 80026bc:	4610      	mov	r0, r2
 80026be:	4619      	mov	r1, r3
 80026c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026c2:	2200      	movs	r2, #0
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80026cc:	f7fd fde0 	bl	8000290 <__aeabi_uldivmod>
 80026d0:	4602      	mov	r2, r0
 80026d2:	460b      	mov	r3, r1
 80026d4:	4613      	mov	r3, r2
 80026d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026d8:	e058      	b.n	800278c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026da:	4b38      	ldr	r3, [pc, #224]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x200>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	099b      	lsrs	r3, r3, #6
 80026e0:	2200      	movs	r2, #0
 80026e2:	4618      	mov	r0, r3
 80026e4:	4611      	mov	r1, r2
 80026e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026ea:	623b      	str	r3, [r7, #32]
 80026ec:	2300      	movs	r3, #0
 80026ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80026f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026f4:	4642      	mov	r2, r8
 80026f6:	464b      	mov	r3, r9
 80026f8:	f04f 0000 	mov.w	r0, #0
 80026fc:	f04f 0100 	mov.w	r1, #0
 8002700:	0159      	lsls	r1, r3, #5
 8002702:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002706:	0150      	lsls	r0, r2, #5
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4641      	mov	r1, r8
 800270e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002712:	4649      	mov	r1, r9
 8002714:	eb63 0b01 	sbc.w	fp, r3, r1
 8002718:	f04f 0200 	mov.w	r2, #0
 800271c:	f04f 0300 	mov.w	r3, #0
 8002720:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002724:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002728:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800272c:	ebb2 040a 	subs.w	r4, r2, sl
 8002730:	eb63 050b 	sbc.w	r5, r3, fp
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	00eb      	lsls	r3, r5, #3
 800273e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002742:	00e2      	lsls	r2, r4, #3
 8002744:	4614      	mov	r4, r2
 8002746:	461d      	mov	r5, r3
 8002748:	4643      	mov	r3, r8
 800274a:	18e3      	adds	r3, r4, r3
 800274c:	603b      	str	r3, [r7, #0]
 800274e:	464b      	mov	r3, r9
 8002750:	eb45 0303 	adc.w	r3, r5, r3
 8002754:	607b      	str	r3, [r7, #4]
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002762:	4629      	mov	r1, r5
 8002764:	028b      	lsls	r3, r1, #10
 8002766:	4621      	mov	r1, r4
 8002768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800276c:	4621      	mov	r1, r4
 800276e:	028a      	lsls	r2, r1, #10
 8002770:	4610      	mov	r0, r2
 8002772:	4619      	mov	r1, r3
 8002774:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002776:	2200      	movs	r2, #0
 8002778:	61bb      	str	r3, [r7, #24]
 800277a:	61fa      	str	r2, [r7, #28]
 800277c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002780:	f7fd fd86 	bl	8000290 <__aeabi_uldivmod>
 8002784:	4602      	mov	r2, r0
 8002786:	460b      	mov	r3, r1
 8002788:	4613      	mov	r3, r2
 800278a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800278c:	4b0b      	ldr	r3, [pc, #44]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x200>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	0c1b      	lsrs	r3, r3, #16
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	3301      	adds	r3, #1
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800279c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800279e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027a6:	e002      	b.n	80027ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027a8:	4b05      	ldr	r3, [pc, #20]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80027aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3750      	adds	r7, #80	@ 0x50
 80027b4:	46bd      	mov	sp, r7
 80027b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800
 80027c0:	00f42400 	.word	0x00f42400
 80027c4:	007a1200 	.word	0x007a1200

080027c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027cc:	4b03      	ldr	r3, [pc, #12]	@ (80027dc <HAL_RCC_GetHCLKFreq+0x14>)
 80027ce:	681b      	ldr	r3, [r3, #0]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	20000000 	.word	0x20000000

080027e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027e4:	f7ff fff0 	bl	80027c8 <HAL_RCC_GetHCLKFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	0a9b      	lsrs	r3, r3, #10
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	4903      	ldr	r1, [pc, #12]	@ (8002804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027f6:	5ccb      	ldrb	r3, [r1, r3]
 80027f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40023800 	.word	0x40023800
 8002804:	080082a8 	.word	0x080082a8

08002808 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800280c:	f7ff ffdc 	bl	80027c8 <HAL_RCC_GetHCLKFreq>
 8002810:	4602      	mov	r2, r0
 8002812:	4b05      	ldr	r3, [pc, #20]	@ (8002828 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	0b5b      	lsrs	r3, r3, #13
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	4903      	ldr	r1, [pc, #12]	@ (800282c <HAL_RCC_GetPCLK2Freq+0x24>)
 800281e:	5ccb      	ldrb	r3, [r1, r3]
 8002820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002824:	4618      	mov	r0, r3
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40023800 	.word	0x40023800
 800282c:	080082a8 	.word	0x080082a8

08002830 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	220f      	movs	r2, #15
 800283e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002840:	4b12      	ldr	r3, [pc, #72]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 0203 	and.w	r2, r3, #3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800284c:	4b0f      	ldr	r3, [pc, #60]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002858:	4b0c      	ldr	r3, [pc, #48]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002864:	4b09      	ldr	r3, [pc, #36]	@ (800288c <HAL_RCC_GetClockConfig+0x5c>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	08db      	lsrs	r3, r3, #3
 800286a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002872:	4b07      	ldr	r3, [pc, #28]	@ (8002890 <HAL_RCC_GetClockConfig+0x60>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0207 	and.w	r2, r3, #7
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	601a      	str	r2, [r3, #0]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800
 8002890:	40023c00 	.word	0x40023c00

08002894 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d101      	bne.n	80028a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e041      	b.n	800292a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d106      	bne.n	80028c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f7fe fef4 	bl	80016a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2202      	movs	r2, #2
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3304      	adds	r3, #4
 80028d0:	4619      	mov	r1, r3
 80028d2:	4610      	mov	r0, r2
 80028d4:	f000 fe86 	bl	80035e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d001      	beq.n	800294c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e044      	b.n	80029d6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 0201 	orr.w	r2, r2, #1
 8002962:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a1e      	ldr	r2, [pc, #120]	@ (80029e4 <HAL_TIM_Base_Start_IT+0xb0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d018      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x6c>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002976:	d013      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x6c>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a1a      	ldr	r2, [pc, #104]	@ (80029e8 <HAL_TIM_Base_Start_IT+0xb4>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00e      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x6c>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a19      	ldr	r2, [pc, #100]	@ (80029ec <HAL_TIM_Base_Start_IT+0xb8>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d009      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x6c>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a17      	ldr	r2, [pc, #92]	@ (80029f0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d004      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x6c>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a16      	ldr	r2, [pc, #88]	@ (80029f4 <HAL_TIM_Base_Start_IT+0xc0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d111      	bne.n	80029c4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2b06      	cmp	r3, #6
 80029b0:	d010      	beq.n	80029d4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f042 0201 	orr.w	r2, r2, #1
 80029c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c2:	e007      	b.n	80029d4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0201 	orr.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	40010000 	.word	0x40010000
 80029e8:	40000400 	.word	0x40000400
 80029ec:	40000800 	.word	0x40000800
 80029f0:	40000c00 	.word	0x40000c00
 80029f4:	40014000 	.word	0x40014000

080029f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e041      	b.n	8002a8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d106      	bne.n	8002a24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f000 f839 	bl	8002a96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2202      	movs	r2, #2
 8002a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	3304      	adds	r3, #4
 8002a34:	4619      	mov	r1, r3
 8002a36:	4610      	mov	r0, r2
 8002a38:	f000 fdd4 	bl	80035e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b083      	sub	sp, #12
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
	...

08002aac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <HAL_TIM_PWM_Start+0x24>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	bf14      	ite	ne
 8002ac8:	2301      	movne	r3, #1
 8002aca:	2300      	moveq	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	e022      	b.n	8002b16 <HAL_TIM_PWM_Start+0x6a>
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	d109      	bne.n	8002aea <HAL_TIM_PWM_Start+0x3e>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	bf14      	ite	ne
 8002ae2:	2301      	movne	r3, #1
 8002ae4:	2300      	moveq	r3, #0
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	e015      	b.n	8002b16 <HAL_TIM_PWM_Start+0x6a>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d109      	bne.n	8002b04 <HAL_TIM_PWM_Start+0x58>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	bf14      	ite	ne
 8002afc:	2301      	movne	r3, #1
 8002afe:	2300      	moveq	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	e008      	b.n	8002b16 <HAL_TIM_PWM_Start+0x6a>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	bf14      	ite	ne
 8002b10:	2301      	movne	r3, #1
 8002b12:	2300      	moveq	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e068      	b.n	8002bf0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d104      	bne.n	8002b2e <HAL_TIM_PWM_Start+0x82>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b2c:	e013      	b.n	8002b56 <HAL_TIM_PWM_Start+0xaa>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d104      	bne.n	8002b3e <HAL_TIM_PWM_Start+0x92>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2202      	movs	r2, #2
 8002b38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b3c:	e00b      	b.n	8002b56 <HAL_TIM_PWM_Start+0xaa>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b08      	cmp	r3, #8
 8002b42:	d104      	bne.n	8002b4e <HAL_TIM_PWM_Start+0xa2>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2202      	movs	r2, #2
 8002b48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b4c:	e003      	b.n	8002b56 <HAL_TIM_PWM_Start+0xaa>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2202      	movs	r2, #2
 8002b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	6839      	ldr	r1, [r7, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f001 f90a 	bl	8003d78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a23      	ldr	r2, [pc, #140]	@ (8002bf8 <HAL_TIM_PWM_Start+0x14c>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d107      	bne.n	8002b7e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf8 <HAL_TIM_PWM_Start+0x14c>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d018      	beq.n	8002bba <HAL_TIM_PWM_Start+0x10e>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b90:	d013      	beq.n	8002bba <HAL_TIM_PWM_Start+0x10e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a19      	ldr	r2, [pc, #100]	@ (8002bfc <HAL_TIM_PWM_Start+0x150>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d00e      	beq.n	8002bba <HAL_TIM_PWM_Start+0x10e>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a17      	ldr	r2, [pc, #92]	@ (8002c00 <HAL_TIM_PWM_Start+0x154>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d009      	beq.n	8002bba <HAL_TIM_PWM_Start+0x10e>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a16      	ldr	r2, [pc, #88]	@ (8002c04 <HAL_TIM_PWM_Start+0x158>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d004      	beq.n	8002bba <HAL_TIM_PWM_Start+0x10e>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a14      	ldr	r2, [pc, #80]	@ (8002c08 <HAL_TIM_PWM_Start+0x15c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d111      	bne.n	8002bde <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2b06      	cmp	r3, #6
 8002bca:	d010      	beq.n	8002bee <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bdc:	e007      	b.n	8002bee <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 0201 	orr.w	r2, r2, #1
 8002bec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40010000 	.word	0x40010000
 8002bfc:	40000400 	.word	0x40000400
 8002c00:	40000800 	.word	0x40000800
 8002c04:	40000c00 	.word	0x40000c00
 8002c08:	40014000 	.word	0x40014000

08002c0c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e041      	b.n	8002ca2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d106      	bne.n	8002c38 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f000 f839 	bl	8002caa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2202      	movs	r2, #2
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3304      	adds	r3, #4
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4610      	mov	r0, r2
 8002c4c:	f000 fcca 	bl	80035e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
	...

08002cc0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d104      	bne.n	8002cde <HAL_TIM_IC_Start_IT+0x1e>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	e013      	b.n	8002d06 <HAL_TIM_IC_Start_IT+0x46>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d104      	bne.n	8002cee <HAL_TIM_IC_Start_IT+0x2e>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	e00b      	b.n	8002d06 <HAL_TIM_IC_Start_IT+0x46>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d104      	bne.n	8002cfe <HAL_TIM_IC_Start_IT+0x3e>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	e003      	b.n	8002d06 <HAL_TIM_IC_Start_IT+0x46>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d104      	bne.n	8002d18 <HAL_TIM_IC_Start_IT+0x58>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	e013      	b.n	8002d40 <HAL_TIM_IC_Start_IT+0x80>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d104      	bne.n	8002d28 <HAL_TIM_IC_Start_IT+0x68>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	e00b      	b.n	8002d40 <HAL_TIM_IC_Start_IT+0x80>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2b08      	cmp	r3, #8
 8002d2c:	d104      	bne.n	8002d38 <HAL_TIM_IC_Start_IT+0x78>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	e003      	b.n	8002d40 <HAL_TIM_IC_Start_IT+0x80>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002d42:	7bbb      	ldrb	r3, [r7, #14]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d102      	bne.n	8002d4e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002d48:	7b7b      	ldrb	r3, [r7, #13]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d001      	beq.n	8002d52 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e0c2      	b.n	8002ed8 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d104      	bne.n	8002d62 <HAL_TIM_IC_Start_IT+0xa2>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d60:	e013      	b.n	8002d8a <HAL_TIM_IC_Start_IT+0xca>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d104      	bne.n	8002d72 <HAL_TIM_IC_Start_IT+0xb2>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d70:	e00b      	b.n	8002d8a <HAL_TIM_IC_Start_IT+0xca>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d104      	bne.n	8002d82 <HAL_TIM_IC_Start_IT+0xc2>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d80:	e003      	b.n	8002d8a <HAL_TIM_IC_Start_IT+0xca>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2202      	movs	r2, #2
 8002d86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d104      	bne.n	8002d9a <HAL_TIM_IC_Start_IT+0xda>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2202      	movs	r2, #2
 8002d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d98:	e013      	b.n	8002dc2 <HAL_TIM_IC_Start_IT+0x102>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d104      	bne.n	8002daa <HAL_TIM_IC_Start_IT+0xea>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2202      	movs	r2, #2
 8002da4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002da8:	e00b      	b.n	8002dc2 <HAL_TIM_IC_Start_IT+0x102>
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	d104      	bne.n	8002dba <HAL_TIM_IC_Start_IT+0xfa>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2202      	movs	r2, #2
 8002db4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002db8:	e003      	b.n	8002dc2 <HAL_TIM_IC_Start_IT+0x102>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	2b0c      	cmp	r3, #12
 8002dc6:	d841      	bhi.n	8002e4c <HAL_TIM_IC_Start_IT+0x18c>
 8002dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd0 <HAL_TIM_IC_Start_IT+0x110>)
 8002dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dce:	bf00      	nop
 8002dd0:	08002e05 	.word	0x08002e05
 8002dd4:	08002e4d 	.word	0x08002e4d
 8002dd8:	08002e4d 	.word	0x08002e4d
 8002ddc:	08002e4d 	.word	0x08002e4d
 8002de0:	08002e17 	.word	0x08002e17
 8002de4:	08002e4d 	.word	0x08002e4d
 8002de8:	08002e4d 	.word	0x08002e4d
 8002dec:	08002e4d 	.word	0x08002e4d
 8002df0:	08002e29 	.word	0x08002e29
 8002df4:	08002e4d 	.word	0x08002e4d
 8002df8:	08002e4d 	.word	0x08002e4d
 8002dfc:	08002e4d 	.word	0x08002e4d
 8002e00:	08002e3b 	.word	0x08002e3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0202 	orr.w	r2, r2, #2
 8002e12:	60da      	str	r2, [r3, #12]
      break;
 8002e14:	e01d      	b.n	8002e52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0204 	orr.w	r2, r2, #4
 8002e24:	60da      	str	r2, [r3, #12]
      break;
 8002e26:	e014      	b.n	8002e52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0208 	orr.w	r2, r2, #8
 8002e36:	60da      	str	r2, [r3, #12]
      break;
 8002e38:	e00b      	b.n	8002e52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f042 0210 	orr.w	r2, r2, #16
 8002e48:	60da      	str	r2, [r3, #12]
      break;
 8002e4a:	e002      	b.n	8002e52 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e50:	bf00      	nop
  }

  if (status == HAL_OK)
 8002e52:	7bfb      	ldrb	r3, [r7, #15]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d13e      	bne.n	8002ed6 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	6839      	ldr	r1, [r7, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f000 ff89 	bl	8003d78 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee0 <HAL_TIM_IC_Start_IT+0x220>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d018      	beq.n	8002ea2 <HAL_TIM_IC_Start_IT+0x1e2>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e78:	d013      	beq.n	8002ea2 <HAL_TIM_IC_Start_IT+0x1e2>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a19      	ldr	r2, [pc, #100]	@ (8002ee4 <HAL_TIM_IC_Start_IT+0x224>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d00e      	beq.n	8002ea2 <HAL_TIM_IC_Start_IT+0x1e2>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a17      	ldr	r2, [pc, #92]	@ (8002ee8 <HAL_TIM_IC_Start_IT+0x228>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d009      	beq.n	8002ea2 <HAL_TIM_IC_Start_IT+0x1e2>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a16      	ldr	r2, [pc, #88]	@ (8002eec <HAL_TIM_IC_Start_IT+0x22c>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d004      	beq.n	8002ea2 <HAL_TIM_IC_Start_IT+0x1e2>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a14      	ldr	r2, [pc, #80]	@ (8002ef0 <HAL_TIM_IC_Start_IT+0x230>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d111      	bne.n	8002ec6 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2b06      	cmp	r3, #6
 8002eb2:	d010      	beq.n	8002ed6 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f042 0201 	orr.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ec4:	e007      	b.n	8002ed6 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0201 	orr.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3710      	adds	r7, #16
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40010000 	.word	0x40010000
 8002ee4:	40000400 	.word	0x40000400
 8002ee8:	40000800 	.word	0x40000800
 8002eec:	40000c00 	.word	0x40000c00
 8002ef0:	40014000 	.word	0x40014000

08002ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d020      	beq.n	8002f58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d01b      	beq.n	8002f58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f06f 0202 	mvn.w	r2, #2
 8002f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7fd fd9c 	bl	8000a7c <HAL_TIM_IC_CaptureCallback>
 8002f44:	e005      	b.n	8002f52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 fb2e 	bl	80035a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f000 fb35 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d020      	beq.n	8002fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f003 0304 	and.w	r3, r3, #4
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d01b      	beq.n	8002fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f06f 0204 	mvn.w	r2, #4
 8002f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2202      	movs	r2, #2
 8002f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d003      	beq.n	8002f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7fd fd76 	bl	8000a7c <HAL_TIM_IC_CaptureCallback>
 8002f90:	e005      	b.n	8002f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 fb08 	bl	80035a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 fb0f 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d020      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f003 0308 	and.w	r3, r3, #8
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d01b      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0208 	mvn.w	r2, #8
 8002fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7fd fd50 	bl	8000a7c <HAL_TIM_IC_CaptureCallback>
 8002fdc:	e005      	b.n	8002fea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 fae2 	bl	80035a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 fae9 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d020      	beq.n	800303c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f003 0310 	and.w	r3, r3, #16
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01b      	beq.n	800303c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f06f 0210 	mvn.w	r2, #16
 800300c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2208      	movs	r2, #8
 8003012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	69db      	ldr	r3, [r3, #28]
 800301a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7fd fd2a 	bl	8000a7c <HAL_TIM_IC_CaptureCallback>
 8003028:	e005      	b.n	8003036 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 fabc 	bl	80035a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 fac3 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00c      	beq.n	8003060 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b00      	cmp	r3, #0
 800304e:	d007      	beq.n	8003060 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0201 	mvn.w	r2, #1
 8003058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7fd fe58 	bl	8000d10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00c      	beq.n	8003084 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800307c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 ff6a 	bl	8003f58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00c      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003094:	2b00      	cmp	r3, #0
 8003096:	d007      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80030a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fa94 	bl	80035d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	f003 0320 	and.w	r3, r3, #32
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00c      	beq.n	80030cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f003 0320 	and.w	r3, r3, #32
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d007      	beq.n	80030cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f06f 0220 	mvn.w	r2, #32
 80030c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 ff3c 	bl	8003f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030cc:	bf00      	nop
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e088      	b.n	8003204 <HAL_TIM_IC_ConfigChannel+0x130>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d11b      	bne.n	8003138 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003110:	f000 fc7a 	bl	8003a08 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	699a      	ldr	r2, [r3, #24]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 020c 	bic.w	r2, r2, #12
 8003122:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6999      	ldr	r1, [r3, #24]
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	619a      	str	r2, [r3, #24]
 8003136:	e060      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b04      	cmp	r3, #4
 800313c:	d11c      	bne.n	8003178 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800314e:	f000 fcf2 	bl	8003b36 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	699a      	ldr	r2, [r3, #24]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003160:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6999      	ldr	r1, [r3, #24]
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	021a      	lsls	r2, r3, #8
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	619a      	str	r2, [r3, #24]
 8003176:	e040      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b08      	cmp	r3, #8
 800317c:	d11b      	bne.n	80031b6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800318e:	f000 fd3f 	bl	8003c10 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	69da      	ldr	r2, [r3, #28]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 020c 	bic.w	r2, r2, #12
 80031a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	69d9      	ldr	r1, [r3, #28]
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	61da      	str	r2, [r3, #28]
 80031b4:	e021      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b0c      	cmp	r3, #12
 80031ba:	d11c      	bne.n	80031f6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80031cc:	f000 fd5c 	bl	8003c88 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	69da      	ldr	r2, [r3, #28]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80031de:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	69d9      	ldr	r1, [r3, #28]
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	021a      	lsls	r2, r3, #8
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	61da      	str	r2, [r3, #28]
 80031f4:	e001      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003202:	7dfb      	ldrb	r3, [r7, #23]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003218:	2300      	movs	r3, #0
 800321a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003222:	2b01      	cmp	r3, #1
 8003224:	d101      	bne.n	800322a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003226:	2302      	movs	r3, #2
 8003228:	e0ae      	b.n	8003388 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b0c      	cmp	r3, #12
 8003236:	f200 809f 	bhi.w	8003378 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800323a:	a201      	add	r2, pc, #4	@ (adr r2, 8003240 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800323c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003240:	08003275 	.word	0x08003275
 8003244:	08003379 	.word	0x08003379
 8003248:	08003379 	.word	0x08003379
 800324c:	08003379 	.word	0x08003379
 8003250:	080032b5 	.word	0x080032b5
 8003254:	08003379 	.word	0x08003379
 8003258:	08003379 	.word	0x08003379
 800325c:	08003379 	.word	0x08003379
 8003260:	080032f7 	.word	0x080032f7
 8003264:	08003379 	.word	0x08003379
 8003268:	08003379 	.word	0x08003379
 800326c:	08003379 	.word	0x08003379
 8003270:	08003337 	.word	0x08003337
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68b9      	ldr	r1, [r7, #8]
 800327a:	4618      	mov	r0, r3
 800327c:	f000 fa38 	bl	80036f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699a      	ldr	r2, [r3, #24]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0208 	orr.w	r2, r2, #8
 800328e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	699a      	ldr	r2, [r3, #24]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0204 	bic.w	r2, r2, #4
 800329e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6999      	ldr	r1, [r3, #24]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	619a      	str	r2, [r3, #24]
      break;
 80032b2:	e064      	b.n	800337e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68b9      	ldr	r1, [r7, #8]
 80032ba:	4618      	mov	r0, r3
 80032bc:	f000 fa7e 	bl	80037bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	699a      	ldr	r2, [r3, #24]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	699a      	ldr	r2, [r3, #24]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6999      	ldr	r1, [r3, #24]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	021a      	lsls	r2, r3, #8
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	619a      	str	r2, [r3, #24]
      break;
 80032f4:	e043      	b.n	800337e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68b9      	ldr	r1, [r7, #8]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f000 fac9 	bl	8003894 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	69da      	ldr	r2, [r3, #28]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f042 0208 	orr.w	r2, r2, #8
 8003310:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	69da      	ldr	r2, [r3, #28]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 0204 	bic.w	r2, r2, #4
 8003320:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	69d9      	ldr	r1, [r3, #28]
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	430a      	orrs	r2, r1
 8003332:	61da      	str	r2, [r3, #28]
      break;
 8003334:	e023      	b.n	800337e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68b9      	ldr	r1, [r7, #8]
 800333c:	4618      	mov	r0, r3
 800333e:	f000 fb13 	bl	8003968 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	69da      	ldr	r2, [r3, #28]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003350:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	69da      	ldr	r2, [r3, #28]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003360:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	69d9      	ldr	r1, [r3, #28]
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	021a      	lsls	r2, r3, #8
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	61da      	str	r2, [r3, #28]
      break;
 8003376:	e002      	b.n	800337e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	75fb      	strb	r3, [r7, #23]
      break;
 800337c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003386:	7dfb      	ldrb	r3, [r7, #23]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800339a:	2300      	movs	r3, #0
 800339c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <HAL_TIM_ConfigClockSource+0x1c>
 80033a8:	2302      	movs	r3, #2
 80033aa:	e0b4      	b.n	8003516 <HAL_TIM_ConfigClockSource+0x186>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80033ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033e4:	d03e      	beq.n	8003464 <HAL_TIM_ConfigClockSource+0xd4>
 80033e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033ea:	f200 8087 	bhi.w	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 80033ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033f2:	f000 8086 	beq.w	8003502 <HAL_TIM_ConfigClockSource+0x172>
 80033f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033fa:	d87f      	bhi.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 80033fc:	2b70      	cmp	r3, #112	@ 0x70
 80033fe:	d01a      	beq.n	8003436 <HAL_TIM_ConfigClockSource+0xa6>
 8003400:	2b70      	cmp	r3, #112	@ 0x70
 8003402:	d87b      	bhi.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 8003404:	2b60      	cmp	r3, #96	@ 0x60
 8003406:	d050      	beq.n	80034aa <HAL_TIM_ConfigClockSource+0x11a>
 8003408:	2b60      	cmp	r3, #96	@ 0x60
 800340a:	d877      	bhi.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 800340c:	2b50      	cmp	r3, #80	@ 0x50
 800340e:	d03c      	beq.n	800348a <HAL_TIM_ConfigClockSource+0xfa>
 8003410:	2b50      	cmp	r3, #80	@ 0x50
 8003412:	d873      	bhi.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 8003414:	2b40      	cmp	r3, #64	@ 0x40
 8003416:	d058      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0x13a>
 8003418:	2b40      	cmp	r3, #64	@ 0x40
 800341a:	d86f      	bhi.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 800341c:	2b30      	cmp	r3, #48	@ 0x30
 800341e:	d064      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x15a>
 8003420:	2b30      	cmp	r3, #48	@ 0x30
 8003422:	d86b      	bhi.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 8003424:	2b20      	cmp	r3, #32
 8003426:	d060      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x15a>
 8003428:	2b20      	cmp	r3, #32
 800342a:	d867      	bhi.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
 800342c:	2b00      	cmp	r3, #0
 800342e:	d05c      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x15a>
 8003430:	2b10      	cmp	r3, #16
 8003432:	d05a      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x15a>
 8003434:	e062      	b.n	80034fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003446:	f000 fc77 	bl	8003d38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68ba      	ldr	r2, [r7, #8]
 8003460:	609a      	str	r2, [r3, #8]
      break;
 8003462:	e04f      	b.n	8003504 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003474:	f000 fc60 	bl	8003d38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003486:	609a      	str	r2, [r3, #8]
      break;
 8003488:	e03c      	b.n	8003504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003496:	461a      	mov	r2, r3
 8003498:	f000 fb1e 	bl	8003ad8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2150      	movs	r1, #80	@ 0x50
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 fc2d 	bl	8003d02 <TIM_ITRx_SetConfig>
      break;
 80034a8:	e02c      	b.n	8003504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034b6:	461a      	mov	r2, r3
 80034b8:	f000 fb7a 	bl	8003bb0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2160      	movs	r1, #96	@ 0x60
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 fc1d 	bl	8003d02 <TIM_ITRx_SetConfig>
      break;
 80034c8:	e01c      	b.n	8003504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034d6:	461a      	mov	r2, r3
 80034d8:	f000 fafe 	bl	8003ad8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2140      	movs	r1, #64	@ 0x40
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 fc0d 	bl	8003d02 <TIM_ITRx_SetConfig>
      break;
 80034e8:	e00c      	b.n	8003504 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4619      	mov	r1, r3
 80034f4:	4610      	mov	r0, r2
 80034f6:	f000 fc04 	bl	8003d02 <TIM_ITRx_SetConfig>
      break;
 80034fa:	e003      	b.n	8003504 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003500:	e000      	b.n	8003504 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003514:	7bfb      	ldrb	r3, [r7, #15]
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	2b0c      	cmp	r3, #12
 8003532:	d831      	bhi.n	8003598 <HAL_TIM_ReadCapturedValue+0x78>
 8003534:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <HAL_TIM_ReadCapturedValue+0x1c>)
 8003536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353a:	bf00      	nop
 800353c:	08003571 	.word	0x08003571
 8003540:	08003599 	.word	0x08003599
 8003544:	08003599 	.word	0x08003599
 8003548:	08003599 	.word	0x08003599
 800354c:	0800357b 	.word	0x0800357b
 8003550:	08003599 	.word	0x08003599
 8003554:	08003599 	.word	0x08003599
 8003558:	08003599 	.word	0x08003599
 800355c:	08003585 	.word	0x08003585
 8003560:	08003599 	.word	0x08003599
 8003564:	08003599 	.word	0x08003599
 8003568:	08003599 	.word	0x08003599
 800356c:	0800358f 	.word	0x0800358f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003576:	60fb      	str	r3, [r7, #12]

      break;
 8003578:	e00f      	b.n	800359a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003580:	60fb      	str	r3, [r7, #12]

      break;
 8003582:	e00a      	b.n	800359a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800358a:	60fb      	str	r3, [r7, #12]

      break;
 800358c:	e005      	b.n	800359a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	60fb      	str	r3, [r7, #12]

      break;
 8003596:	e000      	b.n	800359a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003598:	bf00      	nop
  }

  return tmpreg;
 800359a:	68fb      	ldr	r3, [r7, #12]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a37      	ldr	r2, [pc, #220]	@ (80036d4 <TIM_Base_SetConfig+0xf0>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d00f      	beq.n	800361c <TIM_Base_SetConfig+0x38>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003602:	d00b      	beq.n	800361c <TIM_Base_SetConfig+0x38>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a34      	ldr	r2, [pc, #208]	@ (80036d8 <TIM_Base_SetConfig+0xf4>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d007      	beq.n	800361c <TIM_Base_SetConfig+0x38>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a33      	ldr	r2, [pc, #204]	@ (80036dc <TIM_Base_SetConfig+0xf8>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d003      	beq.n	800361c <TIM_Base_SetConfig+0x38>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a32      	ldr	r2, [pc, #200]	@ (80036e0 <TIM_Base_SetConfig+0xfc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d108      	bne.n	800362e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003622:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	4313      	orrs	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a28      	ldr	r2, [pc, #160]	@ (80036d4 <TIM_Base_SetConfig+0xf0>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d01b      	beq.n	800366e <TIM_Base_SetConfig+0x8a>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363c:	d017      	beq.n	800366e <TIM_Base_SetConfig+0x8a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a25      	ldr	r2, [pc, #148]	@ (80036d8 <TIM_Base_SetConfig+0xf4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d013      	beq.n	800366e <TIM_Base_SetConfig+0x8a>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a24      	ldr	r2, [pc, #144]	@ (80036dc <TIM_Base_SetConfig+0xf8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d00f      	beq.n	800366e <TIM_Base_SetConfig+0x8a>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a23      	ldr	r2, [pc, #140]	@ (80036e0 <TIM_Base_SetConfig+0xfc>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00b      	beq.n	800366e <TIM_Base_SetConfig+0x8a>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a22      	ldr	r2, [pc, #136]	@ (80036e4 <TIM_Base_SetConfig+0x100>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d007      	beq.n	800366e <TIM_Base_SetConfig+0x8a>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a21      	ldr	r2, [pc, #132]	@ (80036e8 <TIM_Base_SetConfig+0x104>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d003      	beq.n	800366e <TIM_Base_SetConfig+0x8a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a20      	ldr	r2, [pc, #128]	@ (80036ec <TIM_Base_SetConfig+0x108>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d108      	bne.n	8003680 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003674:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	4313      	orrs	r3, r2
 800367e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	4313      	orrs	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a0c      	ldr	r2, [pc, #48]	@ (80036d4 <TIM_Base_SetConfig+0xf0>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d103      	bne.n	80036ae <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	691a      	ldr	r2, [r3, #16]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f043 0204 	orr.w	r2, r3, #4
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	601a      	str	r2, [r3, #0]
}
 80036c6:	bf00      	nop
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	40010000 	.word	0x40010000
 80036d8:	40000400 	.word	0x40000400
 80036dc:	40000800 	.word	0x40000800
 80036e0:	40000c00 	.word	0x40000c00
 80036e4:	40014000 	.word	0x40014000
 80036e8:	40014400 	.word	0x40014400
 80036ec:	40014800 	.word	0x40014800

080036f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b087      	sub	sp, #28
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	f023 0201 	bic.w	r2, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800371e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f023 0303 	bic.w	r3, r3, #3
 8003726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	4313      	orrs	r3, r2
 8003730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f023 0302 	bic.w	r3, r3, #2
 8003738:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	4313      	orrs	r3, r2
 8003742:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a1c      	ldr	r2, [pc, #112]	@ (80037b8 <TIM_OC1_SetConfig+0xc8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d10c      	bne.n	8003766 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f023 0308 	bic.w	r3, r3, #8
 8003752:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	4313      	orrs	r3, r2
 800375c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f023 0304 	bic.w	r3, r3, #4
 8003764:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a13      	ldr	r2, [pc, #76]	@ (80037b8 <TIM_OC1_SetConfig+0xc8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d111      	bne.n	8003792 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800377c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	4313      	orrs	r3, r2
 8003786:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	4313      	orrs	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	621a      	str	r2, [r3, #32]
}
 80037ac:	bf00      	nop
 80037ae:	371c      	adds	r7, #28
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	40010000 	.word	0x40010000

080037bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037bc:	b480      	push	{r7}
 80037be:	b087      	sub	sp, #28
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	f023 0210 	bic.w	r2, r3, #16
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	021b      	lsls	r3, r3, #8
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	f023 0320 	bic.w	r3, r3, #32
 8003806:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	4313      	orrs	r3, r2
 8003812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a1e      	ldr	r2, [pc, #120]	@ (8003890 <TIM_OC2_SetConfig+0xd4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d10d      	bne.n	8003838 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003836:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a15      	ldr	r2, [pc, #84]	@ (8003890 <TIM_OC2_SetConfig+0xd4>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d113      	bne.n	8003868 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003846:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800384e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4313      	orrs	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	621a      	str	r2, [r3, #32]
}
 8003882:	bf00      	nop
 8003884:	371c      	adds	r7, #28
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40010000 	.word	0x40010000

08003894 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a1b      	ldr	r3, [r3, #32]
 80038a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0303 	bic.w	r3, r3, #3
 80038ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003964 <TIM_OC3_SetConfig+0xd0>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d10d      	bne.n	800390e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80038f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	4313      	orrs	r3, r2
 8003904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800390c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a14      	ldr	r2, [pc, #80]	@ (8003964 <TIM_OC3_SetConfig+0xd0>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d113      	bne.n	800393e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800391c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	011b      	lsls	r3, r3, #4
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4313      	orrs	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	621a      	str	r2, [r3, #32]
}
 8003958:	bf00      	nop
 800395a:	371c      	adds	r7, #28
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	40010000 	.word	0x40010000

08003968 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a1b      	ldr	r3, [r3, #32]
 800397c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800399e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	021b      	lsls	r3, r3, #8
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80039b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	031b      	lsls	r3, r3, #12
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4313      	orrs	r3, r2
 80039be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a10      	ldr	r2, [pc, #64]	@ (8003a04 <TIM_OC4_SetConfig+0x9c>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d109      	bne.n	80039dc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	019b      	lsls	r3, r3, #6
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	4313      	orrs	r3, r2
 80039da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	621a      	str	r2, [r3, #32]
}
 80039f6:	bf00      	nop
 80039f8:	371c      	adds	r7, #28
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	40010000 	.word	0x40010000

08003a08 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	f023 0201 	bic.w	r2, r3, #1
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	4a24      	ldr	r2, [pc, #144]	@ (8003ac4 <TIM_TI1_SetConfig+0xbc>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <TIM_TI1_SetConfig+0x56>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a3c:	d00f      	beq.n	8003a5e <TIM_TI1_SetConfig+0x56>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	4a21      	ldr	r2, [pc, #132]	@ (8003ac8 <TIM_TI1_SetConfig+0xc0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00b      	beq.n	8003a5e <TIM_TI1_SetConfig+0x56>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	4a20      	ldr	r2, [pc, #128]	@ (8003acc <TIM_TI1_SetConfig+0xc4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d007      	beq.n	8003a5e <TIM_TI1_SetConfig+0x56>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad0 <TIM_TI1_SetConfig+0xc8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d003      	beq.n	8003a5e <TIM_TI1_SetConfig+0x56>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad4 <TIM_TI1_SetConfig+0xcc>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d101      	bne.n	8003a62 <TIM_TI1_SetConfig+0x5a>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e000      	b.n	8003a64 <TIM_TI1_SetConfig+0x5c>
 8003a62:	2300      	movs	r3, #0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d008      	beq.n	8003a7a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f023 0303 	bic.w	r3, r3, #3
 8003a6e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e003      	b.n	8003a82 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	011b      	lsls	r3, r3, #4
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	f023 030a 	bic.w	r3, r3, #10
 8003a9c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f003 030a 	and.w	r3, r3, #10
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	621a      	str	r2, [r3, #32]
}
 8003ab6:	bf00      	nop
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	40010000 	.word	0x40010000
 8003ac8:	40000400 	.word	0x40000400
 8003acc:	40000800 	.word	0x40000800
 8003ad0:	40000c00 	.word	0x40000c00
 8003ad4:	40014000 	.word	0x40014000

08003ad8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b087      	sub	sp, #28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	f023 0201 	bic.w	r2, r3, #1
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f023 030a 	bic.w	r3, r3, #10
 8003b14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	697a      	ldr	r2, [r7, #20]
 8003b28:	621a      	str	r2, [r3, #32]
}
 8003b2a:	bf00      	nop
 8003b2c:	371c      	adds	r7, #28
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr

08003b36 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b36:	b480      	push	{r7}
 8003b38:	b087      	sub	sp, #28
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
 8003b42:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	f023 0210 	bic.w	r2, r3, #16
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	021b      	lsls	r3, r3, #8
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	031b      	lsls	r3, r3, #12
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003b88:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	621a      	str	r2, [r3, #32]
}
 8003ba4:	bf00      	nop
 8003ba6:	371c      	adds	r7, #28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b087      	sub	sp, #28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	f023 0210 	bic.w	r2, r3, #16
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	699b      	ldr	r3, [r3, #24]
 8003bd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	031b      	lsls	r3, r3, #12
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003bec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	621a      	str	r2, [r3, #32]
}
 8003c04:	bf00      	nop
 8003c06:	371c      	adds	r7, #28
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b087      	sub	sp, #28
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
 8003c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f023 0303 	bic.w	r3, r3, #3
 8003c3c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	011b      	lsls	r3, r3, #4
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003c60:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	021b      	lsls	r3, r3, #8
 8003c66:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	621a      	str	r2, [r3, #32]
}
 8003c7c:	bf00      	nop
 8003c7e:	371c      	adds	r7, #28
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
 8003c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cb4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	021b      	lsls	r3, r3, #8
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003cc6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	031b      	lsls	r3, r3, #12
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003cda:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	031b      	lsls	r3, r3, #12
 8003ce0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	621a      	str	r2, [r3, #32]
}
 8003cf6:	bf00      	nop
 8003cf8:	371c      	adds	r7, #28
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b085      	sub	sp, #20
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
 8003d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	f043 0307 	orr.w	r3, r3, #7
 8003d24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	609a      	str	r2, [r3, #8]
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
 8003d44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	021a      	lsls	r2, r3, #8
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	609a      	str	r2, [r3, #8]
}
 8003d6c:	bf00      	nop
 8003d6e:	371c      	adds	r7, #28
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b087      	sub	sp, #28
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f003 031f 	and.w	r3, r3, #31
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6a1a      	ldr	r2, [r3, #32]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a1a      	ldr	r2, [r3, #32]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f003 031f 	and.w	r3, r3, #31
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	fa01 f303 	lsl.w	r3, r1, r3
 8003db0:	431a      	orrs	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	621a      	str	r2, [r3, #32]
}
 8003db6:	bf00      	nop
 8003db8:	371c      	adds	r7, #28
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
	...

08003dc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d101      	bne.n	8003ddc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dd8:	2302      	movs	r3, #2
 8003dda:	e050      	b.n	8003e7e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8003e8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d018      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e28:	d013      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a18      	ldr	r2, [pc, #96]	@ (8003e90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d00e      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a16      	ldr	r2, [pc, #88]	@ (8003e94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d009      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a15      	ldr	r2, [pc, #84]	@ (8003e98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d004      	beq.n	8003e52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a13      	ldr	r2, [pc, #76]	@ (8003e9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d10c      	bne.n	8003e6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	68ba      	ldr	r2, [r7, #8]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40000400 	.word	0x40000400
 8003e94:	40000800 	.word	0x40000800
 8003e98:	40000c00 	.word	0x40000c00
 8003e9c:	40014000 	.word	0x40014000

08003ea0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d101      	bne.n	8003ebc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003eb8:	2302      	movs	r3, #2
 8003eba:	e03d      	b.n	8003f38 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3714      	adds	r7, #20
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e042      	b.n	8004004 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fd fc50 	bl	8001838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2224      	movs	r2, #36	@ 0x24
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68da      	ldr	r2, [r3, #12]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 f973 	bl	800429c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	691a      	ldr	r2, [r3, #16]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695a      	ldr	r2, [r3, #20]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fe4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b08a      	sub	sp, #40	@ 0x28
 8004010:	af02      	add	r7, sp, #8
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	603b      	str	r3, [r7, #0]
 8004018:	4613      	mov	r3, r2
 800401a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800401c:	2300      	movs	r3, #0
 800401e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b20      	cmp	r3, #32
 800402a:	d175      	bne.n	8004118 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <HAL_UART_Transmit+0x2c>
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e06e      	b.n	800411a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2221      	movs	r2, #33	@ 0x21
 8004046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800404a:	f7fd fc9d 	bl	8001988 <HAL_GetTick>
 800404e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	88fa      	ldrh	r2, [r7, #6]
 8004054:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	88fa      	ldrh	r2, [r7, #6]
 800405a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004064:	d108      	bne.n	8004078 <HAL_UART_Transmit+0x6c>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d104      	bne.n	8004078 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800406e:	2300      	movs	r3, #0
 8004070:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	61bb      	str	r3, [r7, #24]
 8004076:	e003      	b.n	8004080 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800407c:	2300      	movs	r3, #0
 800407e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004080:	e02e      	b.n	80040e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	9300      	str	r3, [sp, #0]
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	2200      	movs	r2, #0
 800408a:	2180      	movs	r1, #128	@ 0x80
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 f848 	bl	8004122 <UART_WaitOnFlagUntilTimeout>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2220      	movs	r2, #32
 800409c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e03a      	b.n	800411a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10b      	bne.n	80040c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	3302      	adds	r3, #2
 80040be:	61bb      	str	r3, [r7, #24]
 80040c0:	e007      	b.n	80040d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	781a      	ldrb	r2, [r3, #0]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	3301      	adds	r3, #1
 80040d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	3b01      	subs	r3, #1
 80040da:	b29a      	uxth	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1cb      	bne.n	8004082 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	2200      	movs	r2, #0
 80040f2:	2140      	movs	r1, #64	@ 0x40
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f814 	bl	8004122 <UART_WaitOnFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e006      	b.n	800411a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004114:	2300      	movs	r3, #0
 8004116:	e000      	b.n	800411a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004118:	2302      	movs	r3, #2
  }
}
 800411a:	4618      	mov	r0, r3
 800411c:	3720      	adds	r7, #32
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b086      	sub	sp, #24
 8004126:	af00      	add	r7, sp, #0
 8004128:	60f8      	str	r0, [r7, #12]
 800412a:	60b9      	str	r1, [r7, #8]
 800412c:	603b      	str	r3, [r7, #0]
 800412e:	4613      	mov	r3, r2
 8004130:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004132:	e03b      	b.n	80041ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004134:	6a3b      	ldr	r3, [r7, #32]
 8004136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413a:	d037      	beq.n	80041ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800413c:	f7fd fc24 	bl	8001988 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	6a3a      	ldr	r2, [r7, #32]
 8004148:	429a      	cmp	r2, r3
 800414a:	d302      	bcc.n	8004152 <UART_WaitOnFlagUntilTimeout+0x30>
 800414c:	6a3b      	ldr	r3, [r7, #32]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e03a      	b.n	80041cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0304 	and.w	r3, r3, #4
 8004160:	2b00      	cmp	r3, #0
 8004162:	d023      	beq.n	80041ac <UART_WaitOnFlagUntilTimeout+0x8a>
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	2b80      	cmp	r3, #128	@ 0x80
 8004168:	d020      	beq.n	80041ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b40      	cmp	r3, #64	@ 0x40
 800416e:	d01d      	beq.n	80041ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b08      	cmp	r3, #8
 800417c:	d116      	bne.n	80041ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800417e:	2300      	movs	r3, #0
 8004180:	617b      	str	r3, [r7, #20]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	617b      	str	r3, [r7, #20]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	617b      	str	r3, [r7, #20]
 8004192:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 f81d 	bl	80041d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2208      	movs	r2, #8
 800419e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e00f      	b.n	80041cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	4013      	ands	r3, r2
 80041b6:	68ba      	ldr	r2, [r7, #8]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	bf0c      	ite	eq
 80041bc:	2301      	moveq	r3, #1
 80041be:	2300      	movne	r3, #0
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	461a      	mov	r2, r3
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d0b4      	beq.n	8004134 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b095      	sub	sp, #84	@ 0x54
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	330c      	adds	r3, #12
 80041e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e6:	e853 3f00 	ldrex	r3, [r3]
 80041ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	330c      	adds	r3, #12
 80041fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80041fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004200:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004202:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004204:	e841 2300 	strex	r3, r2, [r1]
 8004208:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800420a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1e5      	bne.n	80041dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	3314      	adds	r3, #20
 8004216:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	e853 3f00 	ldrex	r3, [r3]
 800421e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	f023 0301 	bic.w	r3, r3, #1
 8004226:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3314      	adds	r3, #20
 800422e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004230:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004232:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004236:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004238:	e841 2300 	strex	r3, r2, [r1]
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800423e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1e5      	bne.n	8004210 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004248:	2b01      	cmp	r3, #1
 800424a:	d119      	bne.n	8004280 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	e853 3f00 	ldrex	r3, [r3]
 800425a:	60bb      	str	r3, [r7, #8]
   return(result);
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f023 0310 	bic.w	r3, r3, #16
 8004262:	647b      	str	r3, [r7, #68]	@ 0x44
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800426c:	61ba      	str	r2, [r7, #24]
 800426e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004270:	6979      	ldr	r1, [r7, #20]
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	e841 2300 	strex	r3, r2, [r1]
 8004278:	613b      	str	r3, [r7, #16]
   return(result);
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1e5      	bne.n	800424c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2220      	movs	r2, #32
 8004284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800428e:	bf00      	nop
 8004290:	3754      	adds	r7, #84	@ 0x54
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
	...

0800429c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800429c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042a0:	b0c0      	sub	sp, #256	@ 0x100
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80042b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b8:	68d9      	ldr	r1, [r3, #12]
 80042ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	ea40 0301 	orr.w	r3, r0, r1
 80042c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	431a      	orrs	r2, r3
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	431a      	orrs	r2, r3
 80042dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80042e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80042f4:	f021 010c 	bic.w	r1, r1, #12
 80042f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004302:	430b      	orrs	r3, r1
 8004304:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004316:	6999      	ldr	r1, [r3, #24]
 8004318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	ea40 0301 	orr.w	r3, r0, r1
 8004322:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	4b8f      	ldr	r3, [pc, #572]	@ (8004568 <UART_SetConfig+0x2cc>)
 800432c:	429a      	cmp	r2, r3
 800432e:	d005      	beq.n	800433c <UART_SetConfig+0xa0>
 8004330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	4b8d      	ldr	r3, [pc, #564]	@ (800456c <UART_SetConfig+0x2d0>)
 8004338:	429a      	cmp	r2, r3
 800433a:	d104      	bne.n	8004346 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800433c:	f7fe fa64 	bl	8002808 <HAL_RCC_GetPCLK2Freq>
 8004340:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004344:	e003      	b.n	800434e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004346:	f7fe fa4b 	bl	80027e0 <HAL_RCC_GetPCLK1Freq>
 800434a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800434e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004358:	f040 810c 	bne.w	8004574 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800435c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004360:	2200      	movs	r2, #0
 8004362:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004366:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800436a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800436e:	4622      	mov	r2, r4
 8004370:	462b      	mov	r3, r5
 8004372:	1891      	adds	r1, r2, r2
 8004374:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004376:	415b      	adcs	r3, r3
 8004378:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800437a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800437e:	4621      	mov	r1, r4
 8004380:	eb12 0801 	adds.w	r8, r2, r1
 8004384:	4629      	mov	r1, r5
 8004386:	eb43 0901 	adc.w	r9, r3, r1
 800438a:	f04f 0200 	mov.w	r2, #0
 800438e:	f04f 0300 	mov.w	r3, #0
 8004392:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004396:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800439a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800439e:	4690      	mov	r8, r2
 80043a0:	4699      	mov	r9, r3
 80043a2:	4623      	mov	r3, r4
 80043a4:	eb18 0303 	adds.w	r3, r8, r3
 80043a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80043ac:	462b      	mov	r3, r5
 80043ae:	eb49 0303 	adc.w	r3, r9, r3
 80043b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80043b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80043c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80043c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80043ca:	460b      	mov	r3, r1
 80043cc:	18db      	adds	r3, r3, r3
 80043ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80043d0:	4613      	mov	r3, r2
 80043d2:	eb42 0303 	adc.w	r3, r2, r3
 80043d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80043d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80043dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80043e0:	f7fb ff56 	bl	8000290 <__aeabi_uldivmod>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	4b61      	ldr	r3, [pc, #388]	@ (8004570 <UART_SetConfig+0x2d4>)
 80043ea:	fba3 2302 	umull	r2, r3, r3, r2
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	011c      	lsls	r4, r3, #4
 80043f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004400:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004404:	4642      	mov	r2, r8
 8004406:	464b      	mov	r3, r9
 8004408:	1891      	adds	r1, r2, r2
 800440a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800440c:	415b      	adcs	r3, r3
 800440e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004410:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004414:	4641      	mov	r1, r8
 8004416:	eb12 0a01 	adds.w	sl, r2, r1
 800441a:	4649      	mov	r1, r9
 800441c:	eb43 0b01 	adc.w	fp, r3, r1
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800442c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004430:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004434:	4692      	mov	sl, r2
 8004436:	469b      	mov	fp, r3
 8004438:	4643      	mov	r3, r8
 800443a:	eb1a 0303 	adds.w	r3, sl, r3
 800443e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004442:	464b      	mov	r3, r9
 8004444:	eb4b 0303 	adc.w	r3, fp, r3
 8004448:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800444c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004458:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800445c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004460:	460b      	mov	r3, r1
 8004462:	18db      	adds	r3, r3, r3
 8004464:	643b      	str	r3, [r7, #64]	@ 0x40
 8004466:	4613      	mov	r3, r2
 8004468:	eb42 0303 	adc.w	r3, r2, r3
 800446c:	647b      	str	r3, [r7, #68]	@ 0x44
 800446e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004472:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004476:	f7fb ff0b 	bl	8000290 <__aeabi_uldivmod>
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	4611      	mov	r1, r2
 8004480:	4b3b      	ldr	r3, [pc, #236]	@ (8004570 <UART_SetConfig+0x2d4>)
 8004482:	fba3 2301 	umull	r2, r3, r3, r1
 8004486:	095b      	lsrs	r3, r3, #5
 8004488:	2264      	movs	r2, #100	@ 0x64
 800448a:	fb02 f303 	mul.w	r3, r2, r3
 800448e:	1acb      	subs	r3, r1, r3
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004496:	4b36      	ldr	r3, [pc, #216]	@ (8004570 <UART_SetConfig+0x2d4>)
 8004498:	fba3 2302 	umull	r2, r3, r3, r2
 800449c:	095b      	lsrs	r3, r3, #5
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80044a4:	441c      	add	r4, r3
 80044a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044aa:	2200      	movs	r2, #0
 80044ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80044b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80044b8:	4642      	mov	r2, r8
 80044ba:	464b      	mov	r3, r9
 80044bc:	1891      	adds	r1, r2, r2
 80044be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80044c0:	415b      	adcs	r3, r3
 80044c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80044c8:	4641      	mov	r1, r8
 80044ca:	1851      	adds	r1, r2, r1
 80044cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80044ce:	4649      	mov	r1, r9
 80044d0:	414b      	adcs	r3, r1
 80044d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	f04f 0300 	mov.w	r3, #0
 80044dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80044e0:	4659      	mov	r1, fp
 80044e2:	00cb      	lsls	r3, r1, #3
 80044e4:	4651      	mov	r1, sl
 80044e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044ea:	4651      	mov	r1, sl
 80044ec:	00ca      	lsls	r2, r1, #3
 80044ee:	4610      	mov	r0, r2
 80044f0:	4619      	mov	r1, r3
 80044f2:	4603      	mov	r3, r0
 80044f4:	4642      	mov	r2, r8
 80044f6:	189b      	adds	r3, r3, r2
 80044f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044fc:	464b      	mov	r3, r9
 80044fe:	460a      	mov	r2, r1
 8004500:	eb42 0303 	adc.w	r3, r2, r3
 8004504:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004514:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004518:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800451c:	460b      	mov	r3, r1
 800451e:	18db      	adds	r3, r3, r3
 8004520:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004522:	4613      	mov	r3, r2
 8004524:	eb42 0303 	adc.w	r3, r2, r3
 8004528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800452a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800452e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004532:	f7fb fead 	bl	8000290 <__aeabi_uldivmod>
 8004536:	4602      	mov	r2, r0
 8004538:	460b      	mov	r3, r1
 800453a:	4b0d      	ldr	r3, [pc, #52]	@ (8004570 <UART_SetConfig+0x2d4>)
 800453c:	fba3 1302 	umull	r1, r3, r3, r2
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	2164      	movs	r1, #100	@ 0x64
 8004544:	fb01 f303 	mul.w	r3, r1, r3
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	3332      	adds	r3, #50	@ 0x32
 800454e:	4a08      	ldr	r2, [pc, #32]	@ (8004570 <UART_SetConfig+0x2d4>)
 8004550:	fba2 2303 	umull	r2, r3, r2, r3
 8004554:	095b      	lsrs	r3, r3, #5
 8004556:	f003 0207 	and.w	r2, r3, #7
 800455a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4422      	add	r2, r4
 8004562:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004564:	e106      	b.n	8004774 <UART_SetConfig+0x4d8>
 8004566:	bf00      	nop
 8004568:	40011000 	.word	0x40011000
 800456c:	40011400 	.word	0x40011400
 8004570:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004574:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004578:	2200      	movs	r2, #0
 800457a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800457e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004582:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004586:	4642      	mov	r2, r8
 8004588:	464b      	mov	r3, r9
 800458a:	1891      	adds	r1, r2, r2
 800458c:	6239      	str	r1, [r7, #32]
 800458e:	415b      	adcs	r3, r3
 8004590:	627b      	str	r3, [r7, #36]	@ 0x24
 8004592:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004596:	4641      	mov	r1, r8
 8004598:	1854      	adds	r4, r2, r1
 800459a:	4649      	mov	r1, r9
 800459c:	eb43 0501 	adc.w	r5, r3, r1
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	00eb      	lsls	r3, r5, #3
 80045aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ae:	00e2      	lsls	r2, r4, #3
 80045b0:	4614      	mov	r4, r2
 80045b2:	461d      	mov	r5, r3
 80045b4:	4643      	mov	r3, r8
 80045b6:	18e3      	adds	r3, r4, r3
 80045b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045bc:	464b      	mov	r3, r9
 80045be:	eb45 0303 	adc.w	r3, r5, r3
 80045c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80045c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80045d6:	f04f 0200 	mov.w	r2, #0
 80045da:	f04f 0300 	mov.w	r3, #0
 80045de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80045e2:	4629      	mov	r1, r5
 80045e4:	008b      	lsls	r3, r1, #2
 80045e6:	4621      	mov	r1, r4
 80045e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045ec:	4621      	mov	r1, r4
 80045ee:	008a      	lsls	r2, r1, #2
 80045f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80045f4:	f7fb fe4c 	bl	8000290 <__aeabi_uldivmod>
 80045f8:	4602      	mov	r2, r0
 80045fa:	460b      	mov	r3, r1
 80045fc:	4b60      	ldr	r3, [pc, #384]	@ (8004780 <UART_SetConfig+0x4e4>)
 80045fe:	fba3 2302 	umull	r2, r3, r3, r2
 8004602:	095b      	lsrs	r3, r3, #5
 8004604:	011c      	lsls	r4, r3, #4
 8004606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800460a:	2200      	movs	r2, #0
 800460c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004610:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004614:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004618:	4642      	mov	r2, r8
 800461a:	464b      	mov	r3, r9
 800461c:	1891      	adds	r1, r2, r2
 800461e:	61b9      	str	r1, [r7, #24]
 8004620:	415b      	adcs	r3, r3
 8004622:	61fb      	str	r3, [r7, #28]
 8004624:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004628:	4641      	mov	r1, r8
 800462a:	1851      	adds	r1, r2, r1
 800462c:	6139      	str	r1, [r7, #16]
 800462e:	4649      	mov	r1, r9
 8004630:	414b      	adcs	r3, r1
 8004632:	617b      	str	r3, [r7, #20]
 8004634:	f04f 0200 	mov.w	r2, #0
 8004638:	f04f 0300 	mov.w	r3, #0
 800463c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004640:	4659      	mov	r1, fp
 8004642:	00cb      	lsls	r3, r1, #3
 8004644:	4651      	mov	r1, sl
 8004646:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800464a:	4651      	mov	r1, sl
 800464c:	00ca      	lsls	r2, r1, #3
 800464e:	4610      	mov	r0, r2
 8004650:	4619      	mov	r1, r3
 8004652:	4603      	mov	r3, r0
 8004654:	4642      	mov	r2, r8
 8004656:	189b      	adds	r3, r3, r2
 8004658:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800465c:	464b      	mov	r3, r9
 800465e:	460a      	mov	r2, r1
 8004660:	eb42 0303 	adc.w	r3, r2, r3
 8004664:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004672:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004674:	f04f 0200 	mov.w	r2, #0
 8004678:	f04f 0300 	mov.w	r3, #0
 800467c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004680:	4649      	mov	r1, r9
 8004682:	008b      	lsls	r3, r1, #2
 8004684:	4641      	mov	r1, r8
 8004686:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800468a:	4641      	mov	r1, r8
 800468c:	008a      	lsls	r2, r1, #2
 800468e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004692:	f7fb fdfd 	bl	8000290 <__aeabi_uldivmod>
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4611      	mov	r1, r2
 800469c:	4b38      	ldr	r3, [pc, #224]	@ (8004780 <UART_SetConfig+0x4e4>)
 800469e:	fba3 2301 	umull	r2, r3, r3, r1
 80046a2:	095b      	lsrs	r3, r3, #5
 80046a4:	2264      	movs	r2, #100	@ 0x64
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	1acb      	subs	r3, r1, r3
 80046ac:	011b      	lsls	r3, r3, #4
 80046ae:	3332      	adds	r3, #50	@ 0x32
 80046b0:	4a33      	ldr	r2, [pc, #204]	@ (8004780 <UART_SetConfig+0x4e4>)
 80046b2:	fba2 2303 	umull	r2, r3, r2, r3
 80046b6:	095b      	lsrs	r3, r3, #5
 80046b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046bc:	441c      	add	r4, r3
 80046be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046c2:	2200      	movs	r2, #0
 80046c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80046c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80046c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80046cc:	4642      	mov	r2, r8
 80046ce:	464b      	mov	r3, r9
 80046d0:	1891      	adds	r1, r2, r2
 80046d2:	60b9      	str	r1, [r7, #8]
 80046d4:	415b      	adcs	r3, r3
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046dc:	4641      	mov	r1, r8
 80046de:	1851      	adds	r1, r2, r1
 80046e0:	6039      	str	r1, [r7, #0]
 80046e2:	4649      	mov	r1, r9
 80046e4:	414b      	adcs	r3, r1
 80046e6:	607b      	str	r3, [r7, #4]
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	f04f 0300 	mov.w	r3, #0
 80046f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046f4:	4659      	mov	r1, fp
 80046f6:	00cb      	lsls	r3, r1, #3
 80046f8:	4651      	mov	r1, sl
 80046fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046fe:	4651      	mov	r1, sl
 8004700:	00ca      	lsls	r2, r1, #3
 8004702:	4610      	mov	r0, r2
 8004704:	4619      	mov	r1, r3
 8004706:	4603      	mov	r3, r0
 8004708:	4642      	mov	r2, r8
 800470a:	189b      	adds	r3, r3, r2
 800470c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800470e:	464b      	mov	r3, r9
 8004710:	460a      	mov	r2, r1
 8004712:	eb42 0303 	adc.w	r3, r2, r3
 8004716:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	663b      	str	r3, [r7, #96]	@ 0x60
 8004722:	667a      	str	r2, [r7, #100]	@ 0x64
 8004724:	f04f 0200 	mov.w	r2, #0
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004730:	4649      	mov	r1, r9
 8004732:	008b      	lsls	r3, r1, #2
 8004734:	4641      	mov	r1, r8
 8004736:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800473a:	4641      	mov	r1, r8
 800473c:	008a      	lsls	r2, r1, #2
 800473e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004742:	f7fb fda5 	bl	8000290 <__aeabi_uldivmod>
 8004746:	4602      	mov	r2, r0
 8004748:	460b      	mov	r3, r1
 800474a:	4b0d      	ldr	r3, [pc, #52]	@ (8004780 <UART_SetConfig+0x4e4>)
 800474c:	fba3 1302 	umull	r1, r3, r3, r2
 8004750:	095b      	lsrs	r3, r3, #5
 8004752:	2164      	movs	r1, #100	@ 0x64
 8004754:	fb01 f303 	mul.w	r3, r1, r3
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	3332      	adds	r3, #50	@ 0x32
 800475e:	4a08      	ldr	r2, [pc, #32]	@ (8004780 <UART_SetConfig+0x4e4>)
 8004760:	fba2 2303 	umull	r2, r3, r2, r3
 8004764:	095b      	lsrs	r3, r3, #5
 8004766:	f003 020f 	and.w	r2, r3, #15
 800476a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4422      	add	r2, r4
 8004772:	609a      	str	r2, [r3, #8]
}
 8004774:	bf00      	nop
 8004776:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800477a:	46bd      	mov	sp, r7
 800477c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004780:	51eb851f 	.word	0x51eb851f

08004784 <__NVIC_SetPriority>:
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	4603      	mov	r3, r0
 800478c:	6039      	str	r1, [r7, #0]
 800478e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004794:	2b00      	cmp	r3, #0
 8004796:	db0a      	blt.n	80047ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	b2da      	uxtb	r2, r3
 800479c:	490c      	ldr	r1, [pc, #48]	@ (80047d0 <__NVIC_SetPriority+0x4c>)
 800479e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047a2:	0112      	lsls	r2, r2, #4
 80047a4:	b2d2      	uxtb	r2, r2
 80047a6:	440b      	add	r3, r1
 80047a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80047ac:	e00a      	b.n	80047c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	b2da      	uxtb	r2, r3
 80047b2:	4908      	ldr	r1, [pc, #32]	@ (80047d4 <__NVIC_SetPriority+0x50>)
 80047b4:	79fb      	ldrb	r3, [r7, #7]
 80047b6:	f003 030f 	and.w	r3, r3, #15
 80047ba:	3b04      	subs	r3, #4
 80047bc:	0112      	lsls	r2, r2, #4
 80047be:	b2d2      	uxtb	r2, r2
 80047c0:	440b      	add	r3, r1
 80047c2:	761a      	strb	r2, [r3, #24]
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	e000e100 	.word	0xe000e100
 80047d4:	e000ed00 	.word	0xe000ed00

080047d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80047dc:	4b05      	ldr	r3, [pc, #20]	@ (80047f4 <SysTick_Handler+0x1c>)
 80047de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80047e0:	f001 fe9e 	bl	8006520 <xTaskGetSchedulerState>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d001      	beq.n	80047ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80047ea:	f002 fc95 	bl	8007118 <xPortSysTickHandler>
  }
}
 80047ee:	bf00      	nop
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	e000e010 	.word	0xe000e010

080047f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80047fc:	2100      	movs	r1, #0
 80047fe:	f06f 0004 	mvn.w	r0, #4
 8004802:	f7ff ffbf 	bl	8004784 <__NVIC_SetPriority>
#endif
}
 8004806:	bf00      	nop
 8004808:	bd80      	pop	{r7, pc}
	...

0800480c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004812:	f3ef 8305 	mrs	r3, IPSR
 8004816:	603b      	str	r3, [r7, #0]
  return(result);
 8004818:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800481e:	f06f 0305 	mvn.w	r3, #5
 8004822:	607b      	str	r3, [r7, #4]
 8004824:	e00c      	b.n	8004840 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004826:	4b0a      	ldr	r3, [pc, #40]	@ (8004850 <osKernelInitialize+0x44>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d105      	bne.n	800483a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800482e:	4b08      	ldr	r3, [pc, #32]	@ (8004850 <osKernelInitialize+0x44>)
 8004830:	2201      	movs	r2, #1
 8004832:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004834:	2300      	movs	r3, #0
 8004836:	607b      	str	r3, [r7, #4]
 8004838:	e002      	b.n	8004840 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800483a:	f04f 33ff 	mov.w	r3, #4294967295
 800483e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004840:	687b      	ldr	r3, [r7, #4]
}
 8004842:	4618      	mov	r0, r3
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	200001fc 	.word	0x200001fc

08004854 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800485a:	f3ef 8305 	mrs	r3, IPSR
 800485e:	603b      	str	r3, [r7, #0]
  return(result);
 8004860:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004866:	f06f 0305 	mvn.w	r3, #5
 800486a:	607b      	str	r3, [r7, #4]
 800486c:	e010      	b.n	8004890 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800486e:	4b0b      	ldr	r3, [pc, #44]	@ (800489c <osKernelStart+0x48>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d109      	bne.n	800488a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004876:	f7ff ffbf 	bl	80047f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800487a:	4b08      	ldr	r3, [pc, #32]	@ (800489c <osKernelStart+0x48>)
 800487c:	2202      	movs	r2, #2
 800487e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004880:	f001 f9ea 	bl	8005c58 <vTaskStartScheduler>
      stat = osOK;
 8004884:	2300      	movs	r3, #0
 8004886:	607b      	str	r3, [r7, #4]
 8004888:	e002      	b.n	8004890 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800488a:	f04f 33ff 	mov.w	r3, #4294967295
 800488e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004890:	687b      	ldr	r3, [r7, #4]
}
 8004892:	4618      	mov	r0, r3
 8004894:	3708      	adds	r7, #8
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	200001fc 	.word	0x200001fc

080048a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08e      	sub	sp, #56	@ 0x38
 80048a4:	af04      	add	r7, sp, #16
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80048ac:	2300      	movs	r3, #0
 80048ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048b0:	f3ef 8305 	mrs	r3, IPSR
 80048b4:	617b      	str	r3, [r7, #20]
  return(result);
 80048b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d17e      	bne.n	80049ba <osThreadNew+0x11a>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d07b      	beq.n	80049ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80048c2:	2380      	movs	r3, #128	@ 0x80
 80048c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80048c6:	2318      	movs	r3, #24
 80048c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80048ca:	2300      	movs	r3, #0
 80048cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80048ce:	f04f 33ff 	mov.w	r3, #4294967295
 80048d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d045      	beq.n	8004966 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d002      	beq.n	80048e8 <osThreadNew+0x48>
        name = attr->name;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d002      	beq.n	80048f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d008      	beq.n	800490e <osThreadNew+0x6e>
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	2b38      	cmp	r3, #56	@ 0x38
 8004900:	d805      	bhi.n	800490e <osThreadNew+0x6e>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d001      	beq.n	8004912 <osThreadNew+0x72>
        return (NULL);
 800490e:	2300      	movs	r3, #0
 8004910:	e054      	b.n	80049bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00e      	beq.n	8004948 <osThreadNew+0xa8>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004930:	d90a      	bls.n	8004948 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004936:	2b00      	cmp	r3, #0
 8004938:	d006      	beq.n	8004948 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <osThreadNew+0xa8>
        mem = 1;
 8004942:	2301      	movs	r3, #1
 8004944:	61bb      	str	r3, [r7, #24]
 8004946:	e010      	b.n	800496a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10c      	bne.n	800496a <osThreadNew+0xca>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d108      	bne.n	800496a <osThreadNew+0xca>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d104      	bne.n	800496a <osThreadNew+0xca>
          mem = 0;
 8004960:	2300      	movs	r3, #0
 8004962:	61bb      	str	r3, [r7, #24]
 8004964:	e001      	b.n	800496a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004966:	2300      	movs	r3, #0
 8004968:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d110      	bne.n	8004992 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004978:	9202      	str	r2, [sp, #8]
 800497a:	9301      	str	r3, [sp, #4]
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	6a3a      	ldr	r2, [r7, #32]
 8004984:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 fe56 	bl	8005638 <xTaskCreateStatic>
 800498c:	4603      	mov	r3, r0
 800498e:	613b      	str	r3, [r7, #16]
 8004990:	e013      	b.n	80049ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d110      	bne.n	80049ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	b29a      	uxth	r2, r3
 800499c:	f107 0310 	add.w	r3, r7, #16
 80049a0:	9301      	str	r3, [sp, #4]
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 fea4 	bl	80056f8 <xTaskCreate>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d001      	beq.n	80049ba <osThreadNew+0x11a>
            hTask = NULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80049ba:	693b      	ldr	r3, [r7, #16]
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3728      	adds	r7, #40	@ 0x28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049cc:	f3ef 8305 	mrs	r3, IPSR
 80049d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80049d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d003      	beq.n	80049e0 <osDelay+0x1c>
    stat = osErrorISR;
 80049d8:	f06f 0305 	mvn.w	r3, #5
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	e007      	b.n	80049f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80049e0:	2300      	movs	r3, #0
 80049e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d002      	beq.n	80049f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 ffe2 	bl	80059b4 <vTaskDelay>
    }
  }

  return (stat);
 80049f0:	68fb      	ldr	r3, [r7, #12]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4a07      	ldr	r2, [pc, #28]	@ (8004a28 <vApplicationGetIdleTaskMemory+0x2c>)
 8004a0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	4a06      	ldr	r2, [pc, #24]	@ (8004a2c <vApplicationGetIdleTaskMemory+0x30>)
 8004a12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2280      	movs	r2, #128	@ 0x80
 8004a18:	601a      	str	r2, [r3, #0]
}
 8004a1a:	bf00      	nop
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	20000200 	.word	0x20000200
 8004a2c:	200002a8 	.word	0x200002a8

08004a30 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4a07      	ldr	r2, [pc, #28]	@ (8004a5c <vApplicationGetTimerTaskMemory+0x2c>)
 8004a40:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4a06      	ldr	r2, [pc, #24]	@ (8004a60 <vApplicationGetTimerTaskMemory+0x30>)
 8004a46:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a4e:	601a      	str	r2, [r3, #0]
}
 8004a50:	bf00      	nop
 8004a52:	3714      	adds	r7, #20
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr
 8004a5c:	200004a8 	.word	0x200004a8
 8004a60:	20000550 	.word	0x20000550

08004a64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f103 0208 	add.w	r2, r3, #8
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f04f 32ff 	mov.w	r2, #4294967295
 8004a7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f103 0208 	add.w	r2, r3, #8
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f103 0208 	add.w	r2, r3, #8
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ab2:	bf00      	nop
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004abe:	b480      	push	{r7}
 8004ac0:	b085      	sub	sp, #20
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
 8004ac6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	1c5a      	adds	r2, r3, #1
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	601a      	str	r2, [r3, #0]
}
 8004afa:	bf00      	nop
 8004afc:	3714      	adds	r7, #20
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b06:	b480      	push	{r7}
 8004b08:	b085      	sub	sp, #20
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
 8004b0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1c:	d103      	bne.n	8004b26 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	e00c      	b.n	8004b40 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	3308      	adds	r3, #8
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	e002      	b.n	8004b34 <vListInsert+0x2e>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d2f6      	bcs.n	8004b2e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	1c5a      	adds	r2, r3, #1
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	601a      	str	r2, [r3, #0]
}
 8004b6c:	bf00      	nop
 8004b6e:	3714      	adds	r7, #20
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr

08004b78 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6892      	ldr	r2, [r2, #8]
 8004b8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6852      	ldr	r2, [r2, #4]
 8004b98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d103      	bne.n	8004bac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689a      	ldr	r2, [r3, #8]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	1e5a      	subs	r2, r3, #1
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3714      	adds	r7, #20
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d10b      	bne.n	8004bf8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be4:	f383 8811 	msr	BASEPRI, r3
 8004be8:	f3bf 8f6f 	isb	sy
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004bf2:	bf00      	nop
 8004bf4:	bf00      	nop
 8004bf6:	e7fd      	b.n	8004bf4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004bf8:	f002 f9fe 	bl	8006ff8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c04:	68f9      	ldr	r1, [r7, #12]
 8004c06:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c08:	fb01 f303 	mul.w	r3, r1, r3
 8004c0c:	441a      	add	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	68f9      	ldr	r1, [r7, #12]
 8004c2c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c2e:	fb01 f303 	mul.w	r3, r1, r3
 8004c32:	441a      	add	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	22ff      	movs	r2, #255	@ 0xff
 8004c3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	22ff      	movs	r2, #255	@ 0xff
 8004c44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d114      	bne.n	8004c78 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d01a      	beq.n	8004c8c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	3310      	adds	r3, #16
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f001 fa9a 	bl	8006194 <xTaskRemoveFromEventList>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d012      	beq.n	8004c8c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c66:	4b0d      	ldr	r3, [pc, #52]	@ (8004c9c <xQueueGenericReset+0xd0>)
 8004c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	f3bf 8f4f 	dsb	sy
 8004c72:	f3bf 8f6f 	isb	sy
 8004c76:	e009      	b.n	8004c8c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	3310      	adds	r3, #16
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7ff fef1 	bl	8004a64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	3324      	adds	r3, #36	@ 0x24
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7ff feec 	bl	8004a64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c8c:	f002 f9e6 	bl	800705c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c90:	2301      	movs	r3, #1
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	e000ed04 	.word	0xe000ed04

08004ca0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b08e      	sub	sp, #56	@ 0x38
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
 8004cac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10b      	bne.n	8004ccc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004cc6:	bf00      	nop
 8004cc8:	bf00      	nop
 8004cca:	e7fd      	b.n	8004cc8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10b      	bne.n	8004cea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd6:	f383 8811 	msr	BASEPRI, r3
 8004cda:	f3bf 8f6f 	isb	sy
 8004cde:	f3bf 8f4f 	dsb	sy
 8004ce2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ce4:	bf00      	nop
 8004ce6:	bf00      	nop
 8004ce8:	e7fd      	b.n	8004ce6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <xQueueGenericCreateStatic+0x56>
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <xQueueGenericCreateStatic+0x5a>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e000      	b.n	8004cfc <xQueueGenericCreateStatic+0x5c>
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10b      	bne.n	8004d18 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d04:	f383 8811 	msr	BASEPRI, r3
 8004d08:	f3bf 8f6f 	isb	sy
 8004d0c:	f3bf 8f4f 	dsb	sy
 8004d10:	623b      	str	r3, [r7, #32]
}
 8004d12:	bf00      	nop
 8004d14:	bf00      	nop
 8004d16:	e7fd      	b.n	8004d14 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d102      	bne.n	8004d24 <xQueueGenericCreateStatic+0x84>
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <xQueueGenericCreateStatic+0x88>
 8004d24:	2301      	movs	r3, #1
 8004d26:	e000      	b.n	8004d2a <xQueueGenericCreateStatic+0x8a>
 8004d28:	2300      	movs	r3, #0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10b      	bne.n	8004d46 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	61fb      	str	r3, [r7, #28]
}
 8004d40:	bf00      	nop
 8004d42:	bf00      	nop
 8004d44:	e7fd      	b.n	8004d42 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d46:	2350      	movs	r3, #80	@ 0x50
 8004d48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2b50      	cmp	r3, #80	@ 0x50
 8004d4e:	d00b      	beq.n	8004d68 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	61bb      	str	r3, [r7, #24]
}
 8004d62:	bf00      	nop
 8004d64:	bf00      	nop
 8004d66:	e7fd      	b.n	8004d64 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d68:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00d      	beq.n	8004d90 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d7c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	4613      	mov	r3, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	68b9      	ldr	r1, [r7, #8]
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f000 f840 	bl	8004e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3730      	adds	r7, #48	@ 0x30
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b08a      	sub	sp, #40	@ 0x28
 8004d9e:	af02      	add	r7, sp, #8
 8004da0:	60f8      	str	r0, [r7, #12]
 8004da2:	60b9      	str	r1, [r7, #8]
 8004da4:	4613      	mov	r3, r2
 8004da6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10b      	bne.n	8004dc6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db2:	f383 8811 	msr	BASEPRI, r3
 8004db6:	f3bf 8f6f 	isb	sy
 8004dba:	f3bf 8f4f 	dsb	sy
 8004dbe:	613b      	str	r3, [r7, #16]
}
 8004dc0:	bf00      	nop
 8004dc2:	bf00      	nop
 8004dc4:	e7fd      	b.n	8004dc2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	3350      	adds	r3, #80	@ 0x50
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f002 fa31 	bl	800723c <pvPortMalloc>
 8004dda:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d011      	beq.n	8004e06 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	3350      	adds	r3, #80	@ 0x50
 8004dea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004df4:	79fa      	ldrb	r2, [r7, #7]
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 f805 	bl	8004e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e06:	69bb      	ldr	r3, [r7, #24]
	}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3720      	adds	r7, #32
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
 8004e1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d103      	bne.n	8004e2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	e002      	b.n	8004e32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e3e:	2101      	movs	r1, #1
 8004e40:	69b8      	ldr	r0, [r7, #24]
 8004e42:	f7ff fec3 	bl	8004bcc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e4e:	bf00      	nop
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08e      	sub	sp, #56	@ 0x38
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e66:	2300      	movs	r3, #0
 8004e68:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10b      	bne.n	8004e8c <xQueueGenericSend+0x34>
	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e86:	bf00      	nop
 8004e88:	bf00      	nop
 8004e8a:	e7fd      	b.n	8004e88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d103      	bne.n	8004e9a <xQueueGenericSend+0x42>
 8004e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <xQueueGenericSend+0x46>
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e000      	b.n	8004ea0 <xQueueGenericSend+0x48>
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10b      	bne.n	8004ebc <xQueueGenericSend+0x64>
	__asm volatile
 8004ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea8:	f383 8811 	msr	BASEPRI, r3
 8004eac:	f3bf 8f6f 	isb	sy
 8004eb0:	f3bf 8f4f 	dsb	sy
 8004eb4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004eb6:	bf00      	nop
 8004eb8:	bf00      	nop
 8004eba:	e7fd      	b.n	8004eb8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d103      	bne.n	8004eca <xQueueGenericSend+0x72>
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d101      	bne.n	8004ece <xQueueGenericSend+0x76>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <xQueueGenericSend+0x78>
 8004ece:	2300      	movs	r3, #0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10b      	bne.n	8004eec <xQueueGenericSend+0x94>
	__asm volatile
 8004ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed8:	f383 8811 	msr	BASEPRI, r3
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	f3bf 8f4f 	dsb	sy
 8004ee4:	623b      	str	r3, [r7, #32]
}
 8004ee6:	bf00      	nop
 8004ee8:	bf00      	nop
 8004eea:	e7fd      	b.n	8004ee8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004eec:	f001 fb18 	bl	8006520 <xTaskGetSchedulerState>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d102      	bne.n	8004efc <xQueueGenericSend+0xa4>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d101      	bne.n	8004f00 <xQueueGenericSend+0xa8>
 8004efc:	2301      	movs	r3, #1
 8004efe:	e000      	b.n	8004f02 <xQueueGenericSend+0xaa>
 8004f00:	2300      	movs	r3, #0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10b      	bne.n	8004f1e <xQueueGenericSend+0xc6>
	__asm volatile
 8004f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0a:	f383 8811 	msr	BASEPRI, r3
 8004f0e:	f3bf 8f6f 	isb	sy
 8004f12:	f3bf 8f4f 	dsb	sy
 8004f16:	61fb      	str	r3, [r7, #28]
}
 8004f18:	bf00      	nop
 8004f1a:	bf00      	nop
 8004f1c:	e7fd      	b.n	8004f1a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f1e:	f002 f86b 	bl	8006ff8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d302      	bcc.n	8004f34 <xQueueGenericSend+0xdc>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d129      	bne.n	8004f88 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f34:	683a      	ldr	r2, [r7, #0]
 8004f36:	68b9      	ldr	r1, [r7, #8]
 8004f38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f3a:	f000 fa0f 	bl	800535c <prvCopyDataToQueue>
 8004f3e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d010      	beq.n	8004f6a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4a:	3324      	adds	r3, #36	@ 0x24
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f001 f921 	bl	8006194 <xTaskRemoveFromEventList>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d013      	beq.n	8004f80 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004f58:	4b3f      	ldr	r3, [pc, #252]	@ (8005058 <xQueueGenericSend+0x200>)
 8004f5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	f3bf 8f4f 	dsb	sy
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	e00a      	b.n	8004f80 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d007      	beq.n	8004f80 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f70:	4b39      	ldr	r3, [pc, #228]	@ (8005058 <xQueueGenericSend+0x200>)
 8004f72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f80:	f002 f86c 	bl	800705c <vPortExitCritical>
				return pdPASS;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e063      	b.n	8005050 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d103      	bne.n	8004f96 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f8e:	f002 f865 	bl	800705c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	e05c      	b.n	8005050 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d106      	bne.n	8004faa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f9c:	f107 0314 	add.w	r3, r7, #20
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f001 f95b 	bl	800625c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004faa:	f002 f857 	bl	800705c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004fae:	f000 fec3 	bl	8005d38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004fb2:	f002 f821 	bl	8006ff8 <vPortEnterCritical>
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fbc:	b25b      	sxtb	r3, r3
 8004fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc2:	d103      	bne.n	8004fcc <xQueueGenericSend+0x174>
 8004fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fd2:	b25b      	sxtb	r3, r3
 8004fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd8:	d103      	bne.n	8004fe2 <xQueueGenericSend+0x18a>
 8004fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fe2:	f002 f83b 	bl	800705c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fe6:	1d3a      	adds	r2, r7, #4
 8004fe8:	f107 0314 	add.w	r3, r7, #20
 8004fec:	4611      	mov	r1, r2
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f001 f94a 	bl	8006288 <xTaskCheckForTimeOut>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d124      	bne.n	8005044 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ffa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ffc:	f000 faa6 	bl	800554c <prvIsQueueFull>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d018      	beq.n	8005038 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005008:	3310      	adds	r3, #16
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	4611      	mov	r1, r2
 800500e:	4618      	mov	r0, r3
 8005010:	f001 f86e 	bl	80060f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005016:	f000 fa31 	bl	800547c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800501a:	f000 fe9b 	bl	8005d54 <xTaskResumeAll>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	f47f af7c 	bne.w	8004f1e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005026:	4b0c      	ldr	r3, [pc, #48]	@ (8005058 <xQueueGenericSend+0x200>)
 8005028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	f3bf 8f4f 	dsb	sy
 8005032:	f3bf 8f6f 	isb	sy
 8005036:	e772      	b.n	8004f1e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005038:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800503a:	f000 fa1f 	bl	800547c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800503e:	f000 fe89 	bl	8005d54 <xTaskResumeAll>
 8005042:	e76c      	b.n	8004f1e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005044:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005046:	f000 fa19 	bl	800547c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800504a:	f000 fe83 	bl	8005d54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800504e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005050:	4618      	mov	r0, r3
 8005052:	3738      	adds	r7, #56	@ 0x38
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	e000ed04 	.word	0xe000ed04

0800505c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b090      	sub	sp, #64	@ 0x40
 8005060:	af00      	add	r7, sp, #0
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
 8005068:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800506e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005070:	2b00      	cmp	r3, #0
 8005072:	d10b      	bne.n	800508c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005086:	bf00      	nop
 8005088:	bf00      	nop
 800508a:	e7fd      	b.n	8005088 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d103      	bne.n	800509a <xQueueGenericSendFromISR+0x3e>
 8005092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <xQueueGenericSendFromISR+0x42>
 800509a:	2301      	movs	r3, #1
 800509c:	e000      	b.n	80050a0 <xQueueGenericSendFromISR+0x44>
 800509e:	2300      	movs	r3, #0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d10b      	bne.n	80050bc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80050a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a8:	f383 8811 	msr	BASEPRI, r3
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	f3bf 8f4f 	dsb	sy
 80050b4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80050b6:	bf00      	nop
 80050b8:	bf00      	nop
 80050ba:	e7fd      	b.n	80050b8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d103      	bne.n	80050ca <xQueueGenericSendFromISR+0x6e>
 80050c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d101      	bne.n	80050ce <xQueueGenericSendFromISR+0x72>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <xQueueGenericSendFromISR+0x74>
 80050ce:	2300      	movs	r3, #0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10b      	bne.n	80050ec <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	623b      	str	r3, [r7, #32]
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050ec:	f002 f864 	bl	80071b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80050f0:	f3ef 8211 	mrs	r2, BASEPRI
 80050f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f8:	f383 8811 	msr	BASEPRI, r3
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	61fa      	str	r2, [r7, #28]
 8005106:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005108:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800510a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800510c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005114:	429a      	cmp	r2, r3
 8005116:	d302      	bcc.n	800511e <xQueueGenericSendFromISR+0xc2>
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	2b02      	cmp	r3, #2
 800511c:	d12f      	bne.n	800517e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800511e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005120:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005124:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800512e:	683a      	ldr	r2, [r7, #0]
 8005130:	68b9      	ldr	r1, [r7, #8]
 8005132:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005134:	f000 f912 	bl	800535c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005138:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800513c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005140:	d112      	bne.n	8005168 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005146:	2b00      	cmp	r3, #0
 8005148:	d016      	beq.n	8005178 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800514a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800514c:	3324      	adds	r3, #36	@ 0x24
 800514e:	4618      	mov	r0, r3
 8005150:	f001 f820 	bl	8006194 <xTaskRemoveFromEventList>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00e      	beq.n	8005178 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00b      	beq.n	8005178 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	601a      	str	r2, [r3, #0]
 8005166:	e007      	b.n	8005178 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005168:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800516c:	3301      	adds	r3, #1
 800516e:	b2db      	uxtb	r3, r3
 8005170:	b25a      	sxtb	r2, r3
 8005172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005178:	2301      	movs	r3, #1
 800517a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800517c:	e001      	b.n	8005182 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800517e:	2300      	movs	r3, #0
 8005180:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005184:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800518c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800518e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005190:	4618      	mov	r0, r3
 8005192:	3740      	adds	r7, #64	@ 0x40
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b08c      	sub	sp, #48	@ 0x30
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80051a4:	2300      	movs	r3, #0
 80051a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10b      	bne.n	80051ca <xQueueReceive+0x32>
	__asm volatile
 80051b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b6:	f383 8811 	msr	BASEPRI, r3
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	f3bf 8f4f 	dsb	sy
 80051c2:	623b      	str	r3, [r7, #32]
}
 80051c4:	bf00      	nop
 80051c6:	bf00      	nop
 80051c8:	e7fd      	b.n	80051c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d103      	bne.n	80051d8 <xQueueReceive+0x40>
 80051d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <xQueueReceive+0x44>
 80051d8:	2301      	movs	r3, #1
 80051da:	e000      	b.n	80051de <xQueueReceive+0x46>
 80051dc:	2300      	movs	r3, #0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10b      	bne.n	80051fa <xQueueReceive+0x62>
	__asm volatile
 80051e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e6:	f383 8811 	msr	BASEPRI, r3
 80051ea:	f3bf 8f6f 	isb	sy
 80051ee:	f3bf 8f4f 	dsb	sy
 80051f2:	61fb      	str	r3, [r7, #28]
}
 80051f4:	bf00      	nop
 80051f6:	bf00      	nop
 80051f8:	e7fd      	b.n	80051f6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051fa:	f001 f991 	bl	8006520 <xTaskGetSchedulerState>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d102      	bne.n	800520a <xQueueReceive+0x72>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <xQueueReceive+0x76>
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <xQueueReceive+0x78>
 800520e:	2300      	movs	r3, #0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10b      	bne.n	800522c <xQueueReceive+0x94>
	__asm volatile
 8005214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	61bb      	str	r3, [r7, #24]
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800522c:	f001 fee4 	bl	8006ff8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005234:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005238:	2b00      	cmp	r3, #0
 800523a:	d01f      	beq.n	800527c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800523c:	68b9      	ldr	r1, [r7, #8]
 800523e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005240:	f000 f8f6 	bl	8005430 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005246:	1e5a      	subs	r2, r3, #1
 8005248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00f      	beq.n	8005274 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	3310      	adds	r3, #16
 8005258:	4618      	mov	r0, r3
 800525a:	f000 ff9b 	bl	8006194 <xTaskRemoveFromEventList>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d007      	beq.n	8005274 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005264:	4b3c      	ldr	r3, [pc, #240]	@ (8005358 <xQueueReceive+0x1c0>)
 8005266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005274:	f001 fef2 	bl	800705c <vPortExitCritical>
				return pdPASS;
 8005278:	2301      	movs	r3, #1
 800527a:	e069      	b.n	8005350 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d103      	bne.n	800528a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005282:	f001 feeb 	bl	800705c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005286:	2300      	movs	r3, #0
 8005288:	e062      	b.n	8005350 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800528a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800528c:	2b00      	cmp	r3, #0
 800528e:	d106      	bne.n	800529e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005290:	f107 0310 	add.w	r3, r7, #16
 8005294:	4618      	mov	r0, r3
 8005296:	f000 ffe1 	bl	800625c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800529a:	2301      	movs	r3, #1
 800529c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800529e:	f001 fedd 	bl	800705c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052a2:	f000 fd49 	bl	8005d38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052a6:	f001 fea7 	bl	8006ff8 <vPortEnterCritical>
 80052aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052b0:	b25b      	sxtb	r3, r3
 80052b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b6:	d103      	bne.n	80052c0 <xQueueReceive+0x128>
 80052b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052c6:	b25b      	sxtb	r3, r3
 80052c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052cc:	d103      	bne.n	80052d6 <xQueueReceive+0x13e>
 80052ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052d6:	f001 fec1 	bl	800705c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052da:	1d3a      	adds	r2, r7, #4
 80052dc:	f107 0310 	add.w	r3, r7, #16
 80052e0:	4611      	mov	r1, r2
 80052e2:	4618      	mov	r0, r3
 80052e4:	f000 ffd0 	bl	8006288 <xTaskCheckForTimeOut>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d123      	bne.n	8005336 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052f0:	f000 f916 	bl	8005520 <prvIsQueueEmpty>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d017      	beq.n	800532a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052fc:	3324      	adds	r3, #36	@ 0x24
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	4611      	mov	r1, r2
 8005302:	4618      	mov	r0, r3
 8005304:	f000 fef4 	bl	80060f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005308:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800530a:	f000 f8b7 	bl	800547c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800530e:	f000 fd21 	bl	8005d54 <xTaskResumeAll>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d189      	bne.n	800522c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005318:	4b0f      	ldr	r3, [pc, #60]	@ (8005358 <xQueueReceive+0x1c0>)
 800531a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800531e:	601a      	str	r2, [r3, #0]
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	e780      	b.n	800522c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800532a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800532c:	f000 f8a6 	bl	800547c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005330:	f000 fd10 	bl	8005d54 <xTaskResumeAll>
 8005334:	e77a      	b.n	800522c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005336:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005338:	f000 f8a0 	bl	800547c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800533c:	f000 fd0a 	bl	8005d54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005340:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005342:	f000 f8ed 	bl	8005520 <prvIsQueueEmpty>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	f43f af6f 	beq.w	800522c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800534e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005350:	4618      	mov	r0, r3
 8005352:	3730      	adds	r7, #48	@ 0x30
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	e000ed04 	.word	0xe000ed04

0800535c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005368:	2300      	movs	r3, #0
 800536a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005370:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10d      	bne.n	8005396 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d14d      	bne.n	800541e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	4618      	mov	r0, r3
 8005388:	f001 f8e8 	bl	800655c <xTaskPriorityDisinherit>
 800538c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	609a      	str	r2, [r3, #8]
 8005394:	e043      	b.n	800541e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d119      	bne.n	80053d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6858      	ldr	r0, [r3, #4]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a4:	461a      	mov	r2, r3
 80053a6:	68b9      	ldr	r1, [r7, #8]
 80053a8:	f002 f9fe 	bl	80077a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685a      	ldr	r2, [r3, #4]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b4:	441a      	add	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	685a      	ldr	r2, [r3, #4]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d32b      	bcc.n	800541e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	605a      	str	r2, [r3, #4]
 80053ce:	e026      	b.n	800541e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	68d8      	ldr	r0, [r3, #12]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d8:	461a      	mov	r2, r3
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	f002 f9e4 	bl	80077a8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e8:	425b      	negs	r3, r3
 80053ea:	441a      	add	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d207      	bcs.n	800540c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	689a      	ldr	r2, [r3, #8]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	425b      	negs	r3, r3
 8005406:	441a      	add	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b02      	cmp	r3, #2
 8005410:	d105      	bne.n	800541e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	3b01      	subs	r3, #1
 800541c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005426:	697b      	ldr	r3, [r7, #20]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3718      	adds	r7, #24
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543e:	2b00      	cmp	r3, #0
 8005440:	d018      	beq.n	8005474 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	441a      	add	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68da      	ldr	r2, [r3, #12]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	429a      	cmp	r2, r3
 800545a:	d303      	bcc.n	8005464 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68d9      	ldr	r1, [r3, #12]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546c:	461a      	mov	r2, r3
 800546e:	6838      	ldr	r0, [r7, #0]
 8005470:	f002 f99a 	bl	80077a8 <memcpy>
	}
}
 8005474:	bf00      	nop
 8005476:	3708      	adds	r7, #8
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005484:	f001 fdb8 	bl	8006ff8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800548e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005490:	e011      	b.n	80054b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005496:	2b00      	cmp	r3, #0
 8005498:	d012      	beq.n	80054c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	3324      	adds	r3, #36	@ 0x24
 800549e:	4618      	mov	r0, r3
 80054a0:	f000 fe78 	bl	8006194 <xTaskRemoveFromEventList>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80054aa:	f000 ff51 	bl	8006350 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80054ae:	7bfb      	ldrb	r3, [r7, #15]
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	dce9      	bgt.n	8005492 <prvUnlockQueue+0x16>
 80054be:	e000      	b.n	80054c2 <prvUnlockQueue+0x46>
					break;
 80054c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	22ff      	movs	r2, #255	@ 0xff
 80054c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80054ca:	f001 fdc7 	bl	800705c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80054ce:	f001 fd93 	bl	8006ff8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054da:	e011      	b.n	8005500 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d012      	beq.n	800550a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3310      	adds	r3, #16
 80054e8:	4618      	mov	r0, r3
 80054ea:	f000 fe53 	bl	8006194 <xTaskRemoveFromEventList>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80054f4:	f000 ff2c 	bl	8006350 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80054f8:	7bbb      	ldrb	r3, [r7, #14]
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005500:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005504:	2b00      	cmp	r3, #0
 8005506:	dce9      	bgt.n	80054dc <prvUnlockQueue+0x60>
 8005508:	e000      	b.n	800550c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800550a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	22ff      	movs	r2, #255	@ 0xff
 8005510:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005514:	f001 fda2 	bl	800705c <vPortExitCritical>
}
 8005518:	bf00      	nop
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005528:	f001 fd66 	bl	8006ff8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005530:	2b00      	cmp	r3, #0
 8005532:	d102      	bne.n	800553a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005534:	2301      	movs	r3, #1
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	e001      	b.n	800553e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800553a:	2300      	movs	r3, #0
 800553c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800553e:	f001 fd8d 	bl	800705c <vPortExitCritical>

	return xReturn;
 8005542:	68fb      	ldr	r3, [r7, #12]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005554:	f001 fd50 	bl	8006ff8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005560:	429a      	cmp	r2, r3
 8005562:	d102      	bne.n	800556a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005564:	2301      	movs	r3, #1
 8005566:	60fb      	str	r3, [r7, #12]
 8005568:	e001      	b.n	800556e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800556a:	2300      	movs	r3, #0
 800556c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800556e:	f001 fd75 	bl	800705c <vPortExitCritical>

	return xReturn;
 8005572:	68fb      	ldr	r3, [r7, #12]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005586:	2300      	movs	r3, #0
 8005588:	60fb      	str	r3, [r7, #12]
 800558a:	e014      	b.n	80055b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800558c:	4a0f      	ldr	r2, [pc, #60]	@ (80055cc <vQueueAddToRegistry+0x50>)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10b      	bne.n	80055b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005598:	490c      	ldr	r1, [pc, #48]	@ (80055cc <vQueueAddToRegistry+0x50>)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80055a2:	4a0a      	ldr	r2, [pc, #40]	@ (80055cc <vQueueAddToRegistry+0x50>)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	00db      	lsls	r3, r3, #3
 80055a8:	4413      	add	r3, r2
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80055ae:	e006      	b.n	80055be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	3301      	adds	r3, #1
 80055b4:	60fb      	str	r3, [r7, #12]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2b07      	cmp	r3, #7
 80055ba:	d9e7      	bls.n	800558c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80055bc:	bf00      	nop
 80055be:	bf00      	nop
 80055c0:	3714      	adds	r7, #20
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	20000950 	.word	0x20000950

080055d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80055e0:	f001 fd0a 	bl	8006ff8 <vPortEnterCritical>
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055ea:	b25b      	sxtb	r3, r3
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d103      	bne.n	80055fa <vQueueWaitForMessageRestricted+0x2a>
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005600:	b25b      	sxtb	r3, r3
 8005602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005606:	d103      	bne.n	8005610 <vQueueWaitForMessageRestricted+0x40>
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005610:	f001 fd24 	bl	800705c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005618:	2b00      	cmp	r3, #0
 800561a:	d106      	bne.n	800562a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	3324      	adds	r3, #36	@ 0x24
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	68b9      	ldr	r1, [r7, #8]
 8005624:	4618      	mov	r0, r3
 8005626:	f000 fd89 	bl	800613c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800562a:	6978      	ldr	r0, [r7, #20]
 800562c:	f7ff ff26 	bl	800547c <prvUnlockQueue>
	}
 8005630:	bf00      	nop
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005638:	b580      	push	{r7, lr}
 800563a:	b08e      	sub	sp, #56	@ 0x38
 800563c:	af04      	add	r7, sp, #16
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	607a      	str	r2, [r7, #4]
 8005644:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10b      	bne.n	8005664 <xTaskCreateStatic+0x2c>
	__asm volatile
 800564c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005650:	f383 8811 	msr	BASEPRI, r3
 8005654:	f3bf 8f6f 	isb	sy
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	623b      	str	r3, [r7, #32]
}
 800565e:	bf00      	nop
 8005660:	bf00      	nop
 8005662:	e7fd      	b.n	8005660 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10b      	bne.n	8005682 <xTaskCreateStatic+0x4a>
	__asm volatile
 800566a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566e:	f383 8811 	msr	BASEPRI, r3
 8005672:	f3bf 8f6f 	isb	sy
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	61fb      	str	r3, [r7, #28]
}
 800567c:	bf00      	nop
 800567e:	bf00      	nop
 8005680:	e7fd      	b.n	800567e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005682:	23a8      	movs	r3, #168	@ 0xa8
 8005684:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	2ba8      	cmp	r3, #168	@ 0xa8
 800568a:	d00b      	beq.n	80056a4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800568c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005690:	f383 8811 	msr	BASEPRI, r3
 8005694:	f3bf 8f6f 	isb	sy
 8005698:	f3bf 8f4f 	dsb	sy
 800569c:	61bb      	str	r3, [r7, #24]
}
 800569e:	bf00      	nop
 80056a0:	bf00      	nop
 80056a2:	e7fd      	b.n	80056a0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80056a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80056a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01e      	beq.n	80056ea <xTaskCreateStatic+0xb2>
 80056ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d01b      	beq.n	80056ea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80056b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056ba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80056bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80056c4:	2300      	movs	r3, #0
 80056c6:	9303      	str	r3, [sp, #12]
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	9302      	str	r3, [sp, #8]
 80056cc:	f107 0314 	add.w	r3, r7, #20
 80056d0:	9301      	str	r3, [sp, #4]
 80056d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	68b9      	ldr	r1, [r7, #8]
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 f851 	bl	8005784 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80056e4:	f000 f8f6 	bl	80058d4 <prvAddNewTaskToReadyList>
 80056e8:	e001      	b.n	80056ee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80056ea:	2300      	movs	r3, #0
 80056ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80056ee:	697b      	ldr	r3, [r7, #20]
	}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3728      	adds	r7, #40	@ 0x28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b08c      	sub	sp, #48	@ 0x30
 80056fc:	af04      	add	r7, sp, #16
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	603b      	str	r3, [r7, #0]
 8005704:	4613      	mov	r3, r2
 8005706:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005708:	88fb      	ldrh	r3, [r7, #6]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4618      	mov	r0, r3
 800570e:	f001 fd95 	bl	800723c <pvPortMalloc>
 8005712:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00e      	beq.n	8005738 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800571a:	20a8      	movs	r0, #168	@ 0xa8
 800571c:	f001 fd8e 	bl	800723c <pvPortMalloc>
 8005720:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d003      	beq.n	8005730 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	631a      	str	r2, [r3, #48]	@ 0x30
 800572e:	e005      	b.n	800573c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005730:	6978      	ldr	r0, [r7, #20]
 8005732:	f001 fe51 	bl	80073d8 <vPortFree>
 8005736:	e001      	b.n	800573c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005738:	2300      	movs	r3, #0
 800573a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d017      	beq.n	8005772 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800574a:	88fa      	ldrh	r2, [r7, #6]
 800574c:	2300      	movs	r3, #0
 800574e:	9303      	str	r3, [sp, #12]
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	9302      	str	r3, [sp, #8]
 8005754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005756:	9301      	str	r3, [sp, #4]
 8005758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	68b9      	ldr	r1, [r7, #8]
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f000 f80f 	bl	8005784 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005766:	69f8      	ldr	r0, [r7, #28]
 8005768:	f000 f8b4 	bl	80058d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800576c:	2301      	movs	r3, #1
 800576e:	61bb      	str	r3, [r7, #24]
 8005770:	e002      	b.n	8005778 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005772:	f04f 33ff 	mov.w	r3, #4294967295
 8005776:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005778:	69bb      	ldr	r3, [r7, #24]
	}
 800577a:	4618      	mov	r0, r3
 800577c:	3720      	adds	r7, #32
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b088      	sub	sp, #32
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005794:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	461a      	mov	r2, r3
 800579c:	21a5      	movs	r1, #165	@ 0xa5
 800579e:	f001 ff71 	bl	8007684 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80057a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80057ac:	3b01      	subs	r3, #1
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4413      	add	r3, r2
 80057b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	f023 0307 	bic.w	r3, r3, #7
 80057ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	f003 0307 	and.w	r3, r3, #7
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00b      	beq.n	80057de <prvInitialiseNewTask+0x5a>
	__asm volatile
 80057c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	617b      	str	r3, [r7, #20]
}
 80057d8:	bf00      	nop
 80057da:	bf00      	nop
 80057dc:	e7fd      	b.n	80057da <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d01f      	beq.n	8005824 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057e4:	2300      	movs	r3, #0
 80057e6:	61fb      	str	r3, [r7, #28]
 80057e8:	e012      	b.n	8005810 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	4413      	add	r3, r2
 80057f0:	7819      	ldrb	r1, [r3, #0]
 80057f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	4413      	add	r3, r2
 80057f8:	3334      	adds	r3, #52	@ 0x34
 80057fa:	460a      	mov	r2, r1
 80057fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	4413      	add	r3, r2
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d006      	beq.n	8005818 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	3301      	adds	r3, #1
 800580e:	61fb      	str	r3, [r7, #28]
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	2b0f      	cmp	r3, #15
 8005814:	d9e9      	bls.n	80057ea <prvInitialiseNewTask+0x66>
 8005816:	e000      	b.n	800581a <prvInitialiseNewTask+0x96>
			{
				break;
 8005818:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800581a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005822:	e003      	b.n	800582c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005826:	2200      	movs	r2, #0
 8005828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800582c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582e:	2b37      	cmp	r3, #55	@ 0x37
 8005830:	d901      	bls.n	8005836 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005832:	2337      	movs	r3, #55	@ 0x37
 8005834:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005838:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800583a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800583c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005840:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005844:	2200      	movs	r2, #0
 8005846:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584a:	3304      	adds	r3, #4
 800584c:	4618      	mov	r0, r3
 800584e:	f7ff f929 	bl	8004aa4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005854:	3318      	adds	r3, #24
 8005856:	4618      	mov	r0, r3
 8005858:	f7ff f924 	bl	8004aa4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800585c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005860:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005864:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800586c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005870:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	2200      	movs	r2, #0
 8005876:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800587a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587c:	2200      	movs	r2, #0
 800587e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005884:	3354      	adds	r3, #84	@ 0x54
 8005886:	224c      	movs	r2, #76	@ 0x4c
 8005888:	2100      	movs	r1, #0
 800588a:	4618      	mov	r0, r3
 800588c:	f001 fefa 	bl	8007684 <memset>
 8005890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005892:	4a0d      	ldr	r2, [pc, #52]	@ (80058c8 <prvInitialiseNewTask+0x144>)
 8005894:	659a      	str	r2, [r3, #88]	@ 0x58
 8005896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005898:	4a0c      	ldr	r2, [pc, #48]	@ (80058cc <prvInitialiseNewTask+0x148>)
 800589a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800589c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589e:	4a0c      	ldr	r2, [pc, #48]	@ (80058d0 <prvInitialiseNewTask+0x14c>)
 80058a0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80058a2:	683a      	ldr	r2, [r7, #0]
 80058a4:	68f9      	ldr	r1, [r7, #12]
 80058a6:	69b8      	ldr	r0, [r7, #24]
 80058a8:	f001 fa76 	bl	8006d98 <pxPortInitialiseStack>
 80058ac:	4602      	mov	r2, r0
 80058ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80058b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d002      	beq.n	80058be <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80058b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058be:	bf00      	nop
 80058c0:	3720      	adds	r7, #32
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	20004be4 	.word	0x20004be4
 80058cc:	20004c4c 	.word	0x20004c4c
 80058d0:	20004cb4 	.word	0x20004cb4

080058d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80058dc:	f001 fb8c 	bl	8006ff8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80058e0:	4b2d      	ldr	r3, [pc, #180]	@ (8005998 <prvAddNewTaskToReadyList+0xc4>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3301      	adds	r3, #1
 80058e6:	4a2c      	ldr	r2, [pc, #176]	@ (8005998 <prvAddNewTaskToReadyList+0xc4>)
 80058e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80058ea:	4b2c      	ldr	r3, [pc, #176]	@ (800599c <prvAddNewTaskToReadyList+0xc8>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d109      	bne.n	8005906 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80058f2:	4a2a      	ldr	r2, [pc, #168]	@ (800599c <prvAddNewTaskToReadyList+0xc8>)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80058f8:	4b27      	ldr	r3, [pc, #156]	@ (8005998 <prvAddNewTaskToReadyList+0xc4>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d110      	bne.n	8005922 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005900:	f000 fd4a 	bl	8006398 <prvInitialiseTaskLists>
 8005904:	e00d      	b.n	8005922 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005906:	4b26      	ldr	r3, [pc, #152]	@ (80059a0 <prvAddNewTaskToReadyList+0xcc>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d109      	bne.n	8005922 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800590e:	4b23      	ldr	r3, [pc, #140]	@ (800599c <prvAddNewTaskToReadyList+0xc8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005918:	429a      	cmp	r2, r3
 800591a:	d802      	bhi.n	8005922 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800591c:	4a1f      	ldr	r2, [pc, #124]	@ (800599c <prvAddNewTaskToReadyList+0xc8>)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005922:	4b20      	ldr	r3, [pc, #128]	@ (80059a4 <prvAddNewTaskToReadyList+0xd0>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	3301      	adds	r3, #1
 8005928:	4a1e      	ldr	r2, [pc, #120]	@ (80059a4 <prvAddNewTaskToReadyList+0xd0>)
 800592a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800592c:	4b1d      	ldr	r3, [pc, #116]	@ (80059a4 <prvAddNewTaskToReadyList+0xd0>)
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005938:	4b1b      	ldr	r3, [pc, #108]	@ (80059a8 <prvAddNewTaskToReadyList+0xd4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	429a      	cmp	r2, r3
 800593e:	d903      	bls.n	8005948 <prvAddNewTaskToReadyList+0x74>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005944:	4a18      	ldr	r2, [pc, #96]	@ (80059a8 <prvAddNewTaskToReadyList+0xd4>)
 8005946:	6013      	str	r3, [r2, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800594c:	4613      	mov	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4a15      	ldr	r2, [pc, #84]	@ (80059ac <prvAddNewTaskToReadyList+0xd8>)
 8005956:	441a      	add	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3304      	adds	r3, #4
 800595c:	4619      	mov	r1, r3
 800595e:	4610      	mov	r0, r2
 8005960:	f7ff f8ad 	bl	8004abe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005964:	f001 fb7a 	bl	800705c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005968:	4b0d      	ldr	r3, [pc, #52]	@ (80059a0 <prvAddNewTaskToReadyList+0xcc>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00e      	beq.n	800598e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005970:	4b0a      	ldr	r3, [pc, #40]	@ (800599c <prvAddNewTaskToReadyList+0xc8>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597a:	429a      	cmp	r2, r3
 800597c:	d207      	bcs.n	800598e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800597e:	4b0c      	ldr	r3, [pc, #48]	@ (80059b0 <prvAddNewTaskToReadyList+0xdc>)
 8005980:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	f3bf 8f4f 	dsb	sy
 800598a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800598e:	bf00      	nop
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	20000e64 	.word	0x20000e64
 800599c:	20000990 	.word	0x20000990
 80059a0:	20000e70 	.word	0x20000e70
 80059a4:	20000e80 	.word	0x20000e80
 80059a8:	20000e6c 	.word	0x20000e6c
 80059ac:	20000994 	.word	0x20000994
 80059b0:	e000ed04 	.word	0xe000ed04

080059b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80059bc:	2300      	movs	r3, #0
 80059be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d018      	beq.n	80059f8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80059c6:	4b14      	ldr	r3, [pc, #80]	@ (8005a18 <vTaskDelay+0x64>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00b      	beq.n	80059e6 <vTaskDelay+0x32>
	__asm volatile
 80059ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d2:	f383 8811 	msr	BASEPRI, r3
 80059d6:	f3bf 8f6f 	isb	sy
 80059da:	f3bf 8f4f 	dsb	sy
 80059de:	60bb      	str	r3, [r7, #8]
}
 80059e0:	bf00      	nop
 80059e2:	bf00      	nop
 80059e4:	e7fd      	b.n	80059e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80059e6:	f000 f9a7 	bl	8005d38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80059ea:	2100      	movs	r1, #0
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fe25 	bl	800663c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80059f2:	f000 f9af 	bl	8005d54 <xTaskResumeAll>
 80059f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d107      	bne.n	8005a0e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80059fe:	4b07      	ldr	r3, [pc, #28]	@ (8005a1c <vTaskDelay+0x68>)
 8005a00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a04:	601a      	str	r2, [r3, #0]
 8005a06:	f3bf 8f4f 	dsb	sy
 8005a0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a0e:	bf00      	nop
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	20000e8c 	.word	0x20000e8c
 8005a1c:	e000ed04 	.word	0xe000ed04

08005a20 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005a28:	f001 fae6 	bl	8006ff8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d102      	bne.n	8005a38 <vTaskSuspend+0x18>
 8005a32:	4b30      	ldr	r3, [pc, #192]	@ (8005af4 <vTaskSuspend+0xd4>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	e000      	b.n	8005a3a <vTaskSuspend+0x1a>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	3304      	adds	r3, #4
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7ff f899 	bl	8004b78 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d004      	beq.n	8005a58 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	3318      	adds	r3, #24
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7ff f890 	bl	8004b78 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	3304      	adds	r3, #4
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	4826      	ldr	r0, [pc, #152]	@ (8005af8 <vTaskSuspend+0xd8>)
 8005a60:	f7ff f82d 	bl	8004abe <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d103      	bne.n	8005a78 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005a78:	f001 faf0 	bl	800705c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8005afc <vTaskSuspend+0xdc>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d005      	beq.n	8005a90 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8005a84:	f001 fab8 	bl	8006ff8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005a88:	f000 fd2a 	bl	80064e0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005a8c:	f001 fae6 	bl	800705c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8005a90:	4b18      	ldr	r3, [pc, #96]	@ (8005af4 <vTaskSuspend+0xd4>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d128      	bne.n	8005aec <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8005a9a:	4b18      	ldr	r3, [pc, #96]	@ (8005afc <vTaskSuspend+0xdc>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d018      	beq.n	8005ad4 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8005aa2:	4b17      	ldr	r3, [pc, #92]	@ (8005b00 <vTaskSuspend+0xe0>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00b      	beq.n	8005ac2 <vTaskSuspend+0xa2>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	60bb      	str	r3, [r7, #8]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8005ac2:	4b10      	ldr	r3, [pc, #64]	@ (8005b04 <vTaskSuspend+0xe4>)
 8005ac4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ac8:	601a      	str	r2, [r3, #0]
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ad2:	e00b      	b.n	8005aec <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8005ad4:	4b08      	ldr	r3, [pc, #32]	@ (8005af8 <vTaskSuspend+0xd8>)
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8005b08 <vTaskSuspend+0xe8>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d103      	bne.n	8005ae8 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8005ae0:	4b04      	ldr	r3, [pc, #16]	@ (8005af4 <vTaskSuspend+0xd4>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	601a      	str	r2, [r3, #0]
	}
 8005ae6:	e001      	b.n	8005aec <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8005ae8:	f000 fa9c 	bl	8006024 <vTaskSwitchContext>
	}
 8005aec:	bf00      	nop
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	20000990 	.word	0x20000990
 8005af8:	20000e50 	.word	0x20000e50
 8005afc:	20000e70 	.word	0x20000e70
 8005b00:	20000e8c 	.word	0x20000e8c
 8005b04:	e000ed04 	.word	0xe000ed04
 8005b08:	20000e64 	.word	0x20000e64

08005b0c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b087      	sub	sp, #28
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8005b14:	2300      	movs	r3, #0
 8005b16:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10b      	bne.n	8005b3a <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8005b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b26:	f383 8811 	msr	BASEPRI, r3
 8005b2a:	f3bf 8f6f 	isb	sy
 8005b2e:	f3bf 8f4f 	dsb	sy
 8005b32:	60fb      	str	r3, [r7, #12]
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop
 8005b38:	e7fd      	b.n	8005b36 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005b68 <prvTaskIsTaskSuspended+0x5c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d10a      	bne.n	8005b5a <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b48:	4a08      	ldr	r2, [pc, #32]	@ (8005b6c <prvTaskIsTaskSuspended+0x60>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d005      	beq.n	8005b5a <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d101      	bne.n	8005b5a <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8005b56:	2301      	movs	r3, #1
 8005b58:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b5a:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	371c      	adds	r7, #28
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	20000e50 	.word	0x20000e50
 8005b6c:	20000e24 	.word	0x20000e24

08005b70 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b08a      	sub	sp, #40	@ 0x28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	627b      	str	r3, [r7, #36]	@ 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10b      	bne.n	8005b9e <xTaskResumeFromISR+0x2e>
	__asm volatile
 8005b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8a:	f383 8811 	msr	BASEPRI, r3
 8005b8e:	f3bf 8f6f 	isb	sy
 8005b92:	f3bf 8f4f 	dsb	sy
 8005b96:	61bb      	str	r3, [r7, #24]
}
 8005b98:	bf00      	nop
 8005b9a:	bf00      	nop
 8005b9c:	e7fd      	b.n	8005b9a <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b9e:	f001 fb0b 	bl	80071b8 <vPortValidateInterruptPriority>
	__asm volatile
 8005ba2:	f3ef 8211 	mrs	r2, BASEPRI
 8005ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005baa:	f383 8811 	msr	BASEPRI, r3
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f3bf 8f4f 	dsb	sy
 8005bb6:	617a      	str	r2, [r7, #20]
 8005bb8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005bba:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005bbc:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8005bbe:	6a38      	ldr	r0, [r7, #32]
 8005bc0:	f7ff ffa4 	bl	8005b0c <prvTaskIsTaskSuspended>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d030      	beq.n	8005c2c <xTaskResumeFromISR+0xbc>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bca:	4b1e      	ldr	r3, [pc, #120]	@ (8005c44 <xTaskResumeFromISR+0xd4>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d126      	bne.n	8005c20 <xTaskResumeFromISR+0xb0>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8005c48 <xTaskResumeFromISR+0xd8>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d301      	bcc.n	8005be4 <xTaskResumeFromISR+0x74>
					{
						xYieldRequired = pdTRUE;
 8005be0:	2301      	movs	r3, #1
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005be4:	6a3b      	ldr	r3, [r7, #32]
 8005be6:	3304      	adds	r3, #4
 8005be8:	4618      	mov	r0, r3
 8005bea:	f7fe ffc5 	bl	8004b78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf2:	4b16      	ldr	r3, [pc, #88]	@ (8005c4c <xTaskResumeFromISR+0xdc>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d903      	bls.n	8005c02 <xTaskResumeFromISR+0x92>
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfe:	4a13      	ldr	r2, [pc, #76]	@ (8005c4c <xTaskResumeFromISR+0xdc>)
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	6a3b      	ldr	r3, [r7, #32]
 8005c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c06:	4613      	mov	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4413      	add	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4a10      	ldr	r2, [pc, #64]	@ (8005c50 <xTaskResumeFromISR+0xe0>)
 8005c10:	441a      	add	r2, r3
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	3304      	adds	r3, #4
 8005c16:	4619      	mov	r1, r3
 8005c18:	4610      	mov	r0, r2
 8005c1a:	f7fe ff50 	bl	8004abe <vListInsertEnd>
 8005c1e:	e005      	b.n	8005c2c <xTaskResumeFromISR+0xbc>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005c20:	6a3b      	ldr	r3, [r7, #32]
 8005c22:	3318      	adds	r3, #24
 8005c24:	4619      	mov	r1, r3
 8005c26:	480b      	ldr	r0, [pc, #44]	@ (8005c54 <xTaskResumeFromISR+0xe4>)
 8005c28:	f7fe ff49 	bl	8004abe <vListInsertEnd>
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f383 8811 	msr	BASEPRI, r3
}
 8005c36:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8005c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3728      	adds	r7, #40	@ 0x28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	20000e8c 	.word	0x20000e8c
 8005c48:	20000990 	.word	0x20000990
 8005c4c:	20000e6c 	.word	0x20000e6c
 8005c50:	20000994 	.word	0x20000994
 8005c54:	20000e24 	.word	0x20000e24

08005c58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08a      	sub	sp, #40	@ 0x28
 8005c5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c66:	463a      	mov	r2, r7
 8005c68:	1d39      	adds	r1, r7, #4
 8005c6a:	f107 0308 	add.w	r3, r7, #8
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fe fec4 	bl	80049fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	9202      	str	r2, [sp, #8]
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	2300      	movs	r3, #0
 8005c84:	460a      	mov	r2, r1
 8005c86:	4924      	ldr	r1, [pc, #144]	@ (8005d18 <vTaskStartScheduler+0xc0>)
 8005c88:	4824      	ldr	r0, [pc, #144]	@ (8005d1c <vTaskStartScheduler+0xc4>)
 8005c8a:	f7ff fcd5 	bl	8005638 <xTaskCreateStatic>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	4a23      	ldr	r2, [pc, #140]	@ (8005d20 <vTaskStartScheduler+0xc8>)
 8005c92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c94:	4b22      	ldr	r3, [pc, #136]	@ (8005d20 <vTaskStartScheduler+0xc8>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	e001      	b.n	8005ca6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d102      	bne.n	8005cb2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005cac:	f000 fd1a 	bl	80066e4 <xTimerCreateTimerTask>
 8005cb0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d11b      	bne.n	8005cf0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cbc:	f383 8811 	msr	BASEPRI, r3
 8005cc0:	f3bf 8f6f 	isb	sy
 8005cc4:	f3bf 8f4f 	dsb	sy
 8005cc8:	613b      	str	r3, [r7, #16]
}
 8005cca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ccc:	4b15      	ldr	r3, [pc, #84]	@ (8005d24 <vTaskStartScheduler+0xcc>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	3354      	adds	r3, #84	@ 0x54
 8005cd2:	4a15      	ldr	r2, [pc, #84]	@ (8005d28 <vTaskStartScheduler+0xd0>)
 8005cd4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005cd6:	4b15      	ldr	r3, [pc, #84]	@ (8005d2c <vTaskStartScheduler+0xd4>)
 8005cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8005cdc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cde:	4b14      	ldr	r3, [pc, #80]	@ (8005d30 <vTaskStartScheduler+0xd8>)
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ce4:	4b13      	ldr	r3, [pc, #76]	@ (8005d34 <vTaskStartScheduler+0xdc>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005cea:	f001 f8e1 	bl	8006eb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005cee:	e00f      	b.n	8005d10 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf6:	d10b      	bne.n	8005d10 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	60fb      	str	r3, [r7, #12]
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	e7fd      	b.n	8005d0c <vTaskStartScheduler+0xb4>
}
 8005d10:	bf00      	nop
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	0800825c 	.word	0x0800825c
 8005d1c:	08006369 	.word	0x08006369
 8005d20:	20000e88 	.word	0x20000e88
 8005d24:	20000990 	.word	0x20000990
 8005d28:	20000010 	.word	0x20000010
 8005d2c:	20000e84 	.word	0x20000e84
 8005d30:	20000e70 	.word	0x20000e70
 8005d34:	20000e68 	.word	0x20000e68

08005d38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005d3c:	4b04      	ldr	r3, [pc, #16]	@ (8005d50 <vTaskSuspendAll+0x18>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3301      	adds	r3, #1
 8005d42:	4a03      	ldr	r2, [pc, #12]	@ (8005d50 <vTaskSuspendAll+0x18>)
 8005d44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005d46:	bf00      	nop
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	20000e8c 	.word	0x20000e8c

08005d54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d62:	4b42      	ldr	r3, [pc, #264]	@ (8005e6c <xTaskResumeAll+0x118>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10b      	bne.n	8005d82 <xTaskResumeAll+0x2e>
	__asm volatile
 8005d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	603b      	str	r3, [r7, #0]
}
 8005d7c:	bf00      	nop
 8005d7e:	bf00      	nop
 8005d80:	e7fd      	b.n	8005d7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d82:	f001 f939 	bl	8006ff8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d86:	4b39      	ldr	r3, [pc, #228]	@ (8005e6c <xTaskResumeAll+0x118>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	4a37      	ldr	r2, [pc, #220]	@ (8005e6c <xTaskResumeAll+0x118>)
 8005d8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d90:	4b36      	ldr	r3, [pc, #216]	@ (8005e6c <xTaskResumeAll+0x118>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d162      	bne.n	8005e5e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d98:	4b35      	ldr	r3, [pc, #212]	@ (8005e70 <xTaskResumeAll+0x11c>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d05e      	beq.n	8005e5e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005da0:	e02f      	b.n	8005e02 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005da2:	4b34      	ldr	r3, [pc, #208]	@ (8005e74 <xTaskResumeAll+0x120>)
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	3318      	adds	r3, #24
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7fe fee2 	bl	8004b78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	3304      	adds	r3, #4
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7fe fedd 	bl	8004b78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8005e78 <xTaskResumeAll+0x124>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d903      	bls.n	8005dd2 <xTaskResumeAll+0x7e>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dce:	4a2a      	ldr	r2, [pc, #168]	@ (8005e78 <xTaskResumeAll+0x124>)
 8005dd0:	6013      	str	r3, [r2, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	4413      	add	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4a27      	ldr	r2, [pc, #156]	@ (8005e7c <xTaskResumeAll+0x128>)
 8005de0:	441a      	add	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	3304      	adds	r3, #4
 8005de6:	4619      	mov	r1, r3
 8005de8:	4610      	mov	r0, r2
 8005dea:	f7fe fe68 	bl	8004abe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df2:	4b23      	ldr	r3, [pc, #140]	@ (8005e80 <xTaskResumeAll+0x12c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d302      	bcc.n	8005e02 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005dfc:	4b21      	ldr	r3, [pc, #132]	@ (8005e84 <xTaskResumeAll+0x130>)
 8005dfe:	2201      	movs	r2, #1
 8005e00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e02:	4b1c      	ldr	r3, [pc, #112]	@ (8005e74 <xTaskResumeAll+0x120>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1cb      	bne.n	8005da2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e10:	f000 fb66 	bl	80064e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005e14:	4b1c      	ldr	r3, [pc, #112]	@ (8005e88 <xTaskResumeAll+0x134>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d010      	beq.n	8005e42 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e20:	f000 f846 	bl	8005eb0 <xTaskIncrementTick>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d002      	beq.n	8005e30 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005e2a:	4b16      	ldr	r3, [pc, #88]	@ (8005e84 <xTaskResumeAll+0x130>)
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1f1      	bne.n	8005e20 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005e3c:	4b12      	ldr	r3, [pc, #72]	@ (8005e88 <xTaskResumeAll+0x134>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e42:	4b10      	ldr	r3, [pc, #64]	@ (8005e84 <xTaskResumeAll+0x130>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d009      	beq.n	8005e5e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8005e8c <xTaskResumeAll+0x138>)
 8005e50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e54:	601a      	str	r2, [r3, #0]
 8005e56:	f3bf 8f4f 	dsb	sy
 8005e5a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e5e:	f001 f8fd 	bl	800705c <vPortExitCritical>

	return xAlreadyYielded;
 8005e62:	68bb      	ldr	r3, [r7, #8]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3710      	adds	r7, #16
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	20000e8c 	.word	0x20000e8c
 8005e70:	20000e64 	.word	0x20000e64
 8005e74:	20000e24 	.word	0x20000e24
 8005e78:	20000e6c 	.word	0x20000e6c
 8005e7c:	20000994 	.word	0x20000994
 8005e80:	20000990 	.word	0x20000990
 8005e84:	20000e78 	.word	0x20000e78
 8005e88:	20000e74 	.word	0x20000e74
 8005e8c:	e000ed04 	.word	0xe000ed04

08005e90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e96:	4b05      	ldr	r3, [pc, #20]	@ (8005eac <xTaskGetTickCount+0x1c>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e9c:	687b      	ldr	r3, [r7, #4]
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	370c      	adds	r7, #12
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	20000e68 	.word	0x20000e68

08005eb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eba:	4b4f      	ldr	r3, [pc, #316]	@ (8005ff8 <xTaskIncrementTick+0x148>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f040 8090 	bne.w	8005fe4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ec4:	4b4d      	ldr	r3, [pc, #308]	@ (8005ffc <xTaskIncrementTick+0x14c>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ecc:	4a4b      	ldr	r2, [pc, #300]	@ (8005ffc <xTaskIncrementTick+0x14c>)
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d121      	bne.n	8005f1c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ed8:	4b49      	ldr	r3, [pc, #292]	@ (8006000 <xTaskIncrementTick+0x150>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00b      	beq.n	8005efa <xTaskIncrementTick+0x4a>
	__asm volatile
 8005ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	603b      	str	r3, [r7, #0]
}
 8005ef4:	bf00      	nop
 8005ef6:	bf00      	nop
 8005ef8:	e7fd      	b.n	8005ef6 <xTaskIncrementTick+0x46>
 8005efa:	4b41      	ldr	r3, [pc, #260]	@ (8006000 <xTaskIncrementTick+0x150>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	4b40      	ldr	r3, [pc, #256]	@ (8006004 <xTaskIncrementTick+0x154>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a3e      	ldr	r2, [pc, #248]	@ (8006000 <xTaskIncrementTick+0x150>)
 8005f06:	6013      	str	r3, [r2, #0]
 8005f08:	4a3e      	ldr	r2, [pc, #248]	@ (8006004 <xTaskIncrementTick+0x154>)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8006008 <xTaskIncrementTick+0x158>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	3301      	adds	r3, #1
 8005f14:	4a3c      	ldr	r2, [pc, #240]	@ (8006008 <xTaskIncrementTick+0x158>)
 8005f16:	6013      	str	r3, [r2, #0]
 8005f18:	f000 fae2 	bl	80064e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f1c:	4b3b      	ldr	r3, [pc, #236]	@ (800600c <xTaskIncrementTick+0x15c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	693a      	ldr	r2, [r7, #16]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d349      	bcc.n	8005fba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f26:	4b36      	ldr	r3, [pc, #216]	@ (8006000 <xTaskIncrementTick+0x150>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d104      	bne.n	8005f3a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f30:	4b36      	ldr	r3, [pc, #216]	@ (800600c <xTaskIncrementTick+0x15c>)
 8005f32:	f04f 32ff 	mov.w	r2, #4294967295
 8005f36:	601a      	str	r2, [r3, #0]
					break;
 8005f38:	e03f      	b.n	8005fba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f3a:	4b31      	ldr	r3, [pc, #196]	@ (8006000 <xTaskIncrementTick+0x150>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d203      	bcs.n	8005f5a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f52:	4a2e      	ldr	r2, [pc, #184]	@ (800600c <xTaskIncrementTick+0x15c>)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f58:	e02f      	b.n	8005fba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7fe fe0a 	bl	8004b78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d004      	beq.n	8005f76 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	3318      	adds	r3, #24
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7fe fe01 	bl	8004b78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f7a:	4b25      	ldr	r3, [pc, #148]	@ (8006010 <xTaskIncrementTick+0x160>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d903      	bls.n	8005f8a <xTaskIncrementTick+0xda>
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f86:	4a22      	ldr	r2, [pc, #136]	@ (8006010 <xTaskIncrementTick+0x160>)
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f8e:	4613      	mov	r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	4413      	add	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	4a1f      	ldr	r2, [pc, #124]	@ (8006014 <xTaskIncrementTick+0x164>)
 8005f98:	441a      	add	r2, r3
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	3304      	adds	r3, #4
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4610      	mov	r0, r2
 8005fa2:	f7fe fd8c 	bl	8004abe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005faa:	4b1b      	ldr	r3, [pc, #108]	@ (8006018 <xTaskIncrementTick+0x168>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d3b8      	bcc.n	8005f26 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fb8:	e7b5      	b.n	8005f26 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005fba:	4b17      	ldr	r3, [pc, #92]	@ (8006018 <xTaskIncrementTick+0x168>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc0:	4914      	ldr	r1, [pc, #80]	@ (8006014 <xTaskIncrementTick+0x164>)
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4413      	add	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	440b      	add	r3, r1
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d901      	bls.n	8005fd6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005fd6:	4b11      	ldr	r3, [pc, #68]	@ (800601c <xTaskIncrementTick+0x16c>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d007      	beq.n	8005fee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	617b      	str	r3, [r7, #20]
 8005fe2:	e004      	b.n	8005fee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8006020 <xTaskIncrementTick+0x170>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	4a0d      	ldr	r2, [pc, #52]	@ (8006020 <xTaskIncrementTick+0x170>)
 8005fec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005fee:	697b      	ldr	r3, [r7, #20]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	20000e8c 	.word	0x20000e8c
 8005ffc:	20000e68 	.word	0x20000e68
 8006000:	20000e1c 	.word	0x20000e1c
 8006004:	20000e20 	.word	0x20000e20
 8006008:	20000e7c 	.word	0x20000e7c
 800600c:	20000e84 	.word	0x20000e84
 8006010:	20000e6c 	.word	0x20000e6c
 8006014:	20000994 	.word	0x20000994
 8006018:	20000990 	.word	0x20000990
 800601c:	20000e78 	.word	0x20000e78
 8006020:	20000e74 	.word	0x20000e74

08006024 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800602a:	4b2b      	ldr	r3, [pc, #172]	@ (80060d8 <vTaskSwitchContext+0xb4>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d003      	beq.n	800603a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006032:	4b2a      	ldr	r3, [pc, #168]	@ (80060dc <vTaskSwitchContext+0xb8>)
 8006034:	2201      	movs	r2, #1
 8006036:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006038:	e047      	b.n	80060ca <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800603a:	4b28      	ldr	r3, [pc, #160]	@ (80060dc <vTaskSwitchContext+0xb8>)
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006040:	4b27      	ldr	r3, [pc, #156]	@ (80060e0 <vTaskSwitchContext+0xbc>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	60fb      	str	r3, [r7, #12]
 8006046:	e011      	b.n	800606c <vTaskSwitchContext+0x48>
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10b      	bne.n	8006066 <vTaskSwitchContext+0x42>
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	607b      	str	r3, [r7, #4]
}
 8006060:	bf00      	nop
 8006062:	bf00      	nop
 8006064:	e7fd      	b.n	8006062 <vTaskSwitchContext+0x3e>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	3b01      	subs	r3, #1
 800606a:	60fb      	str	r3, [r7, #12]
 800606c:	491d      	ldr	r1, [pc, #116]	@ (80060e4 <vTaskSwitchContext+0xc0>)
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	4613      	mov	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	440b      	add	r3, r1
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d0e3      	beq.n	8006048 <vTaskSwitchContext+0x24>
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	4613      	mov	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4a16      	ldr	r2, [pc, #88]	@ (80060e4 <vTaskSwitchContext+0xc0>)
 800608c:	4413      	add	r3, r2
 800608e:	60bb      	str	r3, [r7, #8]
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	605a      	str	r2, [r3, #4]
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	3308      	adds	r3, #8
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d104      	bne.n	80060b0 <vTaskSwitchContext+0x8c>
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	605a      	str	r2, [r3, #4]
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	4a0c      	ldr	r2, [pc, #48]	@ (80060e8 <vTaskSwitchContext+0xc4>)
 80060b8:	6013      	str	r3, [r2, #0]
 80060ba:	4a09      	ldr	r2, [pc, #36]	@ (80060e0 <vTaskSwitchContext+0xbc>)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80060c0:	4b09      	ldr	r3, [pc, #36]	@ (80060e8 <vTaskSwitchContext+0xc4>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	3354      	adds	r3, #84	@ 0x54
 80060c6:	4a09      	ldr	r2, [pc, #36]	@ (80060ec <vTaskSwitchContext+0xc8>)
 80060c8:	6013      	str	r3, [r2, #0]
}
 80060ca:	bf00      	nop
 80060cc:	3714      	adds	r7, #20
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	20000e8c 	.word	0x20000e8c
 80060dc:	20000e78 	.word	0x20000e78
 80060e0:	20000e6c 	.word	0x20000e6c
 80060e4:	20000994 	.word	0x20000994
 80060e8:	20000990 	.word	0x20000990
 80060ec:	20000010 	.word	0x20000010

080060f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10b      	bne.n	8006118 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	60fb      	str	r3, [r7, #12]
}
 8006112:	bf00      	nop
 8006114:	bf00      	nop
 8006116:	e7fd      	b.n	8006114 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006118:	4b07      	ldr	r3, [pc, #28]	@ (8006138 <vTaskPlaceOnEventList+0x48>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	3318      	adds	r3, #24
 800611e:	4619      	mov	r1, r3
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f7fe fcf0 	bl	8004b06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006126:	2101      	movs	r1, #1
 8006128:	6838      	ldr	r0, [r7, #0]
 800612a:	f000 fa87 	bl	800663c <prvAddCurrentTaskToDelayedList>
}
 800612e:	bf00      	nop
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	20000990 	.word	0x20000990

0800613c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10b      	bne.n	8006166 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800614e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006152:	f383 8811 	msr	BASEPRI, r3
 8006156:	f3bf 8f6f 	isb	sy
 800615a:	f3bf 8f4f 	dsb	sy
 800615e:	617b      	str	r3, [r7, #20]
}
 8006160:	bf00      	nop
 8006162:	bf00      	nop
 8006164:	e7fd      	b.n	8006162 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006166:	4b0a      	ldr	r3, [pc, #40]	@ (8006190 <vTaskPlaceOnEventListRestricted+0x54>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	3318      	adds	r3, #24
 800616c:	4619      	mov	r1, r3
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f7fe fca5 	bl	8004abe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d002      	beq.n	8006180 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800617a:	f04f 33ff 	mov.w	r3, #4294967295
 800617e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006180:	6879      	ldr	r1, [r7, #4]
 8006182:	68b8      	ldr	r0, [r7, #8]
 8006184:	f000 fa5a 	bl	800663c <prvAddCurrentTaskToDelayedList>
	}
 8006188:	bf00      	nop
 800618a:	3718      	adds	r7, #24
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	20000990 	.word	0x20000990

08006194 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10b      	bne.n	80061c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	60fb      	str	r3, [r7, #12]
}
 80061bc:	bf00      	nop
 80061be:	bf00      	nop
 80061c0:	e7fd      	b.n	80061be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	3318      	adds	r3, #24
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fe fcd6 	bl	8004b78 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006244 <xTaskRemoveFromEventList+0xb0>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d11d      	bne.n	8006210 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	3304      	adds	r3, #4
 80061d8:	4618      	mov	r0, r3
 80061da:	f7fe fccd 	bl	8004b78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e2:	4b19      	ldr	r3, [pc, #100]	@ (8006248 <xTaskRemoveFromEventList+0xb4>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d903      	bls.n	80061f2 <xTaskRemoveFromEventList+0x5e>
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ee:	4a16      	ldr	r2, [pc, #88]	@ (8006248 <xTaskRemoveFromEventList+0xb4>)
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061f6:	4613      	mov	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4a13      	ldr	r2, [pc, #76]	@ (800624c <xTaskRemoveFromEventList+0xb8>)
 8006200:	441a      	add	r2, r3
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	3304      	adds	r3, #4
 8006206:	4619      	mov	r1, r3
 8006208:	4610      	mov	r0, r2
 800620a:	f7fe fc58 	bl	8004abe <vListInsertEnd>
 800620e:	e005      	b.n	800621c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	3318      	adds	r3, #24
 8006214:	4619      	mov	r1, r3
 8006216:	480e      	ldr	r0, [pc, #56]	@ (8006250 <xTaskRemoveFromEventList+0xbc>)
 8006218:	f7fe fc51 	bl	8004abe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006220:	4b0c      	ldr	r3, [pc, #48]	@ (8006254 <xTaskRemoveFromEventList+0xc0>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006226:	429a      	cmp	r2, r3
 8006228:	d905      	bls.n	8006236 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800622a:	2301      	movs	r3, #1
 800622c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800622e:	4b0a      	ldr	r3, [pc, #40]	@ (8006258 <xTaskRemoveFromEventList+0xc4>)
 8006230:	2201      	movs	r2, #1
 8006232:	601a      	str	r2, [r3, #0]
 8006234:	e001      	b.n	800623a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006236:	2300      	movs	r3, #0
 8006238:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800623a:	697b      	ldr	r3, [r7, #20]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	20000e8c 	.word	0x20000e8c
 8006248:	20000e6c 	.word	0x20000e6c
 800624c:	20000994 	.word	0x20000994
 8006250:	20000e24 	.word	0x20000e24
 8006254:	20000990 	.word	0x20000990
 8006258:	20000e78 	.word	0x20000e78

0800625c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006264:	4b06      	ldr	r3, [pc, #24]	@ (8006280 <vTaskInternalSetTimeOutState+0x24>)
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800626c:	4b05      	ldr	r3, [pc, #20]	@ (8006284 <vTaskInternalSetTimeOutState+0x28>)
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	605a      	str	r2, [r3, #4]
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr
 8006280:	20000e7c 	.word	0x20000e7c
 8006284:	20000e68 	.word	0x20000e68

08006288 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	613b      	str	r3, [r7, #16]
}
 80062aa:	bf00      	nop
 80062ac:	bf00      	nop
 80062ae:	e7fd      	b.n	80062ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10b      	bne.n	80062ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80062b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ba:	f383 8811 	msr	BASEPRI, r3
 80062be:	f3bf 8f6f 	isb	sy
 80062c2:	f3bf 8f4f 	dsb	sy
 80062c6:	60fb      	str	r3, [r7, #12]
}
 80062c8:	bf00      	nop
 80062ca:	bf00      	nop
 80062cc:	e7fd      	b.n	80062ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80062ce:	f000 fe93 	bl	8006ff8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80062d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006348 <xTaskCheckForTimeOut+0xc0>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ea:	d102      	bne.n	80062f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80062ec:	2300      	movs	r3, #0
 80062ee:	61fb      	str	r3, [r7, #28]
 80062f0:	e023      	b.n	800633a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	4b15      	ldr	r3, [pc, #84]	@ (800634c <xTaskCheckForTimeOut+0xc4>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d007      	beq.n	800630e <xTaskCheckForTimeOut+0x86>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	429a      	cmp	r2, r3
 8006306:	d302      	bcc.n	800630e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	61fb      	str	r3, [r7, #28]
 800630c:	e015      	b.n	800633a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	429a      	cmp	r2, r3
 8006316:	d20b      	bcs.n	8006330 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	1ad2      	subs	r2, r2, r3
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7ff ff99 	bl	800625c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
 800632e:	e004      	b.n	800633a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2200      	movs	r2, #0
 8006334:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006336:	2301      	movs	r3, #1
 8006338:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800633a:	f000 fe8f 	bl	800705c <vPortExitCritical>

	return xReturn;
 800633e:	69fb      	ldr	r3, [r7, #28]
}
 8006340:	4618      	mov	r0, r3
 8006342:	3720      	adds	r7, #32
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	20000e68 	.word	0x20000e68
 800634c:	20000e7c 	.word	0x20000e7c

08006350 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006350:	b480      	push	{r7}
 8006352:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006354:	4b03      	ldr	r3, [pc, #12]	@ (8006364 <vTaskMissedYield+0x14>)
 8006356:	2201      	movs	r2, #1
 8006358:	601a      	str	r2, [r3, #0]
}
 800635a:	bf00      	nop
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr
 8006364:	20000e78 	.word	0x20000e78

08006368 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006370:	f000 f852 	bl	8006418 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006374:	4b06      	ldr	r3, [pc, #24]	@ (8006390 <prvIdleTask+0x28>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d9f9      	bls.n	8006370 <prvIdleTask+0x8>
			{
				taskYIELD();
 800637c:	4b05      	ldr	r3, [pc, #20]	@ (8006394 <prvIdleTask+0x2c>)
 800637e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800638c:	e7f0      	b.n	8006370 <prvIdleTask+0x8>
 800638e:	bf00      	nop
 8006390:	20000994 	.word	0x20000994
 8006394:	e000ed04 	.word	0xe000ed04

08006398 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800639e:	2300      	movs	r3, #0
 80063a0:	607b      	str	r3, [r7, #4]
 80063a2:	e00c      	b.n	80063be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	4613      	mov	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4413      	add	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	4a12      	ldr	r2, [pc, #72]	@ (80063f8 <prvInitialiseTaskLists+0x60>)
 80063b0:	4413      	add	r3, r2
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fe fb56 	bl	8004a64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	3301      	adds	r3, #1
 80063bc:	607b      	str	r3, [r7, #4]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2b37      	cmp	r3, #55	@ 0x37
 80063c2:	d9ef      	bls.n	80063a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80063c4:	480d      	ldr	r0, [pc, #52]	@ (80063fc <prvInitialiseTaskLists+0x64>)
 80063c6:	f7fe fb4d 	bl	8004a64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80063ca:	480d      	ldr	r0, [pc, #52]	@ (8006400 <prvInitialiseTaskLists+0x68>)
 80063cc:	f7fe fb4a 	bl	8004a64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80063d0:	480c      	ldr	r0, [pc, #48]	@ (8006404 <prvInitialiseTaskLists+0x6c>)
 80063d2:	f7fe fb47 	bl	8004a64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80063d6:	480c      	ldr	r0, [pc, #48]	@ (8006408 <prvInitialiseTaskLists+0x70>)
 80063d8:	f7fe fb44 	bl	8004a64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063dc:	480b      	ldr	r0, [pc, #44]	@ (800640c <prvInitialiseTaskLists+0x74>)
 80063de:	f7fe fb41 	bl	8004a64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006410 <prvInitialiseTaskLists+0x78>)
 80063e4:	4a05      	ldr	r2, [pc, #20]	@ (80063fc <prvInitialiseTaskLists+0x64>)
 80063e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006414 <prvInitialiseTaskLists+0x7c>)
 80063ea:	4a05      	ldr	r2, [pc, #20]	@ (8006400 <prvInitialiseTaskLists+0x68>)
 80063ec:	601a      	str	r2, [r3, #0]
}
 80063ee:	bf00      	nop
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	20000994 	.word	0x20000994
 80063fc:	20000df4 	.word	0x20000df4
 8006400:	20000e08 	.word	0x20000e08
 8006404:	20000e24 	.word	0x20000e24
 8006408:	20000e38 	.word	0x20000e38
 800640c:	20000e50 	.word	0x20000e50
 8006410:	20000e1c 	.word	0x20000e1c
 8006414:	20000e20 	.word	0x20000e20

08006418 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800641e:	e019      	b.n	8006454 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006420:	f000 fdea 	bl	8006ff8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006424:	4b10      	ldr	r3, [pc, #64]	@ (8006468 <prvCheckTasksWaitingTermination+0x50>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	4618      	mov	r0, r3
 8006432:	f7fe fba1 	bl	8004b78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006436:	4b0d      	ldr	r3, [pc, #52]	@ (800646c <prvCheckTasksWaitingTermination+0x54>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3b01      	subs	r3, #1
 800643c:	4a0b      	ldr	r2, [pc, #44]	@ (800646c <prvCheckTasksWaitingTermination+0x54>)
 800643e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006440:	4b0b      	ldr	r3, [pc, #44]	@ (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	3b01      	subs	r3, #1
 8006446:	4a0a      	ldr	r2, [pc, #40]	@ (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006448:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800644a:	f000 fe07 	bl	800705c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f810 	bl	8006474 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006454:	4b06      	ldr	r3, [pc, #24]	@ (8006470 <prvCheckTasksWaitingTermination+0x58>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1e1      	bne.n	8006420 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800645c:	bf00      	nop
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	20000e38 	.word	0x20000e38
 800646c:	20000e64 	.word	0x20000e64
 8006470:	20000e4c 	.word	0x20000e4c

08006474 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3354      	adds	r3, #84	@ 0x54
 8006480:	4618      	mov	r0, r3
 8006482:	f001 f907 	bl	8007694 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800648c:	2b00      	cmp	r3, #0
 800648e:	d108      	bne.n	80064a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006494:	4618      	mov	r0, r3
 8006496:	f000 ff9f 	bl	80073d8 <vPortFree>
				vPortFree( pxTCB );
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 ff9c 	bl	80073d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064a0:	e019      	b.n	80064d6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d103      	bne.n	80064b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 ff93 	bl	80073d8 <vPortFree>
	}
 80064b2:	e010      	b.n	80064d6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d00b      	beq.n	80064d6 <prvDeleteTCB+0x62>
	__asm volatile
 80064be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c2:	f383 8811 	msr	BASEPRI, r3
 80064c6:	f3bf 8f6f 	isb	sy
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	60fb      	str	r3, [r7, #12]
}
 80064d0:	bf00      	nop
 80064d2:	bf00      	nop
 80064d4:	e7fd      	b.n	80064d2 <prvDeleteTCB+0x5e>
	}
 80064d6:	bf00      	nop
 80064d8:	3710      	adds	r7, #16
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
	...

080064e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006518 <prvResetNextTaskUnblockTime+0x38>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d104      	bne.n	80064fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064f0:	4b0a      	ldr	r3, [pc, #40]	@ (800651c <prvResetNextTaskUnblockTime+0x3c>)
 80064f2:	f04f 32ff 	mov.w	r2, #4294967295
 80064f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064f8:	e008      	b.n	800650c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064fa:	4b07      	ldr	r3, [pc, #28]	@ (8006518 <prvResetNextTaskUnblockTime+0x38>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	4a04      	ldr	r2, [pc, #16]	@ (800651c <prvResetNextTaskUnblockTime+0x3c>)
 800650a:	6013      	str	r3, [r2, #0]
}
 800650c:	bf00      	nop
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr
 8006518:	20000e1c 	.word	0x20000e1c
 800651c:	20000e84 	.word	0x20000e84

08006520 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006526:	4b0b      	ldr	r3, [pc, #44]	@ (8006554 <xTaskGetSchedulerState+0x34>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d102      	bne.n	8006534 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800652e:	2301      	movs	r3, #1
 8006530:	607b      	str	r3, [r7, #4]
 8006532:	e008      	b.n	8006546 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006534:	4b08      	ldr	r3, [pc, #32]	@ (8006558 <xTaskGetSchedulerState+0x38>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d102      	bne.n	8006542 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800653c:	2302      	movs	r3, #2
 800653e:	607b      	str	r3, [r7, #4]
 8006540:	e001      	b.n	8006546 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006542:	2300      	movs	r3, #0
 8006544:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006546:	687b      	ldr	r3, [r7, #4]
	}
 8006548:	4618      	mov	r0, r3
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	20000e70 	.word	0x20000e70
 8006558:	20000e8c 	.word	0x20000e8c

0800655c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006568:	2300      	movs	r3, #0
 800656a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d058      	beq.n	8006624 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006572:	4b2f      	ldr	r3, [pc, #188]	@ (8006630 <xTaskPriorityDisinherit+0xd4>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	429a      	cmp	r2, r3
 800657a:	d00b      	beq.n	8006594 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006580:	f383 8811 	msr	BASEPRI, r3
 8006584:	f3bf 8f6f 	isb	sy
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	60fb      	str	r3, [r7, #12]
}
 800658e:	bf00      	nop
 8006590:	bf00      	nop
 8006592:	e7fd      	b.n	8006590 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006598:	2b00      	cmp	r3, #0
 800659a:	d10b      	bne.n	80065b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800659c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a0:	f383 8811 	msr	BASEPRI, r3
 80065a4:	f3bf 8f6f 	isb	sy
 80065a8:	f3bf 8f4f 	dsb	sy
 80065ac:	60bb      	str	r3, [r7, #8]
}
 80065ae:	bf00      	nop
 80065b0:	bf00      	nop
 80065b2:	e7fd      	b.n	80065b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065b8:	1e5a      	subs	r2, r3, #1
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d02c      	beq.n	8006624 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d128      	bne.n	8006624 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	3304      	adds	r3, #4
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7fe face 	bl	8004b78 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006634 <xTaskPriorityDisinherit+0xd8>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d903      	bls.n	8006604 <xTaskPriorityDisinherit+0xa8>
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006600:	4a0c      	ldr	r2, [pc, #48]	@ (8006634 <xTaskPriorityDisinherit+0xd8>)
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4a09      	ldr	r2, [pc, #36]	@ (8006638 <xTaskPriorityDisinherit+0xdc>)
 8006612:	441a      	add	r2, r3
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	3304      	adds	r3, #4
 8006618:	4619      	mov	r1, r3
 800661a:	4610      	mov	r0, r2
 800661c:	f7fe fa4f 	bl	8004abe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006620:	2301      	movs	r3, #1
 8006622:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006624:	697b      	ldr	r3, [r7, #20]
	}
 8006626:	4618      	mov	r0, r3
 8006628:	3718      	adds	r7, #24
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	20000990 	.word	0x20000990
 8006634:	20000e6c 	.word	0x20000e6c
 8006638:	20000994 	.word	0x20000994

0800663c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006646:	4b21      	ldr	r3, [pc, #132]	@ (80066cc <prvAddCurrentTaskToDelayedList+0x90>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800664c:	4b20      	ldr	r3, [pc, #128]	@ (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3304      	adds	r3, #4
 8006652:	4618      	mov	r0, r3
 8006654:	f7fe fa90 	bl	8004b78 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665e:	d10a      	bne.n	8006676 <prvAddCurrentTaskToDelayedList+0x3a>
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d007      	beq.n	8006676 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006666:	4b1a      	ldr	r3, [pc, #104]	@ (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3304      	adds	r3, #4
 800666c:	4619      	mov	r1, r3
 800666e:	4819      	ldr	r0, [pc, #100]	@ (80066d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006670:	f7fe fa25 	bl	8004abe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006674:	e026      	b.n	80066c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4413      	add	r3, r2
 800667c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800667e:	4b14      	ldr	r3, [pc, #80]	@ (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68ba      	ldr	r2, [r7, #8]
 8006684:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006686:	68ba      	ldr	r2, [r7, #8]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	429a      	cmp	r2, r3
 800668c:	d209      	bcs.n	80066a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800668e:	4b12      	ldr	r3, [pc, #72]	@ (80066d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	4b0f      	ldr	r3, [pc, #60]	@ (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3304      	adds	r3, #4
 8006698:	4619      	mov	r1, r3
 800669a:	4610      	mov	r0, r2
 800669c:	f7fe fa33 	bl	8004b06 <vListInsert>
}
 80066a0:	e010      	b.n	80066c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066a2:	4b0e      	ldr	r3, [pc, #56]	@ (80066dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	4b0a      	ldr	r3, [pc, #40]	@ (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	3304      	adds	r3, #4
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f7fe fa29 	bl	8004b06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80066b4:	4b0a      	ldr	r3, [pc, #40]	@ (80066e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d202      	bcs.n	80066c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80066be:	4a08      	ldr	r2, [pc, #32]	@ (80066e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	6013      	str	r3, [r2, #0]
}
 80066c4:	bf00      	nop
 80066c6:	3710      	adds	r7, #16
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	20000e68 	.word	0x20000e68
 80066d0:	20000990 	.word	0x20000990
 80066d4:	20000e50 	.word	0x20000e50
 80066d8:	20000e20 	.word	0x20000e20
 80066dc:	20000e1c 	.word	0x20000e1c
 80066e0:	20000e84 	.word	0x20000e84

080066e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b08a      	sub	sp, #40	@ 0x28
 80066e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80066ea:	2300      	movs	r3, #0
 80066ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80066ee:	f000 fb13 	bl	8006d18 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80066f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006768 <xTimerCreateTimerTask+0x84>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d021      	beq.n	800673e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80066fa:	2300      	movs	r3, #0
 80066fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80066fe:	2300      	movs	r3, #0
 8006700:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006702:	1d3a      	adds	r2, r7, #4
 8006704:	f107 0108 	add.w	r1, r7, #8
 8006708:	f107 030c 	add.w	r3, r7, #12
 800670c:	4618      	mov	r0, r3
 800670e:	f7fe f98f 	bl	8004a30 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006712:	6879      	ldr	r1, [r7, #4]
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	9202      	str	r2, [sp, #8]
 800671a:	9301      	str	r3, [sp, #4]
 800671c:	2304      	movs	r3, #4
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	2300      	movs	r3, #0
 8006722:	460a      	mov	r2, r1
 8006724:	4911      	ldr	r1, [pc, #68]	@ (800676c <xTimerCreateTimerTask+0x88>)
 8006726:	4812      	ldr	r0, [pc, #72]	@ (8006770 <xTimerCreateTimerTask+0x8c>)
 8006728:	f7fe ff86 	bl	8005638 <xTaskCreateStatic>
 800672c:	4603      	mov	r3, r0
 800672e:	4a11      	ldr	r2, [pc, #68]	@ (8006774 <xTimerCreateTimerTask+0x90>)
 8006730:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006732:	4b10      	ldr	r3, [pc, #64]	@ (8006774 <xTimerCreateTimerTask+0x90>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800673a:	2301      	movs	r3, #1
 800673c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10b      	bne.n	800675c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	613b      	str	r3, [r7, #16]
}
 8006756:	bf00      	nop
 8006758:	bf00      	nop
 800675a:	e7fd      	b.n	8006758 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800675c:	697b      	ldr	r3, [r7, #20]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	20000ec0 	.word	0x20000ec0
 800676c:	08008264 	.word	0x08008264
 8006770:	080068b1 	.word	0x080068b1
 8006774:	20000ec4 	.word	0x20000ec4

08006778 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b08a      	sub	sp, #40	@ 0x28
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
 8006784:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006786:	2300      	movs	r3, #0
 8006788:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10b      	bne.n	80067a8 <xTimerGenericCommand+0x30>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	623b      	str	r3, [r7, #32]
}
 80067a2:	bf00      	nop
 80067a4:	bf00      	nop
 80067a6:	e7fd      	b.n	80067a4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80067a8:	4b19      	ldr	r3, [pc, #100]	@ (8006810 <xTimerGenericCommand+0x98>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d02a      	beq.n	8006806 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b05      	cmp	r3, #5
 80067c0:	dc18      	bgt.n	80067f4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80067c2:	f7ff fead 	bl	8006520 <xTaskGetSchedulerState>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d109      	bne.n	80067e0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80067cc:	4b10      	ldr	r3, [pc, #64]	@ (8006810 <xTimerGenericCommand+0x98>)
 80067ce:	6818      	ldr	r0, [r3, #0]
 80067d0:	f107 0110 	add.w	r1, r7, #16
 80067d4:	2300      	movs	r3, #0
 80067d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067d8:	f7fe fb3e 	bl	8004e58 <xQueueGenericSend>
 80067dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80067de:	e012      	b.n	8006806 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80067e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006810 <xTimerGenericCommand+0x98>)
 80067e2:	6818      	ldr	r0, [r3, #0]
 80067e4:	f107 0110 	add.w	r1, r7, #16
 80067e8:	2300      	movs	r3, #0
 80067ea:	2200      	movs	r2, #0
 80067ec:	f7fe fb34 	bl	8004e58 <xQueueGenericSend>
 80067f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80067f2:	e008      	b.n	8006806 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80067f4:	4b06      	ldr	r3, [pc, #24]	@ (8006810 <xTimerGenericCommand+0x98>)
 80067f6:	6818      	ldr	r0, [r3, #0]
 80067f8:	f107 0110 	add.w	r1, r7, #16
 80067fc:	2300      	movs	r3, #0
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	f7fe fc2c 	bl	800505c <xQueueGenericSendFromISR>
 8006804:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006808:	4618      	mov	r0, r3
 800680a:	3728      	adds	r7, #40	@ 0x28
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}
 8006810:	20000ec0 	.word	0x20000ec0

08006814 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b088      	sub	sp, #32
 8006818:	af02      	add	r7, sp, #8
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800681e:	4b23      	ldr	r3, [pc, #140]	@ (80068ac <prvProcessExpiredTimer+0x98>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	3304      	adds	r3, #4
 800682c:	4618      	mov	r0, r3
 800682e:	f7fe f9a3 	bl	8004b78 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006838:	f003 0304 	and.w	r3, r3, #4
 800683c:	2b00      	cmp	r3, #0
 800683e:	d023      	beq.n	8006888 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	699a      	ldr	r2, [r3, #24]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	18d1      	adds	r1, r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	6978      	ldr	r0, [r7, #20]
 800684e:	f000 f8d5 	bl	80069fc <prvInsertTimerInActiveList>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d020      	beq.n	800689a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006858:	2300      	movs	r3, #0
 800685a:	9300      	str	r3, [sp, #0]
 800685c:	2300      	movs	r3, #0
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	2100      	movs	r1, #0
 8006862:	6978      	ldr	r0, [r7, #20]
 8006864:	f7ff ff88 	bl	8006778 <xTimerGenericCommand>
 8006868:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d114      	bne.n	800689a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006874:	f383 8811 	msr	BASEPRI, r3
 8006878:	f3bf 8f6f 	isb	sy
 800687c:	f3bf 8f4f 	dsb	sy
 8006880:	60fb      	str	r3, [r7, #12]
}
 8006882:	bf00      	nop
 8006884:	bf00      	nop
 8006886:	e7fd      	b.n	8006884 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800688e:	f023 0301 	bic.w	r3, r3, #1
 8006892:	b2da      	uxtb	r2, r3
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	6978      	ldr	r0, [r7, #20]
 80068a0:	4798      	blx	r3
}
 80068a2:	bf00      	nop
 80068a4:	3718      	adds	r7, #24
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	bf00      	nop
 80068ac:	20000eb8 	.word	0x20000eb8

080068b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80068b8:	f107 0308 	add.w	r3, r7, #8
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 f859 	bl	8006974 <prvGetNextExpireTime>
 80068c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	4619      	mov	r1, r3
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 f805 	bl	80068d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80068ce:	f000 f8d7 	bl	8006a80 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80068d2:	bf00      	nop
 80068d4:	e7f0      	b.n	80068b8 <prvTimerTask+0x8>
	...

080068d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80068e2:	f7ff fa29 	bl	8005d38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80068e6:	f107 0308 	add.w	r3, r7, #8
 80068ea:	4618      	mov	r0, r3
 80068ec:	f000 f866 	bl	80069bc <prvSampleTimeNow>
 80068f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d130      	bne.n	800695a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10a      	bne.n	8006914 <prvProcessTimerOrBlockTask+0x3c>
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	429a      	cmp	r2, r3
 8006904:	d806      	bhi.n	8006914 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006906:	f7ff fa25 	bl	8005d54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800690a:	68f9      	ldr	r1, [r7, #12]
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f7ff ff81 	bl	8006814 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006912:	e024      	b.n	800695e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d008      	beq.n	800692c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800691a:	4b13      	ldr	r3, [pc, #76]	@ (8006968 <prvProcessTimerOrBlockTask+0x90>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d101      	bne.n	8006928 <prvProcessTimerOrBlockTask+0x50>
 8006924:	2301      	movs	r3, #1
 8006926:	e000      	b.n	800692a <prvProcessTimerOrBlockTask+0x52>
 8006928:	2300      	movs	r3, #0
 800692a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800692c:	4b0f      	ldr	r3, [pc, #60]	@ (800696c <prvProcessTimerOrBlockTask+0x94>)
 800692e:	6818      	ldr	r0, [r3, #0]
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	683a      	ldr	r2, [r7, #0]
 8006938:	4619      	mov	r1, r3
 800693a:	f7fe fe49 	bl	80055d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800693e:	f7ff fa09 	bl	8005d54 <xTaskResumeAll>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10a      	bne.n	800695e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006948:	4b09      	ldr	r3, [pc, #36]	@ (8006970 <prvProcessTimerOrBlockTask+0x98>)
 800694a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800694e:	601a      	str	r2, [r3, #0]
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	f3bf 8f6f 	isb	sy
}
 8006958:	e001      	b.n	800695e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800695a:	f7ff f9fb 	bl	8005d54 <xTaskResumeAll>
}
 800695e:	bf00      	nop
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	20000ebc 	.word	0x20000ebc
 800696c:	20000ec0 	.word	0x20000ec0
 8006970:	e000ed04 	.word	0xe000ed04

08006974 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800697c:	4b0e      	ldr	r3, [pc, #56]	@ (80069b8 <prvGetNextExpireTime+0x44>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d101      	bne.n	800698a <prvGetNextExpireTime+0x16>
 8006986:	2201      	movs	r2, #1
 8006988:	e000      	b.n	800698c <prvGetNextExpireTime+0x18>
 800698a:	2200      	movs	r2, #0
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d105      	bne.n	80069a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006998:	4b07      	ldr	r3, [pc, #28]	@ (80069b8 <prvGetNextExpireTime+0x44>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	60fb      	str	r3, [r7, #12]
 80069a2:	e001      	b.n	80069a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80069a4:	2300      	movs	r3, #0
 80069a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80069a8:	68fb      	ldr	r3, [r7, #12]
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3714      	adds	r7, #20
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	20000eb8 	.word	0x20000eb8

080069bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80069c4:	f7ff fa64 	bl	8005e90 <xTaskGetTickCount>
 80069c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80069ca:	4b0b      	ldr	r3, [pc, #44]	@ (80069f8 <prvSampleTimeNow+0x3c>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d205      	bcs.n	80069e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80069d4:	f000 f93a 	bl	8006c4c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	601a      	str	r2, [r3, #0]
 80069de:	e002      	b.n	80069e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80069e6:	4a04      	ldr	r2, [pc, #16]	@ (80069f8 <prvSampleTimeNow+0x3c>)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80069ec:	68fb      	ldr	r3, [r7, #12]
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3710      	adds	r7, #16
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	20000ec8 	.word	0x20000ec8

080069fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b086      	sub	sp, #24
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
 8006a08:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d812      	bhi.n	8006a48 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	1ad2      	subs	r2, r2, r3
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d302      	bcc.n	8006a36 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006a30:	2301      	movs	r3, #1
 8006a32:	617b      	str	r3, [r7, #20]
 8006a34:	e01b      	b.n	8006a6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006a36:	4b10      	ldr	r3, [pc, #64]	@ (8006a78 <prvInsertTimerInActiveList+0x7c>)
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	3304      	adds	r3, #4
 8006a3e:	4619      	mov	r1, r3
 8006a40:	4610      	mov	r0, r2
 8006a42:	f7fe f860 	bl	8004b06 <vListInsert>
 8006a46:	e012      	b.n	8006a6e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d206      	bcs.n	8006a5e <prvInsertTimerInActiveList+0x62>
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d302      	bcc.n	8006a5e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	617b      	str	r3, [r7, #20]
 8006a5c:	e007      	b.n	8006a6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a5e:	4b07      	ldr	r3, [pc, #28]	@ (8006a7c <prvInsertTimerInActiveList+0x80>)
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	3304      	adds	r3, #4
 8006a66:	4619      	mov	r1, r3
 8006a68:	4610      	mov	r0, r2
 8006a6a:	f7fe f84c 	bl	8004b06 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006a6e:	697b      	ldr	r3, [r7, #20]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3718      	adds	r7, #24
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	20000ebc 	.word	0x20000ebc
 8006a7c:	20000eb8 	.word	0x20000eb8

08006a80 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b08e      	sub	sp, #56	@ 0x38
 8006a84:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006a86:	e0ce      	b.n	8006c26 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	da19      	bge.n	8006ac2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006a8e:	1d3b      	adds	r3, r7, #4
 8006a90:	3304      	adds	r3, #4
 8006a92:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10b      	bne.n	8006ab2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a9e:	f383 8811 	msr	BASEPRI, r3
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	61fb      	str	r3, [r7, #28]
}
 8006aac:	bf00      	nop
 8006aae:	bf00      	nop
 8006ab0:	e7fd      	b.n	8006aae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ab8:	6850      	ldr	r0, [r2, #4]
 8006aba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006abc:	6892      	ldr	r2, [r2, #8]
 8006abe:	4611      	mov	r1, r2
 8006ac0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f2c0 80ae 	blt.w	8006c26 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d004      	beq.n	8006ae0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad8:	3304      	adds	r3, #4
 8006ada:	4618      	mov	r0, r3
 8006adc:	f7fe f84c 	bl	8004b78 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ae0:	463b      	mov	r3, r7
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff ff6a 	bl	80069bc <prvSampleTimeNow>
 8006ae8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b09      	cmp	r3, #9
 8006aee:	f200 8097 	bhi.w	8006c20 <prvProcessReceivedCommands+0x1a0>
 8006af2:	a201      	add	r2, pc, #4	@ (adr r2, 8006af8 <prvProcessReceivedCommands+0x78>)
 8006af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af8:	08006b21 	.word	0x08006b21
 8006afc:	08006b21 	.word	0x08006b21
 8006b00:	08006b21 	.word	0x08006b21
 8006b04:	08006b97 	.word	0x08006b97
 8006b08:	08006bab 	.word	0x08006bab
 8006b0c:	08006bf7 	.word	0x08006bf7
 8006b10:	08006b21 	.word	0x08006b21
 8006b14:	08006b21 	.word	0x08006b21
 8006b18:	08006b97 	.word	0x08006b97
 8006b1c:	08006bab 	.word	0x08006bab
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b26:	f043 0301 	orr.w	r3, r3, #1
 8006b2a:	b2da      	uxtb	r2, r3
 8006b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b32:	68ba      	ldr	r2, [r7, #8]
 8006b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	18d1      	adds	r1, r2, r3
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b40:	f7ff ff5c 	bl	80069fc <prvInsertTimerInActiveList>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d06c      	beq.n	8006c24 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b50:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b58:	f003 0304 	and.w	r3, r3, #4
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d061      	beq.n	8006c24 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	441a      	add	r2, r3
 8006b68:	2300      	movs	r3, #0
 8006b6a:	9300      	str	r3, [sp, #0]
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	2100      	movs	r1, #0
 8006b70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b72:	f7ff fe01 	bl	8006778 <xTimerGenericCommand>
 8006b76:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006b78:	6a3b      	ldr	r3, [r7, #32]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d152      	bne.n	8006c24 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b82:	f383 8811 	msr	BASEPRI, r3
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	61bb      	str	r3, [r7, #24]
}
 8006b90:	bf00      	nop
 8006b92:	bf00      	nop
 8006b94:	e7fd      	b.n	8006b92 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b9c:	f023 0301 	bic.w	r3, r3, #1
 8006ba0:	b2da      	uxtb	r2, r3
 8006ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ba8:	e03d      	b.n	8006c26 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bb0:	f043 0301 	orr.w	r3, r3, #1
 8006bb4:	b2da      	uxtb	r2, r3
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10b      	bne.n	8006be2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bce:	f383 8811 	msr	BASEPRI, r3
 8006bd2:	f3bf 8f6f 	isb	sy
 8006bd6:	f3bf 8f4f 	dsb	sy
 8006bda:	617b      	str	r3, [r7, #20]
}
 8006bdc:	bf00      	nop
 8006bde:	bf00      	nop
 8006be0:	e7fd      	b.n	8006bde <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be4:	699a      	ldr	r2, [r3, #24]
 8006be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be8:	18d1      	adds	r1, r2, r3
 8006bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bf0:	f7ff ff04 	bl	80069fc <prvInsertTimerInActiveList>
					break;
 8006bf4:	e017      	b.n	8006c26 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bfc:	f003 0302 	and.w	r3, r3, #2
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d103      	bne.n	8006c0c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006c04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c06:	f000 fbe7 	bl	80073d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c0a:	e00c      	b.n	8006c26 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c12:	f023 0301 	bic.w	r3, r3, #1
 8006c16:	b2da      	uxtb	r2, r3
 8006c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006c1e:	e002      	b.n	8006c26 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006c20:	bf00      	nop
 8006c22:	e000      	b.n	8006c26 <prvProcessReceivedCommands+0x1a6>
					break;
 8006c24:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c26:	4b08      	ldr	r3, [pc, #32]	@ (8006c48 <prvProcessReceivedCommands+0x1c8>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	1d39      	adds	r1, r7, #4
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7fe fab2 	bl	8005198 <xQueueReceive>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f47f af26 	bne.w	8006a88 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006c3c:	bf00      	nop
 8006c3e:	bf00      	nop
 8006c40:	3730      	adds	r7, #48	@ 0x30
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20000ec0 	.word	0x20000ec0

08006c4c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b088      	sub	sp, #32
 8006c50:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c52:	e049      	b.n	8006ce8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c54:	4b2e      	ldr	r3, [pc, #184]	@ (8006d10 <prvSwitchTimerLists+0xc4>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8006d10 <prvSwitchTimerLists+0xc4>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	3304      	adds	r3, #4
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7fd ff83 	bl	8004b78 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c80:	f003 0304 	and.w	r3, r3, #4
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d02f      	beq.n	8006ce8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4413      	add	r3, r2
 8006c90:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d90e      	bls.n	8006cb8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	68ba      	ldr	r2, [r7, #8]
 8006c9e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8006d10 <prvSwitchTimerLists+0xc4>)
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	3304      	adds	r3, #4
 8006cae:	4619      	mov	r1, r3
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	f7fd ff28 	bl	8004b06 <vListInsert>
 8006cb6:	e017      	b.n	8006ce8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006cb8:	2300      	movs	r3, #0
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	693a      	ldr	r2, [r7, #16]
 8006cc0:	2100      	movs	r1, #0
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f7ff fd58 	bl	8006778 <xTimerGenericCommand>
 8006cc8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d10b      	bne.n	8006ce8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd4:	f383 8811 	msr	BASEPRI, r3
 8006cd8:	f3bf 8f6f 	isb	sy
 8006cdc:	f3bf 8f4f 	dsb	sy
 8006ce0:	603b      	str	r3, [r7, #0]
}
 8006ce2:	bf00      	nop
 8006ce4:	bf00      	nop
 8006ce6:	e7fd      	b.n	8006ce4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ce8:	4b09      	ldr	r3, [pc, #36]	@ (8006d10 <prvSwitchTimerLists+0xc4>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1b0      	bne.n	8006c54 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006cf2:	4b07      	ldr	r3, [pc, #28]	@ (8006d10 <prvSwitchTimerLists+0xc4>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006cf8:	4b06      	ldr	r3, [pc, #24]	@ (8006d14 <prvSwitchTimerLists+0xc8>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a04      	ldr	r2, [pc, #16]	@ (8006d10 <prvSwitchTimerLists+0xc4>)
 8006cfe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006d00:	4a04      	ldr	r2, [pc, #16]	@ (8006d14 <prvSwitchTimerLists+0xc8>)
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	6013      	str	r3, [r2, #0]
}
 8006d06:	bf00      	nop
 8006d08:	3718      	adds	r7, #24
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	20000eb8 	.word	0x20000eb8
 8006d14:	20000ebc 	.word	0x20000ebc

08006d18 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b082      	sub	sp, #8
 8006d1c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006d1e:	f000 f96b 	bl	8006ff8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006d22:	4b15      	ldr	r3, [pc, #84]	@ (8006d78 <prvCheckForValidListAndQueue+0x60>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d120      	bne.n	8006d6c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d2a:	4814      	ldr	r0, [pc, #80]	@ (8006d7c <prvCheckForValidListAndQueue+0x64>)
 8006d2c:	f7fd fe9a 	bl	8004a64 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d30:	4813      	ldr	r0, [pc, #76]	@ (8006d80 <prvCheckForValidListAndQueue+0x68>)
 8006d32:	f7fd fe97 	bl	8004a64 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d36:	4b13      	ldr	r3, [pc, #76]	@ (8006d84 <prvCheckForValidListAndQueue+0x6c>)
 8006d38:	4a10      	ldr	r2, [pc, #64]	@ (8006d7c <prvCheckForValidListAndQueue+0x64>)
 8006d3a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d3c:	4b12      	ldr	r3, [pc, #72]	@ (8006d88 <prvCheckForValidListAndQueue+0x70>)
 8006d3e:	4a10      	ldr	r2, [pc, #64]	@ (8006d80 <prvCheckForValidListAndQueue+0x68>)
 8006d40:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d42:	2300      	movs	r3, #0
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	4b11      	ldr	r3, [pc, #68]	@ (8006d8c <prvCheckForValidListAndQueue+0x74>)
 8006d48:	4a11      	ldr	r2, [pc, #68]	@ (8006d90 <prvCheckForValidListAndQueue+0x78>)
 8006d4a:	2110      	movs	r1, #16
 8006d4c:	200a      	movs	r0, #10
 8006d4e:	f7fd ffa7 	bl	8004ca0 <xQueueGenericCreateStatic>
 8006d52:	4603      	mov	r3, r0
 8006d54:	4a08      	ldr	r2, [pc, #32]	@ (8006d78 <prvCheckForValidListAndQueue+0x60>)
 8006d56:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d58:	4b07      	ldr	r3, [pc, #28]	@ (8006d78 <prvCheckForValidListAndQueue+0x60>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d005      	beq.n	8006d6c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d60:	4b05      	ldr	r3, [pc, #20]	@ (8006d78 <prvCheckForValidListAndQueue+0x60>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	490b      	ldr	r1, [pc, #44]	@ (8006d94 <prvCheckForValidListAndQueue+0x7c>)
 8006d66:	4618      	mov	r0, r3
 8006d68:	f7fe fc08 	bl	800557c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d6c:	f000 f976 	bl	800705c <vPortExitCritical>
}
 8006d70:	bf00      	nop
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	20000ec0 	.word	0x20000ec0
 8006d7c:	20000e90 	.word	0x20000e90
 8006d80:	20000ea4 	.word	0x20000ea4
 8006d84:	20000eb8 	.word	0x20000eb8
 8006d88:	20000ebc 	.word	0x20000ebc
 8006d8c:	20000f6c 	.word	0x20000f6c
 8006d90:	20000ecc 	.word	0x20000ecc
 8006d94:	0800826c 	.word	0x0800826c

08006d98 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	3b04      	subs	r3, #4
 8006da8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006db0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3b04      	subs	r3, #4
 8006db6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	f023 0201 	bic.w	r2, r3, #1
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	3b04      	subs	r3, #4
 8006dc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8006dfc <pxPortInitialiseStack+0x64>)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3b14      	subs	r3, #20
 8006dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	3b04      	subs	r3, #4
 8006dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f06f 0202 	mvn.w	r2, #2
 8006de6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	3b20      	subs	r3, #32
 8006dec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006dee:	68fb      	ldr	r3, [r7, #12]
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3714      	adds	r7, #20
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr
 8006dfc:	08006e01 	.word	0x08006e01

08006e00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e06:	2300      	movs	r3, #0
 8006e08:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e0a:	4b13      	ldr	r3, [pc, #76]	@ (8006e58 <prvTaskExitError+0x58>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d00b      	beq.n	8006e2c <prvTaskExitError+0x2c>
	__asm volatile
 8006e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e18:	f383 8811 	msr	BASEPRI, r3
 8006e1c:	f3bf 8f6f 	isb	sy
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	60fb      	str	r3, [r7, #12]
}
 8006e26:	bf00      	nop
 8006e28:	bf00      	nop
 8006e2a:	e7fd      	b.n	8006e28 <prvTaskExitError+0x28>
	__asm volatile
 8006e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e30:	f383 8811 	msr	BASEPRI, r3
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	60bb      	str	r3, [r7, #8]
}
 8006e3e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e40:	bf00      	nop
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d0fc      	beq.n	8006e42 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e48:	bf00      	nop
 8006e4a:	bf00      	nop
 8006e4c:	3714      	adds	r7, #20
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop
 8006e58:	2000000c 	.word	0x2000000c
 8006e5c:	00000000 	.word	0x00000000

08006e60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e60:	4b07      	ldr	r3, [pc, #28]	@ (8006e80 <pxCurrentTCBConst2>)
 8006e62:	6819      	ldr	r1, [r3, #0]
 8006e64:	6808      	ldr	r0, [r1, #0]
 8006e66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e6a:	f380 8809 	msr	PSP, r0
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f04f 0000 	mov.w	r0, #0
 8006e76:	f380 8811 	msr	BASEPRI, r0
 8006e7a:	4770      	bx	lr
 8006e7c:	f3af 8000 	nop.w

08006e80 <pxCurrentTCBConst2>:
 8006e80:	20000990 	.word	0x20000990
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e84:	bf00      	nop
 8006e86:	bf00      	nop

08006e88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e88:	4808      	ldr	r0, [pc, #32]	@ (8006eac <prvPortStartFirstTask+0x24>)
 8006e8a:	6800      	ldr	r0, [r0, #0]
 8006e8c:	6800      	ldr	r0, [r0, #0]
 8006e8e:	f380 8808 	msr	MSP, r0
 8006e92:	f04f 0000 	mov.w	r0, #0
 8006e96:	f380 8814 	msr	CONTROL, r0
 8006e9a:	b662      	cpsie	i
 8006e9c:	b661      	cpsie	f
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	df00      	svc	0
 8006ea8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006eaa:	bf00      	nop
 8006eac:	e000ed08 	.word	0xe000ed08

08006eb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006eb6:	4b47      	ldr	r3, [pc, #284]	@ (8006fd4 <xPortStartScheduler+0x124>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a47      	ldr	r2, [pc, #284]	@ (8006fd8 <xPortStartScheduler+0x128>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d10b      	bne.n	8006ed8 <xPortStartScheduler+0x28>
	__asm volatile
 8006ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec4:	f383 8811 	msr	BASEPRI, r3
 8006ec8:	f3bf 8f6f 	isb	sy
 8006ecc:	f3bf 8f4f 	dsb	sy
 8006ed0:	60fb      	str	r3, [r7, #12]
}
 8006ed2:	bf00      	nop
 8006ed4:	bf00      	nop
 8006ed6:	e7fd      	b.n	8006ed4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006ed8:	4b3e      	ldr	r3, [pc, #248]	@ (8006fd4 <xPortStartScheduler+0x124>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a3f      	ldr	r2, [pc, #252]	@ (8006fdc <xPortStartScheduler+0x12c>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d10b      	bne.n	8006efa <xPortStartScheduler+0x4a>
	__asm volatile
 8006ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	613b      	str	r3, [r7, #16]
}
 8006ef4:	bf00      	nop
 8006ef6:	bf00      	nop
 8006ef8:	e7fd      	b.n	8006ef6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006efa:	4b39      	ldr	r3, [pc, #228]	@ (8006fe0 <xPortStartScheduler+0x130>)
 8006efc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	22ff      	movs	r2, #255	@ 0xff
 8006f0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f14:	78fb      	ldrb	r3, [r7, #3]
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006f1c:	b2da      	uxtb	r2, r3
 8006f1e:	4b31      	ldr	r3, [pc, #196]	@ (8006fe4 <xPortStartScheduler+0x134>)
 8006f20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f22:	4b31      	ldr	r3, [pc, #196]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f24:	2207      	movs	r2, #7
 8006f26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f28:	e009      	b.n	8006f3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	4a2d      	ldr	r2, [pc, #180]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f34:	78fb      	ldrb	r3, [r7, #3]
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f3e:	78fb      	ldrb	r3, [r7, #3]
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f46:	2b80      	cmp	r3, #128	@ 0x80
 8006f48:	d0ef      	beq.n	8006f2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f4a:	4b27      	ldr	r3, [pc, #156]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f1c3 0307 	rsb	r3, r3, #7
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	d00b      	beq.n	8006f6e <xPortStartScheduler+0xbe>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5a:	f383 8811 	msr	BASEPRI, r3
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	f3bf 8f4f 	dsb	sy
 8006f66:	60bb      	str	r3, [r7, #8]
}
 8006f68:	bf00      	nop
 8006f6a:	bf00      	nop
 8006f6c:	e7fd      	b.n	8006f6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	021b      	lsls	r3, r3, #8
 8006f74:	4a1c      	ldr	r2, [pc, #112]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f78:	4b1b      	ldr	r3, [pc, #108]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006f80:	4a19      	ldr	r2, [pc, #100]	@ (8006fe8 <xPortStartScheduler+0x138>)
 8006f82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	b2da      	uxtb	r2, r3
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f8c:	4b17      	ldr	r3, [pc, #92]	@ (8006fec <xPortStartScheduler+0x13c>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a16      	ldr	r2, [pc, #88]	@ (8006fec <xPortStartScheduler+0x13c>)
 8006f92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006f96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f98:	4b14      	ldr	r3, [pc, #80]	@ (8006fec <xPortStartScheduler+0x13c>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a13      	ldr	r2, [pc, #76]	@ (8006fec <xPortStartScheduler+0x13c>)
 8006f9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006fa2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006fa4:	f000 f8da 	bl	800715c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006fa8:	4b11      	ldr	r3, [pc, #68]	@ (8006ff0 <xPortStartScheduler+0x140>)
 8006faa:	2200      	movs	r2, #0
 8006fac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006fae:	f000 f8f9 	bl	80071a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006fb2:	4b10      	ldr	r3, [pc, #64]	@ (8006ff4 <xPortStartScheduler+0x144>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a0f      	ldr	r2, [pc, #60]	@ (8006ff4 <xPortStartScheduler+0x144>)
 8006fb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006fbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006fbe:	f7ff ff63 	bl	8006e88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006fc2:	f7ff f82f 	bl	8006024 <vTaskSwitchContext>
	prvTaskExitError();
 8006fc6:	f7ff ff1b 	bl	8006e00 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006fca:	2300      	movs	r3, #0
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	e000ed00 	.word	0xe000ed00
 8006fd8:	410fc271 	.word	0x410fc271
 8006fdc:	410fc270 	.word	0x410fc270
 8006fe0:	e000e400 	.word	0xe000e400
 8006fe4:	20000fbc 	.word	0x20000fbc
 8006fe8:	20000fc0 	.word	0x20000fc0
 8006fec:	e000ed20 	.word	0xe000ed20
 8006ff0:	2000000c 	.word	0x2000000c
 8006ff4:	e000ef34 	.word	0xe000ef34

08006ff8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007002:	f383 8811 	msr	BASEPRI, r3
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	607b      	str	r3, [r7, #4]
}
 8007010:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007012:	4b10      	ldr	r3, [pc, #64]	@ (8007054 <vPortEnterCritical+0x5c>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	3301      	adds	r3, #1
 8007018:	4a0e      	ldr	r2, [pc, #56]	@ (8007054 <vPortEnterCritical+0x5c>)
 800701a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800701c:	4b0d      	ldr	r3, [pc, #52]	@ (8007054 <vPortEnterCritical+0x5c>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d110      	bne.n	8007046 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007024:	4b0c      	ldr	r3, [pc, #48]	@ (8007058 <vPortEnterCritical+0x60>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	b2db      	uxtb	r3, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d00b      	beq.n	8007046 <vPortEnterCritical+0x4e>
	__asm volatile
 800702e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	603b      	str	r3, [r7, #0]
}
 8007040:	bf00      	nop
 8007042:	bf00      	nop
 8007044:	e7fd      	b.n	8007042 <vPortEnterCritical+0x4a>
	}
}
 8007046:	bf00      	nop
 8007048:	370c      	adds	r7, #12
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	2000000c 	.word	0x2000000c
 8007058:	e000ed04 	.word	0xe000ed04

0800705c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007062:	4b12      	ldr	r3, [pc, #72]	@ (80070ac <vPortExitCritical+0x50>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10b      	bne.n	8007082 <vPortExitCritical+0x26>
	__asm volatile
 800706a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706e:	f383 8811 	msr	BASEPRI, r3
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	f3bf 8f4f 	dsb	sy
 800707a:	607b      	str	r3, [r7, #4]
}
 800707c:	bf00      	nop
 800707e:	bf00      	nop
 8007080:	e7fd      	b.n	800707e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007082:	4b0a      	ldr	r3, [pc, #40]	@ (80070ac <vPortExitCritical+0x50>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	3b01      	subs	r3, #1
 8007088:	4a08      	ldr	r2, [pc, #32]	@ (80070ac <vPortExitCritical+0x50>)
 800708a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800708c:	4b07      	ldr	r3, [pc, #28]	@ (80070ac <vPortExitCritical+0x50>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d105      	bne.n	80070a0 <vPortExitCritical+0x44>
 8007094:	2300      	movs	r3, #0
 8007096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	f383 8811 	msr	BASEPRI, r3
}
 800709e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr
 80070ac:	2000000c 	.word	0x2000000c

080070b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80070b0:	f3ef 8009 	mrs	r0, PSP
 80070b4:	f3bf 8f6f 	isb	sy
 80070b8:	4b15      	ldr	r3, [pc, #84]	@ (8007110 <pxCurrentTCBConst>)
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	f01e 0f10 	tst.w	lr, #16
 80070c0:	bf08      	it	eq
 80070c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80070c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ca:	6010      	str	r0, [r2, #0]
 80070cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80070d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80070d4:	f380 8811 	msr	BASEPRI, r0
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	f3bf 8f6f 	isb	sy
 80070e0:	f7fe ffa0 	bl	8006024 <vTaskSwitchContext>
 80070e4:	f04f 0000 	mov.w	r0, #0
 80070e8:	f380 8811 	msr	BASEPRI, r0
 80070ec:	bc09      	pop	{r0, r3}
 80070ee:	6819      	ldr	r1, [r3, #0]
 80070f0:	6808      	ldr	r0, [r1, #0]
 80070f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f6:	f01e 0f10 	tst.w	lr, #16
 80070fa:	bf08      	it	eq
 80070fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007100:	f380 8809 	msr	PSP, r0
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	f3af 8000 	nop.w

08007110 <pxCurrentTCBConst>:
 8007110:	20000990 	.word	0x20000990
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007114:	bf00      	nop
 8007116:	bf00      	nop

08007118 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
	__asm volatile
 800711e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007122:	f383 8811 	msr	BASEPRI, r3
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	f3bf 8f4f 	dsb	sy
 800712e:	607b      	str	r3, [r7, #4]
}
 8007130:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007132:	f7fe febd 	bl	8005eb0 <xTaskIncrementTick>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d003      	beq.n	8007144 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800713c:	4b06      	ldr	r3, [pc, #24]	@ (8007158 <xPortSysTickHandler+0x40>)
 800713e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007142:	601a      	str	r2, [r3, #0]
 8007144:	2300      	movs	r3, #0
 8007146:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	f383 8811 	msr	BASEPRI, r3
}
 800714e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007150:	bf00      	nop
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	e000ed04 	.word	0xe000ed04

0800715c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800715c:	b480      	push	{r7}
 800715e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007160:	4b0b      	ldr	r3, [pc, #44]	@ (8007190 <vPortSetupTimerInterrupt+0x34>)
 8007162:	2200      	movs	r2, #0
 8007164:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007166:	4b0b      	ldr	r3, [pc, #44]	@ (8007194 <vPortSetupTimerInterrupt+0x38>)
 8007168:	2200      	movs	r2, #0
 800716a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800716c:	4b0a      	ldr	r3, [pc, #40]	@ (8007198 <vPortSetupTimerInterrupt+0x3c>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a0a      	ldr	r2, [pc, #40]	@ (800719c <vPortSetupTimerInterrupt+0x40>)
 8007172:	fba2 2303 	umull	r2, r3, r2, r3
 8007176:	099b      	lsrs	r3, r3, #6
 8007178:	4a09      	ldr	r2, [pc, #36]	@ (80071a0 <vPortSetupTimerInterrupt+0x44>)
 800717a:	3b01      	subs	r3, #1
 800717c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800717e:	4b04      	ldr	r3, [pc, #16]	@ (8007190 <vPortSetupTimerInterrupt+0x34>)
 8007180:	2207      	movs	r2, #7
 8007182:	601a      	str	r2, [r3, #0]
}
 8007184:	bf00      	nop
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	e000e010 	.word	0xe000e010
 8007194:	e000e018 	.word	0xe000e018
 8007198:	20000000 	.word	0x20000000
 800719c:	10624dd3 	.word	0x10624dd3
 80071a0:	e000e014 	.word	0xe000e014

080071a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80071a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80071b4 <vPortEnableVFP+0x10>
 80071a8:	6801      	ldr	r1, [r0, #0]
 80071aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80071ae:	6001      	str	r1, [r0, #0]
 80071b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80071b2:	bf00      	nop
 80071b4:	e000ed88 	.word	0xe000ed88

080071b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80071be:	f3ef 8305 	mrs	r3, IPSR
 80071c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2b0f      	cmp	r3, #15
 80071c8:	d915      	bls.n	80071f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80071ca:	4a18      	ldr	r2, [pc, #96]	@ (800722c <vPortValidateInterruptPriority+0x74>)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	4413      	add	r3, r2
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071d4:	4b16      	ldr	r3, [pc, #88]	@ (8007230 <vPortValidateInterruptPriority+0x78>)
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	7afa      	ldrb	r2, [r7, #11]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d20b      	bcs.n	80071f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	607b      	str	r3, [r7, #4]
}
 80071f0:	bf00      	nop
 80071f2:	bf00      	nop
 80071f4:	e7fd      	b.n	80071f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007234 <vPortValidateInterruptPriority+0x7c>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80071fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007238 <vPortValidateInterruptPriority+0x80>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	429a      	cmp	r2, r3
 8007204:	d90b      	bls.n	800721e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720a:	f383 8811 	msr	BASEPRI, r3
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f3bf 8f4f 	dsb	sy
 8007216:	603b      	str	r3, [r7, #0]
}
 8007218:	bf00      	nop
 800721a:	bf00      	nop
 800721c:	e7fd      	b.n	800721a <vPortValidateInterruptPriority+0x62>
	}
 800721e:	bf00      	nop
 8007220:	3714      	adds	r7, #20
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	e000e3f0 	.word	0xe000e3f0
 8007230:	20000fbc 	.word	0x20000fbc
 8007234:	e000ed0c 	.word	0xe000ed0c
 8007238:	20000fc0 	.word	0x20000fc0

0800723c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b08a      	sub	sp, #40	@ 0x28
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007244:	2300      	movs	r3, #0
 8007246:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007248:	f7fe fd76 	bl	8005d38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800724c:	4b5c      	ldr	r3, [pc, #368]	@ (80073c0 <pvPortMalloc+0x184>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d101      	bne.n	8007258 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007254:	f000 f924 	bl	80074a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007258:	4b5a      	ldr	r3, [pc, #360]	@ (80073c4 <pvPortMalloc+0x188>)
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4013      	ands	r3, r2
 8007260:	2b00      	cmp	r3, #0
 8007262:	f040 8095 	bne.w	8007390 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d01e      	beq.n	80072aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800726c:	2208      	movs	r2, #8
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4413      	add	r3, r2
 8007272:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f003 0307 	and.w	r3, r3, #7
 800727a:	2b00      	cmp	r3, #0
 800727c:	d015      	beq.n	80072aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f023 0307 	bic.w	r3, r3, #7
 8007284:	3308      	adds	r3, #8
 8007286:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f003 0307 	and.w	r3, r3, #7
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00b      	beq.n	80072aa <pvPortMalloc+0x6e>
	__asm volatile
 8007292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007296:	f383 8811 	msr	BASEPRI, r3
 800729a:	f3bf 8f6f 	isb	sy
 800729e:	f3bf 8f4f 	dsb	sy
 80072a2:	617b      	str	r3, [r7, #20]
}
 80072a4:	bf00      	nop
 80072a6:	bf00      	nop
 80072a8:	e7fd      	b.n	80072a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d06f      	beq.n	8007390 <pvPortMalloc+0x154>
 80072b0:	4b45      	ldr	r3, [pc, #276]	@ (80073c8 <pvPortMalloc+0x18c>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d86a      	bhi.n	8007390 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80072ba:	4b44      	ldr	r3, [pc, #272]	@ (80073cc <pvPortMalloc+0x190>)
 80072bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80072be:	4b43      	ldr	r3, [pc, #268]	@ (80073cc <pvPortMalloc+0x190>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072c4:	e004      	b.n	80072d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80072c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80072ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d903      	bls.n	80072e2 <pvPortMalloc+0xa6>
 80072da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1f1      	bne.n	80072c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072e2:	4b37      	ldr	r3, [pc, #220]	@ (80073c0 <pvPortMalloc+0x184>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d051      	beq.n	8007390 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072ec:	6a3b      	ldr	r3, [r7, #32]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2208      	movs	r2, #8
 80072f2:	4413      	add	r3, r2
 80072f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	6a3b      	ldr	r3, [r7, #32]
 80072fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	1ad2      	subs	r2, r2, r3
 8007306:	2308      	movs	r3, #8
 8007308:	005b      	lsls	r3, r3, #1
 800730a:	429a      	cmp	r2, r3
 800730c:	d920      	bls.n	8007350 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800730e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4413      	add	r3, r2
 8007314:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	f003 0307 	and.w	r3, r3, #7
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00b      	beq.n	8007338 <pvPortMalloc+0xfc>
	__asm volatile
 8007320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007324:	f383 8811 	msr	BASEPRI, r3
 8007328:	f3bf 8f6f 	isb	sy
 800732c:	f3bf 8f4f 	dsb	sy
 8007330:	613b      	str	r3, [r7, #16]
}
 8007332:	bf00      	nop
 8007334:	bf00      	nop
 8007336:	e7fd      	b.n	8007334 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733a:	685a      	ldr	r2, [r3, #4]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	1ad2      	subs	r2, r2, r3
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800734a:	69b8      	ldr	r0, [r7, #24]
 800734c:	f000 f90a 	bl	8007564 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007350:	4b1d      	ldr	r3, [pc, #116]	@ (80073c8 <pvPortMalloc+0x18c>)
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	4a1b      	ldr	r2, [pc, #108]	@ (80073c8 <pvPortMalloc+0x18c>)
 800735c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800735e:	4b1a      	ldr	r3, [pc, #104]	@ (80073c8 <pvPortMalloc+0x18c>)
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	4b1b      	ldr	r3, [pc, #108]	@ (80073d0 <pvPortMalloc+0x194>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	429a      	cmp	r2, r3
 8007368:	d203      	bcs.n	8007372 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800736a:	4b17      	ldr	r3, [pc, #92]	@ (80073c8 <pvPortMalloc+0x18c>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a18      	ldr	r2, [pc, #96]	@ (80073d0 <pvPortMalloc+0x194>)
 8007370:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007374:	685a      	ldr	r2, [r3, #4]
 8007376:	4b13      	ldr	r3, [pc, #76]	@ (80073c4 <pvPortMalloc+0x188>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	431a      	orrs	r2, r3
 800737c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007382:	2200      	movs	r2, #0
 8007384:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007386:	4b13      	ldr	r3, [pc, #76]	@ (80073d4 <pvPortMalloc+0x198>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	3301      	adds	r3, #1
 800738c:	4a11      	ldr	r2, [pc, #68]	@ (80073d4 <pvPortMalloc+0x198>)
 800738e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007390:	f7fe fce0 	bl	8005d54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	f003 0307 	and.w	r3, r3, #7
 800739a:	2b00      	cmp	r3, #0
 800739c:	d00b      	beq.n	80073b6 <pvPortMalloc+0x17a>
	__asm volatile
 800739e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a2:	f383 8811 	msr	BASEPRI, r3
 80073a6:	f3bf 8f6f 	isb	sy
 80073aa:	f3bf 8f4f 	dsb	sy
 80073ae:	60fb      	str	r3, [r7, #12]
}
 80073b0:	bf00      	nop
 80073b2:	bf00      	nop
 80073b4:	e7fd      	b.n	80073b2 <pvPortMalloc+0x176>
	return pvReturn;
 80073b6:	69fb      	ldr	r3, [r7, #28]
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3728      	adds	r7, #40	@ 0x28
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	20004bcc 	.word	0x20004bcc
 80073c4:	20004be0 	.word	0x20004be0
 80073c8:	20004bd0 	.word	0x20004bd0
 80073cc:	20004bc4 	.word	0x20004bc4
 80073d0:	20004bd4 	.word	0x20004bd4
 80073d4:	20004bd8 	.word	0x20004bd8

080073d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b086      	sub	sp, #24
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d04f      	beq.n	800748a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073ea:	2308      	movs	r3, #8
 80073ec:	425b      	negs	r3, r3
 80073ee:	697a      	ldr	r2, [r7, #20]
 80073f0:	4413      	add	r3, r2
 80073f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	685a      	ldr	r2, [r3, #4]
 80073fc:	4b25      	ldr	r3, [pc, #148]	@ (8007494 <vPortFree+0xbc>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4013      	ands	r3, r2
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10b      	bne.n	800741e <vPortFree+0x46>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	60fb      	str	r3, [r7, #12]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00b      	beq.n	800743e <vPortFree+0x66>
	__asm volatile
 8007426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800742a:	f383 8811 	msr	BASEPRI, r3
 800742e:	f3bf 8f6f 	isb	sy
 8007432:	f3bf 8f4f 	dsb	sy
 8007436:	60bb      	str	r3, [r7, #8]
}
 8007438:	bf00      	nop
 800743a:	bf00      	nop
 800743c:	e7fd      	b.n	800743a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	685a      	ldr	r2, [r3, #4]
 8007442:	4b14      	ldr	r3, [pc, #80]	@ (8007494 <vPortFree+0xbc>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4013      	ands	r3, r2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d01e      	beq.n	800748a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d11a      	bne.n	800748a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	685a      	ldr	r2, [r3, #4]
 8007458:	4b0e      	ldr	r3, [pc, #56]	@ (8007494 <vPortFree+0xbc>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	43db      	mvns	r3, r3
 800745e:	401a      	ands	r2, r3
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007464:	f7fe fc68 	bl	8005d38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	4b0a      	ldr	r3, [pc, #40]	@ (8007498 <vPortFree+0xc0>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4413      	add	r3, r2
 8007472:	4a09      	ldr	r2, [pc, #36]	@ (8007498 <vPortFree+0xc0>)
 8007474:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007476:	6938      	ldr	r0, [r7, #16]
 8007478:	f000 f874 	bl	8007564 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800747c:	4b07      	ldr	r3, [pc, #28]	@ (800749c <vPortFree+0xc4>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	3301      	adds	r3, #1
 8007482:	4a06      	ldr	r2, [pc, #24]	@ (800749c <vPortFree+0xc4>)
 8007484:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007486:	f7fe fc65 	bl	8005d54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800748a:	bf00      	nop
 800748c:	3718      	adds	r7, #24
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	20004be0 	.word	0x20004be0
 8007498:	20004bd0 	.word	0x20004bd0
 800749c:	20004bdc 	.word	0x20004bdc

080074a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80074a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80074aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80074ac:	4b27      	ldr	r3, [pc, #156]	@ (800754c <prvHeapInit+0xac>)
 80074ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f003 0307 	and.w	r3, r3, #7
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00c      	beq.n	80074d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	3307      	adds	r3, #7
 80074be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f023 0307 	bic.w	r3, r3, #7
 80074c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80074c8:	68ba      	ldr	r2, [r7, #8]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	1ad3      	subs	r3, r2, r3
 80074ce:	4a1f      	ldr	r2, [pc, #124]	@ (800754c <prvHeapInit+0xac>)
 80074d0:	4413      	add	r3, r2
 80074d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80074d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007550 <prvHeapInit+0xb0>)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80074de:	4b1c      	ldr	r3, [pc, #112]	@ (8007550 <prvHeapInit+0xb0>)
 80074e0:	2200      	movs	r2, #0
 80074e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	4413      	add	r3, r2
 80074ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074ec:	2208      	movs	r2, #8
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	1a9b      	subs	r3, r3, r2
 80074f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f023 0307 	bic.w	r3, r3, #7
 80074fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	4a15      	ldr	r2, [pc, #84]	@ (8007554 <prvHeapInit+0xb4>)
 8007500:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007502:	4b14      	ldr	r3, [pc, #80]	@ (8007554 <prvHeapInit+0xb4>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2200      	movs	r2, #0
 8007508:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800750a:	4b12      	ldr	r3, [pc, #72]	@ (8007554 <prvHeapInit+0xb4>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2200      	movs	r2, #0
 8007510:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	1ad2      	subs	r2, r2, r3
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007520:	4b0c      	ldr	r3, [pc, #48]	@ (8007554 <prvHeapInit+0xb4>)
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	4a0a      	ldr	r2, [pc, #40]	@ (8007558 <prvHeapInit+0xb8>)
 800752e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	4a09      	ldr	r2, [pc, #36]	@ (800755c <prvHeapInit+0xbc>)
 8007536:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007538:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <prvHeapInit+0xc0>)
 800753a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800753e:	601a      	str	r2, [r3, #0]
}
 8007540:	bf00      	nop
 8007542:	3714      	adds	r7, #20
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	20000fc4 	.word	0x20000fc4
 8007550:	20004bc4 	.word	0x20004bc4
 8007554:	20004bcc 	.word	0x20004bcc
 8007558:	20004bd4 	.word	0x20004bd4
 800755c:	20004bd0 	.word	0x20004bd0
 8007560:	20004be0 	.word	0x20004be0

08007564 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007564:	b480      	push	{r7}
 8007566:	b085      	sub	sp, #20
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800756c:	4b28      	ldr	r3, [pc, #160]	@ (8007610 <prvInsertBlockIntoFreeList+0xac>)
 800756e:	60fb      	str	r3, [r7, #12]
 8007570:	e002      	b.n	8007578 <prvInsertBlockIntoFreeList+0x14>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	60fb      	str	r3, [r7, #12]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	429a      	cmp	r2, r3
 8007580:	d8f7      	bhi.n	8007572 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	4413      	add	r3, r2
 800758e:	687a      	ldr	r2, [r7, #4]
 8007590:	429a      	cmp	r2, r3
 8007592:	d108      	bne.n	80075a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	441a      	add	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	68ba      	ldr	r2, [r7, #8]
 80075b0:	441a      	add	r2, r3
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d118      	bne.n	80075ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	4b15      	ldr	r3, [pc, #84]	@ (8007614 <prvInsertBlockIntoFreeList+0xb0>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d00d      	beq.n	80075e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	685a      	ldr	r2, [r3, #4]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	441a      	add	r2, r3
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	601a      	str	r2, [r3, #0]
 80075e0:	e008      	b.n	80075f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80075e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007614 <prvInsertBlockIntoFreeList+0xb0>)
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	601a      	str	r2, [r3, #0]
 80075ea:	e003      	b.n	80075f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d002      	beq.n	8007602 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007602:	bf00      	nop
 8007604:	3714      	adds	r7, #20
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	20004bc4 	.word	0x20004bc4
 8007614:	20004bcc 	.word	0x20004bcc

08007618 <sniprintf>:
 8007618:	b40c      	push	{r2, r3}
 800761a:	b530      	push	{r4, r5, lr}
 800761c:	4b18      	ldr	r3, [pc, #96]	@ (8007680 <sniprintf+0x68>)
 800761e:	1e0c      	subs	r4, r1, #0
 8007620:	681d      	ldr	r5, [r3, #0]
 8007622:	b09d      	sub	sp, #116	@ 0x74
 8007624:	da08      	bge.n	8007638 <sniprintf+0x20>
 8007626:	238b      	movs	r3, #139	@ 0x8b
 8007628:	602b      	str	r3, [r5, #0]
 800762a:	f04f 30ff 	mov.w	r0, #4294967295
 800762e:	b01d      	add	sp, #116	@ 0x74
 8007630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007634:	b002      	add	sp, #8
 8007636:	4770      	bx	lr
 8007638:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800763c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007640:	f04f 0300 	mov.w	r3, #0
 8007644:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007646:	bf14      	ite	ne
 8007648:	f104 33ff 	addne.w	r3, r4, #4294967295
 800764c:	4623      	moveq	r3, r4
 800764e:	9304      	str	r3, [sp, #16]
 8007650:	9307      	str	r3, [sp, #28]
 8007652:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007656:	9002      	str	r0, [sp, #8]
 8007658:	9006      	str	r0, [sp, #24]
 800765a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800765e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007660:	ab21      	add	r3, sp, #132	@ 0x84
 8007662:	a902      	add	r1, sp, #8
 8007664:	4628      	mov	r0, r5
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	f000 fa00 	bl	8007a6c <_svfiprintf_r>
 800766c:	1c43      	adds	r3, r0, #1
 800766e:	bfbc      	itt	lt
 8007670:	238b      	movlt	r3, #139	@ 0x8b
 8007672:	602b      	strlt	r3, [r5, #0]
 8007674:	2c00      	cmp	r4, #0
 8007676:	d0da      	beq.n	800762e <sniprintf+0x16>
 8007678:	9b02      	ldr	r3, [sp, #8]
 800767a:	2200      	movs	r2, #0
 800767c:	701a      	strb	r2, [r3, #0]
 800767e:	e7d6      	b.n	800762e <sniprintf+0x16>
 8007680:	20000010 	.word	0x20000010

08007684 <memset>:
 8007684:	4402      	add	r2, r0
 8007686:	4603      	mov	r3, r0
 8007688:	4293      	cmp	r3, r2
 800768a:	d100      	bne.n	800768e <memset+0xa>
 800768c:	4770      	bx	lr
 800768e:	f803 1b01 	strb.w	r1, [r3], #1
 8007692:	e7f9      	b.n	8007688 <memset+0x4>

08007694 <_reclaim_reent>:
 8007694:	4b2d      	ldr	r3, [pc, #180]	@ (800774c <_reclaim_reent+0xb8>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4283      	cmp	r3, r0
 800769a:	b570      	push	{r4, r5, r6, lr}
 800769c:	4604      	mov	r4, r0
 800769e:	d053      	beq.n	8007748 <_reclaim_reent+0xb4>
 80076a0:	69c3      	ldr	r3, [r0, #28]
 80076a2:	b31b      	cbz	r3, 80076ec <_reclaim_reent+0x58>
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	b163      	cbz	r3, 80076c2 <_reclaim_reent+0x2e>
 80076a8:	2500      	movs	r5, #0
 80076aa:	69e3      	ldr	r3, [r4, #28]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	5959      	ldr	r1, [r3, r5]
 80076b0:	b9b1      	cbnz	r1, 80076e0 <_reclaim_reent+0x4c>
 80076b2:	3504      	adds	r5, #4
 80076b4:	2d80      	cmp	r5, #128	@ 0x80
 80076b6:	d1f8      	bne.n	80076aa <_reclaim_reent+0x16>
 80076b8:	69e3      	ldr	r3, [r4, #28]
 80076ba:	4620      	mov	r0, r4
 80076bc:	68d9      	ldr	r1, [r3, #12]
 80076be:	f000 f881 	bl	80077c4 <_free_r>
 80076c2:	69e3      	ldr	r3, [r4, #28]
 80076c4:	6819      	ldr	r1, [r3, #0]
 80076c6:	b111      	cbz	r1, 80076ce <_reclaim_reent+0x3a>
 80076c8:	4620      	mov	r0, r4
 80076ca:	f000 f87b 	bl	80077c4 <_free_r>
 80076ce:	69e3      	ldr	r3, [r4, #28]
 80076d0:	689d      	ldr	r5, [r3, #8]
 80076d2:	b15d      	cbz	r5, 80076ec <_reclaim_reent+0x58>
 80076d4:	4629      	mov	r1, r5
 80076d6:	4620      	mov	r0, r4
 80076d8:	682d      	ldr	r5, [r5, #0]
 80076da:	f000 f873 	bl	80077c4 <_free_r>
 80076de:	e7f8      	b.n	80076d2 <_reclaim_reent+0x3e>
 80076e0:	680e      	ldr	r6, [r1, #0]
 80076e2:	4620      	mov	r0, r4
 80076e4:	f000 f86e 	bl	80077c4 <_free_r>
 80076e8:	4631      	mov	r1, r6
 80076ea:	e7e1      	b.n	80076b0 <_reclaim_reent+0x1c>
 80076ec:	6961      	ldr	r1, [r4, #20]
 80076ee:	b111      	cbz	r1, 80076f6 <_reclaim_reent+0x62>
 80076f0:	4620      	mov	r0, r4
 80076f2:	f000 f867 	bl	80077c4 <_free_r>
 80076f6:	69e1      	ldr	r1, [r4, #28]
 80076f8:	b111      	cbz	r1, 8007700 <_reclaim_reent+0x6c>
 80076fa:	4620      	mov	r0, r4
 80076fc:	f000 f862 	bl	80077c4 <_free_r>
 8007700:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007702:	b111      	cbz	r1, 800770a <_reclaim_reent+0x76>
 8007704:	4620      	mov	r0, r4
 8007706:	f000 f85d 	bl	80077c4 <_free_r>
 800770a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800770c:	b111      	cbz	r1, 8007714 <_reclaim_reent+0x80>
 800770e:	4620      	mov	r0, r4
 8007710:	f000 f858 	bl	80077c4 <_free_r>
 8007714:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007716:	b111      	cbz	r1, 800771e <_reclaim_reent+0x8a>
 8007718:	4620      	mov	r0, r4
 800771a:	f000 f853 	bl	80077c4 <_free_r>
 800771e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007720:	b111      	cbz	r1, 8007728 <_reclaim_reent+0x94>
 8007722:	4620      	mov	r0, r4
 8007724:	f000 f84e 	bl	80077c4 <_free_r>
 8007728:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800772a:	b111      	cbz	r1, 8007732 <_reclaim_reent+0x9e>
 800772c:	4620      	mov	r0, r4
 800772e:	f000 f849 	bl	80077c4 <_free_r>
 8007732:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007734:	b111      	cbz	r1, 800773c <_reclaim_reent+0xa8>
 8007736:	4620      	mov	r0, r4
 8007738:	f000 f844 	bl	80077c4 <_free_r>
 800773c:	6a23      	ldr	r3, [r4, #32]
 800773e:	b11b      	cbz	r3, 8007748 <_reclaim_reent+0xb4>
 8007740:	4620      	mov	r0, r4
 8007742:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007746:	4718      	bx	r3
 8007748:	bd70      	pop	{r4, r5, r6, pc}
 800774a:	bf00      	nop
 800774c:	20000010 	.word	0x20000010

08007750 <__errno>:
 8007750:	4b01      	ldr	r3, [pc, #4]	@ (8007758 <__errno+0x8>)
 8007752:	6818      	ldr	r0, [r3, #0]
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	20000010 	.word	0x20000010

0800775c <__libc_init_array>:
 800775c:	b570      	push	{r4, r5, r6, lr}
 800775e:	4d0d      	ldr	r5, [pc, #52]	@ (8007794 <__libc_init_array+0x38>)
 8007760:	4c0d      	ldr	r4, [pc, #52]	@ (8007798 <__libc_init_array+0x3c>)
 8007762:	1b64      	subs	r4, r4, r5
 8007764:	10a4      	asrs	r4, r4, #2
 8007766:	2600      	movs	r6, #0
 8007768:	42a6      	cmp	r6, r4
 800776a:	d109      	bne.n	8007780 <__libc_init_array+0x24>
 800776c:	4d0b      	ldr	r5, [pc, #44]	@ (800779c <__libc_init_array+0x40>)
 800776e:	4c0c      	ldr	r4, [pc, #48]	@ (80077a0 <__libc_init_array+0x44>)
 8007770:	f000 fc64 	bl	800803c <_init>
 8007774:	1b64      	subs	r4, r4, r5
 8007776:	10a4      	asrs	r4, r4, #2
 8007778:	2600      	movs	r6, #0
 800777a:	42a6      	cmp	r6, r4
 800777c:	d105      	bne.n	800778a <__libc_init_array+0x2e>
 800777e:	bd70      	pop	{r4, r5, r6, pc}
 8007780:	f855 3b04 	ldr.w	r3, [r5], #4
 8007784:	4798      	blx	r3
 8007786:	3601      	adds	r6, #1
 8007788:	e7ee      	b.n	8007768 <__libc_init_array+0xc>
 800778a:	f855 3b04 	ldr.w	r3, [r5], #4
 800778e:	4798      	blx	r3
 8007790:	3601      	adds	r6, #1
 8007792:	e7f2      	b.n	800777a <__libc_init_array+0x1e>
 8007794:	080082ec 	.word	0x080082ec
 8007798:	080082ec 	.word	0x080082ec
 800779c:	080082ec 	.word	0x080082ec
 80077a0:	080082f0 	.word	0x080082f0

080077a4 <__retarget_lock_acquire_recursive>:
 80077a4:	4770      	bx	lr

080077a6 <__retarget_lock_release_recursive>:
 80077a6:	4770      	bx	lr

080077a8 <memcpy>:
 80077a8:	440a      	add	r2, r1
 80077aa:	4291      	cmp	r1, r2
 80077ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80077b0:	d100      	bne.n	80077b4 <memcpy+0xc>
 80077b2:	4770      	bx	lr
 80077b4:	b510      	push	{r4, lr}
 80077b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077be:	4291      	cmp	r1, r2
 80077c0:	d1f9      	bne.n	80077b6 <memcpy+0xe>
 80077c2:	bd10      	pop	{r4, pc}

080077c4 <_free_r>:
 80077c4:	b538      	push	{r3, r4, r5, lr}
 80077c6:	4605      	mov	r5, r0
 80077c8:	2900      	cmp	r1, #0
 80077ca:	d041      	beq.n	8007850 <_free_r+0x8c>
 80077cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077d0:	1f0c      	subs	r4, r1, #4
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	bfb8      	it	lt
 80077d6:	18e4      	addlt	r4, r4, r3
 80077d8:	f000 f8e0 	bl	800799c <__malloc_lock>
 80077dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007854 <_free_r+0x90>)
 80077de:	6813      	ldr	r3, [r2, #0]
 80077e0:	b933      	cbnz	r3, 80077f0 <_free_r+0x2c>
 80077e2:	6063      	str	r3, [r4, #4]
 80077e4:	6014      	str	r4, [r2, #0]
 80077e6:	4628      	mov	r0, r5
 80077e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077ec:	f000 b8dc 	b.w	80079a8 <__malloc_unlock>
 80077f0:	42a3      	cmp	r3, r4
 80077f2:	d908      	bls.n	8007806 <_free_r+0x42>
 80077f4:	6820      	ldr	r0, [r4, #0]
 80077f6:	1821      	adds	r1, r4, r0
 80077f8:	428b      	cmp	r3, r1
 80077fa:	bf01      	itttt	eq
 80077fc:	6819      	ldreq	r1, [r3, #0]
 80077fe:	685b      	ldreq	r3, [r3, #4]
 8007800:	1809      	addeq	r1, r1, r0
 8007802:	6021      	streq	r1, [r4, #0]
 8007804:	e7ed      	b.n	80077e2 <_free_r+0x1e>
 8007806:	461a      	mov	r2, r3
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	b10b      	cbz	r3, 8007810 <_free_r+0x4c>
 800780c:	42a3      	cmp	r3, r4
 800780e:	d9fa      	bls.n	8007806 <_free_r+0x42>
 8007810:	6811      	ldr	r1, [r2, #0]
 8007812:	1850      	adds	r0, r2, r1
 8007814:	42a0      	cmp	r0, r4
 8007816:	d10b      	bne.n	8007830 <_free_r+0x6c>
 8007818:	6820      	ldr	r0, [r4, #0]
 800781a:	4401      	add	r1, r0
 800781c:	1850      	adds	r0, r2, r1
 800781e:	4283      	cmp	r3, r0
 8007820:	6011      	str	r1, [r2, #0]
 8007822:	d1e0      	bne.n	80077e6 <_free_r+0x22>
 8007824:	6818      	ldr	r0, [r3, #0]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	6053      	str	r3, [r2, #4]
 800782a:	4408      	add	r0, r1
 800782c:	6010      	str	r0, [r2, #0]
 800782e:	e7da      	b.n	80077e6 <_free_r+0x22>
 8007830:	d902      	bls.n	8007838 <_free_r+0x74>
 8007832:	230c      	movs	r3, #12
 8007834:	602b      	str	r3, [r5, #0]
 8007836:	e7d6      	b.n	80077e6 <_free_r+0x22>
 8007838:	6820      	ldr	r0, [r4, #0]
 800783a:	1821      	adds	r1, r4, r0
 800783c:	428b      	cmp	r3, r1
 800783e:	bf04      	itt	eq
 8007840:	6819      	ldreq	r1, [r3, #0]
 8007842:	685b      	ldreq	r3, [r3, #4]
 8007844:	6063      	str	r3, [r4, #4]
 8007846:	bf04      	itt	eq
 8007848:	1809      	addeq	r1, r1, r0
 800784a:	6021      	streq	r1, [r4, #0]
 800784c:	6054      	str	r4, [r2, #4]
 800784e:	e7ca      	b.n	80077e6 <_free_r+0x22>
 8007850:	bd38      	pop	{r3, r4, r5, pc}
 8007852:	bf00      	nop
 8007854:	20004d28 	.word	0x20004d28

08007858 <sbrk_aligned>:
 8007858:	b570      	push	{r4, r5, r6, lr}
 800785a:	4e0f      	ldr	r6, [pc, #60]	@ (8007898 <sbrk_aligned+0x40>)
 800785c:	460c      	mov	r4, r1
 800785e:	6831      	ldr	r1, [r6, #0]
 8007860:	4605      	mov	r5, r0
 8007862:	b911      	cbnz	r1, 800786a <sbrk_aligned+0x12>
 8007864:	f000 fba4 	bl	8007fb0 <_sbrk_r>
 8007868:	6030      	str	r0, [r6, #0]
 800786a:	4621      	mov	r1, r4
 800786c:	4628      	mov	r0, r5
 800786e:	f000 fb9f 	bl	8007fb0 <_sbrk_r>
 8007872:	1c43      	adds	r3, r0, #1
 8007874:	d103      	bne.n	800787e <sbrk_aligned+0x26>
 8007876:	f04f 34ff 	mov.w	r4, #4294967295
 800787a:	4620      	mov	r0, r4
 800787c:	bd70      	pop	{r4, r5, r6, pc}
 800787e:	1cc4      	adds	r4, r0, #3
 8007880:	f024 0403 	bic.w	r4, r4, #3
 8007884:	42a0      	cmp	r0, r4
 8007886:	d0f8      	beq.n	800787a <sbrk_aligned+0x22>
 8007888:	1a21      	subs	r1, r4, r0
 800788a:	4628      	mov	r0, r5
 800788c:	f000 fb90 	bl	8007fb0 <_sbrk_r>
 8007890:	3001      	adds	r0, #1
 8007892:	d1f2      	bne.n	800787a <sbrk_aligned+0x22>
 8007894:	e7ef      	b.n	8007876 <sbrk_aligned+0x1e>
 8007896:	bf00      	nop
 8007898:	20004d24 	.word	0x20004d24

0800789c <_malloc_r>:
 800789c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078a0:	1ccd      	adds	r5, r1, #3
 80078a2:	f025 0503 	bic.w	r5, r5, #3
 80078a6:	3508      	adds	r5, #8
 80078a8:	2d0c      	cmp	r5, #12
 80078aa:	bf38      	it	cc
 80078ac:	250c      	movcc	r5, #12
 80078ae:	2d00      	cmp	r5, #0
 80078b0:	4606      	mov	r6, r0
 80078b2:	db01      	blt.n	80078b8 <_malloc_r+0x1c>
 80078b4:	42a9      	cmp	r1, r5
 80078b6:	d904      	bls.n	80078c2 <_malloc_r+0x26>
 80078b8:	230c      	movs	r3, #12
 80078ba:	6033      	str	r3, [r6, #0]
 80078bc:	2000      	movs	r0, #0
 80078be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007998 <_malloc_r+0xfc>
 80078c6:	f000 f869 	bl	800799c <__malloc_lock>
 80078ca:	f8d8 3000 	ldr.w	r3, [r8]
 80078ce:	461c      	mov	r4, r3
 80078d0:	bb44      	cbnz	r4, 8007924 <_malloc_r+0x88>
 80078d2:	4629      	mov	r1, r5
 80078d4:	4630      	mov	r0, r6
 80078d6:	f7ff ffbf 	bl	8007858 <sbrk_aligned>
 80078da:	1c43      	adds	r3, r0, #1
 80078dc:	4604      	mov	r4, r0
 80078de:	d158      	bne.n	8007992 <_malloc_r+0xf6>
 80078e0:	f8d8 4000 	ldr.w	r4, [r8]
 80078e4:	4627      	mov	r7, r4
 80078e6:	2f00      	cmp	r7, #0
 80078e8:	d143      	bne.n	8007972 <_malloc_r+0xd6>
 80078ea:	2c00      	cmp	r4, #0
 80078ec:	d04b      	beq.n	8007986 <_malloc_r+0xea>
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	4639      	mov	r1, r7
 80078f2:	4630      	mov	r0, r6
 80078f4:	eb04 0903 	add.w	r9, r4, r3
 80078f8:	f000 fb5a 	bl	8007fb0 <_sbrk_r>
 80078fc:	4581      	cmp	r9, r0
 80078fe:	d142      	bne.n	8007986 <_malloc_r+0xea>
 8007900:	6821      	ldr	r1, [r4, #0]
 8007902:	1a6d      	subs	r5, r5, r1
 8007904:	4629      	mov	r1, r5
 8007906:	4630      	mov	r0, r6
 8007908:	f7ff ffa6 	bl	8007858 <sbrk_aligned>
 800790c:	3001      	adds	r0, #1
 800790e:	d03a      	beq.n	8007986 <_malloc_r+0xea>
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	442b      	add	r3, r5
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	f8d8 3000 	ldr.w	r3, [r8]
 800791a:	685a      	ldr	r2, [r3, #4]
 800791c:	bb62      	cbnz	r2, 8007978 <_malloc_r+0xdc>
 800791e:	f8c8 7000 	str.w	r7, [r8]
 8007922:	e00f      	b.n	8007944 <_malloc_r+0xa8>
 8007924:	6822      	ldr	r2, [r4, #0]
 8007926:	1b52      	subs	r2, r2, r5
 8007928:	d420      	bmi.n	800796c <_malloc_r+0xd0>
 800792a:	2a0b      	cmp	r2, #11
 800792c:	d917      	bls.n	800795e <_malloc_r+0xc2>
 800792e:	1961      	adds	r1, r4, r5
 8007930:	42a3      	cmp	r3, r4
 8007932:	6025      	str	r5, [r4, #0]
 8007934:	bf18      	it	ne
 8007936:	6059      	strne	r1, [r3, #4]
 8007938:	6863      	ldr	r3, [r4, #4]
 800793a:	bf08      	it	eq
 800793c:	f8c8 1000 	streq.w	r1, [r8]
 8007940:	5162      	str	r2, [r4, r5]
 8007942:	604b      	str	r3, [r1, #4]
 8007944:	4630      	mov	r0, r6
 8007946:	f000 f82f 	bl	80079a8 <__malloc_unlock>
 800794a:	f104 000b 	add.w	r0, r4, #11
 800794e:	1d23      	adds	r3, r4, #4
 8007950:	f020 0007 	bic.w	r0, r0, #7
 8007954:	1ac2      	subs	r2, r0, r3
 8007956:	bf1c      	itt	ne
 8007958:	1a1b      	subne	r3, r3, r0
 800795a:	50a3      	strne	r3, [r4, r2]
 800795c:	e7af      	b.n	80078be <_malloc_r+0x22>
 800795e:	6862      	ldr	r2, [r4, #4]
 8007960:	42a3      	cmp	r3, r4
 8007962:	bf0c      	ite	eq
 8007964:	f8c8 2000 	streq.w	r2, [r8]
 8007968:	605a      	strne	r2, [r3, #4]
 800796a:	e7eb      	b.n	8007944 <_malloc_r+0xa8>
 800796c:	4623      	mov	r3, r4
 800796e:	6864      	ldr	r4, [r4, #4]
 8007970:	e7ae      	b.n	80078d0 <_malloc_r+0x34>
 8007972:	463c      	mov	r4, r7
 8007974:	687f      	ldr	r7, [r7, #4]
 8007976:	e7b6      	b.n	80078e6 <_malloc_r+0x4a>
 8007978:	461a      	mov	r2, r3
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	42a3      	cmp	r3, r4
 800797e:	d1fb      	bne.n	8007978 <_malloc_r+0xdc>
 8007980:	2300      	movs	r3, #0
 8007982:	6053      	str	r3, [r2, #4]
 8007984:	e7de      	b.n	8007944 <_malloc_r+0xa8>
 8007986:	230c      	movs	r3, #12
 8007988:	6033      	str	r3, [r6, #0]
 800798a:	4630      	mov	r0, r6
 800798c:	f000 f80c 	bl	80079a8 <__malloc_unlock>
 8007990:	e794      	b.n	80078bc <_malloc_r+0x20>
 8007992:	6005      	str	r5, [r0, #0]
 8007994:	e7d6      	b.n	8007944 <_malloc_r+0xa8>
 8007996:	bf00      	nop
 8007998:	20004d28 	.word	0x20004d28

0800799c <__malloc_lock>:
 800799c:	4801      	ldr	r0, [pc, #4]	@ (80079a4 <__malloc_lock+0x8>)
 800799e:	f7ff bf01 	b.w	80077a4 <__retarget_lock_acquire_recursive>
 80079a2:	bf00      	nop
 80079a4:	20004d20 	.word	0x20004d20

080079a8 <__malloc_unlock>:
 80079a8:	4801      	ldr	r0, [pc, #4]	@ (80079b0 <__malloc_unlock+0x8>)
 80079aa:	f7ff befc 	b.w	80077a6 <__retarget_lock_release_recursive>
 80079ae:	bf00      	nop
 80079b0:	20004d20 	.word	0x20004d20

080079b4 <__ssputs_r>:
 80079b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b8:	688e      	ldr	r6, [r1, #8]
 80079ba:	461f      	mov	r7, r3
 80079bc:	42be      	cmp	r6, r7
 80079be:	680b      	ldr	r3, [r1, #0]
 80079c0:	4682      	mov	sl, r0
 80079c2:	460c      	mov	r4, r1
 80079c4:	4690      	mov	r8, r2
 80079c6:	d82d      	bhi.n	8007a24 <__ssputs_r+0x70>
 80079c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80079d0:	d026      	beq.n	8007a20 <__ssputs_r+0x6c>
 80079d2:	6965      	ldr	r5, [r4, #20]
 80079d4:	6909      	ldr	r1, [r1, #16]
 80079d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079da:	eba3 0901 	sub.w	r9, r3, r1
 80079de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079e2:	1c7b      	adds	r3, r7, #1
 80079e4:	444b      	add	r3, r9
 80079e6:	106d      	asrs	r5, r5, #1
 80079e8:	429d      	cmp	r5, r3
 80079ea:	bf38      	it	cc
 80079ec:	461d      	movcc	r5, r3
 80079ee:	0553      	lsls	r3, r2, #21
 80079f0:	d527      	bpl.n	8007a42 <__ssputs_r+0x8e>
 80079f2:	4629      	mov	r1, r5
 80079f4:	f7ff ff52 	bl	800789c <_malloc_r>
 80079f8:	4606      	mov	r6, r0
 80079fa:	b360      	cbz	r0, 8007a56 <__ssputs_r+0xa2>
 80079fc:	6921      	ldr	r1, [r4, #16]
 80079fe:	464a      	mov	r2, r9
 8007a00:	f7ff fed2 	bl	80077a8 <memcpy>
 8007a04:	89a3      	ldrh	r3, [r4, #12]
 8007a06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a0e:	81a3      	strh	r3, [r4, #12]
 8007a10:	6126      	str	r6, [r4, #16]
 8007a12:	6165      	str	r5, [r4, #20]
 8007a14:	444e      	add	r6, r9
 8007a16:	eba5 0509 	sub.w	r5, r5, r9
 8007a1a:	6026      	str	r6, [r4, #0]
 8007a1c:	60a5      	str	r5, [r4, #8]
 8007a1e:	463e      	mov	r6, r7
 8007a20:	42be      	cmp	r6, r7
 8007a22:	d900      	bls.n	8007a26 <__ssputs_r+0x72>
 8007a24:	463e      	mov	r6, r7
 8007a26:	6820      	ldr	r0, [r4, #0]
 8007a28:	4632      	mov	r2, r6
 8007a2a:	4641      	mov	r1, r8
 8007a2c:	f000 faa6 	bl	8007f7c <memmove>
 8007a30:	68a3      	ldr	r3, [r4, #8]
 8007a32:	1b9b      	subs	r3, r3, r6
 8007a34:	60a3      	str	r3, [r4, #8]
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	4433      	add	r3, r6
 8007a3a:	6023      	str	r3, [r4, #0]
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a42:	462a      	mov	r2, r5
 8007a44:	f000 fac4 	bl	8007fd0 <_realloc_r>
 8007a48:	4606      	mov	r6, r0
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d1e0      	bne.n	8007a10 <__ssputs_r+0x5c>
 8007a4e:	6921      	ldr	r1, [r4, #16]
 8007a50:	4650      	mov	r0, sl
 8007a52:	f7ff feb7 	bl	80077c4 <_free_r>
 8007a56:	230c      	movs	r3, #12
 8007a58:	f8ca 3000 	str.w	r3, [sl]
 8007a5c:	89a3      	ldrh	r3, [r4, #12]
 8007a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a62:	81a3      	strh	r3, [r4, #12]
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295
 8007a68:	e7e9      	b.n	8007a3e <__ssputs_r+0x8a>
	...

08007a6c <_svfiprintf_r>:
 8007a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a70:	4698      	mov	r8, r3
 8007a72:	898b      	ldrh	r3, [r1, #12]
 8007a74:	061b      	lsls	r3, r3, #24
 8007a76:	b09d      	sub	sp, #116	@ 0x74
 8007a78:	4607      	mov	r7, r0
 8007a7a:	460d      	mov	r5, r1
 8007a7c:	4614      	mov	r4, r2
 8007a7e:	d510      	bpl.n	8007aa2 <_svfiprintf_r+0x36>
 8007a80:	690b      	ldr	r3, [r1, #16]
 8007a82:	b973      	cbnz	r3, 8007aa2 <_svfiprintf_r+0x36>
 8007a84:	2140      	movs	r1, #64	@ 0x40
 8007a86:	f7ff ff09 	bl	800789c <_malloc_r>
 8007a8a:	6028      	str	r0, [r5, #0]
 8007a8c:	6128      	str	r0, [r5, #16]
 8007a8e:	b930      	cbnz	r0, 8007a9e <_svfiprintf_r+0x32>
 8007a90:	230c      	movs	r3, #12
 8007a92:	603b      	str	r3, [r7, #0]
 8007a94:	f04f 30ff 	mov.w	r0, #4294967295
 8007a98:	b01d      	add	sp, #116	@ 0x74
 8007a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9e:	2340      	movs	r3, #64	@ 0x40
 8007aa0:	616b      	str	r3, [r5, #20]
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aa6:	2320      	movs	r3, #32
 8007aa8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007aac:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ab0:	2330      	movs	r3, #48	@ 0x30
 8007ab2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c50 <_svfiprintf_r+0x1e4>
 8007ab6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007aba:	f04f 0901 	mov.w	r9, #1
 8007abe:	4623      	mov	r3, r4
 8007ac0:	469a      	mov	sl, r3
 8007ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ac6:	b10a      	cbz	r2, 8007acc <_svfiprintf_r+0x60>
 8007ac8:	2a25      	cmp	r2, #37	@ 0x25
 8007aca:	d1f9      	bne.n	8007ac0 <_svfiprintf_r+0x54>
 8007acc:	ebba 0b04 	subs.w	fp, sl, r4
 8007ad0:	d00b      	beq.n	8007aea <_svfiprintf_r+0x7e>
 8007ad2:	465b      	mov	r3, fp
 8007ad4:	4622      	mov	r2, r4
 8007ad6:	4629      	mov	r1, r5
 8007ad8:	4638      	mov	r0, r7
 8007ada:	f7ff ff6b 	bl	80079b4 <__ssputs_r>
 8007ade:	3001      	adds	r0, #1
 8007ae0:	f000 80a7 	beq.w	8007c32 <_svfiprintf_r+0x1c6>
 8007ae4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ae6:	445a      	add	r2, fp
 8007ae8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007aea:	f89a 3000 	ldrb.w	r3, [sl]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f000 809f 	beq.w	8007c32 <_svfiprintf_r+0x1c6>
 8007af4:	2300      	movs	r3, #0
 8007af6:	f04f 32ff 	mov.w	r2, #4294967295
 8007afa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007afe:	f10a 0a01 	add.w	sl, sl, #1
 8007b02:	9304      	str	r3, [sp, #16]
 8007b04:	9307      	str	r3, [sp, #28]
 8007b06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b0c:	4654      	mov	r4, sl
 8007b0e:	2205      	movs	r2, #5
 8007b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b14:	484e      	ldr	r0, [pc, #312]	@ (8007c50 <_svfiprintf_r+0x1e4>)
 8007b16:	f7f8 fb6b 	bl	80001f0 <memchr>
 8007b1a:	9a04      	ldr	r2, [sp, #16]
 8007b1c:	b9d8      	cbnz	r0, 8007b56 <_svfiprintf_r+0xea>
 8007b1e:	06d0      	lsls	r0, r2, #27
 8007b20:	bf44      	itt	mi
 8007b22:	2320      	movmi	r3, #32
 8007b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b28:	0711      	lsls	r1, r2, #28
 8007b2a:	bf44      	itt	mi
 8007b2c:	232b      	movmi	r3, #43	@ 0x2b
 8007b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b32:	f89a 3000 	ldrb.w	r3, [sl]
 8007b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b38:	d015      	beq.n	8007b66 <_svfiprintf_r+0xfa>
 8007b3a:	9a07      	ldr	r2, [sp, #28]
 8007b3c:	4654      	mov	r4, sl
 8007b3e:	2000      	movs	r0, #0
 8007b40:	f04f 0c0a 	mov.w	ip, #10
 8007b44:	4621      	mov	r1, r4
 8007b46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b4a:	3b30      	subs	r3, #48	@ 0x30
 8007b4c:	2b09      	cmp	r3, #9
 8007b4e:	d94b      	bls.n	8007be8 <_svfiprintf_r+0x17c>
 8007b50:	b1b0      	cbz	r0, 8007b80 <_svfiprintf_r+0x114>
 8007b52:	9207      	str	r2, [sp, #28]
 8007b54:	e014      	b.n	8007b80 <_svfiprintf_r+0x114>
 8007b56:	eba0 0308 	sub.w	r3, r0, r8
 8007b5a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	9304      	str	r3, [sp, #16]
 8007b62:	46a2      	mov	sl, r4
 8007b64:	e7d2      	b.n	8007b0c <_svfiprintf_r+0xa0>
 8007b66:	9b03      	ldr	r3, [sp, #12]
 8007b68:	1d19      	adds	r1, r3, #4
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	9103      	str	r1, [sp, #12]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	bfbb      	ittet	lt
 8007b72:	425b      	neglt	r3, r3
 8007b74:	f042 0202 	orrlt.w	r2, r2, #2
 8007b78:	9307      	strge	r3, [sp, #28]
 8007b7a:	9307      	strlt	r3, [sp, #28]
 8007b7c:	bfb8      	it	lt
 8007b7e:	9204      	strlt	r2, [sp, #16]
 8007b80:	7823      	ldrb	r3, [r4, #0]
 8007b82:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b84:	d10a      	bne.n	8007b9c <_svfiprintf_r+0x130>
 8007b86:	7863      	ldrb	r3, [r4, #1]
 8007b88:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b8a:	d132      	bne.n	8007bf2 <_svfiprintf_r+0x186>
 8007b8c:	9b03      	ldr	r3, [sp, #12]
 8007b8e:	1d1a      	adds	r2, r3, #4
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	9203      	str	r2, [sp, #12]
 8007b94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b98:	3402      	adds	r4, #2
 8007b9a:	9305      	str	r3, [sp, #20]
 8007b9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c60 <_svfiprintf_r+0x1f4>
 8007ba0:	7821      	ldrb	r1, [r4, #0]
 8007ba2:	2203      	movs	r2, #3
 8007ba4:	4650      	mov	r0, sl
 8007ba6:	f7f8 fb23 	bl	80001f0 <memchr>
 8007baa:	b138      	cbz	r0, 8007bbc <_svfiprintf_r+0x150>
 8007bac:	9b04      	ldr	r3, [sp, #16]
 8007bae:	eba0 000a 	sub.w	r0, r0, sl
 8007bb2:	2240      	movs	r2, #64	@ 0x40
 8007bb4:	4082      	lsls	r2, r0
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	3401      	adds	r4, #1
 8007bba:	9304      	str	r3, [sp, #16]
 8007bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bc0:	4824      	ldr	r0, [pc, #144]	@ (8007c54 <_svfiprintf_r+0x1e8>)
 8007bc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007bc6:	2206      	movs	r2, #6
 8007bc8:	f7f8 fb12 	bl	80001f0 <memchr>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	d036      	beq.n	8007c3e <_svfiprintf_r+0x1d2>
 8007bd0:	4b21      	ldr	r3, [pc, #132]	@ (8007c58 <_svfiprintf_r+0x1ec>)
 8007bd2:	bb1b      	cbnz	r3, 8007c1c <_svfiprintf_r+0x1b0>
 8007bd4:	9b03      	ldr	r3, [sp, #12]
 8007bd6:	3307      	adds	r3, #7
 8007bd8:	f023 0307 	bic.w	r3, r3, #7
 8007bdc:	3308      	adds	r3, #8
 8007bde:	9303      	str	r3, [sp, #12]
 8007be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be2:	4433      	add	r3, r6
 8007be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007be6:	e76a      	b.n	8007abe <_svfiprintf_r+0x52>
 8007be8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bec:	460c      	mov	r4, r1
 8007bee:	2001      	movs	r0, #1
 8007bf0:	e7a8      	b.n	8007b44 <_svfiprintf_r+0xd8>
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	3401      	adds	r4, #1
 8007bf6:	9305      	str	r3, [sp, #20]
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	f04f 0c0a 	mov.w	ip, #10
 8007bfe:	4620      	mov	r0, r4
 8007c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c04:	3a30      	subs	r2, #48	@ 0x30
 8007c06:	2a09      	cmp	r2, #9
 8007c08:	d903      	bls.n	8007c12 <_svfiprintf_r+0x1a6>
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d0c6      	beq.n	8007b9c <_svfiprintf_r+0x130>
 8007c0e:	9105      	str	r1, [sp, #20]
 8007c10:	e7c4      	b.n	8007b9c <_svfiprintf_r+0x130>
 8007c12:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c16:	4604      	mov	r4, r0
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e7f0      	b.n	8007bfe <_svfiprintf_r+0x192>
 8007c1c:	ab03      	add	r3, sp, #12
 8007c1e:	9300      	str	r3, [sp, #0]
 8007c20:	462a      	mov	r2, r5
 8007c22:	4b0e      	ldr	r3, [pc, #56]	@ (8007c5c <_svfiprintf_r+0x1f0>)
 8007c24:	a904      	add	r1, sp, #16
 8007c26:	4638      	mov	r0, r7
 8007c28:	f3af 8000 	nop.w
 8007c2c:	1c42      	adds	r2, r0, #1
 8007c2e:	4606      	mov	r6, r0
 8007c30:	d1d6      	bne.n	8007be0 <_svfiprintf_r+0x174>
 8007c32:	89ab      	ldrh	r3, [r5, #12]
 8007c34:	065b      	lsls	r3, r3, #25
 8007c36:	f53f af2d 	bmi.w	8007a94 <_svfiprintf_r+0x28>
 8007c3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c3c:	e72c      	b.n	8007a98 <_svfiprintf_r+0x2c>
 8007c3e:	ab03      	add	r3, sp, #12
 8007c40:	9300      	str	r3, [sp, #0]
 8007c42:	462a      	mov	r2, r5
 8007c44:	4b05      	ldr	r3, [pc, #20]	@ (8007c5c <_svfiprintf_r+0x1f0>)
 8007c46:	a904      	add	r1, sp, #16
 8007c48:	4638      	mov	r0, r7
 8007c4a:	f000 f879 	bl	8007d40 <_printf_i>
 8007c4e:	e7ed      	b.n	8007c2c <_svfiprintf_r+0x1c0>
 8007c50:	080082b0 	.word	0x080082b0
 8007c54:	080082ba 	.word	0x080082ba
 8007c58:	00000000 	.word	0x00000000
 8007c5c:	080079b5 	.word	0x080079b5
 8007c60:	080082b6 	.word	0x080082b6

08007c64 <_printf_common>:
 8007c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c68:	4616      	mov	r6, r2
 8007c6a:	4698      	mov	r8, r3
 8007c6c:	688a      	ldr	r2, [r1, #8]
 8007c6e:	690b      	ldr	r3, [r1, #16]
 8007c70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c74:	4293      	cmp	r3, r2
 8007c76:	bfb8      	it	lt
 8007c78:	4613      	movlt	r3, r2
 8007c7a:	6033      	str	r3, [r6, #0]
 8007c7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c80:	4607      	mov	r7, r0
 8007c82:	460c      	mov	r4, r1
 8007c84:	b10a      	cbz	r2, 8007c8a <_printf_common+0x26>
 8007c86:	3301      	adds	r3, #1
 8007c88:	6033      	str	r3, [r6, #0]
 8007c8a:	6823      	ldr	r3, [r4, #0]
 8007c8c:	0699      	lsls	r1, r3, #26
 8007c8e:	bf42      	ittt	mi
 8007c90:	6833      	ldrmi	r3, [r6, #0]
 8007c92:	3302      	addmi	r3, #2
 8007c94:	6033      	strmi	r3, [r6, #0]
 8007c96:	6825      	ldr	r5, [r4, #0]
 8007c98:	f015 0506 	ands.w	r5, r5, #6
 8007c9c:	d106      	bne.n	8007cac <_printf_common+0x48>
 8007c9e:	f104 0a19 	add.w	sl, r4, #25
 8007ca2:	68e3      	ldr	r3, [r4, #12]
 8007ca4:	6832      	ldr	r2, [r6, #0]
 8007ca6:	1a9b      	subs	r3, r3, r2
 8007ca8:	42ab      	cmp	r3, r5
 8007caa:	dc26      	bgt.n	8007cfa <_printf_common+0x96>
 8007cac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007cb0:	6822      	ldr	r2, [r4, #0]
 8007cb2:	3b00      	subs	r3, #0
 8007cb4:	bf18      	it	ne
 8007cb6:	2301      	movne	r3, #1
 8007cb8:	0692      	lsls	r2, r2, #26
 8007cba:	d42b      	bmi.n	8007d14 <_printf_common+0xb0>
 8007cbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007cc0:	4641      	mov	r1, r8
 8007cc2:	4638      	mov	r0, r7
 8007cc4:	47c8      	blx	r9
 8007cc6:	3001      	adds	r0, #1
 8007cc8:	d01e      	beq.n	8007d08 <_printf_common+0xa4>
 8007cca:	6823      	ldr	r3, [r4, #0]
 8007ccc:	6922      	ldr	r2, [r4, #16]
 8007cce:	f003 0306 	and.w	r3, r3, #6
 8007cd2:	2b04      	cmp	r3, #4
 8007cd4:	bf02      	ittt	eq
 8007cd6:	68e5      	ldreq	r5, [r4, #12]
 8007cd8:	6833      	ldreq	r3, [r6, #0]
 8007cda:	1aed      	subeq	r5, r5, r3
 8007cdc:	68a3      	ldr	r3, [r4, #8]
 8007cde:	bf0c      	ite	eq
 8007ce0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ce4:	2500      	movne	r5, #0
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	bfc4      	itt	gt
 8007cea:	1a9b      	subgt	r3, r3, r2
 8007cec:	18ed      	addgt	r5, r5, r3
 8007cee:	2600      	movs	r6, #0
 8007cf0:	341a      	adds	r4, #26
 8007cf2:	42b5      	cmp	r5, r6
 8007cf4:	d11a      	bne.n	8007d2c <_printf_common+0xc8>
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	e008      	b.n	8007d0c <_printf_common+0xa8>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	4652      	mov	r2, sl
 8007cfe:	4641      	mov	r1, r8
 8007d00:	4638      	mov	r0, r7
 8007d02:	47c8      	blx	r9
 8007d04:	3001      	adds	r0, #1
 8007d06:	d103      	bne.n	8007d10 <_printf_common+0xac>
 8007d08:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d10:	3501      	adds	r5, #1
 8007d12:	e7c6      	b.n	8007ca2 <_printf_common+0x3e>
 8007d14:	18e1      	adds	r1, r4, r3
 8007d16:	1c5a      	adds	r2, r3, #1
 8007d18:	2030      	movs	r0, #48	@ 0x30
 8007d1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d1e:	4422      	add	r2, r4
 8007d20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d28:	3302      	adds	r3, #2
 8007d2a:	e7c7      	b.n	8007cbc <_printf_common+0x58>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	4622      	mov	r2, r4
 8007d30:	4641      	mov	r1, r8
 8007d32:	4638      	mov	r0, r7
 8007d34:	47c8      	blx	r9
 8007d36:	3001      	adds	r0, #1
 8007d38:	d0e6      	beq.n	8007d08 <_printf_common+0xa4>
 8007d3a:	3601      	adds	r6, #1
 8007d3c:	e7d9      	b.n	8007cf2 <_printf_common+0x8e>
	...

08007d40 <_printf_i>:
 8007d40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d44:	7e0f      	ldrb	r7, [r1, #24]
 8007d46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d48:	2f78      	cmp	r7, #120	@ 0x78
 8007d4a:	4691      	mov	r9, r2
 8007d4c:	4680      	mov	r8, r0
 8007d4e:	460c      	mov	r4, r1
 8007d50:	469a      	mov	sl, r3
 8007d52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d56:	d807      	bhi.n	8007d68 <_printf_i+0x28>
 8007d58:	2f62      	cmp	r7, #98	@ 0x62
 8007d5a:	d80a      	bhi.n	8007d72 <_printf_i+0x32>
 8007d5c:	2f00      	cmp	r7, #0
 8007d5e:	f000 80d1 	beq.w	8007f04 <_printf_i+0x1c4>
 8007d62:	2f58      	cmp	r7, #88	@ 0x58
 8007d64:	f000 80b8 	beq.w	8007ed8 <_printf_i+0x198>
 8007d68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d70:	e03a      	b.n	8007de8 <_printf_i+0xa8>
 8007d72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d76:	2b15      	cmp	r3, #21
 8007d78:	d8f6      	bhi.n	8007d68 <_printf_i+0x28>
 8007d7a:	a101      	add	r1, pc, #4	@ (adr r1, 8007d80 <_printf_i+0x40>)
 8007d7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d80:	08007dd9 	.word	0x08007dd9
 8007d84:	08007ded 	.word	0x08007ded
 8007d88:	08007d69 	.word	0x08007d69
 8007d8c:	08007d69 	.word	0x08007d69
 8007d90:	08007d69 	.word	0x08007d69
 8007d94:	08007d69 	.word	0x08007d69
 8007d98:	08007ded 	.word	0x08007ded
 8007d9c:	08007d69 	.word	0x08007d69
 8007da0:	08007d69 	.word	0x08007d69
 8007da4:	08007d69 	.word	0x08007d69
 8007da8:	08007d69 	.word	0x08007d69
 8007dac:	08007eeb 	.word	0x08007eeb
 8007db0:	08007e17 	.word	0x08007e17
 8007db4:	08007ea5 	.word	0x08007ea5
 8007db8:	08007d69 	.word	0x08007d69
 8007dbc:	08007d69 	.word	0x08007d69
 8007dc0:	08007f0d 	.word	0x08007f0d
 8007dc4:	08007d69 	.word	0x08007d69
 8007dc8:	08007e17 	.word	0x08007e17
 8007dcc:	08007d69 	.word	0x08007d69
 8007dd0:	08007d69 	.word	0x08007d69
 8007dd4:	08007ead 	.word	0x08007ead
 8007dd8:	6833      	ldr	r3, [r6, #0]
 8007dda:	1d1a      	adds	r2, r3, #4
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	6032      	str	r2, [r6, #0]
 8007de0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007de4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007de8:	2301      	movs	r3, #1
 8007dea:	e09c      	b.n	8007f26 <_printf_i+0x1e6>
 8007dec:	6833      	ldr	r3, [r6, #0]
 8007dee:	6820      	ldr	r0, [r4, #0]
 8007df0:	1d19      	adds	r1, r3, #4
 8007df2:	6031      	str	r1, [r6, #0]
 8007df4:	0606      	lsls	r6, r0, #24
 8007df6:	d501      	bpl.n	8007dfc <_printf_i+0xbc>
 8007df8:	681d      	ldr	r5, [r3, #0]
 8007dfa:	e003      	b.n	8007e04 <_printf_i+0xc4>
 8007dfc:	0645      	lsls	r5, r0, #25
 8007dfe:	d5fb      	bpl.n	8007df8 <_printf_i+0xb8>
 8007e00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e04:	2d00      	cmp	r5, #0
 8007e06:	da03      	bge.n	8007e10 <_printf_i+0xd0>
 8007e08:	232d      	movs	r3, #45	@ 0x2d
 8007e0a:	426d      	negs	r5, r5
 8007e0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e10:	4858      	ldr	r0, [pc, #352]	@ (8007f74 <_printf_i+0x234>)
 8007e12:	230a      	movs	r3, #10
 8007e14:	e011      	b.n	8007e3a <_printf_i+0xfa>
 8007e16:	6821      	ldr	r1, [r4, #0]
 8007e18:	6833      	ldr	r3, [r6, #0]
 8007e1a:	0608      	lsls	r0, r1, #24
 8007e1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e20:	d402      	bmi.n	8007e28 <_printf_i+0xe8>
 8007e22:	0649      	lsls	r1, r1, #25
 8007e24:	bf48      	it	mi
 8007e26:	b2ad      	uxthmi	r5, r5
 8007e28:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e2a:	4852      	ldr	r0, [pc, #328]	@ (8007f74 <_printf_i+0x234>)
 8007e2c:	6033      	str	r3, [r6, #0]
 8007e2e:	bf14      	ite	ne
 8007e30:	230a      	movne	r3, #10
 8007e32:	2308      	moveq	r3, #8
 8007e34:	2100      	movs	r1, #0
 8007e36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e3a:	6866      	ldr	r6, [r4, #4]
 8007e3c:	60a6      	str	r6, [r4, #8]
 8007e3e:	2e00      	cmp	r6, #0
 8007e40:	db05      	blt.n	8007e4e <_printf_i+0x10e>
 8007e42:	6821      	ldr	r1, [r4, #0]
 8007e44:	432e      	orrs	r6, r5
 8007e46:	f021 0104 	bic.w	r1, r1, #4
 8007e4a:	6021      	str	r1, [r4, #0]
 8007e4c:	d04b      	beq.n	8007ee6 <_printf_i+0x1a6>
 8007e4e:	4616      	mov	r6, r2
 8007e50:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e54:	fb03 5711 	mls	r7, r3, r1, r5
 8007e58:	5dc7      	ldrb	r7, [r0, r7]
 8007e5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e5e:	462f      	mov	r7, r5
 8007e60:	42bb      	cmp	r3, r7
 8007e62:	460d      	mov	r5, r1
 8007e64:	d9f4      	bls.n	8007e50 <_printf_i+0x110>
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d10b      	bne.n	8007e82 <_printf_i+0x142>
 8007e6a:	6823      	ldr	r3, [r4, #0]
 8007e6c:	07df      	lsls	r7, r3, #31
 8007e6e:	d508      	bpl.n	8007e82 <_printf_i+0x142>
 8007e70:	6923      	ldr	r3, [r4, #16]
 8007e72:	6861      	ldr	r1, [r4, #4]
 8007e74:	4299      	cmp	r1, r3
 8007e76:	bfde      	ittt	le
 8007e78:	2330      	movle	r3, #48	@ 0x30
 8007e7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e82:	1b92      	subs	r2, r2, r6
 8007e84:	6122      	str	r2, [r4, #16]
 8007e86:	f8cd a000 	str.w	sl, [sp]
 8007e8a:	464b      	mov	r3, r9
 8007e8c:	aa03      	add	r2, sp, #12
 8007e8e:	4621      	mov	r1, r4
 8007e90:	4640      	mov	r0, r8
 8007e92:	f7ff fee7 	bl	8007c64 <_printf_common>
 8007e96:	3001      	adds	r0, #1
 8007e98:	d14a      	bne.n	8007f30 <_printf_i+0x1f0>
 8007e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9e:	b004      	add	sp, #16
 8007ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	f043 0320 	orr.w	r3, r3, #32
 8007eaa:	6023      	str	r3, [r4, #0]
 8007eac:	4832      	ldr	r0, [pc, #200]	@ (8007f78 <_printf_i+0x238>)
 8007eae:	2778      	movs	r7, #120	@ 0x78
 8007eb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007eb4:	6823      	ldr	r3, [r4, #0]
 8007eb6:	6831      	ldr	r1, [r6, #0]
 8007eb8:	061f      	lsls	r7, r3, #24
 8007eba:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ebe:	d402      	bmi.n	8007ec6 <_printf_i+0x186>
 8007ec0:	065f      	lsls	r7, r3, #25
 8007ec2:	bf48      	it	mi
 8007ec4:	b2ad      	uxthmi	r5, r5
 8007ec6:	6031      	str	r1, [r6, #0]
 8007ec8:	07d9      	lsls	r1, r3, #31
 8007eca:	bf44      	itt	mi
 8007ecc:	f043 0320 	orrmi.w	r3, r3, #32
 8007ed0:	6023      	strmi	r3, [r4, #0]
 8007ed2:	b11d      	cbz	r5, 8007edc <_printf_i+0x19c>
 8007ed4:	2310      	movs	r3, #16
 8007ed6:	e7ad      	b.n	8007e34 <_printf_i+0xf4>
 8007ed8:	4826      	ldr	r0, [pc, #152]	@ (8007f74 <_printf_i+0x234>)
 8007eda:	e7e9      	b.n	8007eb0 <_printf_i+0x170>
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	f023 0320 	bic.w	r3, r3, #32
 8007ee2:	6023      	str	r3, [r4, #0]
 8007ee4:	e7f6      	b.n	8007ed4 <_printf_i+0x194>
 8007ee6:	4616      	mov	r6, r2
 8007ee8:	e7bd      	b.n	8007e66 <_printf_i+0x126>
 8007eea:	6833      	ldr	r3, [r6, #0]
 8007eec:	6825      	ldr	r5, [r4, #0]
 8007eee:	6961      	ldr	r1, [r4, #20]
 8007ef0:	1d18      	adds	r0, r3, #4
 8007ef2:	6030      	str	r0, [r6, #0]
 8007ef4:	062e      	lsls	r6, r5, #24
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	d501      	bpl.n	8007efe <_printf_i+0x1be>
 8007efa:	6019      	str	r1, [r3, #0]
 8007efc:	e002      	b.n	8007f04 <_printf_i+0x1c4>
 8007efe:	0668      	lsls	r0, r5, #25
 8007f00:	d5fb      	bpl.n	8007efa <_printf_i+0x1ba>
 8007f02:	8019      	strh	r1, [r3, #0]
 8007f04:	2300      	movs	r3, #0
 8007f06:	6123      	str	r3, [r4, #16]
 8007f08:	4616      	mov	r6, r2
 8007f0a:	e7bc      	b.n	8007e86 <_printf_i+0x146>
 8007f0c:	6833      	ldr	r3, [r6, #0]
 8007f0e:	1d1a      	adds	r2, r3, #4
 8007f10:	6032      	str	r2, [r6, #0]
 8007f12:	681e      	ldr	r6, [r3, #0]
 8007f14:	6862      	ldr	r2, [r4, #4]
 8007f16:	2100      	movs	r1, #0
 8007f18:	4630      	mov	r0, r6
 8007f1a:	f7f8 f969 	bl	80001f0 <memchr>
 8007f1e:	b108      	cbz	r0, 8007f24 <_printf_i+0x1e4>
 8007f20:	1b80      	subs	r0, r0, r6
 8007f22:	6060      	str	r0, [r4, #4]
 8007f24:	6863      	ldr	r3, [r4, #4]
 8007f26:	6123      	str	r3, [r4, #16]
 8007f28:	2300      	movs	r3, #0
 8007f2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f2e:	e7aa      	b.n	8007e86 <_printf_i+0x146>
 8007f30:	6923      	ldr	r3, [r4, #16]
 8007f32:	4632      	mov	r2, r6
 8007f34:	4649      	mov	r1, r9
 8007f36:	4640      	mov	r0, r8
 8007f38:	47d0      	blx	sl
 8007f3a:	3001      	adds	r0, #1
 8007f3c:	d0ad      	beq.n	8007e9a <_printf_i+0x15a>
 8007f3e:	6823      	ldr	r3, [r4, #0]
 8007f40:	079b      	lsls	r3, r3, #30
 8007f42:	d413      	bmi.n	8007f6c <_printf_i+0x22c>
 8007f44:	68e0      	ldr	r0, [r4, #12]
 8007f46:	9b03      	ldr	r3, [sp, #12]
 8007f48:	4298      	cmp	r0, r3
 8007f4a:	bfb8      	it	lt
 8007f4c:	4618      	movlt	r0, r3
 8007f4e:	e7a6      	b.n	8007e9e <_printf_i+0x15e>
 8007f50:	2301      	movs	r3, #1
 8007f52:	4632      	mov	r2, r6
 8007f54:	4649      	mov	r1, r9
 8007f56:	4640      	mov	r0, r8
 8007f58:	47d0      	blx	sl
 8007f5a:	3001      	adds	r0, #1
 8007f5c:	d09d      	beq.n	8007e9a <_printf_i+0x15a>
 8007f5e:	3501      	adds	r5, #1
 8007f60:	68e3      	ldr	r3, [r4, #12]
 8007f62:	9903      	ldr	r1, [sp, #12]
 8007f64:	1a5b      	subs	r3, r3, r1
 8007f66:	42ab      	cmp	r3, r5
 8007f68:	dcf2      	bgt.n	8007f50 <_printf_i+0x210>
 8007f6a:	e7eb      	b.n	8007f44 <_printf_i+0x204>
 8007f6c:	2500      	movs	r5, #0
 8007f6e:	f104 0619 	add.w	r6, r4, #25
 8007f72:	e7f5      	b.n	8007f60 <_printf_i+0x220>
 8007f74:	080082c1 	.word	0x080082c1
 8007f78:	080082d2 	.word	0x080082d2

08007f7c <memmove>:
 8007f7c:	4288      	cmp	r0, r1
 8007f7e:	b510      	push	{r4, lr}
 8007f80:	eb01 0402 	add.w	r4, r1, r2
 8007f84:	d902      	bls.n	8007f8c <memmove+0x10>
 8007f86:	4284      	cmp	r4, r0
 8007f88:	4623      	mov	r3, r4
 8007f8a:	d807      	bhi.n	8007f9c <memmove+0x20>
 8007f8c:	1e43      	subs	r3, r0, #1
 8007f8e:	42a1      	cmp	r1, r4
 8007f90:	d008      	beq.n	8007fa4 <memmove+0x28>
 8007f92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f9a:	e7f8      	b.n	8007f8e <memmove+0x12>
 8007f9c:	4402      	add	r2, r0
 8007f9e:	4601      	mov	r1, r0
 8007fa0:	428a      	cmp	r2, r1
 8007fa2:	d100      	bne.n	8007fa6 <memmove+0x2a>
 8007fa4:	bd10      	pop	{r4, pc}
 8007fa6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007faa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007fae:	e7f7      	b.n	8007fa0 <memmove+0x24>

08007fb0 <_sbrk_r>:
 8007fb0:	b538      	push	{r3, r4, r5, lr}
 8007fb2:	4d06      	ldr	r5, [pc, #24]	@ (8007fcc <_sbrk_r+0x1c>)
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	4608      	mov	r0, r1
 8007fba:	602b      	str	r3, [r5, #0]
 8007fbc:	f7f9 fa10 	bl	80013e0 <_sbrk>
 8007fc0:	1c43      	adds	r3, r0, #1
 8007fc2:	d102      	bne.n	8007fca <_sbrk_r+0x1a>
 8007fc4:	682b      	ldr	r3, [r5, #0]
 8007fc6:	b103      	cbz	r3, 8007fca <_sbrk_r+0x1a>
 8007fc8:	6023      	str	r3, [r4, #0]
 8007fca:	bd38      	pop	{r3, r4, r5, pc}
 8007fcc:	20004d1c 	.word	0x20004d1c

08007fd0 <_realloc_r>:
 8007fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	4614      	mov	r4, r2
 8007fd8:	460d      	mov	r5, r1
 8007fda:	b921      	cbnz	r1, 8007fe6 <_realloc_r+0x16>
 8007fdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe0:	4611      	mov	r1, r2
 8007fe2:	f7ff bc5b 	b.w	800789c <_malloc_r>
 8007fe6:	b92a      	cbnz	r2, 8007ff4 <_realloc_r+0x24>
 8007fe8:	f7ff fbec 	bl	80077c4 <_free_r>
 8007fec:	4625      	mov	r5, r4
 8007fee:	4628      	mov	r0, r5
 8007ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ff4:	f000 f81a 	bl	800802c <_malloc_usable_size_r>
 8007ff8:	4284      	cmp	r4, r0
 8007ffa:	4606      	mov	r6, r0
 8007ffc:	d802      	bhi.n	8008004 <_realloc_r+0x34>
 8007ffe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008002:	d8f4      	bhi.n	8007fee <_realloc_r+0x1e>
 8008004:	4621      	mov	r1, r4
 8008006:	4638      	mov	r0, r7
 8008008:	f7ff fc48 	bl	800789c <_malloc_r>
 800800c:	4680      	mov	r8, r0
 800800e:	b908      	cbnz	r0, 8008014 <_realloc_r+0x44>
 8008010:	4645      	mov	r5, r8
 8008012:	e7ec      	b.n	8007fee <_realloc_r+0x1e>
 8008014:	42b4      	cmp	r4, r6
 8008016:	4622      	mov	r2, r4
 8008018:	4629      	mov	r1, r5
 800801a:	bf28      	it	cs
 800801c:	4632      	movcs	r2, r6
 800801e:	f7ff fbc3 	bl	80077a8 <memcpy>
 8008022:	4629      	mov	r1, r5
 8008024:	4638      	mov	r0, r7
 8008026:	f7ff fbcd 	bl	80077c4 <_free_r>
 800802a:	e7f1      	b.n	8008010 <_realloc_r+0x40>

0800802c <_malloc_usable_size_r>:
 800802c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008030:	1f18      	subs	r0, r3, #4
 8008032:	2b00      	cmp	r3, #0
 8008034:	bfbc      	itt	lt
 8008036:	580b      	ldrlt	r3, [r1, r0]
 8008038:	18c0      	addlt	r0, r0, r3
 800803a:	4770      	bx	lr

0800803c <_init>:
 800803c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800803e:	bf00      	nop
 8008040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008042:	bc08      	pop	{r3}
 8008044:	469e      	mov	lr, r3
 8008046:	4770      	bx	lr

08008048 <_fini>:
 8008048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804a:	bf00      	nop
 800804c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800804e:	bc08      	pop	{r3}
 8008050:	469e      	mov	lr, r3
 8008052:	4770      	bx	lr
