<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Combiner.h' l='29' c='_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Combiner.h' l='37'/>
<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerInfo.h' l='27' ll='69'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Combiner.cpp' l='93' c='_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE'/>
<size>32</size>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerInfo.h' l='25'>// Contains information relevant to enabling/disabling various combines for a
// pass.</doc>
<fun r='_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb'/>
<fun r='_ZN4llvm12CombinerInfoD1Ev'/>
<mbr r='llvm::CombinerInfo::IllegalOpsAllowed' o='64' t='bool'/>
<mbr r='llvm::CombinerInfo::LegalizeIllegalOps' o='72' t='bool'/>
<mbr r='llvm::CombinerInfo::LInfo' o='128' t='const llvm::LegalizerInfo *'/>
<mbr r='llvm::CombinerInfo::EnableOpt' o='192' t='bool'/>
<mbr r='llvm::CombinerInfo::EnableOptSize' o='200' t='bool'/>
<mbr r='llvm::CombinerInfo::EnableMinSize' o='208' t='bool'/>
<fun r='_ZNK4llvm12CombinerInfo7combineERNS_19GISelChangeObserverERNS_12MachineInstrERNS_16MachineIRBuilderE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='249' c='(anonymousnamespace)::AArch64PostLegalizerCombinerInfo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='249'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='259' c='_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='622' c='(anonymousnamespace)::AArch64PostLegalizerLoweringInfo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='622'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='627' c='_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='74' c='(anonymousnamespace)::AArch64PreLegalizerCombinerInfo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='74'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='82' c='_ZN12_GLOBAL__N_131AArch64PreLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='269' c='(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='269'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='279' c='_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='38' c='(anonymousnamespace)::AMDGPUPreLegalizerCombinerInfo'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='38'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='47' c='_ZN12_GLOBAL__N_130AMDGPUPreLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='40' c='(anonymousnamespace)::AMDGPURegBankCombinerInfo'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='40'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='50' c='_ZN12_GLOBAL__N_125AMDGPURegBankCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='27' c='(anonymousnamespace)::MipsPreLegalizerCombinerInfo'/>
<use f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='27'/>
<use f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='30' c='_ZN12_GLOBAL__N_128MipsPreLegalizerCombinerInfoC1Ev'/>
<size>32</size>
