\hypertarget{stm32f4xx__ll__utils_8h}{}\doxysection{inc/stm32f4xx\+\_\+ll\+\_\+utils.h 文件参考}
\label{stm32f4xx__ll__utils_8h}\index{inc/stm32f4xx\_ll\_utils.h@{inc/stm32f4xx\_ll\_utils.h}}


Header file of U\+T\+I\+LS LL module.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
stm32f4xx\+\_\+ll\+\_\+utils.\+h 的引用(Include)关系图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=213pt]{stm32f4xx__ll__utils_8h__incl}
\end{center}
\end{figure}
此图展示该文件直接或间接的被哪些文件引用了\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=213pt]{stm32f4xx__ll__utils_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{结构体}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+T\+I\+LS P\+LL structure definition \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+T\+I\+LS System, A\+HB and A\+PB buses clock configuration structure definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_ga29a1b776c24b7c32f30fcd6851ddd028}{L\+L\+\_\+\+M\+A\+X\+\_\+\+D\+E\+L\+AY}}~0x\+F\+F\+F\+F\+F\+F\+F\+FU
\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_ga732ec8206df1d365f1c23eee46d681dd}{U\+I\+D\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}~U\+I\+D\+\_\+\+B\+A\+SE
\begin{DoxyCompactList}\small\item\em Unique device ID register base address \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_ga75b8f6b080a5dfaaf829edeae69bff70}{F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}~F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+SE
\begin{DoxyCompactList}\small\item\em Flash size data register base address \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_gafb1d0907a8ece7931174554271a52a90}{P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}~P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE
\begin{DoxyCompactList}\small\item\em Package data register base address \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UTILS__EC__HSE__BYPASS_ga4aab0968739934c6560805bcf222e1fe}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+H\+S\+E\+B\+Y\+P\+A\+S\+S\+\_\+\+O\+FF}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__HSE__BYPASS_ga2053b398a3829ad616af6f1a732dbdd4}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+H\+S\+E\+B\+Y\+P\+A\+S\+S\+\_\+\+ON}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__PACKAGETYPE_gaf13a2ffb38760dc296d1a7252f437123}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+A\+C\+K\+A\+G\+E\+T\+Y\+P\+E\+\_\+\+W\+L\+C\+S\+P36\+\_\+\+U\+F\+Q\+F\+P\+N48\+\_\+\+L\+Q\+F\+P64}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__PACKAGETYPE_ga82e2631152762c3f2ed02d8f55238e43}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+A\+C\+K\+A\+G\+E\+T\+Y\+P\+E\+\_\+\+W\+L\+C\+S\+P168\+\_\+\+F\+B\+G\+A169\+\_\+\+L\+Q\+F\+P100\+\_\+\+L\+Q\+F\+P64\+\_\+\+U\+F\+Q\+F\+P\+N48}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__PACKAGETYPE_ga47faa032674c0e50899f4e4c8679209e}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+A\+C\+K\+A\+G\+E\+T\+Y\+P\+E\+\_\+\+W\+L\+C\+S\+P64\+\_\+\+W\+L\+C\+S\+P81\+\_\+\+L\+Q\+F\+P176\+\_\+\+U\+F\+B\+G\+A176}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__PACKAGETYPE_ga9f4be43d81353fc9538e4a3795eddb2e}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+A\+C\+K\+A\+G\+E\+T\+Y\+P\+E\+\_\+\+L\+Q\+F\+P144\+\_\+\+U\+F\+B\+G\+A144\+\_\+\+U\+F\+B\+G\+A144\+\_\+\+U\+F\+B\+G\+A100}}~0x00000300U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__PACKAGETYPE_gaea865b40d186387c2beb5f439dc8b10c}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+A\+C\+K\+A\+G\+E\+T\+Y\+P\+E\+\_\+\+L\+Q\+F\+P100\+\_\+\+L\+Q\+F\+P208\+\_\+\+T\+F\+B\+G\+A216}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__PACKAGETYPE_ga8cc544860490e3176e10640fd3cc9e65}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+A\+C\+K\+A\+G\+E\+T\+Y\+P\+E\+\_\+\+L\+Q\+F\+P208\+\_\+\+T\+F\+B\+G\+A216}}~0x00000500U
\item 
\#define \mbox{\hyperlink{group__UTILS__EC__PACKAGETYPE_ga1f84e6d0b37cbe9d2a4da1e4d78597b7}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+A\+C\+K\+A\+G\+E\+T\+Y\+P\+E\+\_\+\+T\+Q\+F\+P64\+\_\+\+U\+F\+B\+G\+A144\+\_\+\+L\+Q\+F\+P144}}~0x00000700U
\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE_ga3a0b557447143f41b93a7fa45270b5b8}{L\+L\+\_\+\+Get\+U\+I\+D\+\_\+\+Word0}} (void)
\begin{DoxyCompactList}\small\item\em Get Word0 of the unique device identifier (U\+ID based on 96 bits) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE_ga67007778e77a6fafc8a1fc440dc208b2}{L\+L\+\_\+\+Get\+U\+I\+D\+\_\+\+Word1}} (void)
\begin{DoxyCompactList}\small\item\em Get Word1 of the unique device identifier (U\+ID based on 96 bits) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE_gaa15df2bc902d392f67ee9873943d4904}{L\+L\+\_\+\+Get\+U\+I\+D\+\_\+\+Word2}} (void)
\begin{DoxyCompactList}\small\item\em Get Word2 of the unique device identifier (U\+ID based on 96 bits) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE_ga0e8379766a1799f3c5fedadaa2b0c47e}{L\+L\+\_\+\+Get\+Flash\+Size}} (void)
\begin{DoxyCompactList}\small\item\em Get Flash memory size \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE_gadac3ab6581c114d1ce31034f80b49249}{L\+L\+\_\+\+Get\+Package\+Type}} (void)
\begin{DoxyCompactList}\small\item\em Get Package type \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__UTILS__LL__EF__DELAY_ga170d1d651b46544daf571fb6b4e3b850}{L\+L\+\_\+\+Init\+Tick}} (uint32\+\_\+t H\+C\+L\+K\+Frequency, uint32\+\_\+t Ticks)
\begin{DoxyCompactList}\small\item\em This function configures the Cortex-\/M Sys\+Tick source of the time base. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__UTILS__LL__EF__DELAY_ga485805c708e3aa0820454523782d4de4}{L\+L\+\_\+\+Init1ms\+Tick}} (uint32\+\_\+t H\+C\+L\+K\+Frequency)
\begin{DoxyCompactList}\small\item\em This function configures the Cortex-\/M Sys\+Tick source to have 1ms time base. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__UTILS__LL__EF__DELAY_ga7b7ca6d9cbec320c3e9f326b203807aa}{L\+L\+\_\+m\+Delay}} (uint32\+\_\+t Delay)
\begin{DoxyCompactList}\small\item\em This function provides accurate delay (in milliseconds) based on Sys\+Tick counter flag \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__UTILS__EF__SYSTEM_ga5af902d59c4c2d9dc5e189df0bc71ecd}{L\+L\+\_\+\+Set\+System\+Core\+Clock}} (uint32\+\_\+t H\+C\+L\+K\+Frequency)
\begin{DoxyCompactList}\small\item\em This function sets directly System\+Core\+Clock C\+M\+S\+IS variable. \end{DoxyCompactList}\item 
Error\+Status \mbox{\hyperlink{group__UTILS__EF__SYSTEM_ga7ada5e4210f6ef80ef9f55bf9dd048c6}{L\+L\+\_\+\+P\+L\+L\+\_\+\+Config\+System\+Clock\+\_\+\+H\+SI}} (\mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}} $\ast$U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Struct, \mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em This function configures system clock at maximum frequency with H\+SI as clock source of the P\+LL \end{DoxyCompactList}\item 
Error\+Status \mbox{\hyperlink{group__UTILS__EF__SYSTEM_gaf6c8553d03464d4646b63321b97d25e2}{L\+L\+\_\+\+P\+L\+L\+\_\+\+Config\+System\+Clock\+\_\+\+H\+SE}} (uint32\+\_\+t H\+S\+E\+Frequency, uint32\+\_\+t H\+S\+E\+Bypass, \mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}} $\ast$U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Struct, \mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef}{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em This function configures system clock with H\+SE as clock source of the P\+LL \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Header file of U\+T\+I\+LS LL module. 

\begin{DoxyAuthor}{作者}
M\+CD Application Team \begin{DoxyVerb}==============================================================================
                   ##### How to use this driver #####
==============================================================================
  [..]
  The LL UTILS driver contains a set of generic APIs that can be
  used by user:
    (+) Device electronic signature
    (+) Timing functions
    (+) PLL configuration functions\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 