
ubuntu-preinstalled/snapfuse:     file format elf32-littlearm


Disassembly of section .init:

00000c4c <.init>:
 c4c:	push	{r3, lr}
 c50:	bl	116c <fuse_add_direntry@plt+0x2a8>
 c54:	pop	{r3, pc}

Disassembly of section .plt:

00000c58 <calloc@plt-0x14>:
 c58:	push	{lr}		; (str lr, [sp, #-4]!)
 c5c:	ldr	lr, [pc, #4]	; c68 <calloc@plt-0x4>
 c60:	add	lr, pc, lr
 c64:	ldr	pc, [lr, #8]!
 c68:	muleq	r1, ip, r2

00000c6c <calloc@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #86016	; 0x15000
 c74:	ldr	pc, [ip, #668]!	; 0x29c

00000c78 <raise@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #86016	; 0x15000
 c80:	ldr	pc, [ip, #660]!	; 0x294

00000c84 <fuse_session_loop@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #86016	; 0x15000
 c8c:	ldr	pc, [ip, #652]!	; 0x28c

00000c90 <__cxa_finalize@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #86016	; 0x15000
 c98:	ldr	pc, [ip, #644]!	; 0x284

00000c9c <fuse_parse_cmdline@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #86016	; 0x15000
 ca4:	ldr	pc, [ip, #636]!	; 0x27c

00000ca8 <lzo1x_decompress_safe@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #86016	; 0x15000
 cb0:	ldr	pc, [ip, #628]!	; 0x274

00000cb4 <free@plt>:
 cb4:			; <UNDEFINED> instruction: 0xe7fd4778
 cb8:	add	ip, pc, #0, 12
 cbc:	add	ip, ip, #86016	; 0x15000
 cc0:	ldr	pc, [ip, #616]!	; 0x268

00000cc4 <fuse_session_destroy@plt>:
 cc4:	add	ip, pc, #0, 12
 cc8:	add	ip, ip, #86016	; 0x15000
 ccc:	ldr	pc, [ip, #608]!	; 0x260

00000cd0 <memcpy@plt>:
 cd0:	add	ip, pc, #0, 12
 cd4:	add	ip, ip, #86016	; 0x15000
 cd8:	ldr	pc, [ip, #600]!	; 0x258

00000cdc <uncompress@plt>:
 cdc:	add	ip, pc, #0, 12
 ce0:	add	ip, ip, #86016	; 0x15000
 ce4:	ldr	pc, [ip, #592]!	; 0x250

00000ce8 <fuse_remove_signal_handlers@plt>:
 ce8:	add	ip, pc, #0, 12
 cec:	add	ip, ip, #86016	; 0x15000
 cf0:	ldr	pc, [ip, #584]!	; 0x248

00000cf4 <__stack_chk_fail@plt>:
 cf4:	add	ip, pc, #0, 12
 cf8:	add	ip, ip, #86016	; 0x15000
 cfc:	ldr	pc, [ip, #576]!	; 0x240

00000d00 <fuse_lowlevel_new@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #86016	; 0x15000
 d08:	ldr	pc, [ip, #568]!	; 0x238

00000d0c <fuse_unmount@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #86016	; 0x15000
 d14:	ldr	pc, [ip, #560]!	; 0x230

00000d18 <perror@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #86016	; 0x15000
 d20:	ldr	pc, [ip, #552]!	; 0x228

00000d24 <fwrite@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #86016	; 0x15000
 d2c:	ldr	pc, [ip, #544]!	; 0x220

00000d30 <fuse_session_remove_chan@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #86016	; 0x15000
 d38:	ldr	pc, [ip, #536]!	; 0x218

00000d3c <fuse_mount@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #86016	; 0x15000
 d44:	ldr	pc, [ip, #528]!	; 0x210

00000d48 <fuse_reply_buf@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #86016	; 0x15000
 d50:	ldr	pc, [ip, #520]!	; 0x208

00000d54 <pread64@plt>:
 d54:			; <UNDEFINED> instruction: 0xe7fd4778
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #86016	; 0x15000
 d60:	ldr	pc, [ip, #508]!	; 0x1fc

00000d64 <fuse_reply_err@plt>:
 d64:			; <UNDEFINED> instruction: 0xe7fd4778
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #86016	; 0x15000
 d70:	ldr	pc, [ip, #496]!	; 0x1f0

00000d74 <open64@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #86016	; 0x15000
 d7c:	ldr	pc, [ip, #488]!	; 0x1e8

00000d80 <malloc@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #86016	; 0x15000
 d88:	ldr	pc, [ip, #480]!	; 0x1e0

00000d8c <__libc_start_main@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #86016	; 0x15000
 d94:	ldr	pc, [ip, #472]!	; 0x1d8

00000d98 <fuse_req_userdata@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #86016	; 0x15000
 da0:	ldr	pc, [ip, #464]!	; 0x1d0

00000da4 <__gmon_start__@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #86016	; 0x15000
 dac:	ldr	pc, [ip, #456]!	; 0x1c8

00000db0 <exit@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #86016	; 0x15000
 db8:	ldr	pc, [ip, #448]!	; 0x1c0

00000dbc <fuse_reply_entry@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #86016	; 0x15000
 dc4:	ldr	pc, [ip, #440]!	; 0x1b8

00000dc8 <fuse_opt_free_args@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #86016	; 0x15000
 dd0:	ldr	pc, [ip, #432]!	; 0x1b0

00000dd4 <strlen@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #86016	; 0x15000
 ddc:	ldr	pc, [ip, #424]!	; 0x1a8

00000de0 <fuse_opt_add_arg@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #86016	; 0x15000
 de8:	ldr	pc, [ip, #416]!	; 0x1a0

00000dec <fuse_set_signal_handlers@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #86016	; 0x15000
 df4:	ldr	pc, [ip, #408]!	; 0x198

00000df8 <fuse_reply_open@plt>:
 df8:			; <UNDEFINED> instruction: 0xe7fd4778
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #86016	; 0x15000
 e04:	ldr	pc, [ip, #396]!	; 0x18c

00000e08 <memset@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #86016	; 0x15000
 e10:	ldr	pc, [ip, #388]!	; 0x184

00000e14 <__fprintf_chk@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #86016	; 0x15000
 e1c:	ldr	pc, [ip, #380]!	; 0x17c

00000e20 <fuse_opt_parse@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #86016	; 0x15000
 e28:	ldr	pc, [ip, #372]!	; 0x174

00000e2c <lzma_stream_buffer_decode@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #86016	; 0x15000
 e34:	ldr	pc, [ip, #364]!	; 0x16c

00000e38 <fputc@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #86016	; 0x15000
 e40:	ldr	pc, [ip, #356]!	; 0x164

00000e44 <fuse_reply_xattr@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #86016	; 0x15000
 e4c:	ldr	pc, [ip, #348]!	; 0x15c

00000e50 <fuse_session_add_chan@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #86016	; 0x15000
 e58:	ldr	pc, [ip, #340]!	; 0x154

00000e5c <fuse_daemonize@plt>:
 e5c:			; <UNDEFINED> instruction: 0xe7fd4778
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #86016	; 0x15000
 e68:	ldr	pc, [ip, #328]!	; 0x148

00000e6c <fuse_reply_readlink@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #86016	; 0x15000
 e74:	ldr	pc, [ip, #320]!	; 0x140

00000e78 <fuse_reply_attr@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #86016	; 0x15000
 e80:	ldr	pc, [ip, #312]!	; 0x138

00000e84 <fuse_reply_none@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #86016	; 0x15000
 e8c:	ldr	pc, [ip, #304]!	; 0x130

00000e90 <fputs@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #86016	; 0x15000
 e98:	ldr	pc, [ip, #296]!	; 0x128

00000e9c <strncmp@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #86016	; 0x15000
 ea4:	ldr	pc, [ip, #288]!	; 0x120

00000ea8 <abort@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #86016	; 0x15000
 eb0:	ldr	pc, [ip, #280]!	; 0x118

00000eb4 <close@plt>:
 eb4:			; <UNDEFINED> instruction: 0xe7fd4778
 eb8:	add	ip, pc, #0, 12
 ebc:	add	ip, ip, #86016	; 0x15000
 ec0:	ldr	pc, [ip, #268]!	; 0x10c

00000ec4 <fuse_add_direntry@plt>:
 ec4:	add	ip, pc, #0, 12
 ec8:	add	ip, ip, #86016	; 0x15000
 ecc:	ldr	pc, [ip, #260]!	; 0x104

Disassembly of section .text:

00000ed0 <.text>:
     ed0:	ldrbmi	lr, [r0, sp, lsr #18]!
     ed4:	ldclmi	6, cr4, [sp, #-60]!	; 0xffffffc4
     ed8:			; <UNDEFINED> instruction: 0xf8df4682
     edc:	ldrshtlt	ip, [sl], r4
     ee0:	mrcmi	4, 3, r4, cr12, cr13, {3}
     ee4:	cfldrsge	mvf4, [r3], #-1008	; 0xfffffc10
     ee8:			; <UNDEFINED> instruction: 0xf10dcd0f
     eec:			; <UNDEFINED> instruction: 0xf85c0828
     ef0:			; <UNDEFINED> instruction: 0xf8df6006
     ef4:	ldmdavs	r6!, {r2, r5, r6, r7, r8, ip, pc}
     ef8:			; <UNDEFINED> instruction: 0xf04f9639
     efc:	strcs	r0, [r0], -r0, lsl #12
     f00:	adccs	ip, r4, #251658240	; 0xf000000
     f04:	muleq	r3, r5, r8
     f08:			; <UNDEFINED> instruction: 0x960044f9
     f0c:	stm	r4, {r0, r1, r8, sl, fp, sp, pc}
     f10:	ldrtmi	r0, [r1], -r3
     f14:	ldclmi	6, cr4, [r1], #-256	; 0xffffff00
     f18:	svc	0x0076f7ff
     f1c:	blmi	1c1b00c <fuse_add_direntry@plt+0x1c1a148>
     f20:	ldmdbmi	r0!, {r2, r3, r4, r5, r6, sl, lr}^
     f24:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
     f28:	blmi	1be5bac <fuse_add_direntry@plt+0x1be4ce8>
     f2c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
     f30:	stmib	sp, {r2, r9, sl, ip, sp, lr}^
     f34:	ldrbtmi	r6, [fp], #-1543	; 0xfffff9f9
     f38:	andls	r9, r6, #9437184	; 0x900000
     f3c:	strtls	r9, [r0], #-286	; 0xfffffee2
     f40:	bmi	1ad48f0 <fuse_add_direntry@plt+0x1ad3a2c>
     f44:	ldrbtmi	r4, [lr], #-2411	; 0xfffff695
     f48:	ldrbtmi	r4, [sl], #-3179	; 0xfffff395
     f4c:	ldrbtmi	r9, [r9], #-793	; 0xfffffce7
     f50:	ldrbtmi	r4, [ip], #-2922	; 0xfffff496
     f54:	andsls	r9, r8, #12, 12	; 0xc00000
     f58:	ldrls	r9, [ip], #-296	; 0xfffffed8
     f5c:	ldrdgt	pc, [r0, pc]!	; <UNPREDICTABLE>
     f60:	bmi	1a54908 <fuse_add_direntry@plt+0x1a53a44>
     f64:	stmdbmi	r9!, {r2, r3, r4, r5, r6, r7, sl, lr}^
     f68:	cfstrdmi	mvd4, [r9], #-504	; 0xfffffe08
     f6c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
     f70:			; <UNDEFINED> instruction: 0x91249225
     f74:			; <UNDEFINED> instruction: 0xf8cd447c
     f78:	bge	ce8fb0 <fuse_add_direntry@plt+0xce80ec>
     f7c:	eorsgt	pc, r8, sp, asr #17
     f80:	ldrls	sl, [r0], -r6, lsl #18
     f84:			; <UNDEFINED> instruction: 0xf859940d
     f88:			; <UNDEFINED> instruction: 0xf7ff3003
     f8c:	andcc	lr, r1, sl, asr #30
     f90:	blge	b5148 <fuse_add_direntry@plt+0xb4284>
     f94:	strbtmi	sl, [r9], -r1, lsl #20
     f98:			; <UNDEFINED> instruction: 0xf7ff4628
     f9c:	andcc	lr, r1, r0, lsl #29
     fa0:	blls	3514c <fuse_add_direntry@plt+0x34288>
     fa4:	rsbsle	r2, r5, r0, lsl #22
     fa8:	vst4.8	{d18,d20,d22,d24}, [pc], r1
     fac:	svcls	0x00077090
     fb0:			; <UNDEFINED> instruction: 0xf7ff9e09
     fb4:			; <UNDEFINED> instruction: 0x4604ee5c
     fb8:			; <UNDEFINED> instruction: 0xf0002800
     fbc:	ldrtmi	r8, [r2], -r1, lsl #1
     fc0:	subvs	r4, r6, r9, lsr r6
     fc4:	ldc2l	0, cr15, [sl, #8]!
     fc8:	cmple	r9, r0, lsl #16
     fcc:			; <UNDEFINED> instruction: 0xf0004620
     fd0:	stmdacs	r0, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}
     fd4:	stmdals	r0, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
     fd8:			; <UNDEFINED> instruction: 0xf7ff4629
     fdc:			; <UNDEFINED> instruction: 0x4607eeb0
     fe0:	strbmi	fp, [r1], -r0, asr #3
     fe4:	adccs	r4, r4, #36700160	; 0x2300000
     fe8:			; <UNDEFINED> instruction: 0xf7ff4628
     fec:	strmi	lr, [r0], sl, lsl #29
     ff0:	suble	r2, r5, r0, lsl #16
     ff4:			; <UNDEFINED> instruction: 0xf0009802
     ff8:	andcc	pc, r1, r1, lsr pc	; <UNPREDICTABLE>
     ffc:	strbmi	sp, [r0], -r4
    1000:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
    1004:	cmple	sl, r1
    1008:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    100c:			; <UNDEFINED> instruction: 0xf7ff4640
    1010:	eors	lr, r7, sl, asr lr
    1014:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1018:			; <UNDEFINED> instruction: 0xf7ff4628
    101c:			; <UNDEFINED> instruction: 0x4620eed6
    1020:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1024:			; <UNDEFINED> instruction: 0xf7ff9800
    1028:	bmi	ebc950 <fuse_add_direntry@plt+0xebba8c>
    102c:	rsbsmi	r4, r0, #41984	; 0xa400
    1030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1034:	blls	e5b0a4 <fuse_add_direntry@plt+0xe5a1e0>
    1038:			; <UNDEFINED> instruction: 0xf04f405a
    103c:	teqle	sp, r0, lsl #6
    1040:	pop	{r1, r3, r4, r5, ip, sp, pc}
    1044:	blmi	d2300c <fuse_add_direntry@plt+0xd22148>
    1048:	ldmdami	r4!, {r1, r5, r9, sp}
    104c:			; <UNDEFINED> instruction: 0xf8592101
    1050:	ldrbtmi	r3, [r8], #-3
    1054:			; <UNDEFINED> instruction: 0xf7ff681b
    1058:	strtmi	lr, [r0], -r6, ror #28
    105c:			; <UNDEFINED> instruction: 0xff2ef001
    1060:	strcs	r4, [r1], -r0, lsr #12
    1064:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1068:	ldrb	r2, [r5, r0, lsl #8]
    106c:	tstcs	r1, r8, lsr r8
    1070:	blx	ff1bd084 <fuse_add_direntry@plt+0xff1bc1c0>
    1074:	ldmdavs	r8!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    1078:			; <UNDEFINED> instruction: 0xf0032101
    107c:	ldr	pc, [r0, r1, asr #21]
    1080:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1084:			; <UNDEFINED> instruction: 0xf0004620
    1088:	stmdals	r0, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    108c:			; <UNDEFINED> instruction: 0xf7ff4639
    1090:			; <UNDEFINED> instruction: 0xe7c1ee3e
    1094:	tstcs	r1, r8, lsr r8
    1098:	blx	fecbd0ac <fuse_add_direntry@plt+0xfecbc1e8>
    109c:	ldrtmi	lr, [r9], -r4, lsl #15
    10a0:			; <UNDEFINED> instruction: 0xf7ff4640
    10a4:			; <UNDEFINED> instruction: 0x4640eed6
    10a8:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    10ac:	strbmi	r4, [r0], -r6, lsl #12
    10b0:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    10b4:			; <UNDEFINED> instruction: 0xf7ff4638
    10b8:			; <UNDEFINED> instruction: 0xe7a7ee3c
    10bc:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    10c0:			; <UNDEFINED> instruction: 0x26014817
    10c4:			; <UNDEFINED> instruction: 0xf7ff4478
    10c8:	str	lr, [r5, r8, lsr #28]!
    10cc:	andeq	r5, r1, r4, lsr #2
    10d0:	andeq	r5, r1, ip, lsl r0
    10d4:	ldrdeq	r0, [r0], -ip
    10d8:	strdeq	r4, [r1], -r8
    10dc:	muleq	r0, r9, r3
    10e0:	andeq	r0, r0, fp, ror #18
    10e4:	andeq	r0, r0, r5, ror #13
    10e8:	andeq	r0, r0, pc, lsl #12
    10ec:	andeq	r0, r0, r3, lsr r8
    10f0:	andeq	r0, r0, r7, lsr #15
    10f4:	andeq	r0, r0, r3, ror #6
    10f8:	andeq	r0, r0, pc, lsr r3
    10fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1100:	andeq	r0, r0, sp, lsl #14
    1104:	andeq	r0, r0, r9, ror #9
    1108:	andeq	r0, r0, sp, lsr r4
    110c:	andeq	r0, r0, r3, ror #6
    1110:	andeq	r0, r0, r1, asr #5
    1114:	ldrdeq	r4, [r1], -r0
    1118:	andeq	r0, r0, r0, ror #1
    111c:	andeq	r3, r0, r6, asr #23
    1120:	andeq	r3, r0, ip, lsr fp
    1124:	bleq	3d268 <fuse_add_direntry@plt+0x3c3a4>
    1128:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    112c:	strbtmi	fp, [sl], -r2, lsl #24
    1130:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1134:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1138:	ldrmi	sl, [sl], #776	; 0x308
    113c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1140:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1144:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1148:			; <UNDEFINED> instruction: 0xf85a4b06
    114c:	stmdami	r6, {r0, r1, ip, sp}
    1150:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1154:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    1158:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    115c:	andeq	r4, r1, r8, lsr #27
    1160:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1164:	andeq	r0, r0, ip, ror #1
    1168:	strdeq	r0, [r0], -r4
    116c:	ldr	r3, [pc, #20]	; 1188 <fuse_add_direntry@plt+0x2c4>
    1170:	ldr	r2, [pc, #20]	; 118c <fuse_add_direntry@plt+0x2c8>
    1174:	add	r3, pc, r3
    1178:	ldr	r2, [r3, r2]
    117c:	cmp	r2, #0
    1180:	bxeq	lr
    1184:	b	da4 <__gmon_start__@plt>
    1188:	andeq	r4, r1, r8, lsl #27
    118c:	andeq	r0, r0, r8, ror #1
    1190:	blmi	1d31b0 <fuse_add_direntry@plt+0x1d22ec>
    1194:	bmi	1d237c <fuse_add_direntry@plt+0x1d14b8>
    1198:	addmi	r4, r3, #2063597568	; 0x7b000000
    119c:	andle	r4, r3, sl, ror r4
    11a0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11a4:	ldrmi	fp, [r8, -r3, lsl #2]
    11a8:	svclt	0x00004770
    11ac:	andeq	r4, r1, r0, lsr #29
    11b0:	muleq	r1, ip, lr
    11b4:	andeq	r4, r1, r4, ror #26
    11b8:	ldrdeq	r0, [r0], -r8
    11bc:	stmdbmi	r9, {r3, fp, lr}
    11c0:	bmi	2523a8 <fuse_add_direntry@plt+0x2514e4>
    11c4:	bne	2523b0 <fuse_add_direntry@plt+0x2514ec>
    11c8:	svceq	0x00cb447a
    11cc:			; <UNDEFINED> instruction: 0x01a1eb03
    11d0:	andle	r1, r3, r9, asr #32
    11d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11d8:	ldrmi	fp, [r8, -r3, lsl #2]
    11dc:	svclt	0x00004770
    11e0:	andeq	r4, r1, r4, ror lr
    11e4:	andeq	r4, r1, r0, ror lr
    11e8:	andeq	r4, r1, r8, lsr sp
    11ec:	strdeq	r0, [r0], -r8
    11f0:	blmi	2ae618 <fuse_add_direntry@plt+0x2ad754>
    11f4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    11f8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11fc:	blmi	26f7b0 <fuse_add_direntry@plt+0x26e8ec>
    1200:	ldrdlt	r5, [r3, -r3]!
    1204:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1208:			; <UNDEFINED> instruction: 0xf7ff6818
    120c:			; <UNDEFINED> instruction: 0xf7ffed42
    1210:	blmi	1c1114 <fuse_add_direntry@plt+0x1c0250>
    1214:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1218:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    121c:	andeq	r4, r1, lr, lsr lr
    1220:	andeq	r4, r1, r8, lsl #26
    1224:	ldrdeq	r0, [r0], -r4
    1228:	strdeq	r4, [r1], -sl
    122c:	andeq	r4, r1, lr, lsl lr
    1230:	svclt	0x0000e7c4
    1234:	andeq	r0, r0, r0
    1238:	addslt	fp, r4, r0, ror r5
    123c:			; <UNDEFINED> instruction: 0x460d4c12
    1240:			; <UNDEFINED> instruction: 0x46164b12
    1244:	andcs	r4, r0, #124, 8	; 0x7c000000
    1248:	stmiapl	r3!, {r0, r3, r5, r6, r9, sl, lr}^
    124c:	ldmdavs	fp, {r2, r9, sl, lr}
    1250:			; <UNDEFINED> instruction: 0xf04f9313
    1254:			; <UNDEFINED> instruction: 0xf0000300
    1258:	stmdals	r0, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
    125c:			; <UNDEFINED> instruction: 0x46294632
    1260:	ldrdcc	pc, [ip, -r0]
    1264:			; <UNDEFINED> instruction: 0x46204798
    1268:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    126c:	blmi	1d3a94 <fuse_add_direntry@plt+0x1d2bd0>
    1270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1274:	blls	4db2e4 <fuse_add_direntry@plt+0x4da420>
    1278:			; <UNDEFINED> instruction: 0xf04f405a
    127c:	mrsle	r0, SP_irq
    1280:	ldcllt	0, cr11, [r0, #-80]!	; 0xffffffb0
    1284:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1288:			; <UNDEFINED> instruction: 0x00014cbc
    128c:	ldrdeq	r0, [r0], -ip
    1290:	muleq	r1, r0, ip
    1294:			; <UNDEFINED> instruction: 0x4614b538
    1298:	ldmdbvs	r0, {r0, r2, r9, sl, lr}
    129c:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    12a0:	strtmi	r2, [r8], -r0, lsl #6
    12a4:	mrscs	r2, R8_usr
    12a8:	movwcs	lr, #18884	; 0x49c4
    12ac:	ldrhtmi	lr, [r8], -sp
    12b0:	ldcllt	7, cr15, [r8, #-1020]	; 0xfffffc04
    12b4:			; <UNDEFINED> instruction: 0xf7ff211e
    12b8:	svclt	0x0000bd55
    12bc:			; <UNDEFINED> instruction: 0x4604b510
    12c0:			; <UNDEFINED> instruction: 0xf7ff6910
    12c4:			; <UNDEFINED> instruction: 0x4620ecfa
    12c8:	pop	{r8, sp}
    12cc:			; <UNDEFINED> instruction: 0xf7ff4010
    12d0:	svclt	0x0000bd49
    12d4:			; <UNDEFINED> instruction: 0xb099b5f0
    12d8:			; <UNDEFINED> instruction: 0x461c4e30
    12dc:	ldrmi	r9, [r5], -r3, lsl #6
    12e0:	ldrbtmi	r4, [lr], #-2863	; 0xfffff4d1
    12e4:	stmdbge	r4, {r1, r3, r9, sl, lr}
    12e8:	ldmpl	r3!, {r0, r1, r2, r9, sl, lr}^
    12ec:	tstls	r7, #1769472	; 0x1b0000
    12f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    12f4:	ldc2	0, cr15, [r4, #-0]
    12f8:	bmi	aad860 <fuse_add_direntry@plt+0xaac99c>
    12fc:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    1300:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1304:	subsmi	r9, sl, r7, lsl fp
    1308:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    130c:	andslt	sp, r9, lr, lsr r1
    1310:			; <UNDEFINED> instruction: 0x4620bdf0
    1314:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1318:	stmdacs	r0, {r1, r2, r9, sl, lr}
    131c:	stmdbge	r3, {r3, r4, r5, ip, lr, pc}
    1320:	tstls	r0, r3, lsl #12
    1324:	stmdals	r4, {r1, r3, r5, r9, sl, lr}
    1328:			; <UNDEFINED> instruction: 0xf002a906
    132c:	stmiblt	r8!, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
    1330:	movwlt	r9, #10755	; 0x2a03
    1334:	adcmi	fp, r2, #172, 2	; 0x2b
    1338:	stmdble	r3!, {r3, r4, r5, r9, sl, lr}
    133c:			; <UNDEFINED> instruction: 0xf7ff2122
    1340:	bmi	67c798 <fuse_add_direntry@plt+0x67b8d4>
    1344:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    1348:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    134c:	subsmi	r9, sl, r7, lsl fp
    1350:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1354:			; <UNDEFINED> instruction: 0x4630d11a
    1358:	pop	{r0, r3, r4, ip, sp, pc}
    135c:			; <UNDEFINED> instruction: 0xf7ff40f0
    1360:	ldrmi	fp, [r1], -r9, lsr #25
    1364:			; <UNDEFINED> instruction: 0xf7ff4638
    1368:	strb	lr, [sl, lr, ror #26]!
    136c:	tstcs	r5, r8, lsr r6
    1370:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    1374:			; <UNDEFINED> instruction: 0xf003e7e5
    1378:			; <UNDEFINED> instruction: 0x4601f9dd
    137c:			; <UNDEFINED> instruction: 0xf7ff4638
    1380:			; <UNDEFINED> instruction: 0xe7deecf4
    1384:			; <UNDEFINED> instruction: 0xf7ff4631
    1388:	ldrb	lr, [sl, r0, ror #25]
    138c:	ldc	7, cr15, [r2], #1020	; 0x3fc
    1390:	tstcs	ip, r8, lsr r6
    1394:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1398:	svclt	0x0000e7d3
    139c:	andeq	r4, r1, lr, lsl ip
    13a0:	ldrdeq	r0, [r0], -ip
    13a4:	andeq	r4, r1, r2, lsl #24
    13a8:			; <UNDEFINED> instruction: 0x00014bba
    13ac:	addslt	fp, r6, r0, ror r5
    13b0:	strmi	r4, [r5], -r5, lsr #24
    13b4:	ldrbtmi	r4, [ip], #-2853	; 0xfffff4db
    13b8:	strmi	r9, [sl], -r1, lsl #4
    13bc:	stmiapl	r3!, {r1, r8, fp, sp, pc}^
    13c0:	tstls	r5, #1769472	; 0x1b0000
    13c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    13c8:	stc2l	0, cr15, [sl], {0}
    13cc:			; <UNDEFINED> instruction: 0x9c01b9b0
    13d0:	strtmi	fp, [r0], -r4, lsl #6
    13d4:	ldcl	7, cr15, [r4], {255}	; 0xff
    13d8:	orrlt	r4, r0, #4, 12	; 0x400000
    13dc:	blge	52bec <fuse_add_direntry@plt+0x51d28>
    13e0:	stmdbge	r4, {r1, fp, ip, pc}
    13e4:			; <UNDEFINED> instruction: 0xf8bcf003
    13e8:	ldmiblt	r8, {r1, r2, r9, sl, lr}^
    13ec:	strtmi	r9, [r8], -r1, lsl #20
    13f0:			; <UNDEFINED> instruction: 0xf7ff4621
    13f4:	strtmi	lr, [r0], -sl, lsr #25
    13f8:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    13fc:	blmi	4d3c54 <fuse_add_direntry@plt+0x4d2d90>
    1400:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1404:	blls	55b474 <fuse_add_direntry@plt+0x55a5b0>
    1408:			; <UNDEFINED> instruction: 0xf04f405a
    140c:	tstle	r4, r0, lsl #6
    1410:	ldcllt	0, cr11, [r0, #-88]!	; 0xffffffa8
    1414:	blge	67424 <fuse_add_direntry@plt+0x66560>
    1418:	strtmi	sl, [r2], -r4, lsl #18
    141c:			; <UNDEFINED> instruction: 0xf8a0f003
    1420:			; <UNDEFINED> instruction: 0xb1204606
    1424:			; <UNDEFINED> instruction: 0x46284631
    1428:	ldc	7, cr15, [lr], {255}	; 0xff
    142c:	stmdbls	r1, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1430:			; <UNDEFINED> instruction: 0xf7ff4628
    1434:	ldrtmi	lr, [r4], -r8, lsl #26
    1438:			; <UNDEFINED> instruction: 0xf7ffe7dd
    143c:			; <UNDEFINED> instruction: 0x4628ec5c
    1440:			; <UNDEFINED> instruction: 0xf7ff210c
    1444:	bfi	lr, r2, #25, #1
    1448:	andeq	r4, r1, sl, asr #22
    144c:	ldrdeq	r0, [r0], -ip
    1450:	andeq	r4, r1, r0, lsl #22
    1454:	addslt	fp, r9, r0, lsr r5
    1458:			; <UNDEFINED> instruction: 0x460a4c36
    145c:	stmdbge	r4, {r1, r2, r4, r5, r8, r9, fp, lr}
    1460:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1464:	ldmdavs	fp, {r2, r9, sl, lr}
    1468:			; <UNDEFINED> instruction: 0xf04f9317
    146c:			; <UNDEFINED> instruction: 0xf0000300
    1470:	ldmdblt	r0, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    1474:			; <UNDEFINED> instruction: 0x301af8bd
    1478:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    147c:	svcmi	0x0020f5b3
    1480:	strtmi	sp, [r0], -pc
    1484:			; <UNDEFINED> instruction: 0xf7ff2116
    1488:	bmi	b3c650 <fuse_add_direntry@plt+0xb3b78c>
    148c:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    1490:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1494:	subsmi	r9, sl, r7, lsl fp
    1498:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    149c:	andslt	sp, r9, r2, asr #2
    14a0:	blge	f0968 <fuse_add_direntry@plt+0xefaa4>
    14a4:	strmi	sl, [r2], -r6, lsl #18
    14a8:	stmib	sp, {r2, fp, ip, pc}^
    14ac:			; <UNDEFINED> instruction: 0xf0011300
    14b0:	ldmib	sp, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    14b4:	bllt	4060bc <fuse_add_direntry@plt+0x4051f8>
    14b8:	stmib	sp, {r0, r1, fp, ip, pc}^
    14bc:	andcc	r3, r1, r0, lsl #2
    14c0:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    14c4:	ldrdcc	lr, [r0, -sp]
    14c8:	cmnlt	r8, #5242880	; 0x500000
    14cc:	stmdals	r4, {r1, r9, sl, lr}
    14d0:	stc2	0, cr15, [ip], #4
    14d4:	strtmi	fp, [r0], -r0, asr #3
    14d8:			; <UNDEFINED> instruction: 0xf7ff2105
    14dc:	bmi	63c5fc <fuse_add_direntry@plt+0x63b738>
    14e0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    14e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14e8:	subsmi	r9, sl, r7, lsl fp
    14ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    14f0:			; <UNDEFINED> instruction: 0x4628d118
    14f4:	pop	{r0, r3, r4, ip, sp, pc}
    14f8:			; <UNDEFINED> instruction: 0xf7ff4030
    14fc:			; <UNDEFINED> instruction: 0x4620bbdb
    1500:			; <UNDEFINED> instruction: 0xf7ff2105
    1504:			; <UNDEFINED> instruction: 0xe7c0ec32
    1508:	strtmi	r4, [r9], -r0, lsr #12
    150c:	stc	7, cr15, [lr], #1020	; 0x3fc
    1510:	blmi	253d48 <fuse_add_direntry@plt+0x252e84>
    1514:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1518:	blls	5db588 <fuse_add_direntry@plt+0x5da6c4>
    151c:			; <UNDEFINED> instruction: 0xf04f405a
    1520:	rscle	r0, r6, r0, lsl #6
    1524:	bl	ff9bf528 <fuse_add_direntry@plt+0xff9be664>
    1528:	tstcs	ip, r0, lsr #12
    152c:	ldc	7, cr15, [ip], {255}	; 0xff
    1530:	svclt	0x0000e7ab
    1534:	andeq	r4, r1, r0, lsr #21
    1538:	ldrdeq	r0, [r0], -ip
    153c:	andeq	r4, r1, r2, ror sl
    1540:	andeq	r4, r1, lr, lsl sl
    1544:	andeq	r4, r1, ip, ror #19
    1548:	ldrbmi	lr, [r0, sp, lsr #18]!
    154c:	bmi	b52db0 <fuse_add_direntry@plt+0xb51eec>
    1550:	blmi	b6d770 <fuse_add_direntry@plt+0xb6c8ac>
    1554:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    1558:	ldmib	sp, {r4, sl, fp, ip, pc}^
    155c:	ldmpl	r3, {r1, r2, r3, r8, fp, pc}^
    1560:	movwls	r6, #22555	; 0x581b
    1564:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1568:	ldc	7, cr15, [r6], {255}	; 0xff
    156c:			; <UNDEFINED> instruction: 0xa010f8d4
    1570:	ldrtmi	r4, [r8], -r5, lsl #12
    1574:	stc	7, cr15, [r4], {255}	; 0xff
    1578:	strbmi	fp, [r2], -r0, lsl #7
    157c:	strmi	r9, [r4], -r1
    1580:	strtmi	r4, [r8], -fp, asr #12
    1584:	stcge	6, cr4, [r2, #-324]	; 0xfffffebc
    1588:	strls	r9, [r2, -r0, lsl #10]
    158c:	strls	r2, [r3, #-1280]	; 0xfffffb00
    1590:			; <UNDEFINED> instruction: 0xf918f001
    1594:	stmiblt	r0!, {r1, r9, sl, lr}^
    1598:	ldrdeq	lr, [r2, -sp]
    159c:	movweq	lr, #6736	; 0x1a50
    15a0:			; <UNDEFINED> instruction: 0x4602bf13
    15a4:			; <UNDEFINED> instruction: 0x46114630
    15a8:	svclt	0x00184630
    15ac:			; <UNDEFINED> instruction: 0xf7ff4621
    15b0:	bmi	5bc4e8 <fuse_add_direntry@plt+0x5bb624>
    15b4:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    15b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    15bc:	subsmi	r9, sl, r5, lsl #22
    15c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    15c4:			; <UNDEFINED> instruction: 0x4620d11b
    15c8:	pop	{r1, r2, ip, sp, pc}
    15cc:			; <UNDEFINED> instruction: 0xf7ff47f0
    15d0:			; <UNDEFINED> instruction: 0x4630bb71
    15d4:			; <UNDEFINED> instruction: 0xf7ff2105
    15d8:	strb	lr, [sl, r8, asr #23]!
    15dc:	tstcs	ip, r0, lsr r6
    15e0:	bl	ff0bf5e4 <fuse_add_direntry@plt+0xff0be720>
    15e4:	blmi	213e14 <fuse_add_direntry@plt+0x212f50>
    15e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    15ec:	blls	15b65c <fuse_add_direntry@plt+0x15a798>
    15f0:			; <UNDEFINED> instruction: 0xf04f405a
    15f4:	mrsle	r0, LR_svc
    15f8:	pop	{r1, r2, ip, sp, pc}
    15fc:			; <UNDEFINED> instruction: 0xf7ff87f0
    1600:	svclt	0x0000eb7a
    1604:	andeq	r4, r1, sl, lsr #19
    1608:	ldrdeq	r0, [r0], -ip
    160c:	andeq	r4, r1, sl, asr #18
    1610:	andeq	r4, r1, r8, lsl r9
    1614:			; <UNDEFINED> instruction: 0x4616b5f8
    1618:	andcs	r4, r0, #5242880	; 0x500000
    161c:	subcs	r2, r8, r0, lsl #6
    1620:	movwcs	lr, #18886	; 0x49c6
    1624:			; <UNDEFINED> instruction: 0xf7ff460f
    1628:	mvnlt	lr, ip, lsr #23
    162c:	strmi	r4, [r1], -r4, lsl #12
    1630:			; <UNDEFINED> instruction: 0x4628463a
    1634:	blx	fe53d63e <fuse_add_direntry@plt+0xfe53c77a>
    1638:	stmdbhi	r3!, {r3, r6, r8, fp, ip, sp, pc}^
    163c:	vst1.8	{d4-d6}, [r3 :128], r8
    1640:			; <UNDEFINED> instruction: 0xf5b34370
    1644:	andle	r4, r7, r0, lsl #31
    1648:			; <UNDEFINED> instruction: 0xf7ff2114
    164c:	strtmi	lr, [r0], -lr, lsl #23
    1650:	ldrhtmi	lr, [r8], #141	; 0x8d
    1654:	bllt	bbf658 <fuse_add_direntry@plt+0xbbe794>
    1658:	ldrtmi	r1, [r1], -r5, ror #15
    165c:	strmi	lr, [r4, #-2502]	; 0xfffff63a
    1660:	ldrhtmi	lr, [r8], #141	; 0x8d
    1664:	bllt	ff23f668 <fuse_add_direntry@plt+0xff23e7a4>
    1668:	tstcs	ip, r8, lsr #12
    166c:	ldrhtmi	lr, [r8], #141	; 0x8d
    1670:	bllt	1e3f674 <fuse_add_direntry@plt+0x1e3e7b0>
    1674:	adclt	fp, lr, r0, ror r5
    1678:			; <UNDEFINED> instruction: 0x460c4d1b
    167c:			; <UNDEFINED> instruction: 0x46694b1b
    1680:			; <UNDEFINED> instruction: 0x4622447d
    1684:	strmi	r5, [r5], -fp, ror #17
    1688:			; <UNDEFINED> instruction: 0x932d681b
    168c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1690:	blx	19bd69a <fuse_add_direntry@plt+0x19bc7d6>
    1694:	bmi	5adbfc <fuse_add_direntry@plt+0x5acd38>
    1698:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    169c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    16a0:	subsmi	r9, sl, sp, lsr #22
    16a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    16a8:	eorlt	sp, lr, r7, lsl r1
    16ac:	mrcge	13, 0, fp, cr2, cr0, {3}
    16b0:	stmdbge	r2, {fp, ip, pc}
    16b4:			; <UNDEFINED> instruction: 0xf0024632
    16b8:	strmi	pc, [r3], -r7, ror #29
    16bc:	strtmi	fp, [r8], -r0, lsr #2
    16c0:			; <UNDEFINED> instruction: 0xf7ff2102
    16c4:	ubfx	lr, r2, #22, #7
    16c8:	bleq	17cd4c <fuse_add_direntry@plt+0x17be88>
    16cc:			; <UNDEFINED> instruction: 0x46284631
    16d0:			; <UNDEFINED> instruction: 0x432ae9cd
    16d4:	bl	ff43f6d8 <fuse_add_direntry@plt+0xff43e814>
    16d8:			; <UNDEFINED> instruction: 0xf7ffe7dd
    16dc:	svclt	0x0000eb0c
    16e0:			; <UNDEFINED> instruction: 0xffffffff
    16e4:	svcvc	0x00efffff
    16e8:	andeq	r4, r1, r0, lsl #17
    16ec:	ldrdeq	r0, [r0], -ip
    16f0:	andeq	r4, r1, r6, ror #16
    16f4:	ldmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    16f8:			; <UNDEFINED> instruction: 0xd127079b
    16fc:	subcs	r4, r0, r5, lsl #12
    1700:			; <UNDEFINED> instruction: 0x460f4616
    1704:	bl	f3f708 <fuse_add_direntry@plt+0xf3e844>
    1708:	strtmi	r4, [r8], -r4, lsl #12
    170c:			; <UNDEFINED> instruction: 0xf7ffb384
    1710:	ldrtmi	lr, [sl], -r4, asr #22
    1714:			; <UNDEFINED> instruction: 0xf0004621
    1718:	ldmdblt	r0!, {r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}^
    171c:	vst2.16	{d8-d9}, [r3 :128], r3
    1720:			; <UNDEFINED> instruction: 0xf5b34370
    1724:	andsle	r4, r6, r0, lsl #30
    1728:	tstcs	r5, r8, lsr #12
    172c:	bl	73f730 <fuse_add_direntry@plt+0x73e86c>
    1730:	pop	{r5, r9, sl, lr}
    1734:			; <UNDEFINED> instruction: 0xf7ff40f8
    1738:			; <UNDEFINED> instruction: 0x4628babd
    173c:			; <UNDEFINED> instruction: 0xf7ff2102
    1740:			; <UNDEFINED> instruction: 0x4620eb14
    1744:	ldrhtmi	lr, [r8], #141	; 0x8d
    1748:	blt	fed3f74c <fuse_add_direntry@plt+0xfed3e888>
    174c:	ldrhtmi	lr, [r8], #141	; 0x8d
    1750:			; <UNDEFINED> instruction: 0xf7ff211e
    1754:	blvc	cf0378 <fuse_add_direntry@plt+0xcef4b4>
    1758:	ldrtmi	r4, [r1], -r8, lsr #12
    175c:			; <UNDEFINED> instruction: 0xf04317e5
    1760:	stmib	r6, {r1, r8, r9}^
    1764:	teqvc	r3, #4, 10	; 0x1000000
    1768:	ldrhtmi	lr, [r8], #141	; 0x8d
    176c:	bllt	113f770 <fuse_add_direntry@plt+0x113e8ac>
    1770:	ldrhtmi	lr, [r8], #141	; 0x8d
    1774:			; <UNDEFINED> instruction: 0xf7ff210c
    1778:	svclt	0x0000baf5
    177c:	mvnsmi	lr, sp, lsr #18
    1780:	cfldr32vc	mvfx15, [r2, #-692]	; 0xfffffd4c
    1784:	cdpge	12, 1, cr4, cr14, cr0, {2}
    1788:	ldrmi	r4, [r5], -r0, asr #22
    178c:			; <UNDEFINED> instruction: 0x460a447c
    1790:	stmiapl	r3!, {r0, r4, r5, r9, sl, lr}^
    1794:	ldmdavs	fp, {r2, r9, sl, lr}
    1798:			; <UNDEFINED> instruction: 0xf04f9391
    179c:			; <UNDEFINED> instruction: 0xf0000300
    17a0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    17a4:	ldmdbhi	r3!, {r0, r4, r6, r8, ip, lr, pc}^
    17a8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    17ac:	svcmi	0x0080f5b3
    17b0:	svcge	0x0004d159
    17b4:			; <UNDEFINED> instruction: 0xf10da950
    17b8:	ldrtmi	r0, [r8], -pc, lsl #16
    17bc:	stc2	0, cr15, [r4], {-0}
    17c0:			; <UNDEFINED> instruction: 0xf7ff4628
    17c4:	strls	lr, [r0, -r8, lsl #22]
    17c8:	andhi	pc, r4, sp, asr #17
    17cc:	strtmi	sl, [sl], -r0, lsr #18
    17d0:	ldmdavs	r0!, {r0, r1, r9, sl, lr}
    17d4:	stc2l	0, cr15, [r8, #-0]
    17d8:	cmple	lr, r0, lsl #16
    17dc:	mulcc	r0, r8, r8
    17e0:	suble	r2, r5, r0, lsl #22
    17e4:	ldmdavs	r5!, {r3, r4, r5, r9, sl, lr}
    17e8:	stc2	0, cr15, [r2], {-0}
    17ec:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    17f0:	strmi	r4, [fp], -r2, lsl #12
    17f4:	strbmi	r4, [r1], -r8, lsr #12
    17f8:	mrrc2	0, 0, pc, lr, cr1	; <UNPREDICTABLE>
    17fc:	teqle	r7, r0, lsl #16
    1800:			; <UNDEFINED> instruction: 0x4601ad30
    1804:	strtmi	r2, [r8], -r0, lsl #5
    1808:	b	fffbf80c <fuse_add_direntry@plt+0xfffbe948>
    180c:	ldmdavs	r0!, {r0, r6, r9, sl, lr}
    1810:			; <UNDEFINED> instruction: 0xf002aa32
    1814:			; <UNDEFINED> instruction: 0x4680fe39
    1818:	ldmdavs	r0!, {r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    181c:	rscscc	pc, pc, #79	; 0x4f
    1820:			; <UNDEFINED> instruction: 0xf64f4639
    1824:			; <UNDEFINED> instruction: 0xf6c773ff
    1828:	stmib	r5, {r0, r1, r2, r3, r5, r6, r7, r8, r9, ip, sp, lr}^
    182c:	stmib	r5, {r1, r2, r3, r4, r8, r9, sp}^
    1830:			; <UNDEFINED> instruction: 0xf8d0231c
    1834:	ldrmi	r6, [r0, r8, lsl #2]!
    1838:			; <UNDEFINED> instruction: 0xf8c54629
    183c:	strmi	r8, [r3], -ip, rrx
    1840:	eorvs	r4, fp, r0, lsr #12
    1844:			; <UNDEFINED> instruction: 0xf7ff66ab
    1848:	bmi	47c338 <fuse_add_direntry@plt+0x47b474>
    184c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    1850:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1854:			; <UNDEFINED> instruction: 0x405a9b91
    1858:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    185c:			; <UNDEFINED> instruction: 0xf50dd112
    1860:	pop	{r1, r4, r8, sl, fp, ip, sp, lr}
    1864:			; <UNDEFINED> instruction: 0x462081f0
    1868:			; <UNDEFINED> instruction: 0xf7ff2114
    186c:			; <UNDEFINED> instruction: 0xe7ecea7e
    1870:	tstcs	r2, r0, lsr #12
    1874:	b	1e3f878 <fuse_add_direntry@plt+0x1e3e9b4>
    1878:	strtmi	lr, [r0], -r7, ror #15
    187c:			; <UNDEFINED> instruction: 0xf7ff2105
    1880:			; <UNDEFINED> instruction: 0xe7e2ea74
    1884:	b	dbf888 <fuse_add_direntry@plt+0xdbe9c4>
    1888:	andeq	r4, r1, r4, ror r7
    188c:	ldrdeq	r0, [r0], -ip
    1890:			; <UNDEFINED> instruction: 0x000146b2
    1894:	svcmi	0x00f0e92d
    1898:			; <UNDEFINED> instruction: 0x4615b0fb
    189c:	blls	fe1941a4 <fuse_add_direntry@plt+0xfe1932e0>
    18a0:	beq	123dcdc <fuse_add_direntry@plt+0x123ce18>
    18a4:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    18a8:	strmi	r6, [r1], r4, lsl #15
    18ac:			; <UNDEFINED> instruction: 0x8010f8d3
    18b0:			; <UNDEFINED> instruction: 0x46414b3c
    18b4:			; <UNDEFINED> instruction: 0x465258d3
    18b8:	bleq	23fa04 <fuse_add_direntry@plt+0x23eb40>
    18bc:	cmnls	r9, #1769472	; 0x1b0000
    18c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    18c4:	strvs	lr, [r0, -sp, asr #19]
    18c8:	mrrc2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    18cc:	tstcs	r6, r8, lsr #3
    18d0:	movwls	r2, #21248	; 0x5300
    18d4:			; <UNDEFINED> instruction: 0xf7ff4648
    18d8:	bmi	cfc200 <fuse_add_direntry@plt+0xcfb33c>
    18dc:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    18e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    18e4:	subsmi	r9, sl, r9, ror fp
    18e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    18ec:	stmdals	r5, {r2, r4, r6, r8, ip, lr, pc}
    18f0:	pop	{r0, r1, r3, r4, r5, r6, ip, sp, pc}
    18f4:			; <UNDEFINED> instruction: 0xf7ff4ff0
    18f8:			; <UNDEFINED> instruction: 0x4607b9dd
    18fc:			; <UNDEFINED> instruction: 0xf7ff4628
    1900:	andls	lr, r5, r0, asr #20
    1904:	suble	r2, r9, r0, lsl #16
    1908:	stcge	14, cr10, [r8], {30}
    190c:	rsbcs	r4, r8, #59768832	; 0x3900000
    1910:			; <UNDEFINED> instruction: 0xf10d4630
    1914:			; <UNDEFINED> instruction: 0xf7ff0b1c
    1918:	ldmdbge	r8!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    191c:	svcls	0x00054620
    1920:	blx	14bd92a <fuse_add_direntry@plt+0x14bca66>
    1924:			; <UNDEFINED> instruction: 0xf8d8e023
    1928:	strtmi	r0, [r1], -r0
    192c:			; <UNDEFINED> instruction: 0x3110f8d0
    1930:			; <UNDEFINED> instruction: 0x46034798
    1934:	ldrtvs	r4, [r3], -r0, lsr #12
    1938:	ldrbtvs	r2, [r3], -r0, lsl #6
    193c:	blx	143d946 <fuse_add_direntry@plt+0x143ca82>
    1940:	strtmi	r4, [r0], -r3, lsl #12
    1944:			; <UNDEFINED> instruction: 0xf0006133
    1948:			; <UNDEFINED> instruction: 0x4603fb5b
    194c:	movwls	r4, #17952	; 0x4620
    1950:	blx	103d95a <fuse_add_direntry@plt+0x103ca96>
    1954:	strtmi	r9, [sl], -r4, lsl #22
    1958:	stmib	sp, {r9, sl, ip, pc}^
    195c:	ldrtmi	r0, [r9], -r2, lsl #2
    1960:			; <UNDEFINED> instruction: 0xf7ff4648
    1964:	addmi	lr, r5, #176, 20	; 0xb0000
    1968:	strmi	sp, [r7], #-778	; 0xfffffcf6
    196c:			; <UNDEFINED> instruction: 0xf8d81a2d
    1970:	ldrbmi	r0, [fp], -r0
    1974:	ldrbmi	r4, [r1], -r2, lsr #12
    1978:	blx	16bd982 <fuse_add_direntry@plt+0x16bcabe>
    197c:	bicsle	r2, r2, r0, lsl #16
    1980:	ldrdcc	pc, [r0], -fp
    1984:	tstcs	r5, fp, lsl #2
    1988:	blls	17b820 <fuse_add_direntry@plt+0x17a95c>
    198c:	bne	ffe932b4 <fuse_add_direntry@plt+0xffe923f0>
    1990:			; <UNDEFINED> instruction: 0xf7ff4619
    1994:	sbfx	lr, sl, #19, #1
    1998:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    199c:	ldr	r2, [r9, ip, lsl #2]
    19a0:	andeq	r4, r1, ip, asr r6
    19a4:	ldrdeq	r0, [r0], -ip
    19a8:	andeq	r4, r1, r2, lsr #12
    19ac:	svclt	0x00004770
    19b0:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    19b4:	ldrbtmi	fp, [ip], #1296	; 0x510
    19b8:	addslt	r4, r2, r5, lsl ip
    19bc:			; <UNDEFINED> instruction: 0xf85c4669
    19c0:	stmdavs	r4!, {r2, lr}
    19c4:			; <UNDEFINED> instruction: 0xf04f9411
    19c8:	strmi	r0, [r4], -r0, lsl #8
    19cc:	blx	1d3d9da <fuse_add_direntry@plt+0x1d3cb16>
    19d0:			; <UNDEFINED> instruction: 0xf8d4b9b8
    19d4:	stmdals	r3, {r2, r4, r8, ip, sp}
    19d8:	addsmi	r6, r8, #1769472	; 0x1b0000
    19dc:	andcs	fp, r1, r8, lsl #30
    19e0:	stmdblt	r0!, {r0, ip, lr, pc}^
    19e4:	bmi	2c8b4c <fuse_add_direntry@plt+0x2c7c88>
    19e8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    19ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19f0:	subsmi	r9, sl, r1, lsl fp
    19f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    19f8:	andslt	sp, r2, r5, lsl #2
    19fc:	andcc	fp, r1, r0, lsl sp
    1a00:	strdcs	lr, [r0], -r1
    1a04:			; <UNDEFINED> instruction: 0xf7ffe7ef
    1a08:	svclt	0x0000e976
    1a0c:	andeq	r4, r1, sl, asr #10
    1a10:	ldrdeq	r0, [r0], -ip
    1a14:	andeq	r4, r1, r6, lsl r5
    1a18:			; <UNDEFINED> instruction: 0x0114f8d0
    1a1c:	stmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a20:			; <UNDEFINED> instruction: 0x4604b510
    1a24:			; <UNDEFINED> instruction: 0xf0004608
    1a28:			; <UNDEFINED> instruction: 0xf8d4fae7
    1a2c:	ldmdavs	fp, {r2, r4, r8, ip, sp}
    1a30:	svclt	0x00084298
    1a34:	andle	r2, r1, r1
    1a38:	mrrcne	9, 0, fp, r8, cr8	; <UNPREDICTABLE>
    1a3c:	andcc	fp, r1, r0, lsl sp
    1a40:	svclt	0x0000bd10
    1a44:			; <UNDEFINED> instruction: 0xf8d0b510
    1a48:	stfnes	f4, [r0, #-80]!	; 0xffffffb0
    1a4c:			; <UNDEFINED> instruction: 0xf81af002
    1a50:	pop	{r5, r9, sl, lr}
    1a54:			; <UNDEFINED> instruction: 0xf7ff4010
    1a58:	svclt	0x0000b92d
    1a5c:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
    1a60:			; <UNDEFINED> instruction: 0x5114f8d0
    1a64:	stmdavs	ip!, {r1, r2, r4, r9, sl, lr}
    1a68:	strcc	sp, [r1], #-5
    1a6c:	svclt	0x001442a1
    1a70:	ldrbtcc	pc, [pc], #257	; 1a78 <fuse_add_direntry@plt+0xbb4>	; <UNPREDICTABLE>
    1a74:	strcc	r2, [r4, #-1024]	; 0xfffffc00
    1a78:	strtmi	r4, [r8], -r1, lsr #12
    1a7c:			; <UNDEFINED> instruction: 0xf81af002
    1a80:	stmdavs	r2, {r5, r8, ip, sp, pc}
    1a84:	stmdble	r2, {r1, r4, r5, r7, r9, lr}
    1a88:	mulvs	r2, r2, fp
    1a8c:			; <UNDEFINED> instruction: 0x4621bd70
    1a90:	pop	{r3, r5, r9, sl, lr}
    1a94:			; <UNDEFINED> instruction: 0xf0024070
    1a98:	svclt	0x0000b85d
    1a9c:	blmi	a14340 <fuse_add_direntry@plt+0xa1347c>
    1aa0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1aa4:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    1aa8:			; <UNDEFINED> instruction: 0xf8d0b085
    1aac:			; <UNDEFINED> instruction: 0x46087114
    1ab0:	movwls	r6, #14363	; 0x381b
    1ab4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ab8:			; <UNDEFINED> instruction: 0xf000460d
    1abc:			; <UNDEFINED> instruction: 0x3704fa9d
    1ac0:	ldrtmi	r4, [r8], -r1, lsl #12
    1ac4:			; <UNDEFINED> instruction: 0xfff6f001
    1ac8:	mvnlt	r4, r4, lsl #12
    1acc:	movwcc	r6, #6147	; 0x1803
    1ad0:	strtmi	r6, [r8], -r3
    1ad4:	blx	fe43dadc <fuse_add_direntry@plt+0xfe43cc18>
    1ad8:			; <UNDEFINED> instruction: 0x3114f8d6
    1adc:	adcmi	r6, r0, #28, 16	; 0x1c0000
    1ae0:	andcs	fp, r1, r8, lsl #30
    1ae4:	stmdblt	r0!, {r0, ip, lr, pc}^
    1ae8:	bmi	588c70 <fuse_add_direntry@plt+0x587dac>
    1aec:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    1af0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1af4:	subsmi	r9, sl, r3, lsl #22
    1af8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1afc:	andlt	sp, r5, fp, lsl r1
    1b00:	strdcc	fp, [r1], -r0
    1b04:			; <UNDEFINED> instruction: 0x4628e7f1
    1b08:	blx	1cbdb10 <fuse_add_direntry@plt+0x1cbcc4c>
    1b0c:	andls	r2, r0, #268435456	; 0x10000000
    1b10:	strtmi	r4, [r8], -r3, lsl #12
    1b14:	andcc	pc, r8, sp, lsr #17
    1b18:	b	10c4b8c <fuse_add_direntry@plt+0x10c3cc8>
    1b1c:	movwls	r4, #4865	; 0x1301
    1b20:	blx	1abdb28 <fuse_add_direntry@plt+0x1abcc64>
    1b24:	strmi	r4, [r1], -sl, ror #12
    1b28:			; <UNDEFINED> instruction: 0xf0014638
    1b2c:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1b30:	strtmi	sp, [r0], -pc, asr #1
    1b34:			; <UNDEFINED> instruction: 0xf7ffe7d9
    1b38:	svclt	0x0000e8de
    1b3c:	andeq	r4, r1, r0, ror #8
    1b40:	ldrdeq	r0, [r0], -ip
    1b44:	andeq	r4, r1, r2, lsl r4
    1b48:	stmdbcs	r1, {r0, r1, r2, r4, r9, fp, lr}
    1b4c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    1b50:	addlt	fp, r5, r0, lsl #10
    1b54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b58:			; <UNDEFINED> instruction: 0xf04f9303
    1b5c:	andsle	r0, lr, r0, lsl #6
    1b60:			; <UNDEFINED> instruction: 0x2114f8d0
    1b64:	andcc	r6, r1, #1179648	; 0x120000
    1b68:			; <UNDEFINED> instruction: 0x466a4291
    1b6c:			; <UNDEFINED> instruction: 0xf101bf14
    1b70:	strdcs	r3, [r0, -pc]
    1b74:	blx	18bdb80 <fuse_add_direntry@plt+0x18bccbc>
    1b78:	andcs	fp, r1, r0, ror r1
    1b7c:	bmi	309f84 <fuse_add_direntry@plt+0x3090c0>
    1b80:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1b84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b88:	subsmi	r9, sl, r3, lsl #22
    1b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b90:	andlt	sp, r5, r8, lsl #2
    1b94:	blx	13fd12 <fuse_add_direntry@plt+0x13ee4e>
    1b98:	ldrdeq	lr, [r0, -sp]
    1b9c:			; <UNDEFINED> instruction: 0xf001e7ef
    1ba0:	strb	pc, [ip, r7, lsl #21]!	; <UNPREDICTABLE>
    1ba4:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ba8:			; <UNDEFINED> instruction: 0x000143b2
    1bac:	ldrdeq	r0, [r0], -ip
    1bb0:	andeq	r4, r1, lr, ror r3
    1bb4:	andsle	r2, r7, r1, lsl #18
    1bb8:			; <UNDEFINED> instruction: 0x0114f8d0
    1bbc:	andcc	fp, r4, r8, lsl #10
    1bc0:	stccc	8, cr15, [r4], {80}	; 0x50
    1bc4:	addsmi	r3, r9, #67108864	; 0x4000000
    1bc8:			; <UNDEFINED> instruction: 0xf101bf14
    1bcc:	strdcs	r3, [r0, -pc]
    1bd0:			; <UNDEFINED> instruction: 0xff70f001
    1bd4:	stmdavs	r3, {r3, r5, r8, ip, sp, pc}^
    1bd8:			; <UNDEFINED> instruction: 0x0c198900
    1bdc:	andmi	lr, r3, r0, asr #20
    1be0:	strmi	fp, [r1], -r8, lsl #26
    1be4:	stclt	0, cr2, [r8, #-4]
    1be8:	blt	18bdbf4 <fuse_add_direntry@plt+0x18bcd30>
    1bec:	blmi	10544f4 <fuse_add_direntry@plt+0x1053630>
    1bf0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1bf4:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    1bf8:	ldmdavs	fp, {r2, r9, sl, lr}
    1bfc:			; <UNDEFINED> instruction: 0xf04f9311
    1c00:			; <UNDEFINED> instruction: 0xf0010300
    1c04:	mvnslt	pc, r3, asr r9	; <UNPREDICTABLE>
    1c08:			; <UNDEFINED> instruction: 0xf0014620
    1c0c:			; <UNDEFINED> instruction: 0x4602fa51
    1c10:	strtmi	r4, [r0], -fp, lsl #12
    1c14:			; <UNDEFINED> instruction: 0xf0014669
    1c18:	strmi	pc, [r5], -pc, asr #20
    1c1c:	suble	r2, r1, r0, lsl #16
    1c20:	movtcs	lr, #10708	; 0x29d4
    1c24:	subsle	r2, r6, r0, lsl #20
    1c28:	subsle	r2, sl, r0, lsl #22
    1c2c:	blmi	c544fc <fuse_add_direntry@plt+0xc53638>
    1c30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1c34:	blls	45bca4 <fuse_add_direntry@plt+0x45ade0>
    1c38:			; <UNDEFINED> instruction: 0xf04f405a
    1c3c:	cmple	r5, r0, lsl #6
    1c40:	andslt	r4, r3, r8, lsr #12
    1c44:			; <UNDEFINED> instruction: 0x4620bdf0
    1c48:	blx	cbdc54 <fuse_add_direntry@plt+0xcbcd90>
    1c4c:	strmi	r4, [fp], -r2, lsl #12
    1c50:	strbtmi	r4, [r9], -r0, lsr #12
    1c54:	blx	c3dc60 <fuse_add_direntry@plt+0xc3cd9c>
    1c58:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1c5c:	andscs	sp, r4, r0, ror #3
    1c60:			; <UNDEFINED> instruction: 0xf7ff4f26
    1c64:	blls	fbea4 <fuse_add_direntry@plt+0xfafe0>
    1c68:	tstcs	ip, r0, lsr #4
    1c6c:			; <UNDEFINED> instruction: 0x4606447f
    1c70:	blcc	13fd78 <fuse_add_direntry@plt+0x13eeb4>
    1c74:	cdp2	0, 14, cr15, cr10, cr1, {0}
    1c78:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    1c7c:	stmdbmi	r2!, {r0, r5, fp, lr}
    1c80:	bmi	893078 <fuse_add_direntry@plt+0x8921b4>
    1c84:	blmi	892e6c <fuse_add_direntry@plt+0x891fa8>
    1c88:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    1c8c:	tstvs	r4, r4, asr #17	; <UNPREDICTABLE>
    1c90:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c94:			; <UNDEFINED> instruction: 0xf8c4c740
    1c98:	stmib	r4, {r4, r8}^
    1c9c:			; <UNDEFINED> instruction: 0xf8c41242
    1ca0:	bfi	r3, r8, #2, #2
    1ca4:	mrcmi	0, 0, r2, cr11, cr4, {0}
    1ca8:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cac:	bmi	6a88c0 <fuse_add_direntry@plt+0x6a79fc>
    1cb0:	ldmdbmi	sl, {r1, r2, r3, r4, r5, r6, sl, lr}
    1cb4:			; <UNDEFINED> instruction: 0xf8c4447a
    1cb8:	ldrbtmi	r2, [r9], #-272	; 0xfffffef0
    1cbc:	smlalbtvs	lr, r0, r4, r9
    1cc0:	blmi	5d9cd4 <fuse_add_direntry@plt+0x5d8e10>
    1cc4:	tsteq	r4, r4, asr #17	; <UNPREDICTABLE>
    1cc8:			; <UNDEFINED> instruction: 0xf8c4447b
    1ccc:	ldmib	r4, {r3, r4, r8, ip, sp}^
    1cd0:	bcs	a9e0 <fuse_add_direntry@plt+0x9b1c>
    1cd4:			; <UNDEFINED> instruction: 0xf8d4d1a8
    1cd8:			; <UNDEFINED> instruction: 0xf8c42110
    1cdc:	blcs	a104 <fuse_add_direntry@plt+0x9240>
    1ce0:	blmi	436378 <fuse_add_direntry@plt+0x4354b4>
    1ce4:			; <UNDEFINED> instruction: 0xf8c4447b
    1ce8:	ldr	r3, [pc, ip, lsl #2]
    1cec:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cf0:	andeq	r4, r1, r0, lsl r3
    1cf4:	ldrdeq	r0, [r0], -ip
    1cf8:	ldrdeq	r4, [r1], -r0
    1cfc:			; <UNDEFINED> instruction: 0xffffff45
    1d00:			; <UNDEFINED> instruction: 0xfffffd2d
    1d04:			; <UNDEFINED> instruction: 0xfffffd99
    1d08:			; <UNDEFINED> instruction: 0xfffffe11
    1d0c:			; <UNDEFINED> instruction: 0xfffffdcf
    1d10:			; <UNDEFINED> instruction: 0xfffffdb1
    1d14:			; <UNDEFINED> instruction: 0xfffffcfd
    1d18:			; <UNDEFINED> instruction: 0xfffffd69
    1d1c:			; <UNDEFINED> instruction: 0xfffffe8b
    1d20:			; <UNDEFINED> instruction: 0xfffffd4d
    1d24:			; <UNDEFINED> instruction: 0xfffffcc5
    1d28:			; <UNDEFINED> instruction: 0x4604b510
    1d2c:			; <UNDEFINED> instruction: 0xf8c6f001
    1d30:			; <UNDEFINED> instruction: 0x3118f8d4
    1d34:			; <UNDEFINED> instruction: 0x4620b11b
    1d38:			; <UNDEFINED> instruction: 0x4010e8bd
    1d3c:	ldclt	7, cr4, [r0, #-96]	; 0xffffffa0
    1d40:			; <UNDEFINED> instruction: 0x460db570
    1d44:	ldrdcc	pc, [r4, -r0]
    1d48:			; <UNDEFINED> instruction: 0x46044611
    1d4c:			; <UNDEFINED> instruction: 0x46024798
    1d50:	strtmi	r4, [r0], -fp, lsl #12
    1d54:	pop	{r0, r3, r5, r9, sl, lr}
    1d58:			; <UNDEFINED> instruction: 0xf0014070
    1d5c:	svclt	0x0000b9ad
    1d60:			; <UNDEFINED> instruction: 0x460db570
    1d64:			; <UNDEFINED> instruction: 0x46064614
    1d68:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d6c:	stmdblt	ip, {r3, r5, sp, lr}
    1d70:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1d74:			; <UNDEFINED> instruction: 0xf1054622
    1d78:			; <UNDEFINED> instruction: 0xf7ff0108
    1d7c:	strmi	pc, [r4], -r1, ror #31
    1d80:	rscsle	r2, r5, r0, lsl #16
    1d84:	tstcs	r2, r0, lsr r6
    1d88:	svc	0x00eef7fe
    1d8c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1d90:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
    1d94:	ldrbtmi	r4, [ip], #2863	; 0xb2f
    1d98:			; <UNDEFINED> instruction: 0x4614b570
    1d9c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    1da0:	addlt	r4, r4, sp, lsl #12
    1da4:	tstcs	r0, r8, ror #4
    1da8:	strtmi	r4, [r0], -r6, lsl #12
    1dac:	movwls	r6, #14363	; 0x381b
    1db0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1db4:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1db8:	stmdbvs	r8!, {r0, r1, r3, r5, r6, fp, pc}
    1dbc:	vst2.32	{d6-d7}, [r3 :128], sl
    1dc0:			; <UNDEFINED> instruction: 0xf5b14170
    1dc4:	stmib	r4, {r8, r9, sl, fp, lr}^
    1dc8:	strtvs	r3, [r2], #4
    1dcc:	strvs	r6, [r2, #-1442]!	; 0xfffffa5e
    1dd0:	vst4.8	{d13-d16}, [r3 :128], r9
    1dd4:			; <UNDEFINED> instruction: 0xf5b34330
    1dd8:	andsle	r5, sp, r0, lsl #30
    1ddc:	bge	9c3b0 <fuse_add_direntry@plt+0x9b4ec>
    1de0:	ldrtmi	r8, [r0], -r9, lsr #17
    1de4:			; <UNDEFINED> instruction: 0x63a39201
    1de8:			; <UNDEFINED> instruction: 0xffeef000
    1dec:	ldmib	sp, {r6, r8, fp, ip, sp, pc}^
    1df0:	ldrtmi	r2, [r0], -r1, lsl #6
    1df4:			; <UNDEFINED> instruction: 0x61a388e9
    1df8:			; <UNDEFINED> instruction: 0xffe6f000
    1dfc:	mvnvs	r9, r2, lsl #22
    1e00:	blmi	51465c <fuse_add_direntry@plt+0x513798>
    1e04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1e08:	blls	dbe78 <fuse_add_direntry@plt+0xdafb4>
    1e0c:			; <UNDEFINED> instruction: 0xf04f405a
    1e10:	tstle	sl, r0, lsl #6
    1e14:	ldcllt	0, cr11, [r0, #-16]!
    1e18:	ldrdeq	lr, [sl, -r5]
    1e1c:	ldc2l	0, cr15, [r2], #-8
    1e20:	smlabteq	r8, r4, r9, lr
    1e24:	blvs	1a7bd94 <fuse_add_direntry@plt+0x1a7aed0>
    1e28:	blvs	a0a630 <fuse_add_direntry@plt+0xa0976c>
    1e2c:	cmnvs	r1, #53215232	; 0x32c0000
    1e30:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    1e34:	ldmdane	fp, {r5, r8, r9, sp, lr}
    1e38:	andeq	lr, r2, #66560	; 0x10400
    1e3c:	b	10c47b0 <fuse_add_direntry@plt+0x10c38ec>
    1e40:	subsne	r5, r2, #134217731	; 0x8000003
    1e44:	andscc	lr, r0, #196, 18	; 0x310000
    1e48:			; <UNDEFINED> instruction: 0xf7fee7c8
    1e4c:	svclt	0x0000ef54
    1e50:	andeq	r4, r1, sl, ror #2
    1e54:	ldrdeq	r0, [r0], -ip
    1e58:	strdeq	r4, [r1], -ip
    1e5c:	svclt	0x00fef7fe
    1e60:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1e64:	svcmi	0x00f0e92d
    1e68:	svcmi	0x0036460c
    1e6c:	ldrbtmi	r3, [ip], #280	; 0x118
    1e70:	ldrmi	r4, [r2], r6, lsl #12
    1e74:	stmdbgt	pc, {r0, r2, r3, r4, r9, sl, lr}	; <UNPREDICTABLE>
    1e78:			; <UNDEFINED> instruction: 0xf85cb08d
    1e7c:			; <UNDEFINED> instruction: 0xf8b47007
    1e80:	ldmdavs	pc!, {r2, r4, r5, ip, pc}	; <UNPREDICTABLE>
    1e84:			; <UNDEFINED> instruction: 0xf04f970b
    1e88:	svcge	0x00060700
    1e8c:	stm	r7, {r1, r2, r4, sl, fp, ip, pc}
    1e90:			; <UNDEFINED> instruction: 0xf1b9000f
    1e94:	eorle	r0, lr, r0, lsl #30
    1e98:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    1e9c:	bleq	2fe2d8 <fuse_add_direntry@plt+0x2fd414>
    1ea0:			; <UNDEFINED> instruction: 0x4640e01c
    1ea4:			; <UNDEFINED> instruction: 0xf804f002
    1ea8:			; <UNDEFINED> instruction: 0x4642465b
    1eac:			; <UNDEFINED> instruction: 0x46304639
    1eb0:	strmi	r9, [r8, r0, lsl #8]!
    1eb4:			; <UNDEFINED> instruction: 0xf89db9f0
    1eb8:	bllt	14cdeec <fuse_add_direntry@plt+0x14cd028>
    1ebc:			; <UNDEFINED> instruction: 0x0114e9d6
    1ec0:	bls	e8ad8 <fuse_add_direntry@plt+0xe7c14>
    1ec4:			; <UNDEFINED> instruction: 0xf04f18c0
    1ec8:			; <UNDEFINED> instruction: 0xf1410300
    1ecc:			; <UNDEFINED> instruction: 0xf1b90100
    1ed0:	stmib	sl, {r0, r8, fp}^
    1ed4:	stmib	sl, {r8}^
    1ed8:	andsle	r2, ip, r4, lsl #6
    1edc:	strbmi	r2, [r2], -ip, lsl #6
    1ee0:			; <UNDEFINED> instruction: 0x46304639
    1ee4:	stceq	0, cr15, [r0], {79}	; 0x4f
    1ee8:	andgt	pc, fp, sp, lsl #17
    1eec:			; <UNDEFINED> instruction: 0xff0af000
    1ef0:	sbcsle	r2, r6, r0, lsl #16
    1ef4:	bmi	513900 <fuse_add_direntry@plt+0x512a3c>
    1ef8:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    1efc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f00:	subsmi	r9, sl, fp, lsl #22
    1f04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f08:			; <UNDEFINED> instruction: 0x4648d117
    1f0c:	pop	{r0, r2, r3, ip, sp, pc}
    1f10:	ldmib	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    1f14:			; <UNDEFINED> instruction: 0xf8da2304
    1f18:			; <UNDEFINED> instruction: 0xf04f1008
    1f1c:	ldmdane	r2, {r8, fp}^
    1f20:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    1f24:	ldrdmi	r1, [r2], #-124	; 0xffffff84	; <UNPREDICTABLE>
    1f28:	vorr.i16	d17, #41472	; 0xa200
    1f2c:	b	fe102764 <fuse_add_direntry@plt+0xfe1018a0>
    1f30:	blne	6c2b40 <fuse_add_direntry@plt+0x6c1c7c>
    1f34:	andcc	pc, r8, sl, asr #17
    1f38:			; <UNDEFINED> instruction: 0xf7fee7dd
    1f3c:	svclt	0x0000eedc
    1f40:	muleq	r1, r2, r0
    1f44:	ldrdeq	r0, [r0], -ip
    1f48:	andeq	r4, r1, r6
    1f4c:	mvnsmi	lr, sp, lsr #18
    1f50:	ldmvs	r5, {r0, r1, r2, r3, r4, r9, sl, lr}
    1f54:	strcc	r9, [r1, #-3590]	; 0xfffff1fa
    1f58:			; <UNDEFINED> instruction: 0x462b68b2
    1f5c:	cdp2	0, 13, cr15, cr2, cr0, {0}
    1f60:	ldmdblt	r8, {r2, r9, sl, lr}^
    1f64:	ldrbpl	r6, [r8, #-2227]	; 0xfffff74d
    1f68:	stmdane	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    1f6c:			; <UNDEFINED> instruction: 0x464268b0
    1f70:	svc	0x0094f7fe
    1f74:	stcle	8, cr2, [r4, #-0]
    1f78:	eorsvc	r2, fp, r1, lsl #6
    1f7c:	pop	{r5, r9, sl, lr}
    1f80:	svclt	0x000c81f0
    1f84:	andcs	r2, r0, #268435456	; 0x10000000
    1f88:	svclt	0x002c45a8
    1f8c:			; <UNDEFINED> instruction: 0xf0022500
    1f90:	cfstr32cs	mvfx0, [r0, #-4]
    1f94:			; <UNDEFINED> instruction: 0x4620d1f0
    1f98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1f9c:	cfstrsls	mvf11, [r4, #-960]	; 0xfffffc40
    1fa0:	ldmib	r5, {r2, r4, fp, sp, lr}^
    1fa4:	strcs	r6, [r0, #-1792]	; 0xfffff900
    1fa8:	bl	1d52a80 <fuse_add_direntry@plt+0x1d51bbc>
    1fac:	blle	102fd0 <fuse_add_direntry@plt+0x10210c>
    1fb0:	andcs	r2, r0, r1, lsl #4
    1fb4:			; <UNDEFINED> instruction: 0x701abcf0
    1fb8:	ldmvs	r3, {r4, r5, r6, r8, r9, sl, lr}
    1fbc:	lfmlt	f2, 2, [r0]
    1fc0:			; <UNDEFINED> instruction: 0xf0003301
    1fc4:	svclt	0x0000be9f
    1fc8:	ldrbmi	r6, [r0, -r1, lsl #2]!
    1fcc:	ldrdeq	lr, [r6, -r0]
    1fd0:	svclt	0x00004770
    1fd4:	ldrdeq	lr, [r8, -r0]
    1fd8:	svclt	0x00004770
    1fdc:	ldrbmi	r6, [r0, -r0, asr #17]!
    1fe0:			; <UNDEFINED> instruction: 0xf7ffb508
    1fe4:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1fe8:			; <UNDEFINED> instruction: 0xf0014008
    1fec:	svclt	0x0000bed7
    1ff0:	ldrdeq	lr, [r0, -r0]
    1ff4:	svclt	0x00004770
    1ff8:	ldrbmi	r6, [r0, -r0, lsl #17]!
    1ffc:	ldrbmi	r6, [r0, -r0, asr #18]!
    2000:	stmdbvs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
    2004:	strmi	fp, [r4], -sp, lsr #2
    2008:			; <UNDEFINED> instruction: 0xfff8f7ff
    200c:	strtpl	r2, [fp], #-768	; 0xfffffd00
    2010:	strtmi	r6, [r8], -r5, lsr #18
    2014:	svclt	0x0000bd38
    2018:			; <UNDEFINED> instruction: 0xf7ffb508
    201c:			; <UNDEFINED> instruction: 0xf400ffe1
    2020:			; <UNDEFINED> instruction: 0xf5a04070
    2024:	blx	fec1222c <fuse_add_direntry@plt+0xfec11368>
    2028:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    202c:	svclt	0x0000bd08
    2030:	svcmi	0x00f0e92d
    2034:	stmdbmi	sl, {r2, r3, r9, sl, lr}^
    2038:	blmi	12938b4 <fuse_add_direntry@plt+0x12929f0>
    203c:	ldrbtmi	fp, [r9], #-135	; 0xffffff79
    2040:			; <UNDEFINED> instruction: 0x6704e9d4
    2044:	pkhbtmi	r4, r0, r1, lsl #13
    2048:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    204c:			; <UNDEFINED> instruction: 0xf04f9305
    2050:	movwcs	r0, #768	; 0x300
    2054:	bvs	8da108 <fuse_add_direntry@plt+0x8d9244>
    2058:	strvs	lr, [r6, -r2, asr #19]
    205c:			; <UNDEFINED> instruction: 0xf104bb73
    2060:	ands	r0, r7, r0, lsr #20
    2064:	tsteq	ip, r6, lsl r1	; <UNPREDICTABLE>
    2068:	movweq	pc, #49231	; 0xc04f	; <UNPREDICTABLE>
    206c:	andeq	pc, r0, #-1073741807	; 0xc0000011
    2070:	stmib	r4, {r6, r9, sl, lr}^
    2074:	ldrbmi	r1, [r2], -r4, lsl #4
    2078:			; <UNDEFINED> instruction: 0xf0004621
    207c:	eorvs	pc, r8, r3, asr #28
    2080:			; <UNDEFINED> instruction: 0x4650b970
    2084:			; <UNDEFINED> instruction: 0xf8a6f002
    2088:	ldmib	r4, {r0, r1, r5, r9, fp, sp, lr}^
    208c:	movwcc	r6, #5892	; 0x1704
    2090:	ldmiblt	fp, {r0, r1, r5, r9, sp, lr}
    2094:	ldrdeq	lr, [r6, -r4]
    2098:	bl	1dd2ab8 <fuse_add_direntry@plt+0x1dd1bf4>
    209c:	blle	ff842ca8 <fuse_add_direntry@plt+0xff841de4>
    20a0:	bmi	c4a0a8 <fuse_add_direntry@plt+0xc491e4>
    20a4:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    20a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    20ac:	subsmi	r9, sl, r5, lsl #22
    20b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    20b4:	andlt	sp, r7, r2, asr r1
    20b8:	svchi	0x00f0e8bd
    20bc:	beq	33e4f8 <fuse_add_direntry@plt+0x33d634>
    20c0:	andeq	pc, r8, #-2147483643	; 0x80000005
    20c4:	movweq	pc, #327	; 0x147	; <UNPREDICTABLE>
    20c8:	stmib	r4, {r0, r5, r9, sl, lr}^
    20cc:	strbmi	r2, [r0], -r4, lsl #6
    20d0:	movwcs	r4, #34386	; 0x8652
    20d4:	cdp2	0, 1, cr15, cr6, cr0, {0}
    20d8:	stmdacs	r0, {r3, r5, sp, lr}
    20dc:	ldrbmi	sp, [r0], -r0, ror #3
    20e0:	bleq	3e224 <fuse_add_direntry@plt+0x3d360>
    20e4:			; <UNDEFINED> instruction: 0xf866f002
    20e8:	bvs	89ca7c <fuse_add_direntry@plt+0x89bbb8>
    20ec:			; <UNDEFINED> instruction: 0xa00cf8bd
    20f0:	ldreq	r1, [pc], #-3664	; 20f8 <fuse_add_direntry@plt+0x1234>
    20f4:			; <UNDEFINED> instruction: 0x2012f8bd
    20f8:	smladeq	sl, r7, fp, lr
    20fc:			; <UNDEFINED> instruction: 0x6010f8bd
    2100:	tstmi	r3, #323584	; 0x4f000
    2104:	bl	12da98c <fuse_add_direntry@plt+0x12d9ac8>
    2108:			; <UNDEFINED> instruction: 0xf9bd0303
    210c:	andcc	r1, r1, #14
    2110:	andcc	pc, r4, r9, asr #17
    2114:	bvs	fe8d3a3c <fuse_add_direntry@plt+0xfe8d2b78>
    2118:	andscs	pc, r4, r9, asr #17
    211c:			; <UNDEFINED> instruction: 0x2010f8d9
    2120:			; <UNDEFINED> instruction: 0xf8c9440b
    2124:	stmib	r9, {ip, sp, lr}^
    2128:	andls	r3, r1, #2097152	; 0x200000
    212c:			; <UNDEFINED> instruction: 0xff66f7ff
    2130:			; <UNDEFINED> instruction: 0x6704e9d4
    2134:	bls	539c0 <fuse_add_direntry@plt+0x52afc>
    2138:	ldmne	r6!, {r0, r1, r9, sl, lr}^
    213c:	streq	pc, [r0, -r7, asr #2]
    2140:	stmib	r4, {r6, r9, sl, lr}^
    2144:			; <UNDEFINED> instruction: 0xf0006704
    2148:	ldrdvs	pc, [r8], -sp	; <UNPREDICTABLE>
    214c:			; <UNDEFINED> instruction: 0xd1a72800
    2150:	movwcs	lr, #18900	; 0x49d4
    2154:	stmib	r9, {r0, sp}^
    2158:	str	r2, [r2, r8, lsl #6]!
    215c:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    2160:	andeq	r3, r1, r2, asr #29
    2164:	ldrdeq	r0, [r0], -ip
    2168:	andeq	r3, r1, sl, asr lr
    216c:	svcmi	0x00f0e92d
    2170:	stmdahi	fp, {r0, r2, r3, r9, sl, lr}^
    2174:	ldmdbmi	r8!, {r2, r4, r9, sl, lr}
    2178:	bmi	e2e3cc <fuse_add_direntry@plt+0xe2d508>
    217c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2180:			; <UNDEFINED> instruction: 0xf5b34479
    2184:	stmpl	sl, {r7, r8, r9, sl, fp, lr}
    2188:	andcs	fp, r1, r8, lsl pc
    218c:	andsls	r6, r1, #1179648	; 0x120000
    2190:	andeq	pc, r0, #79	; 0x4f
    2194:	bmi	cb61cc <fuse_add_direntry@plt+0xcb5308>
    2198:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    219c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    21a0:	subsmi	r9, sl, r1, lsl fp
    21a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    21a8:	andslt	sp, r3, r3, asr r1
    21ac:	svchi	0x00f0e8bd
    21b0:	eorscs	r4, r0, #136314880	; 0x8200000
    21b4:	strtmi	r2, [r0], -r0, lsl #2
    21b8:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    21bc:	ldmib	sl, {r0, r1, r3, r5, r7, r9, fp, sp, lr}^
    21c0:	andcs	r6, r0, r4, lsl r7
    21c4:	ldmne	r6!, {r1, r3, r5, r7, r8, sl, fp, pc}^
    21c8:			; <UNDEFINED> instruction: 0xf1476b2b
    21cc:	stmib	r4, {r8, r9, sl}^
    21d0:	blcc	dbdd8 <fuse_add_direntry@plt+0xdaf14>
    21d4:	stmib	r4, {r1, r5, r7, sp, lr}^
    21d8:	strcs	r3, [r0], -r6
    21dc:	tstcs	ip, #3620864	; 0x374000
    21e0:	stmib	r4, {r8, r9, sl, sp}^
    21e4:	tstmi	r3, #4, 14	; 0x100000
    21e8:			; <UNDEFINED> instruction: 0x4629d0d5
    21ec:	ldmib	sp, {r0, r2, r3, r4, r8, r9, fp, lr}^
    21f0:	stmdage	r4, {r2, r3, r4, r9, sl, ip, lr}
    21f4:	andls	r4, r0, fp, ror r4
    21f8:	ldrbmi	r4, [r0], -r2, lsr #12
    21fc:	strpl	lr, [r4], -sp, asr #19
    2200:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2204:	stmdacs	r0, {r0, r1, ip, pc}
    2208:	stfged	f5, [r6, #-788]	; 0xfffffcec
    220c:			; <UNDEFINED> instruction: 0xf10d4601
    2210:	strtmi	r0, [r8], -ip, lsl #22
    2214:	mrc2	7, 6, pc, cr8, cr15, {7}
    2218:	ldrbmi	lr, [fp], -r6
    221c:	strtmi	r4, [r1], -sl, lsr #12
    2220:			; <UNDEFINED> instruction: 0xf7ff4650
    2224:	teqlt	r8, r5, lsl #30	; <UNPREDICTABLE>
    2228:	stmdbhi	r4, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    222c:			; <UNDEFINED> instruction: 0x6704e9dd
    2230:	bl	1e538f8 <fuse_add_direntry@plt+0x1e52a34>
    2234:	blle	ffc02e58 <fuse_add_direntry@plt+0xffc01f94>
    2238:	stmdacs	r0, {r0, r1, fp, ip, pc}
    223c:	ldmib	r4, {r0, r1, r3, r5, r7, r8, ip, lr, pc}^
    2240:	ldmib	sp, {r2, r8}^
    2244:	addsmi	r2, r9, #4, 6	; 0x10000000
    2248:	addsmi	fp, r0, #10, 30	; 0x28
    224c:	andcs	r2, r0, r1
    2250:			; <UNDEFINED> instruction: 0xf7fee7a1
    2254:	svclt	0x0000ed50
    2258:	andeq	r3, r1, r0, lsl #27
    225c:	ldrdeq	r0, [r0], -ip
    2260:	andeq	r3, r1, r6, ror #26
    2264:			; <UNDEFINED> instruction: 0xfffffda5
    2268:	svcmi	0x00f0e92d
    226c:	stcmi	6, cr4, [ip], #-576	; 0xfffffdc0
    2270:	bmi	b2e4cc <fuse_add_direntry@plt+0xb2d608>
    2274:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2278:			; <UNDEFINED> instruction: 0xf8dd447c
    227c:	strcs	fp, [r0, #-124]	; 0xffffff84
    2280:	stmiapl	r2!, {r1, r2, r9, sl, lr}
    2284:	strmi	r2, [sl], r0, lsl #8
    2288:	andsls	r6, r3, #1179648	; 0x120000
    228c:	andeq	pc, r0, #79	; 0x4f
    2290:	andmi	pc, r0, fp, lsl #17
    2294:	strcs	r4, [r0], #-1610	; 0xfffff9b6
    2298:	strmi	lr, [r0, #-2509]	; 0xfffff633
    229c:	ldcls	6, cr4, [lr], {29}
    22a0:			; <UNDEFINED> instruction: 0xff64f7ff
    22a4:	cmnlt	r0, r2
    22a8:	blmi	794b2c <fuse_add_direntry@plt+0x793c68>
    22ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    22b0:	blls	4dc320 <fuse_add_direntry@plt+0x4db45c>
    22b4:			; <UNDEFINED> instruction: 0xf04f405a
    22b8:			; <UNDEFINED> instruction: 0xd12e0300
    22bc:	pop	{r0, r2, r4, ip, sp, pc}
    22c0:	stmdbvs	r7!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    22c4:	blmi	66cad8 <fuse_add_direntry@plt+0x66bc14>
    22c8:	andls	r4, r0, #84934656	; 0x5100000
    22cc:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    22d0:	strls	r4, [r5, -sl, asr #12]
    22d4:	stmib	sp, {r1, r8, r9, sl, fp, sp, pc}^
    22d8:			; <UNDEFINED> instruction: 0xf7ff8503
    22dc:	andls	pc, r2, r1, asr #27
    22e0:	strb	fp, [r1, r8, lsl #2]!
    22e4:			; <UNDEFINED> instruction: 0x463bda17
    22e8:	strbmi	r4, [r9], -r2, lsr #12
    22ec:			; <UNDEFINED> instruction: 0xf7ff4630
    22f0:	stlexlt	pc, pc, [r0]
    22f4:			; <UNDEFINED> instruction: 0xf7ff4620
    22f8:	strtmi	pc, [sl], -r3, lsl #29
    22fc:			; <UNDEFINED> instruction: 0xf7fe4641
    2300:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    2304:	strtmi	sp, [r0], -lr, ror #3
    2308:	mrc2	7, 3, pc, cr8, cr15, {7}
    230c:	svclt	0x000442a8
    2310:			; <UNDEFINED> instruction: 0xf88b2301
    2314:	stmdals	r2, {ip, sp}
    2318:			; <UNDEFINED> instruction: 0xf7fee7c6
    231c:	svclt	0x0000ecec
    2320:	andeq	r3, r1, r8, lsl #25
    2324:	ldrdeq	r0, [r0], -ip
    2328:	andeq	r3, r1, r4, asr ip
    232c:			; <UNDEFINED> instruction: 0xfffffc7b
    2330:	mvnsmi	lr, #737280	; 0xb4000
    2334:			; <UNDEFINED> instruction: 0x4614b0d3
    2338:	movwls	r4, #14888	; 0x3a28
    233c:	blmi	a13da8 <fuse_add_direntry@plt+0xa12ee4>
    2340:	svcge	0x0006447a
    2344:	strmi	r4, [lr], -r5, lsl #12
    2348:	ldmpl	r3, {r4, r8, fp, sp, pc}^
    234c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    2350:			; <UNDEFINED> instruction: 0xf04f9351
    2354:	movwcs	r0, #768	; 0x300
    2358:	andcc	pc, r0, r9, lsl #17
    235c:	mrc2	7, 1, pc, cr4, cr15, {7}
    2360:	movtlt	r7, #14371	; 0x3823
    2364:	ldmdaeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}
    2368:	tstle	r4, pc, lsr #22
    236c:	svccc	0x0001f814
    2370:	rscsle	r2, fp, pc, lsr #22
    2374:			; <UNDEFINED> instruction: 0x4622b1fb
    2378:	svccc	0x0001f814
    237c:	svclt	0x00182b00
    2380:	mvnsle	r2, pc, lsr #22
    2384:	andsle	r1, r6, r3, lsr #21
    2388:			; <UNDEFINED> instruction: 0x46284631
    238c:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2390:			; <UNDEFINED> instruction: 0xff6af7ff
    2394:			; <UNDEFINED> instruction: 0xf898b998
    2398:	orrlt	r3, r3, r0
    239c:			; <UNDEFINED> instruction: 0xf7ff4638
    23a0:	strmi	pc, [r2], -r7, lsr #28
    23a4:	strtmi	r4, [r8], -fp, lsl #12
    23a8:			; <UNDEFINED> instruction: 0xf0004631
    23ac:	ldmdblt	r0!, {r0, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    23b0:	blcs	20444 <fuse_add_direntry@plt+0x1f580>
    23b4:	ldrdcs	sp, [r0], -r8
    23b8:			; <UNDEFINED> instruction: 0xf8892301
    23bc:	bmi	24e3c4 <fuse_add_direntry@plt+0x24d500>
    23c0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    23c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23c8:	subsmi	r9, sl, r1, asr fp
    23cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    23d0:	subslt	sp, r3, r2, lsl #2
    23d4:	mvnshi	lr, #12386304	; 0xbd0000
    23d8:	stc	7, cr15, [ip], {254}	; 0xfe
    23dc:	andeq	r3, r1, r0, asr #23
    23e0:	ldrdeq	r0, [r0], -ip
    23e4:	andeq	r3, r1, lr, lsr fp
    23e8:			; <UNDEFINED> instruction: 0xf7fe6800
    23ec:	svclt	0x0000bc63
    23f0:	ldrlt	r1, [r0, #-3155]	; 0xfffff3ad
    23f4:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    23f8:	strmi	sp, [ip], -sl
    23fc:	strmi	r4, [r1], -fp, lsl #12
    2400:			; <UNDEFINED> instruction: 0xf0023070
    2404:	strmi	pc, [r3], -r1, lsl #16
    2408:	ldrmi	r4, [ip], -r0, lsr #12
    240c:	cdp2	0, 15, cr15, cr0, cr1, {0}
    2410:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    2414:	mvnsmi	lr, #737280	; 0xb4000
    2418:	bmi	893c7c <fuse_add_direntry@plt+0x892db8>
    241c:	ldrmi	r4, [lr], -ip, lsl #12
    2420:	blmi	86454c <fuse_add_direntry@plt+0x863688>
    2424:	vst3.16	{d4-d6}, [r1 :256], sl
    2428:	addlt	r4, r9, r0, ror r1
    242c:	svcmi	0x0000f5b1
    2430:			; <UNDEFINED> instruction: 0xf8dd58d3
    2434:	ldmdavs	fp, {r6, ip, pc}
    2438:			; <UNDEFINED> instruction: 0xf04f9307
    243c:	andle	r0, lr, r0, lsl #6
    2440:	bmi	68b84c <fuse_add_direntry@plt+0x68a988>
    2444:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2448:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    244c:	subsmi	r9, sl, r7, lsl #22
    2450:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2454:	strtmi	sp, [r8], -r4, lsr #2
    2458:	pop	{r0, r3, ip, sp, pc}
    245c:	blvs	fe8a3424 <fuse_add_direntry@plt+0xfe8a2560>
    2460:	strmi	sl, [r0], r2, lsl #18
    2464:			; <UNDEFINED> instruction: 0xffc4f7ff
    2468:	stmdacs	r0, {r0, r2, r9, sl, lr}
    246c:	stflsd	f5, [r4, #-932]	; 0xfffffc5c
    2470:	lslseq	pc, r8, #2	; <UNPREDICTABLE>
    2474:	movwcs	lr, #10717	; 0x29dd
    2478:			; <UNDEFINED> instruction: 0xf8cd4640
    247c:	strls	r9, [r0, #-4]
    2480:	stc2	0, cr15, [ip], {-0}
    2484:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2488:	blvs	ff8b6bf8 <fuse_add_direntry@plt+0xff8b5d34>
    248c:	eorsvs	r4, sl, r3, lsl #12
    2490:			; <UNDEFINED> instruction: 0x2014f8d8
    2494:	ldrdeq	lr, [ip, -r4]
    2498:	blx	ff6be4a8 <fuse_add_direntry@plt+0xff6bd5e4>
    249c:			; <UNDEFINED> instruction: 0xe7d06032
    24a0:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    24a4:	ldrdeq	r3, [r1], -ip
    24a8:	ldrdeq	r0, [r0], -ip
    24ac:			; <UNDEFINED> instruction: 0x00013aba
    24b0:	blvs	fe2ef8d8 <fuse_add_direntry@plt+0xfe2eea14>
    24b4:	movwcc	r6, #6466	; 0x1942
    24b8:	ldrdeq	lr, [ip, -r1]
    24bc:	movwcs	sp, #3
    24c0:	blx	ff1be4d0 <fuse_add_direntry@plt+0xff1bd60c>
    24c4:	pop	{r3, r8, sl, fp, ip, sp, pc}
    24c8:			; <UNDEFINED> instruction: 0xf0004008
    24cc:	svclt	0x0000bc75
    24d0:			; <UNDEFINED> instruction: 0x4614b5f8
    24d4:			; <UNDEFINED> instruction: 0x460e6010
    24d8:			; <UNDEFINED> instruction: 0xffeaf7ff
    24dc:	tsteq	r8, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    24e0:			; <UNDEFINED> instruction: 0x670ae9d6
    24e4:	streq	pc, [r8, #-260]	; 0xfffffefc
    24e8:	blgt	3d3f00 <fuse_add_direntry@plt+0x3d303c>
    24ec:	andgt	pc, r4, r4, asr #17
    24f0:	stceq	0, cr15, [r0], {79}	; 0x4f
    24f4:	andeq	lr, pc, r5, lsl #17
    24f8:	movwcs	r2, #512	; 0x200
    24fc:	strvs	lr, [sl, -r4, asr #19]
    2500:	movwcs	lr, #35268	; 0x89c4
    2504:	andsgt	pc, r8, r4, lsl #17
    2508:	eorsgt	pc, r4, r4, asr #17
    250c:	svclt	0x0000bdf8
    2510:	blmi	994dac <fuse_add_direntry@plt+0x993ee8>
    2514:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    2518:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    251c:	ldmdavs	fp, {r0, r8, sl, sp}
    2520:			; <UNDEFINED> instruction: 0xf04f9301
    2524:	stmdavs	r3, {r8, r9}^
    2528:	bmi	870abc <fuse_add_direntry@plt+0x86fbf8>
    252c:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    2530:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2534:	subsmi	r9, sl, r1, lsl #22
    2538:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    253c:			; <UNDEFINED> instruction: 0x4628d131
    2540:	ldcllt	0, cr11, [r0, #-8]!
    2544:	ldrteq	pc, [r0], -r0, lsl #2	; <UNPREDICTABLE>
    2548:	strmi	r4, [r1], -r4, lsl #12
    254c:			; <UNDEFINED> instruction: 0xf8513b01
    2550:	ldrtmi	r0, [r2], -r8, lsl #22
    2554:	movwcs	r6, #16483	; 0x4063
    2558:	blx	ff53e562 <fuse_add_direntry@plt+0xff53d69e>
    255c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2560:	ldrtmi	sp, [r0], -r3, ror #3
    2564:	stc2	0, cr15, [ip], #-4
    2568:	ldrdeq	lr, [sl, -r4]
    256c:			; <UNDEFINED> instruction: 0xf1046b63
    2570:	stmiane	r0, {r2, r4, r5, r9}^
    2574:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2578:	smlabteq	sl, r4, r9, lr
    257c:			; <UNDEFINED> instruction: 0xf10d6b20
    2580:			; <UNDEFINED> instruction: 0xf0000103
    2584:			; <UNDEFINED> instruction: 0x7e23fa51
    2588:	stmdavs	r1!, {r0, r1, r6, r8, ip, sp, pc}
    258c:	movwcs	lr, #35284	; 0x89d4
    2590:	ldmdane	r2, {r0, r3, r6, r8, fp, sp, lr}^
    2594:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    2598:	movwcs	lr, #35268	; 0x89c4
    259c:	strtvc	r2, [r3], -r1, lsl #6
    25a0:			; <UNDEFINED> instruction: 0xf7fee7c3
    25a4:	svclt	0x0000eba8
    25a8:	andeq	r3, r1, ip, ror #19
    25ac:	ldrdeq	r0, [r0], -ip
    25b0:	ldrdeq	r3, [r1], -r2
    25b4:	andcs	r4, r8, #2048	; 0x800
    25b8:	ldrbtmi	r2, [fp], #-260	; 0xfffffefc
    25bc:	cdplt	0, 7, cr15, cr0, cr1, {0}
    25c0:			; <UNDEFINED> instruction: 0xfffffe2b
    25c4:	svcmi	0x00f0e92d
    25c8:	ldcmi	0, cr11, [sl], #-588	; 0xfffffdb4
    25cc:	andls	r4, r1, #19922944	; 0x1300000
    25d0:	bmi	e54004 <fuse_add_direntry@plt+0xe53140>
    25d4:	sxtab16mi	r4, r1, ip, ror #8
    25d8:	strcs	r5, [r0], #-2210	; 0xfffff75e
    25dc:	andsls	r6, r1, #1179648	; 0x120000
    25e0:	andeq	pc, r0, #79	; 0x4f
    25e4:			; <UNDEFINED> instruction: 0xf7ff601c
    25e8:			; <UNDEFINED> instruction: 0xf8dbff63
    25ec:	blcc	4e674 <fuse_add_direntry@plt+0x4d7b0>
    25f0:	orreq	lr, r0, #3072	; 0xc00
    25f4:			; <UNDEFINED> instruction: 0x01280b5d
    25f8:	bl	ff0c05f8 <fuse_add_direntry@plt+0xff0bf734>
    25fc:	subsle	r2, r4, r0, lsl #16
    2600:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2604:	ldrbmi	r4, [r9], -r2, lsl #13
    2608:	strbmi	r4, [r2], -r8, asr #12
    260c:			; <UNDEFINED> instruction: 0xff60f7ff
    2610:	and	r2, r4, r1, lsl #4
    2614:			; <UNDEFINED> instruction: 0xf7ff4640
    2618:	andcs	pc, r0, #492	; 0x1ec
    261c:	adcmi	fp, ip, #40, 22	; 0xa000
    2620:	svclt	0x002c9803
    2624:	strcs	r2, [r1], -r0, lsl #12
    2628:	svclt	0x00082800
    262c:	movwlt	r2, #58880	; 0xe600
    2630:	blcs	e9250 <fuse_add_direntry@plt+0xe838c>
    2634:			; <UNDEFINED> instruction: 0xf042bf88
    2638:	bcs	2e44 <fuse_add_direntry@plt+0x1f80>
    263c:	blls	3f6dec <fuse_add_direntry@plt+0x3f5f28>
    2640:	tstne	r4, sl, lsl #22
    2644:			; <UNDEFINED> instruction: 0x670ce9dd
    2648:	bls	113f50 <fuse_add_direntry@plt+0x11308c>
    264c:	ldmne	r6!, {r0, sl, ip, sp}^
    2650:	ldrdcc	pc, [r8], #-137	; 0xffffff77
    2654:	streq	pc, [r0, -r7, asr #2]
    2658:	strvs	lr, [r0, -r1, asr #19]
    265c:	ldrdvs	r1, [sl], r2
    2660:			; <UNDEFINED> instruction: 0xff56f7ff
    2664:	stmdacs	r0, {r9, sp}
    2668:			; <UNDEFINED> instruction: 0x4650d0d9
    266c:	bl	94066c <fuse_add_direntry@plt+0x93f7a8>
    2670:	and	r2, sp, r1
    2674:	ldrdcs	pc, [ip], -fp
    2678:			; <UNDEFINED> instruction: 0xf1094633
    267c:	andcc	r0, r1, #200	; 0xc8
    2680:	cdp2	0, 4, cr15, cr14, cr1, {0}
    2684:			; <UNDEFINED> instruction: 0xf8c09b01
    2688:	ldrtmi	sl, [r0], -r0
    268c:	andge	pc, r0, r3, asr #17
    2690:	blmi	254ec0 <fuse_add_direntry@plt+0x253ffc>
    2694:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2698:	blls	45c708 <fuse_add_direntry@plt+0x45b844>
    269c:			; <UNDEFINED> instruction: 0xf04f405a
    26a0:	mrsle	r0, LR_abt
    26a4:	pop	{r0, r1, r4, ip, sp, pc}
    26a8:	strdcs	r8, [r1], -r0
    26ac:			; <UNDEFINED> instruction: 0xf7fee7f0
    26b0:	svclt	0x0000eb22
    26b4:	andeq	r3, r1, ip, lsr #18
    26b8:	ldrdeq	r0, [r0], -ip
    26bc:	andeq	r3, r1, ip, ror #16
    26c0:	svcmi	0x00f0e92d
    26c4:	ldcmi	0, cr11, [ip], #-524	; 0xfffffdf4
    26c8:	blmi	f140d0 <fuse_add_direntry@plt+0xf1320c>
    26cc:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    26d0:	stmiapl	r3!, {r1, r2, r3, r9, sl, lr}^
    26d4:	ldmdavs	fp, {r2, r4, r9, sl, lr}
    26d8:			; <UNDEFINED> instruction: 0xf04f9301
    26dc:			; <UNDEFINED> instruction: 0xf7ff0300
    26e0:			; <UNDEFINED> instruction: 0xf8d8fef7
    26e4:			; <UNDEFINED> instruction: 0x462b2014
    26e8:	ldrdeq	lr, [ip, -sp]
    26ec:			; <UNDEFINED> instruction: 0xf960f002
    26f0:	addmi	r6, r3, #6488064	; 0x630000
    26f4:	rsbvs	fp, r5, ip, lsr pc
    26f8:	movwle	r4, #26152	; 0x6628
    26fc:	bl	1dcba0 <fuse_add_direntry@plt+0x1dbcdc>
    2700:			; <UNDEFINED> instruction: 0xf5b70780
    2704:	andle	r5, sp, #0, 30
    2708:	bmi	b4a710 <fuse_add_direntry@plt+0xb4984c>
    270c:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    2710:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2714:	subsmi	r9, sl, r1, lsl #22
    2718:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    271c:	andlt	sp, r3, r9, asr #2
    2720:	svchi	0x00f0e8bd
    2724:			; <UNDEFINED> instruction: 0x46404631
    2728:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    272c:			; <UNDEFINED> instruction: 0xf5b00080
    2730:	mvnle	r5, #0, 30
    2734:			; <UNDEFINED> instruction: 0xf10868f2
    2738:	strtmi	r0, [fp], -r8, asr #1
    273c:			; <UNDEFINED> instruction: 0xf0013201
    2740:	msrlt	SPSR_f, #13376	; 0x3440
    2744:	stmdbvs	r1!, {r0, r1, fp, sp, lr}
    2748:	ldrbmi	pc, [r8, #-1103]!	; 0xfffffbb1	; <UNPREDICTABLE>
    274c:	ldrbvc	pc, [pc, #1731]!	; 2e17 <fuse_add_direntry@plt+0x1f53>	; <UNPREDICTABLE>
    2750:			; <UNDEFINED> instruction: 0x6014f8d8
    2754:	addseq	lr, r7, #20480	; 0x5000
    2758:	rsbsmi	pc, r0, pc, rrx
    275c:	vldmiaeq	r1, {s28-s106}
    2760:	subscc	lr, r7, r0, lsl #22
    2764:	vmlaeq.f64	d14, d28, d18
    2768:	bl	dc904 <fuse_add_direntry@plt+0xdba40>
    276c:	ldmib	r8, {r8, r9, ip}^
    2770:	blx	feba4bc2 <fuse_add_direntry@plt+0xfeba3cfe>
    2774:	strbtmi	r6, [r5], #-1798	; 0xfffff8fa
    2778:	blge	3cecc <fuse_add_direntry@plt+0x3c008>
    277c:	ldmvs	sl, {r0, r2, r3, r5, r7, r9, fp, ip}
    2780:	tsteq	r3, r1	; <UNPREDICTABLE>
    2784:	rsbvs	r2, r5, r0
    2788:	stmdaeq	r2, {r3, r4, r8, r9, fp, sp, lr, pc}
    278c:			; <UNDEFINED> instruction: 0xf1496121
    2790:	stmib	r4, {r8, fp}^
    2794:	stmib	r4, {r3, r8, r9, sl, sp, lr}^
    2798:	stmib	r4, {r1, r8, fp, pc}^
    279c:	ldr	sl, [r4, sl, lsl #22]!
    27a0:			; <UNDEFINED> instruction: 0x466a4631
    27a4:			; <UNDEFINED> instruction: 0xf7ff4640
    27a8:	stmdacs	r0, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    27ac:	blls	36e68 <fuse_add_direntry@plt+0x35fa4>
    27b0:			; <UNDEFINED> instruction: 0xf7fee7c9
    27b4:	svclt	0x0000eaa0
    27b8:	andeq	r3, r1, r2, lsr r8
    27bc:	ldrdeq	r0, [r0], -ip
    27c0:	strdeq	r3, [r1], -r2
    27c4:	svcmi	0x00f0e92d
    27c8:	blhi	bdc84 <fuse_add_direntry@plt+0xbcdc0>
    27cc:	vst2.16	{d8-d9}, [r4], ip
    27d0:	adclt	r4, r3, r0, ror r4
    27d4:	svcmi	0x0000f5b4
    27d8:	movwcs	lr, #18893	; 0x49cd
    27dc:	blmi	fe0151e0 <fuse_add_direntry@plt+0xfe01431c>
    27e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    27e4:			; <UNDEFINED> instruction: 0x9321681b
    27e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    27ec:			; <UNDEFINED> instruction: 0x832ee9dd
    27f0:	tstle	r1, r9, lsl #6
    27f4:	strmi	r6, [pc], -fp, lsl #22
    27f8:	blge	13cf74 <fuse_add_direntry@plt+0x13c0b0>
    27fc:	ldrdmi	pc, [r4], -r8
    2800:	movwls	r4, #46618	; 0xb61a
    2804:	ldrbmi	r6, [r2, #-2891]	; 0xfffff4b5
    2808:	streq	lr, [fp, #-2931]	; 0xfffff48d
    280c:	strcs	fp, [r1, #-4020]	; 0xfffff04c
    2810:	b	154bc18 <fuse_add_direntry@plt+0x154ad54>
    2814:			; <UNDEFINED> instruction: 0xd01174d4
    2818:	bmi	1c8b824 <fuse_add_direntry@plt+0x1c8a960>
    281c:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
    2820:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2824:	subsmi	r9, sl, r1, lsr #22
    2828:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    282c:	sbcshi	pc, r4, r0, asr #32
    2830:	eorlt	r4, r3, r0, lsr #12
    2834:	blhi	bdb30 <fuse_add_direntry@plt+0xbcc6c>
    2838:	svchi	0x00f0e8bd
    283c:	svclt	0x0001455b
    2840:	andcs	r4, r0, #343932928	; 0x14800000
    2844:	stmib	r8, {r8, r9, sp}^
    2848:	rscle	r2, r6, r0, lsl #6
    284c:	blge	13cfc8 <fuse_add_direntry@plt+0x13c104>
    2850:	pkhbtmi	sl, r1, r2, lsl #20
    2854:	bcs	43e07c <fuse_add_direntry@plt+0x43d1b8>
    2858:	blge	3cf94 <fuse_add_direntry@plt+0x3c0d0>
    285c:	strls	r6, [sp, #-2373]	; 0xfffff6bb
    2860:			; <UNDEFINED> instruction: 0xff2ef7ff
    2864:	stmdacs	r0, {r2, r9, sl, lr}
    2868:			; <UNDEFINED> instruction: 0x4603d1d7
    286c:	ldrbmi	r4, [r0], -sl, lsr #12
    2870:			; <UNDEFINED> instruction: 0xf0024659
    2874:	ldmib	r8, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}^
    2878:	stmdacs	r1, {r8}
    287c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    2880:	vmov.i32	d20, #100663296	; 0x06000000
    2884:			; <UNDEFINED> instruction: 0xf10980a5
    2888:			; <UNDEFINED> instruction: 0xf8dd0398
    288c:	ldrtmi	fp, [sl], r4, lsr #32
    2890:	cdp	4, 0, cr9, cr8, cr8, {0}
    2894:	strls	r3, [ip, #-2704]	; 0xfffff570
    2898:	eorls	pc, r8, sp, asr #17
    289c:	svcls	0x00139b08
    28a0:	svccs	0x0000930f
    28a4:			; <UNDEFINED> instruction: 0xf8dad14a
    28a8:	movwcc	r3, #4152	; 0x1038
    28ac:	bge	3f6998 <fuse_add_direntry@plt+0x3f5ad4>
    28b0:	andls	r9, r0, #655360	; 0xa0000
    28b4:	bge	42d500 <fuse_add_direntry@plt+0x42c63c>
    28b8:			; <UNDEFINED> instruction: 0xf7ff4651
    28bc:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    28c0:	addhi	pc, r4, r0, asr #32
    28c4:	ldmib	r8, {r0, r4, r9, fp, ip, pc}^
    28c8:	bl	fe882cd0 <fuse_add_direntry@plt+0xfe881e0c>
    28cc:	strcs	r0, [r0, #-2310]	; 0xfffff6fa
    28d0:	strbmi	r9, [r8, #-2831]	; 0xfffff4f1
    28d4:	bl	1c5420c <fuse_add_direntry@plt+0x1c53348>
    28d8:	ble	830f4 <fuse_add_direntry@plt+0x82230>
    28dc:	strmi	r9, [r4], -r8, lsl #26
    28e0:	blcs	142ec <fuse_add_direntry@plt+0x13428>
    28e4:	ldmdals	r0, {r1, r4, r6, ip, lr, pc}
    28e8:	ldmdavs	r9, {r1, r3, r6, r9, sl, lr}^
    28ec:	ldrbmi	r4, [r8], -r6, lsl #8
    28f0:			; <UNDEFINED> instruction: 0xf7fe4431
    28f4:			; <UNDEFINED> instruction: 0xf8d8e9ee
    28f8:	strbmi	r3, [fp], #0
    28fc:	ldrdcs	pc, [r4], -r8
    2900:	movwls	r1, #11035	; 0x2b1b
    2904:	movweq	lr, #23394	; 0x5b62
    2908:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    290c:	stmib	r8, {r1, sl, ip, sp}^
    2910:	teqlt	r7, r0, lsl #8
    2914:	ldmib	sp, {r9, sl, sp}^
    2918:	blcs	4f928 <fuse_add_direntry@plt+0x4ea64>
    291c:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
    2920:	blls	279418 <fuse_add_direntry@plt+0x278554>
    2924:	bleq	fd7d8 <fuse_add_direntry@plt+0xfc914>
    2928:			; <UNDEFINED> instruction: 0x17d3465a
    292c:	tsteq	r3, fp, asr sl
    2930:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    2934:	stmib	r8, {sl, sp}^
    2938:	strb	r2, [lr, -r0, lsl #6]!
    293c:	beq	43e1a4 <fuse_add_direntry@plt+0x43d2e0>
    2940:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    2944:	cmple	r1, r0, lsl #16
    2948:	tstpl	sl, #3620864	; 0x374000
    294c:	stmdbne	r9, {r2, r3, r8, fp, ip, pc}^
    2950:			; <UNDEFINED> instruction: 0xf1439106
    2954:	movwls	r0, #29440	; 0x7300
    2958:	andne	lr, r6, #3620864	; 0x374000
    295c:	strcc	lr, [r4], #-2525	; 0xfffff623
    2960:	svclt	0x00084294
    2964:	svclt	0x0024428b
    2968:	strcc	lr, [r0], #-2520	; 0xfffff628
    296c:	strcc	lr, [r2], #-2509	; 0xfffff633
    2970:	blls	7f74bc <fuse_add_direntry@plt+0x7f65f8>
    2974:	ldmdblt	fp!, {r4, ip, pc}^
    2978:	blne	16a95ac <fuse_add_direntry@plt+0x16a86e8>
    297c:	addsmi	r9, sl, #13312	; 0x3400
    2980:	andsls	fp, r1, #580	; 0x244
    2984:	ldrmi	r9, [sl], -sp, lsl #22
    2988:			; <UNDEFINED> instruction: 0xe79c9311
    298c:			; <UNDEFINED> instruction: 0x464a4619
    2990:			; <UNDEFINED> instruction: 0xf7fe4658
    2994:			; <UNDEFINED> instruction: 0xe7aeea3a
    2998:	stmdage	pc, {r1, r2, r3, r4, sl, fp, ip, pc}	; <UNPREDICTABLE>
    299c:	bne	fe43e204 <fuse_add_direntry@plt+0xfe43d340>
    29a0:	ldmib	sp, {r0, ip, pc}^
    29a4:	stmdals	sl, {r2, r3, r4, r8, r9, sp}
    29a8:			; <UNDEFINED> instruction: 0xf0009400
    29ac:	stmdblt	r8!, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    29b0:	strcs	r9, [r0, #-2831]	; 0xfffff4f1
    29b4:	ldrdeq	lr, [r0, -r8]
    29b8:	bl	fe89ca28 <fuse_add_direntry@plt+0xfe89bb64>
    29bc:	strbmi	r0, [r8, #-2310]	; 0xfffff6fa
    29c0:	bl	1c6720c <fuse_add_direntry@plt+0x1c66348>
    29c4:	strbmi	r0, [ip], -r5, lsl #4
    29c8:	str	sp, [r7, sp, lsl #21]
    29cc:	str	r4, [r4, -r4, lsl #12]!
    29d0:	movwcs	r2, #512	; 0x200
    29d4:	str	r2, [lr, r1, lsl #8]!
    29d8:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29dc:	andeq	r3, r1, r0, lsr #14
    29e0:	ldrdeq	r0, [r0], -ip
    29e4:	andeq	r3, r1, r2, ror #13
    29e8:	strcs	fp, [r4], #-1040	; 0xfffffbf0
    29ec:	andcs	r6, r0, #20
    29f0:	andvs	r6, sl, r4
    29f4:	blmi	140b70 <fuse_add_direntry@plt+0x13fcac>
    29f8:			; <UNDEFINED> instruction: 0x4770601a
    29fc:	ldrlt	r8, [r0], #-3267	; 0xfffff33d
    2a00:	andvs	r8, ip, r4, lsl #25
    2a04:	blmi	140b80 <fuse_add_direntry@plt+0x13fcbc>
    2a08:			; <UNDEFINED> instruction: 0x47706013
    2a0c:	ldrbmi	r8, [r0, -r0, lsl #23]!
    2a10:	movweq	pc, #58304	; 0xe3c0	; <UNPREDICTABLE>
    2a14:	blcs	1391c <fuse_add_direntry@plt+0x12a58>
    2a18:	sbccc	pc, r0, r0, asr #7
    2a1c:	svclt	0x00087008
    2a20:	movwmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2a24:			; <UNDEFINED> instruction: 0x47708013
    2a28:	orrvc	pc, r0, #128	; 0x80
    2a2c:	addvc	pc, r0, r0, lsr #32
    2a30:	movwvs	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    2a34:	andsvs	r7, r0, fp
    2a38:	svclt	0x00004770
    2a3c:			; <UNDEFINED> instruction: 0x4604b510
    2a40:			; <UNDEFINED> instruction: 0xf7fe6840
    2a44:			; <UNDEFINED> instruction: 0x4620e93a
    2a48:			; <UNDEFINED> instruction: 0x4010e8bd
    2a4c:	ldmdblt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a50:	ldrbmi	lr, [r0, sp, lsr #18]!
    2a54:	strmi	fp, [r6], -r2, lsl #1
    2a58:			; <UNDEFINED> instruction: 0xf8dd2008
    2a5c:			; <UNDEFINED> instruction: 0x46148034
    2a60:	mlals	r8, sp, r8, pc	; <UNPREDICTABLE>
    2a64:	svcls	0x000b461d
    2a68:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a6c:	andeq	pc, r0, r8, asr #17
    2a70:	suble	r2, lr, r0, lsl #16
    2a74:	ldrtmi	r4, [r8], -r2, lsl #13
    2a78:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a7c:			; <UNDEFINED> instruction: 0xf8ca4601
    2a80:	cmnlt	r0, r4
    2a84:			; <UNDEFINED> instruction: 0x463a6873
    2a88:			; <UNDEFINED> instruction: 0xf14518e4
    2a8c:	stmib	sp, {r8, sl}^
    2a90:	ldmdavs	r0!, {r8, sl, lr}
    2a94:			; <UNDEFINED> instruction: 0xf980f001
    2a98:			; <UNDEFINED> instruction: 0x460442b8
    2a9c:			; <UNDEFINED> instruction: 0xf04fd00c
    2aa0:			; <UNDEFINED> instruction: 0xf8d80901
    2aa4:			; <UNDEFINED> instruction: 0xf7ff0000
    2aa8:	movwcs	pc, #4041	; 0xfc9	; <UNPREDICTABLE>
    2aac:	andcc	pc, r0, r8, asr #17
    2ab0:	andlt	r4, r2, r8, asr #12
    2ab4:			; <UNDEFINED> instruction: 0x87f0e8bd
    2ab8:	ldrdpl	pc, [r0], -r8
    2abc:	svceq	0x0000f1b9
    2ac0:	eorvs	sp, r8, r4, lsl #2
    2ac4:	andlt	r4, r2, r8, asr #12
    2ac8:			; <UNDEFINED> instruction: 0x87f0e8bd
    2acc:			; <UNDEFINED> instruction: 0xf7fe980c
    2ad0:			; <UNDEFINED> instruction: 0x4607e958
    2ad4:	rscle	r2, r2, r0, lsl #16
    2ad8:	ldrdvs	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    2adc:	stmdavs	r8!, {r2, r3, r8, r9, fp, sp, pc}^
    2ae0:	ldrtmi	r4, [sl], -r1, lsr #12
    2ae4:			; <UNDEFINED> instruction: 0x468147b0
    2ae8:			; <UNDEFINED> instruction: 0xf8d8b978
    2aec:	ldmdavs	r8, {ip, sp}^
    2af0:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2af4:	ldrdcc	pc, [r0], -r8
    2af8:	strbmi	r9, [r8], -ip, lsl #20
    2afc:			; <UNDEFINED> instruction: 0xf8d8605f
    2b00:	andsvs	r3, sl, r0
    2b04:	pop	{r1, ip, sp, pc}
    2b08:			; <UNDEFINED> instruction: 0x463887f0
    2b0c:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b10:			; <UNDEFINED> instruction: 0xf04fe7c7
    2b14:	strb	r0, [fp, r1, lsl #18]
    2b18:	mvnsmi	lr, #737280	; 0xb4000
    2b1c:	stmdami	sl!, {r2, r9, sl, lr}
    2b20:	stmdbmi	sl!, {r0, r3, r7, ip, sp, pc}
    2b24:	ldrbtmi	r4, [r8], #-1567	; 0xfffff9e1
    2b28:			; <UNDEFINED> instruction: 0xf10d9d10
    2b2c:			; <UNDEFINED> instruction: 0x46160818
    2b30:			; <UNDEFINED> instruction: 0xf8dd5841
    2b34:	stmdavs	r9, {r2, r6, ip, pc}
    2b38:			; <UNDEFINED> instruction: 0xf04f9107
    2b3c:	mrscs	r0, (UNDEF: 16)
    2b40:	strbmi	r6, [r1], -r9, lsr #32
    2b44:	stmdavs	r0!, {r0, r1, r5, r6, fp, sp, lr}
    2b48:			; <UNDEFINED> instruction: 0xf14718d2
    2b4c:	stmib	sp, {r8, r9}^
    2b50:	andcs	r2, r2, #0, 6
    2b54:			; <UNDEFINED> instruction: 0xf920f001
    2b58:	svclt	0x00182802
    2b5c:	andle	r2, ip, r1
    2b60:	blmi	6953d4 <fuse_add_direntry@plt+0x694510>
    2b64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b68:	blls	1dcbd8 <fuse_add_direntry@plt+0x1dbd14>
    2b6c:			; <UNDEFINED> instruction: 0xf04f405a
    2b70:			; <UNDEFINED> instruction: 0xd1270300
    2b74:	pop	{r0, r3, ip, sp, pc}
    2b78:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, pc}
    2b7c:	movwcc	r4, #9792	; 0x2640
    2b80:			; <UNDEFINED> instruction: 0xf001602b
    2b84:			; <UNDEFINED> instruction: 0xf8bdf917
    2b88:			; <UNDEFINED> instruction: 0xf10d0018
    2b8c:			; <UNDEFINED> instruction: 0xf10d021a
    2b90:			; <UNDEFINED> instruction: 0xf7ff0117
    2b94:			; <UNDEFINED> instruction: 0xf8bdff3d
    2b98:			; <UNDEFINED> instruction: 0xf89d301a
    2b9c:	ldcne	0, cr1, [r2], #92	; 0x5c
    2ba0:			; <UNDEFINED> instruction: 0xf8cd4620
    2ba4:	movwls	r9, #4108	; 0x100c
    2ba8:	movweq	pc, #327	; 0x147	; <UNPREDICTABLE>
    2bac:	vst4.8	{d25,d27,d29,d31}, [pc], r0
    2bb0:	mrsls	r5, (UNDEF: 18)
    2bb4:			; <UNDEFINED> instruction: 0xff4cf7ff
    2bb8:			; <UNDEFINED> instruction: 0xf8bd682b
    2bbc:	ldrmi	r2, [r3], #-26	; 0xffffffe6
    2bc0:	strb	r6, [sp, fp, lsr #32]
    2bc4:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bc8:	ldrdeq	r3, [r1], -sl
    2bcc:	ldrdeq	r0, [r0], -ip
    2bd0:	muleq	r1, ip, r3
    2bd4:	mvnsmi	lr, sp, lsr #18
    2bd8:	stmeq	r0, {r8, ip, sp, lr, pc}
    2bdc:	strmi	fp, [r6], -r2, lsl #1
    2be0:			; <UNDEFINED> instruction: 0x46404617
    2be4:	movwcs	lr, #2513	; 0x9d1
    2be8:			; <UNDEFINED> instruction: 0xf001460d
    2bec:			; <UNDEFINED> instruction: 0x4604fb7b
    2bf0:	ldmib	r5, {r3, r5, r6, r8, ip, sp, pc}^
    2bf4:	andcs	r2, r0, r0, lsl #6
    2bf8:	stmdavs	r6!, {r0, r5, r6, fp, sp, lr}
    2bfc:			; <UNDEFINED> instruction: 0xf1431852
    2c00:	eorsvs	r0, lr, r0, lsl #6
    2c04:	movwcs	lr, #2501	; 0x9c5
    2c08:	pop	{r1, ip, sp, pc}
    2c0c:	ldmib	r5, {r4, r5, r6, r7, r8, pc}^
    2c10:	strbmi	r2, [r0], -r0, lsl #6
    2c14:	blx	fe13ec22 <fuse_add_direntry@plt+0xfe13dd5e>
    2c18:	ldrtmi	r4, [r0], -r4, lsl #12
    2c1c:	strls	r1, [r1], #-3363	; 0xfffff2dd
    2c20:	ldmib	r5, {r8, r9, ip, pc}^
    2c24:			; <UNDEFINED> instruction: 0xf7ff2300
    2c28:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2c2c:	strb	sp, [fp, r1, ror #1]!
    2c30:	strdlt	fp, [fp], r0
    2c34:			; <UNDEFINED> instruction: 0x46154e16
    2c38:	strmi	r9, [r4], -r5, lsl #6
    2c3c:	ldrbtmi	r4, [lr], #-2837	; 0xfffff4eb
    2c40:	bge	228c88 <fuse_add_direntry@plt+0x227dc4>
    2c44:	tsteq	pc, sp, lsl #2	; <UNPREDICTABLE>
    2c48:	ldmpl	r3!, {r0, r4, r8, r9, sl, fp, ip, pc}^
    2c4c:	movwls	r6, #38939	; 0x981b
    2c50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c54:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    2c58:	strtmi	r6, [sl], -r6, ror #18
    2c5c:	mulsne	pc, sp, r8	; <UNPREDICTABLE>
    2c60:	stcls	6, cr4, [r8, #-128]	; 0xffffff80
    2c64:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    2c68:	stmib	sp, {r1, r8, r9, sl, sp, lr}^
    2c6c:			; <UNDEFINED> instruction: 0xf7ff1500
    2c70:	bmi	282834 <fuse_add_direntry@plt+0x281970>
    2c74:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2c78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c7c:	subsmi	r9, sl, r9, lsl #22
    2c80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c84:	andlt	sp, fp, r1, lsl #2
    2c88:			; <UNDEFINED> instruction: 0xf7febdf0
    2c8c:	svclt	0x0000e834
    2c90:	andeq	r3, r1, r2, asr #5
    2c94:	ldrdeq	r0, [r0], -ip
    2c98:	andeq	r3, r1, sl, lsl #5
    2c9c:	mvnsmi	lr, sp, lsr #18
    2ca0:	addlt	r4, r2, r7, lsl #12
    2ca4:	strmi	r4, [sp], -r8, lsl #12
    2ca8:			; <UNDEFINED> instruction: 0x461e4690
    2cac:	blx	6becba <fuse_add_direntry@plt+0x6bddf6>
    2cb0:	teqlt	r0, r4, lsl #12
    2cb4:	andcs	r6, r0, r3, lsr #16
    2cb8:	andsvs	r9, r3, r9, lsl #20
    2cbc:	pop	{r1, ip, sp, pc}
    2cc0:			; <UNDEFINED> instruction: 0x464281f0
    2cc4:			; <UNDEFINED> instruction: 0x46284633
    2cc8:	blx	abecd6 <fuse_add_direntry@plt+0xabde12>
    2ccc:	strbmi	r9, [r2], -r8, lsl #22
    2cd0:	andcc	lr, r0, sp, asr #19
    2cd4:	ldrtmi	r4, [r3], -r4, lsl #12
    2cd8:			; <UNDEFINED> instruction: 0xf7ff4638
    2cdc:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2ce0:	strb	sp, [fp, r8, ror #1]!
    2ce4:	cfldrseq	mvf11, [r1], {48}	; 0x30
    2ce8:	b	106a0f8 <fuse_add_direntry@plt+0x1069234>
    2cec:	stflss	f4, [r3], {3}
    2cf0:	stmdbne	r9, {r0, r1, r3, r4, sl, fp}^
    2cf4:	bl	112f744 <fuse_add_direntry@plt+0x112e880>
    2cf8:	andvs	r0, r1, r3, lsl #6
    2cfc:	addvs	fp, r2, r0, lsr ip
    2d00:	ldrbmi	r6, [r0, -r3, asr #32]!
    2d04:	svcmi	0x00f0e92d
    2d08:	ldmib	r1, {r1, r2, r3, r9, sl, lr}^
    2d0c:	ldrmi	sl, [r7], -r0, lsl #22
    2d10:	addlt	r4, r7, r6, lsr #18
    2d14:	ldrbtmi	r4, [r9], #-2598	; 0xfffff5da
    2d18:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    2d1c:			; <UNDEFINED> instruction: 0xf04f9205
    2d20:	stmib	sp, {r9}^
    2d24:	blcs	2d934 <fuse_add_direntry@plt+0x2ca70>
    2d28:			; <UNDEFINED> instruction: 0xf10dd03b
    2d2c:			; <UNDEFINED> instruction: 0xf10d0a04
    2d30:	strmi	r0, [r0], r8, lsl #18
    2d34:	eor	r4, r0, sp, lsl r6
    2d38:	ldrdlt	pc, [r4], -sp
    2d3c:			; <UNDEFINED> instruction: 0xf8db68b1
    2d40:	bne	1102d48 <fuse_add_direntry@plt+0x1101e84>
    2d44:	svclt	0x002842ac
    2d48:	cmplt	r7, ip, lsr #12
    2d4c:	ldrdcc	pc, [r4], -fp
    2d50:			; <UNDEFINED> instruction: 0x46224638
    2d54:	ldrmi	r4, [r9], #-1063	; 0xfffffbd9
    2d58:	svc	0x00baf7fd
    2d5c:	ldrdeq	pc, [r0], -fp
    2d60:	strtmi	r6, [r1], #-2225	; 0xfffff74f
    2d64:	addmi	r1, r1, #46080	; 0xb400
    2d68:	svclt	0x000160b1
    2d6c:	movwcs	lr, #10717	; 0x29dd
    2d70:	adcsvs	r2, r1, r0, lsl #2
    2d74:	movwcs	lr, #2502	; 0x9c6
    2d78:			; <UNDEFINED> instruction: 0x4652b19d
    2d7c:	strbmi	r4, [r0], -r9, asr #12
    2d80:			; <UNDEFINED> instruction: 0xff28f7ff
    2d84:	sbcsle	r2, r7, r0, lsl #16
    2d88:	blmi	2555b8 <fuse_add_direntry@plt+0x2546f4>
    2d8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d90:	blls	15ce00 <fuse_add_direntry@plt+0x15bf3c>
    2d94:			; <UNDEFINED> instruction: 0xf04f405a
    2d98:	mrsle	r0, LR_abt
    2d9c:	pop	{r0, r1, r2, ip, sp, pc}
    2da0:	strdcs	r8, [r0], -r0
    2da4:			; <UNDEFINED> instruction: 0xf7fde7f0
    2da8:	svclt	0x0000efa6
    2dac:	andeq	r3, r1, sl, ror #3
    2db0:	ldrdeq	r0, [r0], -ip
    2db4:	andeq	r3, r1, r4, ror r1
    2db8:	movwcs	fp, #1288	; 0x508
    2dbc:	cdp2	0, 4, cr15, cr8, cr1, {0}
    2dc0:	svclt	0x00184313
    2dc4:	stclt	0, cr3, [r8, #-4]
    2dc8:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2dcc:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
    2dd0:	cfldrsmi	mvf4, [r4], {252}	; 0xfc
    2dd4:	strmi	fp, [r1], -r2, lsl #1
    2dd8:			; <UNDEFINED> instruction: 0x466e4615
    2ddc:			; <UNDEFINED> instruction: 0xf85c461a
    2de0:	rsbcc	r4, r8, r4
    2de4:	stmdavs	r4!, {r0, r1, r4, r5, r9, sl, lr}
    2de8:			; <UNDEFINED> instruction: 0xf04f9401
    2dec:			; <UNDEFINED> instruction: 0xf0010400
    2df0:	strmi	pc, [r4], -fp, lsl #22
    2df4:	ldrtmi	fp, [r0], -r0, lsr #18
    2df8:			; <UNDEFINED> instruction: 0xffe2f000
    2dfc:	eorvs	r9, fp, r0, lsl #22
    2e00:	blmi	21562c <fuse_add_direntry@plt+0x214768>
    2e04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e08:	blls	5ce78 <fuse_add_direntry@plt+0x5bfb4>
    2e0c:			; <UNDEFINED> instruction: 0xf04f405a
    2e10:	mrsle	r0, LR_svc
    2e14:	andlt	r4, r2, r0, lsr #12
    2e18:			; <UNDEFINED> instruction: 0xf7fdbd70
    2e1c:	svclt	0x0000ef6c
    2e20:	andeq	r3, r1, r0, lsr r1
    2e24:	ldrdeq	r0, [r0], -ip
    2e28:	strdeq	r3, [r1], -ip
    2e2c:			; <UNDEFINED> instruction: 0x4606b5f0
    2e30:			; <UNDEFINED> instruction: 0x4614481b
    2e34:	addlt	r8, r7, sp, asr #16
    2e38:	ldrbtmi	r4, [r8], #-2586	; 0xfffff5e6
    2e3c:	ldrbmi	pc, [r0, #-1029]!	; 0xfffffbfb	; <UNPREDICTABLE>
    2e40:	svcmi	0x0020f5b5
    2e44:	svclt	0x00185882
    2e48:	ldmdavs	r2, {r0, sp}
    2e4c:			; <UNDEFINED> instruction: 0xf04f9205
    2e50:	tstle	r3, r0, lsl #4
    2e54:	mvnlt	r6, sp, lsl #21
    2e58:	ldmdavs	pc, {r3, r4, r8, ip, sp}	; <UNPREDICTABLE>
    2e5c:	svccc	0x0001c90f
    2e60:	svclt	0x002842af
    2e64:	strbtmi	r4, [sp], -pc, lsr #12
    2e68:	andeq	lr, pc, r5, lsl #17
    2e6c:			; <UNDEFINED> instruction: 0x4629463b
    2e70:			; <UNDEFINED> instruction: 0x46224630
    2e74:			; <UNDEFINED> instruction: 0xff46f7ff
    2e78:	strbpl	r2, [r3, #768]!	; 0x300
    2e7c:	blmi	2556ac <fuse_add_direntry@plt+0x2547e8>
    2e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e84:	blls	15cef4 <fuse_add_direntry@plt+0x15c030>
    2e88:			; <UNDEFINED> instruction: 0xf04f405a
    2e8c:	mrsle	r0, SP_abt
    2e90:	ldcllt	0, cr11, [r0, #28]!
    2e94:	strtmi	r3, [r0], -r1, lsl #10
    2e98:			; <UNDEFINED> instruction: 0xe7ef601d
    2e9c:	svc	0x002af7fd
    2ea0:	andeq	r3, r1, r6, asr #1
    2ea4:	ldrdeq	r0, [r0], -ip
    2ea8:	andeq	r3, r1, r0, lsl #1
    2eac:			; <UNDEFINED> instruction: 0x3018e9d0
    2eb0:	andcc	r4, r1, r8, lsl r0
    2eb4:	andcs	fp, r1, r8, lsl pc
    2eb8:	svclt	0x00004770
    2ebc:			; <UNDEFINED> instruction: 0x4604b510
    2ec0:			; <UNDEFINED> instruction: 0xf0013068
    2ec4:			; <UNDEFINED> instruction: 0xf104fa99
    2ec8:			; <UNDEFINED> instruction: 0xf0010070
    2ecc:			; <UNDEFINED> instruction: 0x4620fa95
    2ed0:			; <UNDEFINED> instruction: 0xffecf7ff
    2ed4:			; <UNDEFINED> instruction: 0xf104b988
    2ed8:			; <UNDEFINED> instruction: 0xf0010080
    2edc:			; <UNDEFINED> instruction: 0xf104f9bf
    2ee0:			; <UNDEFINED> instruction: 0xf0010098
    2ee4:			; <UNDEFINED> instruction: 0xf104f9bb
    2ee8:			; <UNDEFINED> instruction: 0xf00100b0
    2eec:			; <UNDEFINED> instruction: 0xf104f9b7
    2ef0:	pop	{r3, r6, r7}
    2ef4:			; <UNDEFINED> instruction: 0xf0014010
    2ef8:			; <UNDEFINED> instruction: 0xf104b9b1
    2efc:			; <UNDEFINED> instruction: 0xf0010078
    2f00:			; <UNDEFINED> instruction: 0xe7e8fa7b
    2f04:			; <UNDEFINED> instruction: 0xf100b5f0
    2f08:	addlt	r0, r3, r8, lsl #14
    2f0c:	ldrmi	r4, [r6], -sp, lsl #12
    2f10:	rscscs	r4, r8, #4, 12	; 0x400000
    2f14:	ldrtmi	r2, [r8], -r0, lsl #2
    2f18:	svc	0x0076f7fd
    2f1c:	strpl	lr, [r0], -r4, asr #19
    2f20:	ldrtmi	r2, [r9], -r0, lsl #6
    2f24:	rsbcs	r4, r0, #40, 12	; 0x2800000
    2f28:	movwls	r9, #5632	; 0x1600
    2f2c:			; <UNDEFINED> instruction: 0xff34f000
    2f30:	andle	r2, r3, r0, ror #16
    2f34:	ldrtmi	r2, [r0], -r2, lsl #12
    2f38:	ldcllt	0, cr11, [r0, #12]!
    2f3c:			; <UNDEFINED> instruction: 0xf0004638
    2f40:	stmiavs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2f44:	msrcc	SPSR_f, #1879048196	; 0x70000004
    2f48:	cmncc	r1, #1879048204	; 0x7000000c	; <UNPREDICTABLE>
    2f4c:	mulle	sp, sl, r2
    2f50:	cmnne	r3, #1879048196	; 0x70000004	; <UNPREDICTABLE>
    2f54:	cmneq	r3, #207618048	; 0xc600000	; <UNPREDICTABLE>
    2f58:			; <UNDEFINED> instruction: 0xd1eb429a
    2f5c:	eoreq	pc, r4, r4, lsl #2
    2f60:			; <UNDEFINED> instruction: 0xff54f000
    2f64:	eoreq	pc, r6, r4, lsl #2
    2f68:			; <UNDEFINED> instruction: 0xff50f000
    2f6c:	vmlscs.f32	s12, s8, s13
    2f70:			; <UNDEFINED> instruction: 0x2603bf18
    2f74:	blhi	fe8376f8 <fuse_add_direntry@plt+0xfe836834>
    2f78:	blx	fea3ef80 <fuse_add_direntry@plt+0xfea3e0bc>
    2f7c:	rsceq	pc, r0, r4, asr #17
    2f80:	sbcsle	r2, r8, r0, lsl #16
    2f84:	strtmi	r6, [r9], -r7, ror #16
    2f88:	movwcs	lr, #59860	; 0xe9d4
    2f8c:	rsbeq	pc, r8, r4, lsl #2
    2f90:	strhtgt	pc, [r2], -r4	; <UNPREDICTABLE>
    2f94:			; <UNDEFINED> instruction: 0xf14319d2
    2f98:	stmib	sp, {r8, r9}^
    2f9c:	ldrcs	r6, [r0], -r0, lsl #24
    2fa0:			; <UNDEFINED> instruction: 0xf9ecf001
    2fa4:	tstcs	r6, #212, 18	; 0x350000
    2fa8:	ldrd	pc, [r4], -r4
    2fac:	bl	494858 <fuse_add_direntry@plt+0x493994>
    2fb0:			; <UNDEFINED> instruction: 0xf143020e
    2fb4:	strmi	r0, [r7], -r0, lsl #6
    2fb8:	strls	r6, [r0], -r0, lsr #19
    2fbc:			; <UNDEFINED> instruction: 0xf1049001
    2fc0:			; <UNDEFINED> instruction: 0xf0010070
    2fc4:			; <UNDEFINED> instruction: 0x4606f9db
    2fc8:	teqmi	lr, #32, 12	; 0x2000000
    2fcc:			; <UNDEFINED> instruction: 0xff6ef7ff
    2fd0:			; <UNDEFINED> instruction: 0x4620bb10
    2fd4:	blx	feb3efdc <fuse_add_direntry@plt+0xfeb3e118>
    2fd8:	movwmi	r2, #24840	; 0x6108
    2fdc:	addeq	pc, r0, r4, lsl #2
    2fe0:			; <UNDEFINED> instruction: 0xf9c4f001
    2fe4:	b	118b3f0 <fuse_add_direntry@plt+0x118a52c>
    2fe8:			; <UNDEFINED> instruction: 0xf1040700
    2fec:			; <UNDEFINED> instruction: 0xf0010098
    2ff0:			; <UNDEFINED> instruction: 0x2103f9bd
    2ff4:			; <UNDEFINED> instruction: 0xf1044307
    2ff8:			; <UNDEFINED> instruction: 0xf00100b0
    2ffc:			; <UNDEFINED> instruction: 0x4606f9b7
    3000:	sbceq	pc, r8, r4, lsl #2
    3004:	blx	ff5c1008 <fuse_add_direntry@plt+0xff5c0144>
    3008:	movwmi	r4, #25406	; 0x633e
    300c:			; <UNDEFINED> instruction: 0x4620d093
    3010:			; <UNDEFINED> instruction: 0xf7ff2601
    3014:			; <UNDEFINED> instruction: 0xe78eff53
    3018:	tstcs	r8, #212, 18	; 0x350000
    301c:	stmiavs	r7!, {r0, r3, r5, r9, sl, lr}^
    3020:	stmdavs	r5!, {r3, sp}^
    3024:			; <UNDEFINED> instruction: 0xf1049000
    3028:	ldmdbne	r2, {r3, r4, r5, r6}^
    302c:			; <UNDEFINED> instruction: 0xf1439701
    3030:			; <UNDEFINED> instruction: 0xf0010300
    3034:	movwmi	pc, #27043	; 0x69a3	; <UNPREDICTABLE>
    3038:	svclt	0x0000e7cb
    303c:			; <UNDEFINED> instruction: 0x4616b5f0
    3040:	addlt	r4, r5, r8, lsl sl
    3044:			; <UNDEFINED> instruction: 0x460d4b18
    3048:			; <UNDEFINED> instruction: 0x4604447a
    304c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3050:			; <UNDEFINED> instruction: 0xf04f9303
    3054:			; <UNDEFINED> instruction: 0xf7ff0300
    3058:	mvnslt	pc, r9, lsr #30
    305c:			; <UNDEFINED> instruction: 0xf104466f
    3060:			; <UNDEFINED> instruction: 0x46210078
    3064:	ldrtmi	r1, [fp], -sl, ror #28
    3068:			; <UNDEFINED> instruction: 0xf9cef001
    306c:	cmnlt	r0, r4, lsl #12
    3070:	blmi	3558b0 <fuse_add_direntry@plt+0x3549ec>
    3074:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3078:	blls	dd0e8 <fuse_add_direntry@plt+0xdc224>
    307c:			; <UNDEFINED> instruction: 0xf04f405a
    3080:	mrsle	r0, LR_mon
    3084:	andlt	r4, r5, r0, lsr #12
    3088:			; <UNDEFINED> instruction: 0x4638bdf0
    308c:	cdp2	0, 10, cr15, cr2, cr0, {0}
    3090:	movwcs	lr, #2525	; 0x9dd
    3094:	movwcs	lr, #2502	; 0x9c6
    3098:	strcs	lr, [r5], #-2026	; 0xfffff816
    309c:			; <UNDEFINED> instruction: 0xf7fde7e8
    30a0:	svclt	0x0000ee2a
    30a4:			; <UNDEFINED> instruction: 0x00012eb8
    30a8:	ldrdeq	r0, [r0], -ip
    30ac:	andeq	r2, r1, ip, lsl #29
    30b0:	ldrdeq	lr, [sl, -r0]
    30b4:	svclt	0x00004770
    30b8:	mvnsmi	lr, #737280	; 0xb4000
    30bc:	ldcmi	0, cr11, [r4, #612]!	; 0x264
    30c0:	movwls	r4, #13836	; 0x360c
    30c4:	blmi	fecd48e8 <fuse_add_direntry@plt+0xfecd3a24>
    30c8:			; <UNDEFINED> instruction: 0x4616447d
    30cc:	subcs	r4, r0, #8, 12	; 0x800000
    30d0:	stmiapl	fp!, {r8, sp}^
    30d4:	ldmdavs	fp, {r2, r8, sl, fp, sp, pc}
    30d8:			; <UNDEFINED> instruction: 0xf04f9317
    30dc:			; <UNDEFINED> instruction: 0xf7fd0300
    30e0:	ldmib	r7, {r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    30e4:			; <UNDEFINED> instruction: 0x46320112
    30e8:			; <UNDEFINED> instruction: 0xf04f9b03
    30ec:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}^
    30f0:	strtmi	r0, [r8], -r0, lsl #2
    30f4:			; <UNDEFINED> instruction: 0xf1046166
    30f8:			; <UNDEFINED> instruction: 0xf7ff0618
    30fc:	ldm	r5, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3100:	stm	r6, {r0, r1, r2, r3}
    3104:	strtmi	r0, [r2], -pc
    3108:			; <UNDEFINED> instruction: 0x46294638
    310c:			; <UNDEFINED> instruction: 0xf7ff2310
    3110:			; <UNDEFINED> instruction: 0x4680fdf9
    3114:	bmi	fe82f6dc <fuse_add_direntry@plt+0xfe82e818>
    3118:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
    311c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3120:	subsmi	r9, sl, r7, lsl fp
    3124:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3128:	msrhi	CPSR_fsc, r0, asr #32
    312c:	andslt	r4, r9, r0, asr #12
    3130:	mvnshi	lr, #12386304	; 0xbd0000
    3134:			; <UNDEFINED> instruction: 0xf0004620
    3138:	stmdahi	r0!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    313c:	cdp2	0, 2, cr15, cr14, cr0, {0}
    3140:	stmdahi	r2!, {r0, r1, r5, fp, pc}^
    3144:	tstmi	r0, #1024	; 0x400
    3148:	blcs	3632d0 <fuse_add_direntry@plt+0x36240c>
    314c:	tsthi	sp, r0, lsl #4	; <UNPREDICTABLE>
    3150:			; <UNDEFINED> instruction: 0xf013e8df
    3154:	umlalseq	r0, ip, pc, r0	; <UNPREDICTABLE>
    3158:	subseq	r0, r1, r0, lsr #32
    315c:	rsbeq	r0, lr, r1, asr r0
    3160:	sbcseq	r0, r9, lr, rrx
    3164:	strdeq	r0, [r0], -r8	; <UNPREDICTABLE>
    3168:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    316c:	andeq	r0, lr, lr
    3170:	ldrtmi	sl, [r1], -r8, lsl #26
    3174:	tstcs	r8, #56, 12	; 0x3800000
    3178:			; <UNDEFINED> instruction: 0xf7ff462a
    317c:	strmi	pc, [r0], r3, asr #27
    3180:	bicle	r2, r8, r0, lsl #16
    3184:			; <UNDEFINED> instruction: 0xf0004628
    3188:	ldmib	sp, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    318c:	stmib	r4, {r2, r3, r8, r9, sp}^
    3190:	strb	r2, [r0, r4, lsl #6]
    3194:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3198:			; <UNDEFINED> instruction: 0x46312318
    319c:			; <UNDEFINED> instruction: 0x464a4638
    31a0:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
    31a4:	stmdacs	r0, {r7, r9, sl, lr}
    31a8:			; <UNDEFINED> instruction: 0x4648d1b5
    31ac:			; <UNDEFINED> instruction: 0xff26f000
    31b0:	ldmib	sp, {r0, r1, r5, fp, pc}^
    31b4:	blcs	28e1ec <fuse_add_direntry@plt+0x28d328>
    31b8:			; <UNDEFINED> instruction: 0xf8c46122
    31bc:			; <UNDEFINED> instruction: 0xd1aac028
    31c0:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    31c4:	andeq	lr, pc, r5, lsl #17
    31c8:	strbmi	r4, [r2], -r3, ror #12
    31cc:	ldrtmi	r4, [r8], -r9, lsr #12
    31d0:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
    31d4:			; <UNDEFINED> instruction: 0xf0402800
    31d8:	ldrcc	r8, [r4], #-212	; 0xffffff2c
    31dc:	ldrtmi	r4, [r8], -r9, lsr #12
    31e0:	strtmi	r2, [r2], -r4, lsl #6
    31e4:	stc2	7, cr15, [lr, #1020]	; 0x3fc
    31e8:			; <UNDEFINED> instruction: 0xf0402800
    31ec:	strtmi	r8, [r0], -sl, asr #1
    31f0:	stc2l	0, cr15, [r6]
    31f4:	stcge	7, cr14, [r8, #-572]	; 0xfffffdc4
    31f8:			; <UNDEFINED> instruction: 0x46384631
    31fc:			; <UNDEFINED> instruction: 0x462a2318
    3200:	stc2	7, cr15, [r0, #1020]	; 0x3fc
    3204:	stmdacs	r0, {r7, r9, sl, lr}
    3208:	strtmi	sp, [r8], -r5, lsl #3
    320c:	cdp2	0, 11, cr15, cr2, cr0, {0}
    3210:	andne	lr, ip, #3620864	; 0x374000
    3214:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3218:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    321c:	tstcc	r2, #12288	; 0x3000
    3220:	movwmi	fp, #13008	; 0x32d0
    3224:	andcs	pc, fp, #134217731	; 0x8000003
    3228:	stmib	r4, {r0, r5, r8, sp, lr}^
    322c:	ldrb	r2, [r2, -sl, lsl #6]!
    3230:	ldrtmi	sl, [r1], -r8, lsl #26
    3234:	tstcs	r4, #56, 12	; 0x3800000
    3238:			; <UNDEFINED> instruction: 0xf7ff462a
    323c:	strmi	pc, [r0], r3, ror #26
    3240:			; <UNDEFINED> instruction: 0xf47f2800
    3244:	strtmi	sl, [r8], -r8, ror #30
    3248:	cdp2	0, 5, cr15, cr8, cr0, {0}
    324c:			; <UNDEFINED> instruction: 0x61239b0c
    3250:	stcge	7, cr14, [r8, #-388]	; 0xfffffe7c
    3254:			; <UNDEFINED> instruction: 0x46384631
    3258:			; <UNDEFINED> instruction: 0x462a231c
    325c:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    3260:	stmdacs	r0, {r7, r9, sl, lr}
    3264:	svcge	0x0057f47f
    3268:			; <UNDEFINED> instruction: 0xf0004628
    326c:	ldmib	sp, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    3270:	stmdbls	lr, {r2, r3, r9}
    3274:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3278:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    327c:	tstcc	r2, #12288	; 0x3000
    3280:			; <UNDEFINED> instruction: 0x432bb2d5
    3284:	andcs	pc, fp, #134217731	; 0x8000003
    3288:	smlabteq	r4, r4, r9, lr
    328c:	movwcs	lr, #43460	; 0xa9c4
    3290:	stcge	7, cr14, [r8, #-260]	; 0xfffffefc
    3294:			; <UNDEFINED> instruction: 0x46384631
    3298:	strtmi	r2, [sl], -r0, lsr #6
    329c:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    32a0:	stmdacs	r0, {r7, r9, sl, lr}
    32a4:	svcge	0x0037f47f
    32a8:			; <UNDEFINED> instruction: 0xf0004628
    32ac:	ldmib	sp, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    32b0:			; <UNDEFINED> instruction: 0xf8bd050c
    32b4:			; <UNDEFINED> instruction: 0xf8bd103a
    32b8:	blls	3cb3a0 <fuse_add_direntry@plt+0x3ca4dc>
    32bc:	eorshi	pc, r4, r4, lsr #17
    32c0:	adcvs	r6, r0, #1073741833	; 0x40000009
    32c4:			; <UNDEFINED> instruction: 0x632285a1
    32c8:	str	r6, [r4, -r3, lsr #7]!
    32cc:	ldrtmi	sl, [r1], -r8, lsl #26
    32d0:			; <UNDEFINED> instruction: 0x23204638
    32d4:			; <UNDEFINED> instruction: 0xf7ff462a
    32d8:	pkhbtmi	pc, r0, r5, lsl #26	; <UNPREDICTABLE>
    32dc:			; <UNDEFINED> instruction: 0xf47f2800
    32e0:	qadd16mi	sl, r8, sl
    32e4:	cdp2	0, 10, cr15, cr10, cr0, {0}
    32e8:	stmdals	pc, {r2, r3, r8, sl, fp, ip, pc}	; <UNPREDICTABLE>
    32ec:	ldmib	sp, {r0, r8, r9, sp}^
    32f0:			; <UNDEFINED> instruction: 0xf8c4120d
    32f4:			; <UNDEFINED> instruction: 0xf8c4802c
    32f8:	adcvs	r8, r5, #52	; 0x34
    32fc:	stmib	r4, {r5, r8, r9, sp, lr}^
    3300:			; <UNDEFINED> instruction: 0x6123120e
    3304:	stcge	7, cr14, [r8, #-28]	; 0xffffffe4
    3308:			; <UNDEFINED> instruction: 0x46384631
    330c:	strtmi	r2, [sl], -r8, lsr #6
    3310:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    3314:	stmdacs	r0, {r7, r9, sl, lr}
    3318:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
    331c:			; <UNDEFINED> instruction: 0xf0004628
    3320:	bls	342f7c <fuse_add_direntry@plt+0x3420b8>
    3324:			; <UNDEFINED> instruction: 0xf8bd9b0e
    3328:	stmdals	sp, {r1, r6, ip, lr}
    332c:	strhne	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3330:	adcvs	r6, r3, #-2147483640	; 0x80000008
    3334:	blls	469b78 <fuse_add_direntry@plt+0x468cb4>
    3338:			; <UNDEFINED> instruction: 0x632085a5
    333c:			; <UNDEFINED> instruction: 0x63a286a1
    3340:	strbt	r6, [r8], r3, ror #2
    3344:	ldrtmi	sl, [r1], -r8, lsl #26
    3348:	teqcs	r8, #56, 12	; 0x3800000
    334c:			; <UNDEFINED> instruction: 0xf7ff462a
    3350:	pkhtbmi	pc, r0, r9, asr #25	; <UNPREDICTABLE>
    3354:			; <UNDEFINED> instruction: 0xf47f2800
    3358:			; <UNDEFINED> instruction: 0x4628aede
    335c:	cdp2	0, 9, cr15, cr6, cr0, {0}
    3360:	ldmib	sp, {r1, r4, r8, fp, ip, pc}^
    3364:	ldmib	sp, {r2, r3, r8, r9, sl, sp, lr}^
    3368:	ldmdals	r3, {r1, r2, r3, r8, r9, sp}
    336c:	ldmib	sp, {r0, r5, r8, sp, lr}^
    3370:	stmib	r4, {r2, r4, r8, ip, lr}^
    3374:	stmib	r4, {r1, r3, r8, r9, sl, sp, lr}^
    3378:	stmib	r4, {r2, r3, r8, r9, sp}^
    337c:	cmnvs	r1, lr, lsl #10
    3380:	strmi	lr, [r0], r9, asr #13
    3384:			; <UNDEFINED> instruction: 0xf7fde6c7
    3388:			; <UNDEFINED> instruction: 0xf04fecb6
    338c:	strb	r0, [r2], r1, lsl #16
    3390:	andeq	r2, r1, r8, lsr lr
    3394:	ldrdeq	r0, [r0], -ip
    3398:	andeq	r2, r1, r6, ror #27
    339c:	addlt	fp, r5, r0, lsr r5
    33a0:	ldcmi	13, cr4, [r2], {17}
    33a4:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    33a8:	strls	r6, [r3], #-2084	; 0xfffff7dc
    33ac:	streq	pc, [r0], #-79	; 0xffffffb1
    33b0:	stmdavs	r5!, {r2, r3, r4, r9, sl, lr}
    33b4:	movwls	r2, #768	; 0x300
    33b8:	strls	sl, [r2, #-2818]	; 0xfffff4fe
    33bc:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    33c0:	blls	b1968 <fuse_add_direntry@plt+0xb0aa4>
    33c4:	bmi	29b458 <fuse_add_direntry@plt+0x29a594>
    33c8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    33cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33d0:	subsmi	r9, sl, r3, lsl #22
    33d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    33d8:	andlt	sp, r5, r3, lsl #2
    33dc:	andcs	fp, r1, r0, lsr sp
    33e0:			; <UNDEFINED> instruction: 0xf7fde7f1
    33e4:	svclt	0x0000ec88
    33e8:	andeq	r2, r1, ip, asr fp
    33ec:	ldrdeq	r0, [r0], -ip
    33f0:	andeq	r2, r1, r6, lsr fp
    33f4:	strdlt	fp, [sp], r0
    33f8:			; <UNDEFINED> instruction: 0x461c681e
    33fc:			; <UNDEFINED> instruction: 0x46034f18
    3400:	ldrmi	r9, [r0], -r1, lsl #2
    3404:	ldrbtmi	r9, [pc], #-1540	; 340c <fuse_add_direntry@plt+0x2548>
    3408:	strcs	r4, [r0, #-3606]	; 0xfffff1ea
    340c:	stmdage	r7, {r1, ip, pc}
    3410:	stmdage	r6, {r0, r1, ip, pc}
    3414:	strtmi	r9, [sl], -r0
    3418:	stmdage	r8, {r1, r2, r3, r4, r5, r7, r8, fp, ip, lr}
    341c:			; <UNDEFINED> instruction: 0xf04f4629
    3420:	ldmdavs	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    3424:			; <UNDEFINED> instruction: 0xf04f960b
    3428:			; <UNDEFINED> instruction: 0xf04f0600
    342c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}^
    3430:	stmib	sp, {r1, r2, r8, sl, ip, lr}^
    3434:			; <UNDEFINED> instruction: 0xf7fd6708
    3438:	stmdblt	r8!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    343c:	eorvs	r9, r3, r7, lsl #22
    3440:	blmi	215c6c <fuse_add_direntry@plt+0x214da8>
    3444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3448:	blls	2dd4b8 <fuse_add_direntry@plt+0x2dc5f4>
    344c:			; <UNDEFINED> instruction: 0xf04f405a
    3450:	mrsle	r0, SP_svc
    3454:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    3458:	ldrb	r2, [r1, r1]!
    345c:	mcrr	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    3460:	strdeq	r2, [r1], -sl
    3464:	ldrdeq	r0, [r0], -ip
    3468:			; <UNDEFINED> instruction: 0x00012abc
    346c:			; <UNDEFINED> instruction: 0x4606b570
    3470:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    3474:			; <UNDEFINED> instruction: 0x46324610
    3478:	ldrbtmi	r4, [ip], #3602	; 0xe12
    347c:	addlt	r4, r2, ip, lsl r6
    3480:			; <UNDEFINED> instruction: 0xf85c6825
    3484:	strmi	r6, [fp], -r6
    3488:	ldmdavs	r6!, {r0, r3, r5, r6, r9, sl, lr}
    348c:			; <UNDEFINED> instruction: 0xf04f9601
    3490:	strls	r0, [r0, #-1536]	; 0xfffffa00
    3494:	stc	7, cr15, [r2], #-1012	; 0xfffffc0c
    3498:	blls	31a40 <fuse_add_direntry@plt+0x30b7c>
    349c:	bmi	29b530 <fuse_add_direntry@plt+0x29a66c>
    34a0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    34a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34a8:	subsmi	r9, sl, r1, lsl #22
    34ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34b0:	andlt	sp, r2, r3, lsl #2
    34b4:	andcs	fp, r1, r0, ror sp
    34b8:			; <UNDEFINED> instruction: 0xf7fde7f1
    34bc:	svclt	0x0000ec1c
    34c0:	andeq	r2, r1, r6, lsl #21
    34c4:	ldrdeq	r0, [r0], -ip
    34c8:	andeq	r2, r1, lr, asr sl
    34cc:	andle	r2, fp, r3, lsl #16
    34d0:	andle	r2, r3, r4, lsl #16
    34d4:	andle	r2, r4, r1, lsl #16
    34d8:	ldrbmi	r2, [r0, -r0]!
    34dc:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    34e0:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    34e4:			; <UNDEFINED> instruction: 0x47704478
    34e8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    34ec:	svclt	0x00004770
    34f0:			; <UNDEFINED> instruction: 0xffffff13
    34f4:			; <UNDEFINED> instruction: 0xffffff85
    34f8:			; <UNDEFINED> instruction: 0xfffffeaf
    34fc:	stmdale	r4, {r0, r1, r2, r3, fp, sp}
    3500:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    3504:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    3508:	andcs	r4, r0, r0, ror r7
    350c:	svclt	0x00004770
    3510:	muleq	r1, r6, r8
    3514:	tstcs	r0, ip, lsr r2
    3518:			; <UNDEFINED> instruction: 0x4604b510
    351c:			; <UNDEFINED> instruction: 0xf7fd3004
    3520:	movwcs	lr, #19572	; 0x4c74
    3524:	stmib	r4, {r0, r1, r9, sp}^
    3528:	movwcs	r2, #4864	; 0x1300
    352c:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
    3530:			; <UNDEFINED> instruction: 0x4df0e92d
    3534:	ldmib	r0, {r1, r2, r7, ip, sp, pc}^
    3538:	ldclne	6, cr5, [r3], #-64	; 0xffffffc0
    353c:			; <UNDEFINED> instruction: 0xf1b5bf08
    3540:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
    3544:	svclt	0x00085602
    3548:	andsle	r2, r5, r0
    354c:	strmi	r6, [r0], r3, asr #16
    3550:			; <UNDEFINED> instruction: 0xf8584604
    3554:	stmiane	sp!, {r3, r5, r6, r7, r8, r9, fp}^
    3558:	andseq	pc, r0, #79	; 0x4f
    355c:	streq	pc, [r0], -r6, asr #2
    3560:	strbmi	r4, [r1], -sl, lsr #13
    3564:	stmib	sp, {r0, r1, r4, r5, r7, r9, sl, lr}^
    3568:			; <UNDEFINED> instruction: 0xf000ab00
    356c:	ldmdacs	r0, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    3570:	svclt	0x00184605
    3574:	andle	r2, r2, r1
    3578:	pop	{r1, r2, ip, sp, pc}
    357c:			; <UNDEFINED> instruction: 0x46408df0
    3580:	cdp2	0, 5, cr15, cr10, cr0, {0}
    3584:	stmdavc	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3588:	strtmi	r6, [r0], -r2, ror #16
    358c:	tsteq	r0, #-1073741819	; 0xc0000005	; <UNPREDICTABLE>
    3590:			; <UNDEFINED> instruction: 0xf1489304
    3594:	movwls	r0, #21248	; 0x5300
    3598:	ldrsbtvs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    359c:	strcc	lr, [r4], #-2525	; 0xfffff623
    35a0:	blne	ffe416e8 <fuse_add_direntry@plt+0xffe40824>
    35a4:	strls	r1, [r0, #-2203]	; 0xfffff765
    35a8:	streq	pc, [r0], #-324	; 0xfffffebc
    35ac:	ldrmi	r9, [sl], -r1, lsl #12
    35b0:			; <UNDEFINED> instruction: 0xf0004623
    35b4:	andlt	pc, r6, r3, ror #29
    35b8:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
    35bc:	mvnsmi	lr, #737280	; 0xb4000
    35c0:			; <UNDEFINED> instruction: 0xf8d02300
    35c4:	strdlt	r7, [r3], r0
    35c8:	movwlt	r6, #62611	; 0xf493
    35cc:	stmdbvs	sl, {r2, r4, r9, sl, lr}^
    35d0:	svclt	0x00081c51
    35d4:	andsle	r4, fp, pc, lsl r6
    35d8:	ldrbeq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
    35dc:	strmi	r4, [r5], -r1, lsl #12
    35e0:			; <UNDEFINED> instruction: 0x463330f8
    35e4:			; <UNDEFINED> instruction: 0xff10f000
    35e8:	stmiblt	r8!, {r0, r1, r2, r9, sl, lr}
    35ec:			; <UNDEFINED> instruction: 0xf0004630
    35f0:	ldmib	r5, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}^
    35f4:	ldmib	r4, {r1, r3, r4, r5, r8, fp, pc}^
    35f8:			; <UNDEFINED> instruction: 0xf1042314
    35fc:	stmib	sp, {r3, r4, r5}^
    3600:			; <UNDEFINED> instruction: 0xf7ff8900
    3604:			; <UNDEFINED> instruction: 0x6da3fb6f
    3608:	eorvs	r2, r5, r4, lsl #4
    360c:	strtvs	r6, [r3], #98	; 0x62
    3610:	andlt	r4, r3, r8, lsr r6
    3614:	mvnshi	lr, #12386304	; 0xbd0000
    3618:	ldrtmi	r2, [r8], -r1, lsl #14
    361c:	pop	{r0, r1, ip, sp, pc}
    3620:	svclt	0x000083f0
    3624:	bmi	1d6244 <fuse_add_direntry@plt+0x1d5380>
    3628:			; <UNDEFINED> instruction: 0xf8b0447b
    362c:			; <UNDEFINED> instruction: 0xf8b01060
    3630:	ldmpl	fp, {r1, r2, r5, r6}
    3634:	biceq	lr, r1, #3072	; 0xc00
    3638:	ldrmi	r6, [r8], #-2139	; 0xfffff7a5
    363c:	svclt	0x00004770
    3640:	ldrdeq	r2, [r1], -r8
    3644:	andeq	r0, r0, r4, ror #1
    3648:	stmdbcs	r0, {r1, r2, r4, r8, r9, fp, lr}
    364c:	andcs	fp, r0, #12, 30	; 0x30
    3650:	andeq	pc, r1, #2
    3654:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    3658:	strmi	r4, [r4], -lr, lsl #12
    365c:			; <UNDEFINED> instruction: 0xf104b99a
    3660:			; <UNDEFINED> instruction: 0xf1040308
    3664:	blgt	3c4acc <fuse_add_direntry@plt+0x3c3c08>
    3668:	andeq	lr, pc, r5, lsl #17
    366c:			; <UNDEFINED> instruction: 0xf8b44629
    3670:	ldrtmi	r3, [r2], -r6, rrx
    3674:			; <UNDEFINED> instruction: 0xf7ff6820
    3678:	ldmdblt	r8, {r0, r2, r6, r8, r9, fp, ip, sp, lr, pc}
    367c:			; <UNDEFINED> instruction: 0xf0436863
    3680:	rsbvs	r0, r3, r1, lsl #6
    3684:	bmi	232c4c <fuse_add_direntry@plt+0x231d88>
    3688:			; <UNDEFINED> instruction: 0xf8b44608
    368c:	ldmpl	fp, {r5, r6, ip}
    3690:	strbeq	lr, [r1, #2819]	; 0xb03
    3694:	eorsne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    3698:			; <UNDEFINED> instruction: 0xf7fd686a
    369c:	stmdavs	fp!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}^
    36a0:	bfi	r4, lr, #8, #21
    36a4:	andeq	r2, r1, sl, lsr #17
    36a8:	andeq	r0, r0, r4, ror #1
    36ac:	svcmi	0x00f0e92d
    36b0:	ldmdbmi	r8!, {r1, r2, r3, r9, sl, lr}
    36b4:	blmi	e2f8d8 <fuse_add_direntry@plt+0xe2ea14>
    36b8:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    36bc:	stmiapl	fp, {r1, r6, fp, sp, lr}^
    36c0:	andeq	pc, r1, #18
    36c4:	movwls	r6, #22555	; 0x581b
    36c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36cc:	ldrmi	sp, [r1], -r4, lsl #2
    36d0:			; <UNDEFINED> instruction: 0xffbaf7ff
    36d4:	stmiblt	r8, {r0, r2, r9, sl, lr}
    36d8:	tsteq	r8, #4, 2	; <UNPREDICTABLE>
    36dc:			; <UNDEFINED> instruction: 0xf85846a0
    36e0:			; <UNDEFINED> instruction: 0xf1045b68
    36e4:	blgt	3c538c <fuse_add_direntry@plt+0x3c44c8>
    36e8:	andeq	lr, pc, r7, lsl #17
    36ec:	strbmi	r4, [r2], -r8, lsr #12
    36f0:	movwcs	r4, #17977	; 0x4639
    36f4:	blx	1c16fa <fuse_add_direntry@plt+0x1c0836>
    36f8:	cmnlt	r8, r5, lsl #12
    36fc:	blmi	995fa0 <fuse_add_direntry@plt+0x9950dc>
    3700:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3704:	blls	15d774 <fuse_add_direntry@plt+0x15c8b0>
    3708:			; <UNDEFINED> instruction: 0xf04f405a
    370c:	teqle	lr, r0, lsl #6
    3710:	andlt	r4, r7, r8, lsr #12
    3714:	svchi	0x00f0e8bd
    3718:			; <UNDEFINED> instruction: 0xf0004640
    371c:			; <UNDEFINED> instruction: 0xf894fd7d
    3720:	ldmdblt	fp!, {r1, r5, r6, ip, sp}
    3724:	tanvss	f3, #0.5
    3728:	stmdavs	r3!, {r0, r1, r4, r5, sp, lr}^
    372c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3730:	strb	r6, [r3, r3, rrx]!
    3734:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    3738:	ldfeqd	f7, [r8], #-16
    373c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    3740:	andeq	lr, pc, ip, lsl #17
    3744:	stmdavs	r0!, {r0, r5, r6, r9, sl, lr}
    3748:	movwcs	r4, #34378	; 0x864a
    374c:	blx	ff6c1750 <fuse_add_direntry@plt+0xff6c088c>
    3750:			; <UNDEFINED> instruction: 0x4648b9b8
    3754:	blx	fbf75e <fuse_add_direntry@plt+0xfbe89a>
    3758:	movwcs	lr, #2516	; 0x9d4
    375c:			; <UNDEFINED> instruction: 0xf0434638
    3760:	ldmib	r2, {r2, r8, r9}^
    3764:	rsbvs	sl, r3, sl, lsr fp
    3768:	movwcs	lr, #10717	; 0x29dd
    376c:	blge	3dea8 <fuse_add_direntry@plt+0x3cfe4>
    3770:	blx	fee41774 <fuse_add_direntry@plt+0xfee408b0>
    3774:	ldrtmi	r6, [r9], -r0, lsr #16
    3778:	strbmi	r2, [r2], -r4, lsl #6
    377c:	blx	ff0c1780 <fuse_add_direntry@plt+0xff0c08bc>
    3780:	strmi	fp, [r5], -r8, lsl #2
    3784:			; <UNDEFINED> instruction: 0x4640e7ba
    3788:	stc2l	0, cr15, [r6, #-0]
    378c:			; <UNDEFINED> instruction: 0xf7fde7ca
    3790:	svclt	0x0000eab2
    3794:	andeq	r2, r1, r6, asr #16
    3798:	ldrdeq	r0, [r0], -ip
    379c:	andeq	r2, r1, r0, lsl #16
    37a0:			; <UNDEFINED> instruction: 0x460fb5f0
    37a4:	addlt	r4, r7, lr, lsl r9
    37a8:			; <UNDEFINED> instruction: 0x46044a1e
    37ac:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    37b0:			; <UNDEFINED> instruction: 0xf013588a
    37b4:	ldmdavs	r2, {r1, r8}
    37b8:			; <UNDEFINED> instruction: 0xf04f9205
    37bc:	mrsle	r0, R11_usr
    37c0:			; <UNDEFINED> instruction: 0xff74f7ff
    37c4:	stmiblt	r0, {r0, r2, r9, sl, lr}
    37c8:	msreq	CPSR_f, #4, 2
    37cc:	blgt	3d518c <fuse_add_direntry@plt+0x3d42c8>
    37d0:	andeq	lr, pc, r6, lsl #17
    37d4:	mcrvs	6, 5, r4, cr3, cr10, {1}
    37d8:	stmdavs	r0!, {r0, r4, r5, r9, sl, lr}
    37dc:	blx	fe4c17e0 <fuse_add_direntry@plt+0xfe4c091c>
    37e0:	ldmdblt	r0, {r0, r2, r9, sl, lr}
    37e4:	mlscc	r2, r4, r8, pc	; <UNPREDICTABLE>
    37e8:	bmi	3efd7c <fuse_add_direntry@plt+0x3eeeb8>
    37ec:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    37f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37f4:	subsmi	r9, sl, r5, lsl #22
    37f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    37fc:	strtmi	sp, [r8], -sp, lsl #2
    3800:	ldcllt	0, cr11, [r0, #28]!
    3804:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    3808:	ldrteq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
    380c:			; <UNDEFINED> instruction: 0xf0476867
    3810:	stm	r6, {r2, r8, r9, sl}
    3814:	rsbvs	r0, r7, pc
    3818:			; <UNDEFINED> instruction: 0xf7fde7e7
    381c:	svclt	0x0000ea6c
    3820:	andeq	r2, r1, r4, asr r7
    3824:	ldrdeq	r0, [r0], -ip
    3828:	andeq	r2, r1, r2, lsl r7
    382c:	cfstr32vs	mvfx11, [r3], {248}	; 0xf8
    3830:	stmdavs	r1, {r0, r1, r4, r7, r8, r9, ip, sp, pc}^
    3834:			; <UNDEFINED> instruction: 0xf0114604
    3838:	tstle	r5, r4, lsl #2
    383c:	rsbne	pc, r2, r0, lsl #17
    3840:			; <UNDEFINED> instruction: 0xffaef7ff
    3844:	stmiblt	r8, {r0, r2, r9, sl, lr}
    3848:	teqeq	r8, #4, 2	; <UNPREDICTABLE>
    384c:			; <UNDEFINED> instruction: 0xf8564626
    3850:			; <UNDEFINED> instruction: 0xf1047b64
    3854:	blgt	3c4c7c <fuse_add_direntry@plt+0x3c3db8>
    3858:	andeq	lr, pc, r5, lsl #17
    385c:	ldrtmi	r4, [r8], -r9, lsr #12
    3860:	movwcs	r4, #17970	; 0x4632
    3864:	blx	13c1868 <fuse_add_direntry@plt+0x13c09a4>
    3868:	tstlt	r8, r5, lsl #12
    386c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    3870:			; <UNDEFINED> instruction: 0xf0004630
    3874:			; <UNDEFINED> instruction: 0xf8b4fcc7
    3878:	vmla.i<illegal width 8>	<illegal reg q9.5>, <illegal reg q1.5>, d0[5]
    387c:			; <UNDEFINED> instruction: 0xf8842200
    3880:	sbcslt	r2, fp, #98	; 0x62
    3884:	rsbcc	pc, r0, r4, lsr #17
    3888:	stmdale	r5, {r1, r8, r9, fp, sp}
    388c:	strtmi	r6, [r8], -r3, lsr #25
    3890:	blcc	5ba2c <fuse_add_direntry@plt+0x5ab68>
    3894:	cfldrdlt	mvd6, [r8, #652]!	; 0x28c
    3898:	strtmi	r2, [r8], -r1, lsl #10
    389c:	svclt	0x0000bdf8
    38a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    38a4:	blmi	aafab4 <fuse_add_direntry@plt+0xaaebf0>
    38a8:	andls	r4, r1, r8, lsl #13
    38ac:	stmdami	r9!, {r0, r1, r2, r4, r9, sl, lr}
    38b0:			; <UNDEFINED> instruction: 0xf8dd447b
    38b4:	strcs	sl, [r0, #-4]
    38b8:	stmdavs	r6!, {r2, r3, r4, fp, ip, lr}^
    38bc:	stmdavs	r1!, {r6, r9, sl, lr}
    38c0:	ldrtmi	r3, [r2], -r8, lsl #8
    38c4:	b	ffac18c0 <fuse_add_direntry@plt+0xffac09fc>
    38c8:	strcc	fp, [r1, #-320]	; 0xfffffec0
    38cc:	mvnsle	r2, r3, lsl #26
    38d0:	eorsvc	r2, ip, r0, lsl #8
    38d4:	andlt	r4, r2, r0, lsr #12
    38d8:			; <UNDEFINED> instruction: 0x87f0e8bd
    38dc:	adclt	r4, sp, #176, 8	; 0xb0000000
    38e0:			; <UNDEFINED> instruction: 0xf7fd4640
    38e4:			; <UNDEFINED> instruction: 0x4681ea78
    38e8:	b	12c18e4 <fuse_add_direntry@plt+0x12c0a20>
    38ec:	cmnlt	r0, #6291456	; 0x600000
    38f0:	ldrdcc	pc, [r8], #-138	; 0xffffff76
    38f4:			; <UNDEFINED> instruction: 0x4650b31b
    38f8:			; <UNDEFINED> instruction: 0xff98f7ff
    38fc:	ldrtmi	r2, [r1], -r0, lsl #4
    3900:	ldrbmi	r4, [r0], -r4, lsl #12
    3904:			; <UNDEFINED> instruction: 0xf8bab9a4
    3908:	adcmi	r3, fp, #96	; 0x60
    390c:			; <UNDEFINED> instruction: 0xf8bad003
    3910:	strbmi	r3, [fp, #-102]	; 0xffffff9a
    3914:			; <UNDEFINED> instruction: 0xf7ffd1ec
    3918:			; <UNDEFINED> instruction: 0x464afe97
    391c:			; <UNDEFINED> instruction: 0x46044631
    3920:	stmdblt	ip!, {r6, r9, sl, lr}
    3924:	b	feec1920 <fuse_add_direntry@plt+0xfeec0a5c>
    3928:	mvnle	r2, r0, lsl #16
    392c:	eorsvc	r2, fp, r1, lsl #6
    3930:			; <UNDEFINED> instruction: 0xf7fd4630
    3934:	strtmi	lr, [r0], -r2, asr #19
    3938:	pop	{r1, ip, sp, pc}
    393c:	strcs	r8, [r0], #-2032	; 0xfffff810
    3940:	eorsvc	r4, ip, r0, lsr r6
    3944:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3948:	strcs	lr, [r1], #-2037	; 0xfffff80b
    394c:	svclt	0x0000e7c2
    3950:	andeq	r2, r1, r0, asr r6
    3954:	andeq	r0, r0, r4, ror #1
    3958:	mvnsmi	lr, sp, lsr #18
    395c:	stcmi	6, cr4, [r6], #-120	; 0xffffff88
    3960:	blmi	9afbe8 <fuse_add_direntry@plt+0x9aed24>
    3964:	ldrbtmi	sl, [ip], #-3842	; 0xfffff0fe
    3968:			; <UNDEFINED> instruction: 0x463a4615
    396c:			; <UNDEFINED> instruction: 0x8098f8dd
    3970:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3974:			; <UNDEFINED> instruction: 0xf04f931f
    3978:			; <UNDEFINED> instruction: 0xf7ff0300
    397c:			; <UNDEFINED> instruction: 0x4604fe1f
    3980:	bmi	7eff28 <fuse_add_direntry@plt+0x7ef064>
    3984:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    3988:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    398c:	subsmi	r9, sl, pc, lsl fp
    3990:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3994:	strtmi	sp, [r0], -sp, lsr #2
    3998:	pop	{r5, ip, sp, pc}
    399c:			; <UNDEFINED> instruction: 0xf10d81f0
    39a0:	strtmi	r0, [r9], -r3, lsl #4
    39a4:			; <UNDEFINED> instruction: 0xf88d4638
    39a8:			; <UNDEFINED> instruction: 0xf7ff4003
    39ac:			; <UNDEFINED> instruction: 0x4604ff79
    39b0:	mvnle	r2, r0, lsl #16
    39b4:	mulcc	r3, sp, r8
    39b8:			; <UNDEFINED> instruction: 0xf8c8b913
    39bc:	strb	r0, [r0, r0]!
    39c0:	ldrtmi	sl, [r8], -r1, lsl #18
    39c4:	mrc2	7, 3, pc, cr2, cr15, {7}
    39c8:	stmdacs	r0, {r2, r9, sl, lr}
    39cc:	blls	78138 <fuse_add_direntry@plt+0x77274>
    39d0:			; <UNDEFINED> instruction: 0xf8d8b11e
    39d4:	addsmi	r2, sl, #0
    39d8:			; <UNDEFINED> instruction: 0xf8c8d202
    39dc:	ldrb	r3, [r0, r0]
    39e0:			; <UNDEFINED> instruction: 0x46384631
    39e4:	mrc2	7, 6, pc, cr12, cr15, {7}
    39e8:	blls	71e10 <fuse_add_direntry@plt+0x70f4c>
    39ec:			; <UNDEFINED> instruction: 0x4604e7f5
    39f0:			; <UNDEFINED> instruction: 0xf7fde7c7
    39f4:	svclt	0x0000e980
    39f8:	muleq	r1, sl, r5
    39fc:	ldrdeq	r0, [r0], -ip
    3a00:	andeq	r2, r1, sl, ror r5
    3a04:	mvnsmi	lr, #737280	; 0xb4000
    3a08:	stmdavs	r6, {r2, r9, sl, lr}^
    3a0c:			; <UNDEFINED> instruction: 0xf8d0460f
    3a10:	ldrmi	r9, [r0], r0
    3a14:			; <UNDEFINED> instruction: 0xf1093e01
    3a18:	andmi	r0, lr, ip
    3a1c:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a20:			; <UNDEFINED> instruction: 0x4605b190
    3a24:	strbmi	r4, [r1], -sl, asr #12
    3a28:	andcc	r6, r8, r7, asr #32
    3a2c:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a30:	andcc	lr, r2, #212, 18	; 0x350000
    3a34:	movwcc	r2, #4096	; 0x1000
    3a38:	eorne	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    3a3c:			; <UNDEFINED> instruction: 0xf8426029
    3a40:	adcvs	r5, r3, r6, lsr #32
    3a44:	mvnshi	lr, #12386304	; 0xbd0000
    3a48:	ldrb	r2, [fp, r1]!
    3a4c:			; <UNDEFINED> instruction: 0x4604b5f8
    3a50:	movwcs	r1, #3664	; 0xe50
    3a54:			; <UNDEFINED> instruction: 0x0602ea10
    3a58:	rsbvs	r6, r3, r3, lsr #32
    3a5c:	rscvs	r6, r3, r3, lsr #1
    3a60:	strcs	sp, [r1], -r2
    3a64:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    3a68:	ldrmi	r4, [r0], -pc, lsl #12
    3a6c:	ldrmi	r2, [r5], -r4, lsl #2
    3a70:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a74:	stmdacs	r0, {r5, r6, r7, sp, lr}
    3a78:			; <UNDEFINED> instruction: 0x4630d0f3
    3a7c:	strpl	lr, [r1], -r4, asr #19
    3a80:	ldcllt	0, cr6, [r8, #156]!	; 0x9c
    3a84:	ldrblt	r6, [r0, #-2115]!	; 0xfffff7bd
    3a88:	stmiavs	r0, {r1, r2, r9, sl, lr}^
    3a8c:	strcs	fp, [r0, #-371]	; 0xfffffe8d
    3a90:	eormi	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    3a94:			; <UNDEFINED> instruction: 0x4620b13c
    3a98:			; <UNDEFINED> instruction: 0xf7fd6824
    3a9c:			; <UNDEFINED> instruction: 0x2c00e90e
    3aa0:	ldmvs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    3aa4:	strcc	r6, [r1, #-2163]	; 0xfffff78d
    3aa8:	ldmle	r1!, {r0, r1, r3, r5, r7, r9, lr}^
    3aac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3ab0:	stmdblt	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ab4:	stmiavs	r2, {r0, r1, r6, fp, sp, lr}^
    3ab8:	andmi	r3, fp, r1, lsl #22
    3abc:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3ac0:	and	fp, r6, r0, lsl r9
    3ac4:			; <UNDEFINED> instruction: 0xb1206800
    3ac8:	addmi	r6, fp, #4390912	; 0x430000
    3acc:	strdcc	sp, [r8], -sl
    3ad0:			; <UNDEFINED> instruction: 0x47704770
    3ad4:	svcmi	0x00f0e92d
    3ad8:	stmdavs	r7, {r2, r9, sl, lr}^
    3adc:	stmvs	r3, {r0, r1, r7, ip, sp, pc}
    3ae0:	ldrmi	r4, [r1], r8, lsl #13
    3ae4:	tstle	lr, #-1342177269	; 0xb000000b
    3ae8:	rsbseq	r6, sl, r1, lsl #16
    3aec:	ldrdlt	pc, [ip], -r0
    3af0:			; <UNDEFINED> instruction: 0xffacf7ff
    3af4:	bllt	a15314 <fuse_add_direntry@plt+0xa14450>
    3af8:	ldrbmi	fp, [sl], r7, asr #6
    3afc:	orreq	lr, r7, #11264	; 0x2c00
    3b00:			; <UNDEFINED> instruction: 0xf85a9301
    3b04:	teqlt	sp, r4, lsl #22
    3b08:	stmdavs	pc!, {r1, r2, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    3b0c:			; <UNDEFINED> instruction: 0xf7fd4628
    3b10:			; <UNDEFINED> instruction: 0x463de8d4
    3b14:	mvnsle	r2, r0, lsl #30
    3b18:	ldrmi	r9, [sl, #2817]	; 0xb01
    3b1c:			; <UNDEFINED> instruction: 0x4658d1f1
    3b20:	stmia	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b24:			; <UNDEFINED> instruction: 0x464ab976
    3b28:	strtmi	r4, [r0], -r1, asr #12
    3b2c:	pop	{r0, r1, ip, sp, pc}
    3b30:			; <UNDEFINED> instruction: 0xe7674ff0
    3b34:			; <UNDEFINED> instruction: 0xf1056869
    3b38:	strtmi	r0, [r0], -r8, lsl #4
    3b3c:			; <UNDEFINED> instruction: 0xff62f7ff
    3b40:	strb	r4, [r2, r6, lsl #12]!
    3b44:	andlt	r4, r3, r0, lsr r6
    3b48:	svchi	0x00f0e8bd
    3b4c:			; <UNDEFINED> instruction: 0xf7fd4658
    3b50:			; <UNDEFINED> instruction: 0xe7e8e8b4
    3b54:	ldrblt	r6, [r0, #-2114]!	; 0xfffff7be
    3b58:	stmiavs	r5, {r0, r9, fp, ip, sp}^
    3b5c:			; <UNDEFINED> instruction: 0xf855400a
    3b60:	bl	14fbf0 <fuse_add_direntry@plt+0x14ed2c>
    3b64:	cmnlt	r3, r2, lsl #11
    3b68:	and	r4, r1, r6, lsl #12
    3b6c:	cmplt	r3, r5, lsl #12
    3b70:			; <UNDEFINED> instruction: 0x4618685c
    3b74:	addmi	r6, ip, #1769472	; 0x1b0000
    3b78:	strdvs	sp, [fp], -r8	; <UNPREDICTABLE>
    3b7c:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b80:	blcc	5de54 <fuse_add_direntry@plt+0x5cf90>
    3b84:	strhcs	r6, [r0], -r3
    3b88:	svclt	0x0000bd70
    3b8c:			; <UNDEFINED> instruction: 0x460cb538
    3b90:	ldrmi	r2, [r5], -r0, lsl #2
    3b94:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b98:	andcc	r6, r1, r0, lsr #32
    3b9c:	andcs	fp, r0, r8, lsl pc
    3ba0:	andcs	sp, r1, r1, lsl #2
    3ba4:			; <UNDEFINED> instruction: 0xbd38b905
    3ba8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    3bac:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bb0:	ldclt	0, cr2, [r8, #-4]!
    3bb4:	ldrdeq	r1, [r0], -r6
    3bb8:	ldmdblt	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bbc:	mvnsmi	lr, sp, lsr #18
    3bc0:	stclmi	0, cr11, [r7, #-632]!	; 0xfffffd88
    3bc4:	stclmi	6, cr4, [r7], #-28	; 0xffffffe4
    3bc8:	ldrbtmi	r4, [sp], #-1544	; 0xfffff9f8
    3bcc:	stmdbge	r6, {r1, r2, r5, r6, r8, r9, fp, lr}
    3bd0:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    3bd4:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
    3bd8:			; <UNDEFINED> instruction: 0xf04f941d
    3bdc:	cfstrdmi	mvd0, [r3], #-0
    3be0:	ldmdavs	r2!, {r1, r2, r3, r4, r8, fp, ip, lr}
    3be4:	svclt	0x00183a00
    3be8:			; <UNDEFINED> instruction: 0xf7ff2201
    3bec:	strmi	pc, [r4], -pc, asr #31
    3bf0:	bmi	17f01b8 <fuse_add_direntry@plt+0x17ef2f4>
    3bf4:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
    3bf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bfc:	subsmi	r9, sl, sp, lsl fp
    3c00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c04:	adchi	pc, r9, r0, asr #32
    3c08:	andslt	r4, lr, r0, lsr #12
    3c0c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3c10:	strtmi	r9, [sl], -r6, lsl #18
    3c14:			; <UNDEFINED> instruction: 0xf7ff4638
    3c18:			; <UNDEFINED> instruction: 0x4604f975
    3c1c:	stmdale	pc, {r2, fp, sp}	; <UNPREDICTABLE>
    3c20:			; <UNDEFINED> instruction: 0xf853a302
    3c24:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    3c28:	svclt	0x00004718
    3c2c:			; <UNDEFINED> instruction: 0xffffffc7
    3c30:	andeq	r0, r0, r5, lsl r0
    3c34:	andeq	r0, r0, r1, lsr #1
    3c38:	strheq	r0, [r0], -r1
    3c3c:	andeq	r0, r0, fp, lsr #32
    3c40:	eorscs	r4, r8, #76, 16	; 0x4c0000
    3c44:	tstcs	r1, r3, lsr r8
    3c48:			; <UNDEFINED> instruction: 0xf7fd4478
    3c4c:	stmdals	r6, {r2, r3, r5, r6, fp, sp, lr, pc}
    3c50:			; <UNDEFINED> instruction: 0xffb2f7ff
    3c54:	ldrtmi	lr, [r8], -sp, asr #15
    3c58:			; <UNDEFINED> instruction: 0x811cf8df
    3c5c:	mrc2	7, 6, pc, cr6, cr14, {7}
    3c60:			; <UNDEFINED> instruction: 0x460544f8
    3c64:			; <UNDEFINED> instruction: 0xf7ffa80d
    3c68:			; <UNDEFINED> instruction: 0x4628fc55
    3c6c:			; <UNDEFINED> instruction: 0xf7ff6837
    3c70:	bmi	10c2d8c <fuse_add_direntry@plt+0x10c1ec8>
    3c74:	strcs	r2, [r0, #-257]	; 0xfffffeff
    3c78:			; <UNDEFINED> instruction: 0x4603447a
    3c7c:			; <UNDEFINED> instruction: 0xf7fd4638
    3c80:	movwcs	lr, #6346	; 0x18ca
    3c84:	bge	783f48 <fuse_add_direntry@plt+0x783084>
    3c88:			; <UNDEFINED> instruction: 0xf852443a
    3c8c:	stmdacs	r0, {r2, r6, sl, fp}
    3c90:	orrlt	sp, r3, r8, asr r0
    3c94:	strcc	r6, [r1, #-2097]	; 0xfffff7cf
    3c98:			; <UNDEFINED> instruction: 0xf7ff9105
    3c9c:	stmdbls	r5, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    3ca0:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ca4:	subsle	r2, r0, r0, lsl sp
    3ca8:	blge	783f6c <fuse_add_direntry@plt+0x7830a8>
    3cac:			; <UNDEFINED> instruction: 0xf853443b
    3cb0:	blcs	12dc8 <fuse_add_direntry@plt+0x11f04>
    3cb4:	ldmdavs	r3!, {r1, r2, r6, ip, lr, pc}
    3cb8:	tstcs	r1, r2, lsl #4
    3cbc:			; <UNDEFINED> instruction: 0xf7fd4640
    3cc0:	blge	7bdd90 <fuse_add_direntry@plt+0x7bcecc>
    3cc4:			; <UNDEFINED> instruction: 0xf857441f
    3cc8:	strb	r0, [r3, r4, asr #24]!
    3ccc:	eorcs	r4, r9, #44, 16	; 0x2c0000
    3cd0:	tstcs	r1, r3, lsr r8
    3cd4:			; <UNDEFINED> instruction: 0xf7fd4478
    3cd8:	ldr	lr, [r8, r6, lsr #16]!
    3cdc:	stmdbge	r7, {r3, r9, fp, sp, pc}
    3ce0:			; <UNDEFINED> instruction: 0xf7fe4638
    3ce4:	blge	343718 <fuse_add_direntry@plt+0x342854>
    3ce8:	stmdbge	sl, {r0, r1, r3, r9, fp, sp, pc}
    3cec:			; <UNDEFINED> instruction: 0xf7fea809
    3cf0:	stcls	14, cr15, [r8, #-492]	; 0xfffffe14
    3cf4:	tstcs	r1, r3, lsr #20
    3cf8:	blls	1dddc0 <fuse_add_direntry@plt+0x1dcefc>
    3cfc:	strls	r4, [r0, #-1146]	; 0xfffffb86
    3d00:	stm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d04:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    3d08:	sfmls	f1, 4, [ip, #-40]	; 0xffffffd8
    3d0c:	ldmdavs	r0!, {r0, r1, r4, r7, r9, lr}
    3d10:	adcmi	sp, r9, #8, 2
    3d14:	bmi	738134 <fuse_add_direntry@plt+0x737270>
    3d18:	mrscs	r9, (UNDEF: 17)
    3d1c:			; <UNDEFINED> instruction: 0xf7fd447a
    3d20:	and	lr, r7, sl, ror r8
    3d24:	strcs	lr, [r1, #-2509]	; 0xfffff633
    3d28:	tstls	r0, r8, lsl sl
    3d2c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3d30:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d34:	andcs	r4, ip, #1441792	; 0x160000
    3d38:	tstcs	r1, r3, lsr r8
    3d3c:			; <UNDEFINED> instruction: 0xf7fc4478
    3d40:			; <UNDEFINED> instruction: 0xe784eff2
    3d44:	cfldr32cs	mvfx3, [r0, #-4]
    3d48:	ldmdami	r2, {r2, r3, r4, r7, r8, ip, lr, pc}
    3d4c:	ldmdavs	r3!, {r1, r9, sp}
    3d50:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3d54:	svc	0x00e6f7fc
    3d58:			; <UNDEFINED> instruction: 0xf7fce779
    3d5c:	svclt	0x0000efcc
    3d60:	andeq	r2, r1, r6, lsr r3
    3d64:	ldrdeq	r0, [r0], -ip
    3d68:	andeq	r2, r1, lr, lsr #6
    3d6c:	andeq	r0, r0, r0, ror #1
    3d70:	andeq	r2, r1, sl, lsl #6
    3d74:	andeq	r1, r0, r4, lsr #2
    3d78:	andeq	r1, r0, r4, lsl #2
    3d7c:	andeq	r1, r0, ip, lsr #1
    3d80:	andeq	r0, r0, r8, asr #31
    3d84:	andeq	r0, r0, ip, asr #31
    3d88:	ldrdeq	r0, [r0], -ip
    3d8c:	ldrdeq	r0, [r0], -r2
    3d90:	ldrdeq	r0, [r0], -r8
    3d94:	andeq	r1, r0, r6, lsl r0
    3d98:	svclt	0x00dcf7fc
    3d9c:	stmdacs	sp, {r0, fp, ip, sp}
    3da0:	blmi	f9db8 <fuse_add_direntry@plt+0xf8ef4>
    3da4:			; <UNDEFINED> instruction: 0xf853447b
    3da8:	ldrbmi	r0, [r0, -r0, lsr #32]!
    3dac:	ldrbmi	r2, [r0, -r0]!
    3db0:	andeq	r1, r0, r4
    3db4:	stmdavc	r3, {r1, r6, fp, ip, sp, lr}
    3db8:	movwcs	lr, #11011	; 0x2b03
    3dbc:	ldrbmi	r8, [r0, -r3]!
    3dc0:	andcs	r1, r0, #3, 26	; 0xc0
    3dc4:	stcne	8, cr15, [r1, #-76]	; 0xffffffb4
    3dc8:	bl	547dc <fuse_add_direntry@plt+0x53918>
    3dcc:	mvnsle	r2, r2, lsl #4
    3dd0:			; <UNDEFINED> instruction: 0x4770601a
    3dd4:			; <UNDEFINED> instruction: 0xf1002100
    3dd8:	strmi	r0, [fp], -r8, lsl #4
    3ddc:	andseq	fp, fp, #112, 8	; 0x70000000
    3de0:	stcmi	8, cr15, [r1, #-72]	; 0xffffffb8
    3de4:	b	10c4624 <fuse_add_direntry@plt+0x10c3760>
    3de8:	strcs	r6, [r0, #-785]	; 0xfffffcef
    3dec:	bl	114a478 <fuse_add_direntry@plt+0x11495b4>
    3df0:	addmi	r0, r2, #201326592	; 0xc000000
    3df4:	ldfltp	f5, [r0], #-972	; 0xfffffc34
    3df8:	movwne	lr, #2498	; 0x9c2
    3dfc:	svclt	0x00004770
    3e00:	svclt	0x00d8f7ff
    3e04:	svclt	0x00dcf7ff
    3e08:	svclt	0x00e4f7ff
    3e0c:	blt	16e5e20 <fuse_add_direntry@plt+0x16e4f5c>
    3e10:	ldrbmi	r8, [r0, -r3]!
    3e14:			; <UNDEFINED> instruction: 0x4604b510
    3e18:			; <UNDEFINED> instruction: 0xfff4f7ff
    3e1c:			; <UNDEFINED> instruction: 0xf7ff1d20
    3e20:			; <UNDEFINED> instruction: 0xf104fff1
    3e24:			; <UNDEFINED> instruction: 0xf7ff0008
    3e28:			; <UNDEFINED> instruction: 0xf104ffed
    3e2c:			; <UNDEFINED> instruction: 0xf7ff000c
    3e30:			; <UNDEFINED> instruction: 0xf104ffe9
    3e34:			; <UNDEFINED> instruction: 0xf7ff0010
    3e38:			; <UNDEFINED> instruction: 0xf104ffe5
    3e3c:			; <UNDEFINED> instruction: 0xf7ff0014
    3e40:			; <UNDEFINED> instruction: 0xf104ffdf
    3e44:			; <UNDEFINED> instruction: 0xf7ff0016
    3e48:			; <UNDEFINED> instruction: 0xf104ffdb
    3e4c:			; <UNDEFINED> instruction: 0xf7ff0018
    3e50:			; <UNDEFINED> instruction: 0xf104ffd7
    3e54:			; <UNDEFINED> instruction: 0xf7ff001a
    3e58:			; <UNDEFINED> instruction: 0xf104ffd3
    3e5c:			; <UNDEFINED> instruction: 0xf7ff001c
    3e60:			; <UNDEFINED> instruction: 0xf104ffcf
    3e64:			; <UNDEFINED> instruction: 0xf7ff001e
    3e68:			; <UNDEFINED> instruction: 0xf104ffcb
    3e6c:			; <UNDEFINED> instruction: 0xf7ff0020
    3e70:			; <UNDEFINED> instruction: 0xf104ffcb
    3e74:			; <UNDEFINED> instruction: 0xf7ff0028
    3e78:			; <UNDEFINED> instruction: 0xf104ffc7
    3e7c:			; <UNDEFINED> instruction: 0xf7ff0030
    3e80:			; <UNDEFINED> instruction: 0xf104ffc3
    3e84:			; <UNDEFINED> instruction: 0xf7ff0038
    3e88:			; <UNDEFINED> instruction: 0xf104ffbf
    3e8c:			; <UNDEFINED> instruction: 0xf7ff0040
    3e90:			; <UNDEFINED> instruction: 0xf104ffbb
    3e94:			; <UNDEFINED> instruction: 0xf7ff0048
    3e98:			; <UNDEFINED> instruction: 0xf104ffb7
    3e9c:			; <UNDEFINED> instruction: 0xf7ff0050
    3ea0:			; <UNDEFINED> instruction: 0xf104ffb3
    3ea4:	pop	{r3, r4, r6}
    3ea8:			; <UNDEFINED> instruction: 0xf7ff4010
    3eac:	svclt	0x0000bfad
    3eb0:			; <UNDEFINED> instruction: 0x4604b510
    3eb4:			; <UNDEFINED> instruction: 0xffa6f7ff
    3eb8:			; <UNDEFINED> instruction: 0xf7ff1d20
    3ebc:			; <UNDEFINED> instruction: 0xf104ffa3
    3ec0:	ldmfd	sp!, {r3}
    3ec4:			; <UNDEFINED> instruction: 0xf7ff4010
    3ec8:	svclt	0x0000bf9d
    3ecc:			; <UNDEFINED> instruction: 0x4604b510
    3ed0:			; <UNDEFINED> instruction: 0xff96f7ff
    3ed4:			; <UNDEFINED> instruction: 0xf7ff1ca0
    3ed8:	stcne	15, cr15, [r0, #-588]!	; 0xfffffdb4
    3edc:			; <UNDEFINED> instruction: 0xff90f7ff
    3ee0:			; <UNDEFINED> instruction: 0xf7ff1da0
    3ee4:			; <UNDEFINED> instruction: 0xf104ff8d
    3ee8:			; <UNDEFINED> instruction: 0xf7ff0008
    3eec:			; <UNDEFINED> instruction: 0xf104ff8b
    3ef0:	pop	{r2, r3}
    3ef4:			; <UNDEFINED> instruction: 0xf7ff4010
    3ef8:	svclt	0x0000bf85
    3efc:			; <UNDEFINED> instruction: 0x4604b510
    3f00:			; <UNDEFINED> instruction: 0xff7ef7ff
    3f04:			; <UNDEFINED> instruction: 0xf7ff1ca0
    3f08:	stcne	15, cr15, [r0, #-492]!	; 0xfffffe14
    3f0c:			; <UNDEFINED> instruction: 0xff78f7ff
    3f10:			; <UNDEFINED> instruction: 0xf7ff1da0
    3f14:			; <UNDEFINED> instruction: 0xf104ff75
    3f18:			; <UNDEFINED> instruction: 0xf7ff0008
    3f1c:			; <UNDEFINED> instruction: 0xf104ff73
    3f20:			; <UNDEFINED> instruction: 0xf7ff000c
    3f24:			; <UNDEFINED> instruction: 0xf104ff6f
    3f28:	ldmfd	sp!, {r4}
    3f2c:			; <UNDEFINED> instruction: 0xf7ff4010
    3f30:	svclt	0x0000bf69
    3f34:			; <UNDEFINED> instruction: 0x4604b510
    3f38:			; <UNDEFINED> instruction: 0xff62f7ff
    3f3c:			; <UNDEFINED> instruction: 0xf7ff1ca0
    3f40:	stcne	15, cr15, [r0, #-380]!	; 0xfffffe84
    3f44:			; <UNDEFINED> instruction: 0xff5cf7ff
    3f48:			; <UNDEFINED> instruction: 0xf7ff1da0
    3f4c:			; <UNDEFINED> instruction: 0xf104ff59
    3f50:			; <UNDEFINED> instruction: 0xf7ff0008
    3f54:			; <UNDEFINED> instruction: 0xf104ff57
    3f58:			; <UNDEFINED> instruction: 0xf7ff000c
    3f5c:			; <UNDEFINED> instruction: 0xf104ff53
    3f60:			; <UNDEFINED> instruction: 0xf7ff0010
    3f64:			; <UNDEFINED> instruction: 0xf104ff4f
    3f68:	pop	{r2, r4}
    3f6c:			; <UNDEFINED> instruction: 0xf7ff4010
    3f70:	svclt	0x0000bf49
    3f74:			; <UNDEFINED> instruction: 0x4604b510
    3f78:			; <UNDEFINED> instruction: 0xff42f7ff
    3f7c:			; <UNDEFINED> instruction: 0xf7ff1ca0
    3f80:	stcne	15, cr15, [r0, #-252]!	; 0xffffff04
    3f84:			; <UNDEFINED> instruction: 0xff3cf7ff
    3f88:			; <UNDEFINED> instruction: 0xf7ff1da0
    3f8c:			; <UNDEFINED> instruction: 0xf104ff39
    3f90:			; <UNDEFINED> instruction: 0xf7ff0008
    3f94:			; <UNDEFINED> instruction: 0xf104ff37
    3f98:			; <UNDEFINED> instruction: 0xf7ff000c
    3f9c:			; <UNDEFINED> instruction: 0xf104ff33
    3fa0:			; <UNDEFINED> instruction: 0xf7ff0010
    3fa4:			; <UNDEFINED> instruction: 0xf104ff2f
    3fa8:	pop	{r2, r4}
    3fac:			; <UNDEFINED> instruction: 0xf7ff4010
    3fb0:	svclt	0x0000bf29
    3fb4:			; <UNDEFINED> instruction: 0x4604b510
    3fb8:			; <UNDEFINED> instruction: 0xff22f7ff
    3fbc:			; <UNDEFINED> instruction: 0xf7ff1ca0
    3fc0:	stcne	15, cr15, [r0, #-124]!	; 0xffffff84
    3fc4:			; <UNDEFINED> instruction: 0xff1cf7ff
    3fc8:			; <UNDEFINED> instruction: 0xf7ff1da0
    3fcc:			; <UNDEFINED> instruction: 0xf104ff19
    3fd0:			; <UNDEFINED> instruction: 0xf7ff0008
    3fd4:			; <UNDEFINED> instruction: 0xf104ff17
    3fd8:			; <UNDEFINED> instruction: 0xf7ff000c
    3fdc:			; <UNDEFINED> instruction: 0xf104ff13
    3fe0:			; <UNDEFINED> instruction: 0xf7ff0010
    3fe4:			; <UNDEFINED> instruction: 0xf104ff0f
    3fe8:			; <UNDEFINED> instruction: 0xf7ff0014
    3fec:			; <UNDEFINED> instruction: 0xf104ff0b
    3ff0:	pop	{r3, r4}
    3ff4:			; <UNDEFINED> instruction: 0xf7ff4010
    3ff8:	svclt	0x0000bf05
    3ffc:			; <UNDEFINED> instruction: 0x4604b510
    4000:	mrc2	7, 7, pc, cr14, cr15, {7}
    4004:			; <UNDEFINED> instruction: 0xf7ff1ca0
    4008:	stcne	14, cr15, [r0, #-1004]!	; 0xfffffc14
    400c:	mrc2	7, 7, pc, cr8, cr15, {7}
    4010:			; <UNDEFINED> instruction: 0xf7ff1da0
    4014:			; <UNDEFINED> instruction: 0xf104fef5
    4018:			; <UNDEFINED> instruction: 0xf7ff0008
    401c:			; <UNDEFINED> instruction: 0xf104fef3
    4020:			; <UNDEFINED> instruction: 0xf7ff000c
    4024:			; <UNDEFINED> instruction: 0xf104feef
    4028:			; <UNDEFINED> instruction: 0xf7ff0010
    402c:			; <UNDEFINED> instruction: 0xf104feeb
    4030:	pop	{r2, r4}
    4034:			; <UNDEFINED> instruction: 0xf7ff4010
    4038:	svclt	0x0000bee5
    403c:			; <UNDEFINED> instruction: 0x4604b510
    4040:	mrc2	7, 6, pc, cr14, cr15, {7}
    4044:			; <UNDEFINED> instruction: 0xf7ff1ca0
    4048:	stcne	14, cr15, [r0, #-876]!	; 0xfffffc94
    404c:	mrc2	7, 6, pc, cr8, cr15, {7}
    4050:			; <UNDEFINED> instruction: 0xf7ff1da0
    4054:			; <UNDEFINED> instruction: 0xf104fed5
    4058:			; <UNDEFINED> instruction: 0xf7ff0008
    405c:			; <UNDEFINED> instruction: 0xf104fed3
    4060:			; <UNDEFINED> instruction: 0xf7ff000c
    4064:			; <UNDEFINED> instruction: 0xf104fecf
    4068:			; <UNDEFINED> instruction: 0xf7ff0010
    406c:			; <UNDEFINED> instruction: 0xf104fecb
    4070:			; <UNDEFINED> instruction: 0xf7ff0014
    4074:			; <UNDEFINED> instruction: 0xf104fec7
    4078:			; <UNDEFINED> instruction: 0xf7ff0018
    407c:			; <UNDEFINED> instruction: 0xf104fec3
    4080:	pop	{r2, r3, r4}
    4084:			; <UNDEFINED> instruction: 0xf7ff4010
    4088:	svclt	0x0000bebd
    408c:			; <UNDEFINED> instruction: 0x4604b510
    4090:	mrc2	7, 5, pc, cr6, cr15, {7}
    4094:			; <UNDEFINED> instruction: 0xf7ff1ca0
    4098:	stcne	14, cr15, [r0, #-716]!	; 0xfffffd34
    409c:	mrc2	7, 5, pc, cr0, cr15, {7}
    40a0:			; <UNDEFINED> instruction: 0xf7ff1da0
    40a4:			; <UNDEFINED> instruction: 0xf104fead
    40a8:			; <UNDEFINED> instruction: 0xf7ff0008
    40ac:			; <UNDEFINED> instruction: 0xf104feab
    40b0:			; <UNDEFINED> instruction: 0xf7ff000c
    40b4:			; <UNDEFINED> instruction: 0xf104fea7
    40b8:			; <UNDEFINED> instruction: 0xf7ff0010
    40bc:			; <UNDEFINED> instruction: 0xf104fea5
    40c0:			; <UNDEFINED> instruction: 0xf7ff0018
    40c4:			; <UNDEFINED> instruction: 0xf104fea1
    40c8:			; <UNDEFINED> instruction: 0xf7ff0020
    40cc:			; <UNDEFINED> instruction: 0xf104fe9d
    40d0:			; <UNDEFINED> instruction: 0xf7ff0028
    40d4:			; <UNDEFINED> instruction: 0xf104fe97
    40d8:			; <UNDEFINED> instruction: 0xf7ff002c
    40dc:			; <UNDEFINED> instruction: 0xf104fe93
    40e0:			; <UNDEFINED> instruction: 0xf7ff0030
    40e4:			; <UNDEFINED> instruction: 0xf104fe8f
    40e8:	pop	{r2, r4, r5}
    40ec:			; <UNDEFINED> instruction: 0xf7ff4010
    40f0:	svclt	0x0000be89
    40f4:			; <UNDEFINED> instruction: 0x4604b510
    40f8:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    40fc:			; <UNDEFINED> instruction: 0xf7ff1ca0
    4100:	stcne	14, cr15, [r0, #-508]!	; 0xfffffe04
    4104:	mrc2	7, 3, pc, cr12, cr15, {7}
    4108:			; <UNDEFINED> instruction: 0xf7ff1da0
    410c:			; <UNDEFINED> instruction: 0xf104fe79
    4110:			; <UNDEFINED> instruction: 0xf7ff0008
    4114:			; <UNDEFINED> instruction: 0xf104fe77
    4118:			; <UNDEFINED> instruction: 0xf7ff000c
    411c:			; <UNDEFINED> instruction: 0xf104fe73
    4120:			; <UNDEFINED> instruction: 0xf7ff0010
    4124:			; <UNDEFINED> instruction: 0xf104fe6f
    4128:			; <UNDEFINED> instruction: 0xf7ff0014
    412c:			; <UNDEFINED> instruction: 0xf104fe6b
    4130:			; <UNDEFINED> instruction: 0xf7ff0018
    4134:			; <UNDEFINED> instruction: 0xf104fe65
    4138:			; <UNDEFINED> instruction: 0xf7ff001a
    413c:			; <UNDEFINED> instruction: 0xf104fe61
    4140:	pop	{r2, r3, r4}
    4144:			; <UNDEFINED> instruction: 0xf7ff4010
    4148:	svclt	0x0000be5d
    414c:			; <UNDEFINED> instruction: 0x4604b510
    4150:	mrc2	7, 2, pc, cr6, cr15, {7}
    4154:			; <UNDEFINED> instruction: 0xf7ff1ca0
    4158:	stcne	14, cr15, [r0, #-332]!	; 0xfffffeb4
    415c:	mrc2	7, 2, pc, cr0, cr15, {7}
    4160:			; <UNDEFINED> instruction: 0xf7ff1da0
    4164:			; <UNDEFINED> instruction: 0xf104fe4d
    4168:			; <UNDEFINED> instruction: 0xf7ff0008
    416c:			; <UNDEFINED> instruction: 0xf104fe4b
    4170:			; <UNDEFINED> instruction: 0xf7ff000c
    4174:			; <UNDEFINED> instruction: 0xf104fe47
    4178:			; <UNDEFINED> instruction: 0xf7ff0010
    417c:			; <UNDEFINED> instruction: 0xf104fe43
    4180:			; <UNDEFINED> instruction: 0xf7ff0014
    4184:			; <UNDEFINED> instruction: 0xf104fe3f
    4188:			; <UNDEFINED> instruction: 0xf7ff0018
    418c:			; <UNDEFINED> instruction: 0xf104fe3b
    4190:			; <UNDEFINED> instruction: 0xf7ff001c
    4194:			; <UNDEFINED> instruction: 0xf104fe37
    4198:			; <UNDEFINED> instruction: 0xf7ff0020
    419c:			; <UNDEFINED> instruction: 0xf104fe31
    41a0:			; <UNDEFINED> instruction: 0xf7ff0022
    41a4:			; <UNDEFINED> instruction: 0xf104fe2d
    41a8:	pop	{r2, r5}
    41ac:			; <UNDEFINED> instruction: 0xf7ff4010
    41b0:	svclt	0x0000be29
    41b4:			; <UNDEFINED> instruction: 0x4604b510
    41b8:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    41bc:			; <UNDEFINED> instruction: 0xf7ff1ca0
    41c0:	stcne	14, cr15, [r0, #-124]!	; 0xffffff84
    41c4:	mrc2	7, 0, pc, cr12, cr15, {7}
    41c8:	pop	{r5, r7, r8, sl, fp, ip}
    41cc:			; <UNDEFINED> instruction: 0xf7ff4010
    41d0:	svclt	0x0000be17
    41d4:			; <UNDEFINED> instruction: 0x4604b510
    41d8:	mrc2	7, 0, pc, cr4, cr15, {7}
    41dc:			; <UNDEFINED> instruction: 0xf7ff1d20
    41e0:			; <UNDEFINED> instruction: 0xf104fe11
    41e4:	ldmfd	sp!, {r3}
    41e8:			; <UNDEFINED> instruction: 0xf7ff4010
    41ec:	svclt	0x0000be0b
    41f0:			; <UNDEFINED> instruction: 0x4604b510
    41f4:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    41f8:	andeq	pc, r8, r4, lsl #2
    41fc:			; <UNDEFINED> instruction: 0x4010e8bd
    4200:	mcrlt	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4204:			; <UNDEFINED> instruction: 0x4604b510
    4208:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    420c:	pop	{r5, r7, sl, fp, ip}
    4210:			; <UNDEFINED> instruction: 0xf7ff4010
    4214:	svclt	0x0000bdf5
    4218:	ldcllt	7, cr15, [r4, #1020]!	; 0x3fc
    421c:			; <UNDEFINED> instruction: 0x4604b510
    4220:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    4224:	andeq	pc, r8, r4, lsl #2
    4228:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    422c:	andeq	pc, ip, r4, lsl #2
    4230:			; <UNDEFINED> instruction: 0x4010e8bd
    4234:	stcllt	7, cr15, [r6, #1020]!	; 0x3fc
    4238:			; <UNDEFINED> instruction: 0x4604b510
    423c:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
    4240:	andeq	pc, r8, r4, lsl #2
    4244:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    4248:	andeq	pc, ip, r4, lsl #2
    424c:			; <UNDEFINED> instruction: 0x4010e8bd
    4250:	ldcllt	7, cr15, [r8, #1020]	; 0x3fc
    4254:			; <UNDEFINED> instruction: 0xf7fe6800
    4258:	svclt	0x0000bbf1
    425c:			; <UNDEFINED> instruction: 0x4605b538
    4260:	asrslt	r6, r0, #16
    4264:			; <UNDEFINED> instruction: 0xb1a3682b
    4268:	orrslt	r6, r1, r9, lsr #18
    426c:	and	r2, r0, r0, lsl #8
    4270:	bl	de324 <fuse_add_direntry@plt+0xdd460>
    4274:	ldmib	r3, {r2, r6, r7, r8, r9}^
    4278:	tstmi	r3, #0, 6
    427c:	ldmib	r5, {r1, r2, ip, lr, pc}^
    4280:	blx	90a92 <fuse_add_direntry@plt+0x8fbce>
    4284:	ldrmi	r0, [r8, r4]
    4288:	stmdbvs	r9!, {r3, r5, r6, fp, sp, lr}
    428c:	adcmi	r3, r1, #16777216	; 0x1000000
    4290:			; <UNDEFINED> instruction: 0xf7fcd8ee
    4294:	stmdavs	r8!, {r1, r4, r8, sl, fp, sp, lr, pc}
    4298:	ldrhtmi	lr, [r8], -sp
    429c:	stclt	7, cr15, [sl, #-1008]	; 0xfffffc10
    42a0:			; <UNDEFINED> instruction: 0x4604b5f8
    42a4:	strcs	r6, [r0, -r2, lsl #2]
    42a8:	strmi	r6, [lr], -r1, asr #1
    42ac:	smlabbcs	r8, r3, r0, r6
    42b0:	cmnvs	r7, r0, lsl r6
    42b4:			; <UNDEFINED> instruction: 0xf7fc4615
    42b8:			; <UNDEFINED> instruction: 0x4631ecda
    42bc:	strtmi	r4, [r8], -r3, lsl #12
    42c0:	ldrmi	r6, [sp], -r3, lsr #32
    42c4:	ldcl	7, cr15, [r2], {252}	; 0xfc
    42c8:	svclt	0x001842b8
    42cc:	strhtvs	r4, [r0], #-45	; 0xffffffd3
    42d0:	shadd16mi	fp, r8, r8
    42d4:	ldcllt	0, cr13, [r8]
    42d8:			; <UNDEFINED> instruction: 0xf7ff4620
    42dc:			; <UNDEFINED> instruction: 0x2001ffbf
    42e0:	svclt	0x0000bdf8
    42e4:	ldrbtlt	r6, [r0], #2305	; 0x901
    42e8:			; <UNDEFINED> instruction: 0x4616b1b9
    42ec:	ldrmi	r6, [pc], -r2, lsl #16
    42f0:	bcc	20cef8 <fuse_add_direntry@plt+0x20c034>
    42f4:	movwcc	lr, #4098	; 0x1002
    42f8:	andle	r4, fp, fp, lsl #5
    42fc:	strmi	lr, [r2, #-2546]	; 0xfffff60e
    4300:	svclt	0x000842bd
    4304:	ldrhle	r4, [r6, #36]!	; 0x24
    4308:	stmdavs	r0, {r1, r6, r7, fp, sp, lr}^
    430c:	andeq	pc, r3, r2, lsl #22
    4310:			; <UNDEFINED> instruction: 0x4770bcf0
    4314:	ldcllt	0, cr2, [r0]
    4318:			; <UNDEFINED> instruction: 0x46084770
    431c:	svclt	0x0000e7f8
    4320:	svcmi	0x00f8e92d
    4324:			; <UNDEFINED> instruction: 0xf8d04604
    4328:			; <UNDEFINED> instruction: 0x461ea014
    432c:	ldrmi	r6, [r7], -r1, lsl #18
    4330:	andeq	pc, r1, sl, lsl #2
    4334:	blx	bc033e <fuse_add_direntry@plt+0xbbf47a>
    4338:	b	13de3d4 <fuse_add_direntry@plt+0x13dd510>
    433c:	stmdavs	r3!, {r1, r3, r6, r7, r8, r9, fp}^
    4340:	stmiavs	r0!, {r0, r2, r3, r4, r6, sl, lr}^
    4344:	stmdbhi	r0, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    4348:	andcc	pc, sl, r0, lsl #22
    434c:	movweq	lr, #39512	; 0x9a58
    4350:	andle	r6, r7, r1, ror #2
    4354:	ldrmi	r6, [r8, r3, lsr #17]
    4358:	movwpl	lr, #2516	; 0x9d4
    435c:	ldrbmi	r6, [sp], #-2272	; 0xfffff720
    4360:	andcc	pc, sl, r0, lsl #22
    4364:	strvc	lr, [r0], -r5, asr #19
    4368:	svchi	0x00f8e8bd
    436c:	strmi	r4, [sl], -r2, lsl #22
    4370:	ldrbtmi	r2, [fp], #-264	; 0xfffffef8
    4374:	svclt	0x0094f7ff
    4378:			; <UNDEFINED> instruction: 0xfffffedf
    437c:	mvnsmi	lr, #737280	; 0xb4000
    4380:	cdpls	0, 0, cr11, cr11, cr3, {4}
    4384:	andcs	fp, r0, lr, lsl r9
    4388:	pop	{r0, r1, ip, sp, pc}
    438c:			; <UNDEFINED> instruction: 0x461f83f0
    4390:	strmi	r9, [r5], -sl, lsl #22
    4394:	ldrmi	r4, [r0], ip, lsl #12
    4398:	blx	cc7a2 <fuse_add_direntry@plt+0xcb8de>
    439c:	vst4.8	{d31-d34}, [pc], r6
    43a0:			; <UNDEFINED> instruction: 0xf7fe5200
    43a4:	blls	2c37d0 <fuse_add_direntry@plt+0x2c290c>
    43a8:	b	13dc45c <fuse_add_direntry@plt+0x13db598>
    43ac:	strmi	r0, [r6], -r0, asr #19
    43b0:			; <UNDEFINED> instruction: 0xf7fc4648
    43b4:	strmi	lr, [r1], -r6, ror #25
    43b8:	orrslt	r6, r8, r8, rrx
    43bc:	strbmi	r4, [sl], -r0, lsr #12
    43c0:	strhi	lr, [r0, -sp, asr #19]
    43c4:	stc2l	7, cr15, [r8], #1020	; 0x3fc
    43c8:	tstle	fp, r8, asr #10
    43cc:	sbcsle	r2, sl, r0, lsl #28
    43d0:	stmdavs	r8!, {sl, sp}^
    43d4:	sbceq	lr, r4, r0, lsl #22
    43d8:			; <UNDEFINED> instruction: 0xf7ff3401
    43dc:	adcmi	pc, r6, #64256	; 0xfb00
    43e0:			; <UNDEFINED> instruction: 0xe7d0d1f7
    43e4:			; <UNDEFINED> instruction: 0xf7fc6868
    43e8:	andcs	lr, r1, r8, ror #24
    43ec:	rsbvs	r2, fp, r0, lsl #6
    43f0:	pop	{r0, r1, ip, sp, pc}
    43f4:	svclt	0x000083f0
    43f8:			; <UNDEFINED> instruction: 0x4604b510
    43fc:			; <UNDEFINED> instruction: 0xf7fc6840
    4400:	movwcs	lr, #3164	; 0xc5c
    4404:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
    4408:	svcmi	0x0070e92d
    440c:	stmdavs	r6, {r0, r2, r9, sl, lr}
    4410:	ldmdbmi	sl, {r3, r9, sl, lr}
    4414:	blmi	695e80 <fuse_add_direntry@plt+0x694fbc>
    4418:	blx	1b063a <fuse_add_direntry@plt+0x1af776>
    441c:	ldrbtmi	pc, [r9], #-1538	; 0xfffff9fe	; <UNPREDICTABLE>
    4420:	bge	5e5d8 <fuse_add_direntry@plt+0x5d714>
    4424:	stmdbge	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    4428:	movwls	r6, #22555	; 0x581b
    442c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4430:	bl	107204 <fuse_add_direntry@plt+0x106340>
    4434:	ldmib	r4, {r0, r1, r6, r7, sl}^
    4438:	strcs	sl, [r1], #-2816	; 0xfffff500
    443c:	blge	beb78 <fuse_add_direntry@plt+0xbdcb4>
    4440:	blx	ff242442 <fuse_add_direntry@plt+0xff24157e>
    4444:	blls	7296c <fuse_add_direntry@plt+0x71aa8>
    4448:	stmdaeq	ip, {r1, r2, r6, r7, r8, r9, ip, sp, lr, pc}
    444c:	stmdavs	sl!, {r2, r9, sl, lr}
    4450:	ldmdavs	r9, {r3, r6, r9, sl, lr}^
    4454:			; <UNDEFINED> instruction: 0xf7fc4441
    4458:	bmi	2bf550 <fuse_add_direntry@plt+0x2be68c>
    445c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4460:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4464:	subsmi	r9, sl, r5, lsl #22
    4468:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    446c:	strtmi	sp, [r0], -r3, lsl #2
    4470:	pop	{r1, r2, ip, sp, pc}
    4474:			; <UNDEFINED> instruction: 0xf7fc8f70
    4478:	svclt	0x0000ec3e
    447c:	andeq	r1, r1, r2, ror #21
    4480:	ldrdeq	r0, [r0], -ip
    4484:	andeq	r1, r1, r2, lsr #21
    4488:	ldrdgt	pc, [r8], #143	; 0x8f
    448c:	ldrbtmi	r4, [ip], #2866	; 0xb32
    4490:			; <UNDEFINED> instruction: 0x4614b570
    4494:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    4498:	addlt	r4, r4, sp, lsl #12
    449c:	tstcs	r0, r8, ror #4
    44a0:	strtmi	r4, [r0], -r6, lsl #12
    44a4:	movwls	r6, #14363	; 0x381b
    44a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    44ac:	stc	7, cr15, [ip], #1008	; 0x3f0
    44b0:	stmdbvs	r8!, {r0, r1, r3, r5, r6, fp, pc}
    44b4:	vst2.32	{d6-d7}, [r3 :128], sl
    44b8:			; <UNDEFINED> instruction: 0xf5b14170
    44bc:	stmib	r4, {r8, r9, sl, fp, lr}^
    44c0:	strtvs	r3, [r2], #4
    44c4:	strvs	r6, [r2, #-1442]!	; 0xfffffa5e
    44c8:	vst4.8	{d13-d16}, [r3 :256], r0
    44cc:			; <UNDEFINED> instruction: 0xf5b34330
    44d0:	eorle	r5, r4, r0, lsl #30
    44d4:	svcmi	0x0020f5b1
    44d8:	bvs	feaf40e8 <fuse_add_direntry@plt+0xfeaf3224>
    44dc:	stmib	r4, {r9, sp}^
    44e0:	ldmdbvs	r3!, {r2, r3, r9, ip, sp}^
    44e4:	stmiahi	r9!, {r1, r9, fp, sp, pc}
    44e8:	andls	r4, r1, #48, 12	; 0x3000000
    44ec:			; <UNDEFINED> instruction: 0xf7fe63a3
    44f0:	stmdblt	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
    44f4:	movwcs	lr, #6621	; 0x19dd
    44f8:	stmiahi	r9!, {r4, r5, r9, sl, lr}^
    44fc:			; <UNDEFINED> instruction: 0xf7fe61a3
    4500:	blls	c3694 <fuse_add_direntry@plt+0xc27d0>
    4504:	bmi	55cc98 <fuse_add_direntry@plt+0x55bdd4>
    4508:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    450c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4510:	subsmi	r9, sl, r3, lsl #22
    4514:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4518:	andlt	sp, r4, sl, lsl r1
    451c:	ldmib	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    4520:			; <UNDEFINED> instruction: 0xf000010a
    4524:	stmib	r4, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
    4528:	ldrb	r0, [sl, r8, lsl #2]
    452c:	andcs	r6, r0, #107520	; 0x1a400
    4530:	strbne	r6, [fp, r8, lsr #22]
    4534:			; <UNDEFINED> instruction: 0xf3c36361
    4538:			; <UNDEFINED> instruction: 0x63200308
    453c:	bl	104a5b0 <fuse_add_direntry@plt+0x10496ec>
    4540:	beq	16c4d50 <fuse_add_direntry@plt+0x16c3e8c>
    4544:	bicpl	lr, r2, #274432	; 0x43000
    4548:	stmib	r4, {r1, r4, r6, r9, ip}^
    454c:	bfi	r3, r0, #4, #5
    4550:	bl	ff442548 <fuse_add_direntry@plt+0xff441684>
    4554:	andeq	r1, r1, r2, ror sl
    4558:	ldrdeq	r0, [r0], -ip
    455c:	strdeq	r1, [r1], -r6
    4560:	mvnsmi	lr, sp, lsr #18
    4564:	stcmi	6, cr4, [r3], #-608	; 0xfffffda0
    4568:	blmi	8f07e8 <fuse_add_direntry@plt+0x8ef924>
    456c:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
    4570:	ldrtmi	r4, [sl], -pc, ror #12
    4574:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4578:			; <UNDEFINED> instruction: 0xf04f931d
    457c:			; <UNDEFINED> instruction: 0xf7ff0300
    4580:	bllt	fe4425fc <fuse_add_direntry@plt+0xfe441738>
    4584:	blls	495da4 <fuse_add_direntry@plt+0x494ee0>
    4588:			; <UNDEFINED> instruction: 0x4638b1db
    458c:			; <UNDEFINED> instruction: 0xf94ef7ff
    4590:			; <UNDEFINED> instruction: 0x4638bb38
    4594:			; <UNDEFINED> instruction: 0xf846f7ff
    4598:	strmi	r1, [r4], -r3, asr #24
    459c:	cfstrscs	mvf4, [r0, #-120]	; 0xffffff88
    45a0:			; <UNDEFINED> instruction: 0xf8d8d0f1
    45a4:	adcsmi	r3, r3, #0
    45a8:	andcs	sp, r1, #1946157056	; 0x74000000
    45ac:	ldrtmi	r4, [r8], -r9, lsr #12
    45b0:			; <UNDEFINED> instruction: 0xf84af7ff
    45b4:	blls	4b2c5c <fuse_add_direntry@plt+0x4b1d98>
    45b8:			; <UNDEFINED> instruction: 0xf8054425
    45bc:	blcs	71c8 <fuse_add_direntry@plt+0x6304>
    45c0:	andcs	sp, r0, r3, ror #3
    45c4:	andvs	pc, r0, r8, asr #17
    45c8:	blmi	2d6e00 <fuse_add_direntry@plt+0x2d5f3c>
    45cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    45d0:	blls	75e640 <fuse_add_direntry@plt+0x75d77c>
    45d4:			; <UNDEFINED> instruction: 0xf04f405a
    45d8:	mrsle	r0, (UNDEF: 57)
    45dc:	pop	{r1, r2, r3, r4, ip, sp, pc}
    45e0:	strdcs	r8, [r5], -r0
    45e4:	strdcs	lr, [r2], -r0	; <UNPREDICTABLE>
    45e8:			; <UNDEFINED> instruction: 0xf06fe7ee
    45ec:	strb	r0, [fp, r4]!
    45f0:	bl	fe0425e8 <fuse_add_direntry@plt+0xfe041724>
    45f4:	muleq	r1, r2, r9
    45f8:	ldrdeq	r0, [r0], -ip
    45fc:	andeq	r1, r1, r4, lsr r9
    4600:	addlt	fp, r4, r0, ror r5
    4604:	strmi	r4, [sp], -r0, lsr #24
    4608:	tstcs	r1, r0, lsr #22
    460c:	bmi	815804 <fuse_add_direntry@plt+0x814940>
    4610:	stmiapl	r3!, {r5, r9, sl, fp, lr}^
    4614:			; <UNDEFINED> instruction: 0x4604447a
    4618:	movwls	r6, #14363	; 0x381b
    461c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4620:	blmi	755e68 <fuse_add_direntry@plt+0x754fa4>
    4624:	bmi	75ac84 <fuse_add_direntry@plt+0x759dc0>
    4628:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    462c:			; <UNDEFINED> instruction: 0xf7fc447a
    4630:	ldmdavs	r0!, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4634:	bmi	6b12cc <fuse_add_direntry@plt+0x6b0408>
    4638:	tstcs	r1, r3, lsr #12
    463c:			; <UNDEFINED> instruction: 0xf7fc447a
    4640:	ldmdblt	sp, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4644:	andeq	pc, r1, pc, rrx
    4648:	bl	fecc2640 <fuse_add_direntry@plt+0xfecc177c>
    464c:			; <UNDEFINED> instruction: 0x466c4915
    4650:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
    4654:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4658:	strpl	lr, [r1, #-2509]	; 0xfffff633
    465c:	bl	ff042654 <fuse_add_direntry@plt+0xff041790>
    4660:			; <UNDEFINED> instruction: 0x46204911
    4664:			; <UNDEFINED> instruction: 0xf7fc4479
    4668:	ldmdavs	r1!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    466c:			; <UNDEFINED> instruction: 0xf7fc200a
    4670:	strtmi	lr, [fp], -r4, ror #23
    4674:	strtmi	r4, [r9], -sl, lsr #12
    4678:			; <UNDEFINED> instruction: 0xf7fc4620
    467c:			; <UNDEFINED> instruction: 0xe7e1eb10
    4680:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
    4684:	svclt	0x0000e7d7
    4688:	strdeq	r1, [r1], -r4
    468c:	ldrdeq	r0, [r0], -ip
    4690:	andeq	r1, r1, ip, ror #17
    4694:	andeq	r0, r0, r0, ror #1
    4698:	andeq	r0, r0, r4, asr #15
    469c:	ldrdeq	r0, [r0], -r4
    46a0:	andeq	r0, r0, r4, ror #15
    46a4:	andeq	r0, r0, ip, asr #13
    46a8:	andeq	r0, r0, r4, ror #15
    46ac:	andeq	r0, r0, lr, asr r7
    46b0:	strmi	fp, [r3], -r8, lsl #10
    46b4:	mulsle	r0, r0, ip
    46b8:	andle	r3, r1, r1, lsl #4
    46bc:	stclt	0, cr2, [r8, #-4]
    46c0:	bcs	b626f0 <fuse_add_direntry@plt+0xb6182c>
    46c4:	stmdavc	sl, {r4, ip, lr, pc}
    46c8:	mvnsle	r2, sp, lsr #20
    46cc:	bcs	b627fc <fuse_add_direntry@plt+0xb61938>
    46d0:	stmvc	sl, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    46d4:	andle	r2, sl, r8, ror #20
    46d8:	ldmvs	r8, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    46dc:	ldmdavs	sl, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    46e0:	andcs	fp, r1, sl, asr r1
    46e4:	stclt	0, cr6, [r8, #-608]	; 0xfffffda0
    46e8:	bcs	1a22818 <fuse_add_direntry@plt+0x1a21954>
    46ec:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    46f0:			; <UNDEFINED> instruction: 0xf7ff2101
    46f4:	andcs	pc, r1, r5, lsl #31
    46f8:	subsvs	fp, r9, r8, lsl #26
    46fc:			; <UNDEFINED> instruction: 0xf04fbd08
    4700:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
    4704:			; <UNDEFINED> instruction: 0xf6cf2300
    4708:	ldrtlt	r7, [r0], #-1008	; 0xfffffc10
    470c:	movwcc	lr, #6659	; 0x1a03
    4710:	vld1.64	{d11-d14}, [r0]!
    4714:	vst3.16	{d22-d24}, [pc :256]
    4718:	vmvn.i32	q10, #3840	; 0x00000f00
    471c:			; <UNDEFINED> instruction: 0x432b020f
    4720:	streq	pc, [pc], #-36	; 4728 <fuse_add_direntry@plt+0x3864>
    4724:	andcs	lr, r0, r2, lsl #20
    4728:	tstpl	r1, r4, asr #20
    472c:	ldclt	3, cr4, [r0], #-96	; 0xffffffa0
    4730:	svclt	0x00004770
    4734:			; <UNDEFINED> instruction: 0x4770203d
    4738:	svclt	0x00081e4a
    473c:			; <UNDEFINED> instruction: 0xf0c04770
    4740:	addmi	r8, r8, #36, 2
    4744:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4748:			; <UNDEFINED> instruction: 0xf0004211
    474c:	blx	fec24bb0 <fuse_add_direntry@plt+0xfec23cec>
    4750:	blx	fec81558 <fuse_add_direntry@plt+0xfec80694>
    4754:	bl	fe8c1160 <fuse_add_direntry@plt+0xfe8c029c>
    4758:			; <UNDEFINED> instruction: 0xf1c30303
    475c:	andge	r0, r4, #2080374784	; 0x7c000000
    4760:	movwne	lr, #15106	; 0x3b02
    4764:	andeq	pc, r0, #79	; 0x4f
    4768:	svclt	0x0000469f
    476c:	andhi	pc, r0, pc, lsr #7
    4770:	svcvc	0x00c1ebb0
    4774:	bl	10b437c <fuse_add_direntry@plt+0x10b34b8>
    4778:	svclt	0x00280202
    477c:	sbcvc	lr, r1, r0, lsr #23
    4780:	svcvc	0x0081ebb0
    4784:	bl	10b438c <fuse_add_direntry@plt+0x10b34c8>
    4788:	svclt	0x00280202
    478c:	addvc	lr, r1, r0, lsr #23
    4790:	svcvc	0x0041ebb0
    4794:	bl	10b439c <fuse_add_direntry@plt+0x10b34d8>
    4798:	svclt	0x00280202
    479c:	subvc	lr, r1, r0, lsr #23
    47a0:	svcvc	0x0001ebb0
    47a4:	bl	10b43ac <fuse_add_direntry@plt+0x10b34e8>
    47a8:	svclt	0x00280202
    47ac:	andvc	lr, r1, r0, lsr #23
    47b0:	svcvs	0x00c1ebb0
    47b4:	bl	10b43bc <fuse_add_direntry@plt+0x10b34f8>
    47b8:	svclt	0x00280202
    47bc:	sbcvs	lr, r1, r0, lsr #23
    47c0:	svcvs	0x0081ebb0
    47c4:	bl	10b43cc <fuse_add_direntry@plt+0x10b3508>
    47c8:	svclt	0x00280202
    47cc:	addvs	lr, r1, r0, lsr #23
    47d0:	svcvs	0x0041ebb0
    47d4:	bl	10b43dc <fuse_add_direntry@plt+0x10b3518>
    47d8:	svclt	0x00280202
    47dc:	subvs	lr, r1, r0, lsr #23
    47e0:	svcvs	0x0001ebb0
    47e4:	bl	10b43ec <fuse_add_direntry@plt+0x10b3528>
    47e8:	svclt	0x00280202
    47ec:	andvs	lr, r1, r0, lsr #23
    47f0:	svcpl	0x00c1ebb0
    47f4:	bl	10b43fc <fuse_add_direntry@plt+0x10b3538>
    47f8:	svclt	0x00280202
    47fc:	sbcpl	lr, r1, r0, lsr #23
    4800:	svcpl	0x0081ebb0
    4804:	bl	10b440c <fuse_add_direntry@plt+0x10b3548>
    4808:	svclt	0x00280202
    480c:	addpl	lr, r1, r0, lsr #23
    4810:	svcpl	0x0041ebb0
    4814:	bl	10b441c <fuse_add_direntry@plt+0x10b3558>
    4818:	svclt	0x00280202
    481c:	subpl	lr, r1, r0, lsr #23
    4820:	svcpl	0x0001ebb0
    4824:	bl	10b442c <fuse_add_direntry@plt+0x10b3568>
    4828:	svclt	0x00280202
    482c:	andpl	lr, r1, r0, lsr #23
    4830:	svcmi	0x00c1ebb0
    4834:	bl	10b443c <fuse_add_direntry@plt+0x10b3578>
    4838:	svclt	0x00280202
    483c:	sbcmi	lr, r1, r0, lsr #23
    4840:	svcmi	0x0081ebb0
    4844:	bl	10b444c <fuse_add_direntry@plt+0x10b3588>
    4848:	svclt	0x00280202
    484c:	addmi	lr, r1, r0, lsr #23
    4850:	svcmi	0x0041ebb0
    4854:	bl	10b445c <fuse_add_direntry@plt+0x10b3598>
    4858:	svclt	0x00280202
    485c:	submi	lr, r1, r0, lsr #23
    4860:	svcmi	0x0001ebb0
    4864:	bl	10b446c <fuse_add_direntry@plt+0x10b35a8>
    4868:	svclt	0x00280202
    486c:	andmi	lr, r1, r0, lsr #23
    4870:	svccc	0x00c1ebb0
    4874:	bl	10b447c <fuse_add_direntry@plt+0x10b35b8>
    4878:	svclt	0x00280202
    487c:	sbccc	lr, r1, r0, lsr #23
    4880:	svccc	0x0081ebb0
    4884:	bl	10b448c <fuse_add_direntry@plt+0x10b35c8>
    4888:	svclt	0x00280202
    488c:	addcc	lr, r1, r0, lsr #23
    4890:	svccc	0x0041ebb0
    4894:	bl	10b449c <fuse_add_direntry@plt+0x10b35d8>
    4898:	svclt	0x00280202
    489c:	subcc	lr, r1, r0, lsr #23
    48a0:	svccc	0x0001ebb0
    48a4:	bl	10b44ac <fuse_add_direntry@plt+0x10b35e8>
    48a8:	svclt	0x00280202
    48ac:	andcc	lr, r1, r0, lsr #23
    48b0:	svccs	0x00c1ebb0
    48b4:	bl	10b44bc <fuse_add_direntry@plt+0x10b35f8>
    48b8:	svclt	0x00280202
    48bc:	sbccs	lr, r1, r0, lsr #23
    48c0:	svccs	0x0081ebb0
    48c4:	bl	10b44cc <fuse_add_direntry@plt+0x10b3608>
    48c8:	svclt	0x00280202
    48cc:	addcs	lr, r1, r0, lsr #23
    48d0:	svccs	0x0041ebb0
    48d4:	bl	10b44dc <fuse_add_direntry@plt+0x10b3618>
    48d8:	svclt	0x00280202
    48dc:	subcs	lr, r1, r0, lsr #23
    48e0:	svccs	0x0001ebb0
    48e4:	bl	10b44ec <fuse_add_direntry@plt+0x10b3628>
    48e8:	svclt	0x00280202
    48ec:	andcs	lr, r1, r0, lsr #23
    48f0:	svcne	0x00c1ebb0
    48f4:	bl	10b44fc <fuse_add_direntry@plt+0x10b3638>
    48f8:	svclt	0x00280202
    48fc:	sbcne	lr, r1, r0, lsr #23
    4900:	svcne	0x0081ebb0
    4904:	bl	10b450c <fuse_add_direntry@plt+0x10b3648>
    4908:	svclt	0x00280202
    490c:	addne	lr, r1, r0, lsr #23
    4910:	svcne	0x0041ebb0
    4914:	bl	10b451c <fuse_add_direntry@plt+0x10b3658>
    4918:	svclt	0x00280202
    491c:	subne	lr, r1, r0, lsr #23
    4920:	svcne	0x0001ebb0
    4924:	bl	10b452c <fuse_add_direntry@plt+0x10b3668>
    4928:	svclt	0x00280202
    492c:	andne	lr, r1, r0, lsr #23
    4930:	svceq	0x00c1ebb0
    4934:	bl	10b453c <fuse_add_direntry@plt+0x10b3678>
    4938:	svclt	0x00280202
    493c:	sbceq	lr, r1, r0, lsr #23
    4940:	svceq	0x0081ebb0
    4944:	bl	10b454c <fuse_add_direntry@plt+0x10b3688>
    4948:	svclt	0x00280202
    494c:	addeq	lr, r1, r0, lsr #23
    4950:	svceq	0x0041ebb0
    4954:	bl	10b455c <fuse_add_direntry@plt+0x10b3698>
    4958:	svclt	0x00280202
    495c:	subeq	lr, r1, r0, lsr #23
    4960:	svceq	0x0001ebb0
    4964:	bl	10b456c <fuse_add_direntry@plt+0x10b36a8>
    4968:	svclt	0x00280202
    496c:	andeq	lr, r1, r0, lsr #23
    4970:			; <UNDEFINED> instruction: 0x47704610
    4974:	andcs	fp, r1, ip, lsl #30
    4978:	ldrbmi	r2, [r0, -r0]!
    497c:			; <UNDEFINED> instruction: 0xf281fab1
    4980:	andseq	pc, pc, #-2147483600	; 0x80000030
    4984:			; <UNDEFINED> instruction: 0xf002fa20
    4988:	tstlt	r8, r0, ror r7
    498c:	rscscc	pc, pc, pc, asr #32
    4990:	ldmdalt	r6!, {ip, sp, lr, pc}^
    4994:	rscsle	r2, r8, r0, lsl #18
    4998:	andmi	lr, r3, sp, lsr #18
    499c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    49a0:			; <UNDEFINED> instruction: 0x4006e8bd
    49a4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    49a8:	smlatbeq	r3, r1, fp, lr
    49ac:	svclt	0x00004770
    49b0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    49b4:	svclt	0x00be2900
    49b8:			; <UNDEFINED> instruction: 0xf04f2000
    49bc:	and	r4, r6, r0, lsl #2
    49c0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    49c4:			; <UNDEFINED> instruction: 0xf06fbf1c
    49c8:			; <UNDEFINED> instruction: 0xf04f4100
    49cc:			; <UNDEFINED> instruction: 0xf00030ff
    49d0:			; <UNDEFINED> instruction: 0xf1adb857
    49d4:	stmdb	sp!, {r3, sl, fp}^
    49d8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    49dc:	blcs	3b608 <fuse_add_direntry@plt+0x3a744>
    49e0:			; <UNDEFINED> instruction: 0xf000db1a
    49e4:			; <UNDEFINED> instruction: 0xf8ddf853
    49e8:	ldmib	sp, {r2, sp, lr, pc}^
    49ec:	andlt	r2, r4, r2, lsl #6
    49f0:	submi	r4, r0, #112, 14	; 0x1c00000
    49f4:	cmpeq	r1, r1, ror #22
    49f8:	blle	6cf600 <fuse_add_direntry@plt+0x6ce73c>
    49fc:			; <UNDEFINED> instruction: 0xf846f000
    4a00:	ldrd	pc, [r4], -sp
    4a04:	movwcs	lr, #10717	; 0x29dd
    4a08:	submi	fp, r0, #4
    4a0c:	cmpeq	r1, r1, ror #22
    4a10:	bl	18d5360 <fuse_add_direntry@plt+0x18d449c>
    4a14:	ldrbmi	r0, [r0, -r3, asr #6]!
    4a18:	bl	18d5368 <fuse_add_direntry@plt+0x18d44a4>
    4a1c:			; <UNDEFINED> instruction: 0xf0000343
    4a20:			; <UNDEFINED> instruction: 0xf8ddf835
    4a24:	ldmib	sp, {r2, sp, lr, pc}^
    4a28:	andlt	r2, r4, r2, lsl #6
    4a2c:	bl	1855334 <fuse_add_direntry@plt+0x1854470>
    4a30:	ldrbmi	r0, [r0, -r1, asr #2]!
    4a34:	bl	18d5384 <fuse_add_direntry@plt+0x18d44c0>
    4a38:			; <UNDEFINED> instruction: 0xf0000343
    4a3c:			; <UNDEFINED> instruction: 0xf8ddf827
    4a40:	ldmib	sp, {r2, sp, lr, pc}^
    4a44:	andlt	r2, r4, r2, lsl #6
    4a48:	bl	18d5398 <fuse_add_direntry@plt+0x18d44d4>
    4a4c:	ldrbmi	r0, [r0, -r3, asr #6]!
    4a50:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    4a54:	svclt	0x00082900
    4a58:	svclt	0x001c2800
    4a5c:	mvnscc	pc, pc, asr #32
    4a60:	rscscc	pc, pc, pc, asr #32
    4a64:	stmdalt	ip, {ip, sp, lr, pc}
    4a68:	stfeqd	f7, [r8], {173}	; 0xad
    4a6c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    4a70:			; <UNDEFINED> instruction: 0xf80cf000
    4a74:	ldrd	pc, [r4], -sp
    4a78:	movwcs	lr, #10717	; 0x29dd
    4a7c:	ldrbmi	fp, [r0, -r4]!
    4a80:			; <UNDEFINED> instruction: 0xf04fb502
    4a84:			; <UNDEFINED> instruction: 0xf7fc0008
    4a88:	stclt	8, cr14, [r2, #-992]	; 0xfffffc20
    4a8c:	svclt	0x00084299
    4a90:	push	{r4, r7, r9, lr}
    4a94:			; <UNDEFINED> instruction: 0x46044ff0
    4a98:	andcs	fp, r0, r8, lsr pc
    4a9c:			; <UNDEFINED> instruction: 0xf8dd460d
    4aa0:	svclt	0x0038c024
    4aa4:	cmnle	fp, #1048576	; 0x100000
    4aa8:			; <UNDEFINED> instruction: 0x46994690
    4aac:			; <UNDEFINED> instruction: 0xf283fab3
    4ab0:	rsbsle	r2, r0, r0, lsl #22
    4ab4:			; <UNDEFINED> instruction: 0xf385fab5
    4ab8:	rsble	r2, r8, r0, lsl #26
    4abc:			; <UNDEFINED> instruction: 0xf1a21ad2
    4ac0:	blx	248348 <fuse_add_direntry@plt+0x247484>
    4ac4:	blx	2436d4 <fuse_add_direntry@plt+0x242810>
    4ac8:			; <UNDEFINED> instruction: 0xf1c2f30e
    4acc:	b	12c6754 <fuse_add_direntry@plt+0x12c5890>
    4ad0:	blx	a076e4 <fuse_add_direntry@plt+0xa06820>
    4ad4:	b	13016f8 <fuse_add_direntry@plt+0x1300834>
    4ad8:	blx	2076ec <fuse_add_direntry@plt+0x206828>
    4adc:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    4ae0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4ae4:	andcs	fp, r0, ip, lsr pc
    4ae8:	movwle	r4, #42497	; 0xa601
    4aec:	bl	fed0caf8 <fuse_add_direntry@plt+0xfed0bc34>
    4af0:	blx	5b20 <fuse_add_direntry@plt+0x4c5c>
    4af4:	blx	840f34 <fuse_add_direntry@plt+0x840070>
    4af8:	bl	198171c <fuse_add_direntry@plt+0x1980858>
    4afc:	tstmi	r9, #46137344	; 0x2c00000
    4b00:	bcs	14d48 <fuse_add_direntry@plt+0x13e84>
    4b04:	b	13f8bfc <fuse_add_direntry@plt+0x13f7d38>
    4b08:	b	13c6c78 <fuse_add_direntry@plt+0x13c5db4>
    4b0c:	b	1207080 <fuse_add_direntry@plt+0x12061bc>
    4b10:	ldrmi	r7, [r6], -fp, asr #17
    4b14:	bl	fed3cb48 <fuse_add_direntry@plt+0xfed3bc84>
    4b18:	bl	1945740 <fuse_add_direntry@plt+0x194487c>
    4b1c:	ldmne	fp, {r0, r3, r9, fp}^
    4b20:	beq	2bf850 <fuse_add_direntry@plt+0x2be98c>
    4b24:			; <UNDEFINED> instruction: 0xf14a1c5c
    4b28:	cfsh32cc	mvfx0, mvfx1, #0
    4b2c:	strbmi	sp, [sp, #-7]
    4b30:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4b34:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    4b38:	adfccsz	f4, f1, #5.0
    4b3c:	blx	179320 <fuse_add_direntry@plt+0x17845c>
    4b40:	blx	942764 <fuse_add_direntry@plt+0x9418a0>
    4b44:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4b48:	vseleq.f32	s30, s28, s11
    4b4c:	blx	94af54 <fuse_add_direntry@plt+0x94a090>
    4b50:	b	1102b60 <fuse_add_direntry@plt+0x1101c9c>
    4b54:			; <UNDEFINED> instruction: 0xf1a2040e
    4b58:			; <UNDEFINED> instruction: 0xf1c20720
    4b5c:	blx	2063e4 <fuse_add_direntry@plt+0x205520>
    4b60:	blx	141770 <fuse_add_direntry@plt+0x1408ac>
    4b64:	blx	142788 <fuse_add_direntry@plt+0x1418c4>
    4b68:	b	1101378 <fuse_add_direntry@plt+0x11004b4>
    4b6c:	blx	905790 <fuse_add_direntry@plt+0x9048cc>
    4b70:	bl	1182390 <fuse_add_direntry@plt+0x11814cc>
    4b74:	teqmi	r3, #1073741824	; 0x40000000
    4b78:	strbmi	r1, [r5], -r0, lsl #21
    4b7c:	tsteq	r3, r1, ror #22
    4b80:	svceq	0x0000f1bc
    4b84:	stmib	ip, {r0, ip, lr, pc}^
    4b88:	pop	{r8, sl, lr}
    4b8c:	blx	fed28b54 <fuse_add_direntry@plt+0xfed27c90>
    4b90:	msrcc	CPSR_, #132, 6	; 0x10000002
    4b94:	blx	fee3e9e4 <fuse_add_direntry@plt+0xfee3db20>
    4b98:	blx	fed815c0 <fuse_add_direntry@plt+0xfed806fc>
    4b9c:	eorcc	pc, r0, #335544322	; 0x14000002
    4ba0:	orrle	r2, fp, r0, lsl #26
    4ba4:	svclt	0x0000e7f3
    4ba8:	mvnsmi	lr, #737280	; 0xb4000
    4bac:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4bb0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4bb4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4bb8:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bbc:	blne	1d95db8 <fuse_add_direntry@plt+0x1d94ef4>
    4bc0:	strhle	r1, [sl], -r6
    4bc4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4bc8:	svccc	0x0004f855
    4bcc:	strbmi	r3, [sl], -r1, lsl #8
    4bd0:	ldrtmi	r4, [r8], -r1, asr #12
    4bd4:	adcmi	r4, r6, #152, 14	; 0x2600000
    4bd8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4bdc:	svclt	0x000083f8
    4be0:	ldrdeq	r1, [r1], -lr
    4be4:	ldrdeq	r1, [r1], -r4
    4be8:	svclt	0x00004770

Disassembly of section .fini:

00004bec <.fini>:
    4bec:	push	{r3, lr}
    4bf0:	pop	{r3, pc}
