 
                              IC Compiler II (TM)

             Version S-2021.06-SP4 for linux64 - Nov 25, 2021 -SLE

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

icc2_shell> source ../scripts/setup.tcl
../var/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> source ../scripts/definitions.tcl
Error: File './net/tech/NDM/saed14rvt_1p9m.tf' cannot be found using search_path of: '/var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
Error: Cannot load technology file './net/tech/NDM/saed14rvt_1p9m.tf'. (LIB-007)
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl'
                stopped at line 8 due to error. (CMD-081)
Extended error info:
problem in create_lib
    while executing
"create_lib cic -technology ./net/tech/NDM/saed14rvt_1p9m.tf -ref_libs ./ref/lib/NDM/saed14rvt_frame_only.ndm/"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl" line 8)
 -- End Extended Error Info
icc2_shell> source ../scripts/definitions.tcl
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Warning: Cannot find .frame/LEF/Milkyway input, the auto reference library creation will be disabled. (LIB-080)
Error: Reference library path './ref/lib/NDM/saed14rvt_frame_only.ndm' is not a valid library (LIB-027)
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl'
                stopped at line 2 due to error. (CMD-081)
Extended error info:
problem in create_lib
    while executing
"create_lib cic -technology ../ref/tech/NDM/saed14rvt_1p9m.tf -ref_libs ./ref/lib/NDM/saed14rvt_frame_only.ndm/"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl" line 2)
 -- End Extended Error Info
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../var/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: '/var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../var/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: '/var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../var/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: '/var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
icc2_shell> set search_path ""
icc2_shell> set link_library {../var/lib/db_nldm/saed14rvt_tt0p8v25c.db}
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
icc2_shell> set search_path ""
icc2_shell> set link_library {../var/lib/db_nldm/saed14rvt_tt0p8v25c.db}
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../var/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: ' .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
icc2_shell> set search_path {.}
icc2_shell> set link_library {../var/lib/db_nldm/saed14rvt_tt0p8v25c.db}
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
icc2_shell> set search_path {.}
icc2_shell> set link_library {../var/lib/db_nldm/saed14rvt_tt0p8v25c.db}
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../var/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: '. .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
icc2_shell> set search_path {.}
.
icc2_shell> set link_library {../ref/lib/db_nldm/saed14rvt_tt0p8v25c.db}
../ref/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
lib.configuration.default_flow_setup {}
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
lib.configuration.output_dir CLIBs
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
lib.configuration.lef_site_mapping {}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
lib.configuration.process_label_mapping {}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
lib.configuration.display_lm_messages false
icc2_shell> set search_path {.}
.
icc2_shell> set link_library {../ref/lib/db_nldm/saed14rvt_tt0p8v25c.db}
../ref/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
lib.configuration.default_flow_setup {}
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
lib.configuration.output_dir CLIBs
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
lib.configuration.lef_site_mapping {}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
lib.configuration.process_label_mapping {}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
lib.configuration.display_lm_messages false
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
...Created 2 lib groups

... 2 cell libraries to build.


... checking whether need to build cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c.ndm under output directory: library not exists

... checking whether need to build cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm under output directory: library not exists

... processing cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... run lm_shell to build the cell library
........................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c.ndm

... processing cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... run lm_shell to build the cell library
....................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm


Information: Successfully built 2 reference libraries: saed14rvt_tt0p8v25c.ndm saed14rvt_tt0p8v25c_physical_only.ndm. (LIB-093)
icc2_shell> read_verilog ./source/CIC_ADPCM_synthWrapper.v
Error: File './source/CIC_ADPCM_synthWrapper.v' cannot be found using search_path of: '.'. (FILE-002)
icc2_shell> read_verilog ../source/CIC_ADPCM_synthWrapper.v
Loading verilog file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/source/CIC_ADPCM_synthWrapper.v'
Information: Reading Verilog into new design 'CIC_ADPCM_Wrapper' in library 'cic'. (VR-012)
Number of modules read: 1
Top level ports: 9
Total ports in all modules: 9
Total nets in all modules: 1965
Total instances in all modules: 1863
Elapsed = 00:00:00.03, CPU = 00:00:00.02
1
icc2_shell> link_block
Using libraries: cic saed14rvt_tt0p8v25c saed14rvt_tt0p8v25c_physical_only
Linking block cic:CIC_ADPCM_Wrapper.design
Information: User units loaded from library 'saed14rvt_tt0p8v25c' (LNK-040)
Design 'CIC_ADPCM_Wrapper' was successfully linked.
1
icc2_shell> initialize_floorplan
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M1'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M2'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M3'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M4'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M5'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M6'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M7'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M8'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M9'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'MRDL'. (DPUI-924)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.29%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> source ../scripts/pg_core_straps.tcl
Information: The command 'remove_pg_via_master_rules' cleared the undo history. (UNDO-016)
No via def rule is found.
No pattern is found.
All strategies have been removed.
All strategy via rules have been removed.
Information: The command 'create_pg_std_cell_conn_pattern' cleared the undo history. (UNDO-016)
Successfully create standard cell rail pattern m0_rail_color.
Successfully set PG strategy m0_rail_strategy_pwr.
Successfully set PG strategy m0_rail_strategy_gnd.
Variable M1_stp is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern m1_color2_mesh.
Successfully set PG strategy m1_color2_strategy_gnd.
Successfully set PG strategy m1_color2_strategy_pwr.
Successfully set via def rule vias.
Successfully set strategy via rule vias_rule_pwr.
Successfully set strategy via rule vias_rule_gnd.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_gnd.
Updating strategy m1_color2_strategy_gnd.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_gnd .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_gnd .
Creating via shapes for strategies m1_color2_strategy_gnd .
Working on strategy m1_color2_strategy_gnd.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_gnd.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 74 wires.
Committing wires takes 0.00 seconds.
Committed 2576 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_pwr.
Updating strategy m1_color2_strategy_pwr.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_pwr .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_pwr .
Creating via shapes for strategies m1_color2_strategy_pwr .
Working on strategy m1_color2_strategy_pwr.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_pwr.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 75 wires.
Committing wires takes 0.00 seconds.
Committed 2668 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> source ../scripts/mcmm.tcl
Error: could not open script file "./scripts/setup_tlup.tcl" (CMD-015)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl'
                stopped at line 14 due to error. (CMD-081)
Extended error info:

    while executing
"source ./scripts/setup_tlup.tcl"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl" line 14)
 -- End Extended Error Info
icc2_shell> source ../scripts/mcmm.tcl
Error: File './ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' cannot be found using search_path of: '. .'. (FILE-002)
Error: Unable to open file './ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl'
                stopped at line 16 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech            -tlup $tlup_max                 -layermap $tlup_map             -name tlup_max"
    (procedure "setup_tlup" line 3)
    invoked from within
"setup_tlup ./ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus ./ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus ./ref/tech/star_rc/saed14nm_tf_itf_tlup..."
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl" line 16)
 -- End Extended Error Info
icc2_shell> source ../scripts/mcmm.tcl
Error: File './ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' cannot be found using search_path of: '. .'. (FILE-002)
Error: Unable to open file './ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl'
                stopped at line 16 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech            -tlup $tlup_max                 -layermap $tlup_map             -name tlup_max"
    (procedure "setup_tlup" line 3)
    invoked from within
"setup_tlup ./ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus ../ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus ./ref/tech/star_rc/saed14nm_tf_itf_tlu..."
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl" line 16)
 -- End Extended Error Info
icc2_shell> source ../scripts/mcmm.tcl
Error: File './ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus' cannot be found using search_path of: '. .'. (FILE-002)
Error: Unable to open file './ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus' for reading; parasitic_tech file read problem (FILE-001)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl'
                stopped at line 16 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech            -tlup $tlup_min                 -layermap $tlup_map             -name tlup_min"
    (procedure "setup_tlup" line 5)
    invoked from within
"setup_tlup ./ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus ../ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus ../ref/tech/star_rc/saed14nm_tf_itf_tl..."
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl" line 16)
 -- End Extended Error Info
icc2_shell> source ../scripts/mcmm.tcl
 mapping = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/saed14nm_tf_itf_tluplus.map 


Corner: slow
 early_spec = tlup_max
 tlup_max = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 
 late_spec = tlup_max
 tlup_max = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 


Corner: fast
 early_spec = tlup_min
 tlup_min = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 
 late_spec = tlup_min
 tlup_min = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 

library = cic 
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_fast (mode func corner fast) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Warning: Redefining clock 'clk'.  
        Previously defined at: /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl, line 34 (UIC-034)
place.coarse.continue_on_missing_scandef true
icc2_shell> create_placement -floorplan
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-05-02 02:38:47 / Session: 0.56 hr / Command: 0.00 hr / Memory: 497 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: gridley.ece.Virginia.EDU
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for CIC_ADPCM_Wrapper, hor/vert channel sizes are 2.4/2.4
Placing top level std cells.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Fri May  2 02:38:48 2025
****************************************

  Wire length report (all)
  ==================
  wire length in design CIC_ADPCM_Wrapper: 6828.832 microns.
    number of nets with unassigned pins: 9
  wire length in design CIC_ADPCM_Wrapper (see through blk pins): 6828.832 microns.
  ------------------
  Total wire length: 6828.832 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design CIC_ADPCM_Wrapper:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design CIC_ADPCM_Wrapper:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design CIC_ADPCM_Wrapper: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view CIC_ADPCM_Wrapper_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:01.20. (DPUI-902)
Information: CPU time for create_placement : 00:00:01.03. (DPUI-903)
Information: Peak memory usage for create_placement : 595 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-05-02 02:38:48 / Session: 0.56 hr / Command: 0.00 hr / Memory: 595 MB (FLW-8100)
1
icc2_shell> legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-05-02 02:39:34 / Session: 0.57 hr / Command: 0.00 hr / Memory: 595 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 92 shapes out of 92 total shapes.
Cached 5244 vias out of 5244 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 57 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         1845        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1845
number of references:                57
number of site rows:                 56
number of locations attempted:    27491
number of locations failed:        1051  (3.8%)

Legality of references at locations:
3 references had failures.

Worst 3 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   231       2909       685 ( 23.5%)        930       204 ( 21.9%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    17        232        92 ( 39.7%)        144        46 ( 31.9%)  SAEDRVT14_FDP_V2LP_0P5
     2         40        21 ( 52.5%)          8         3 ( 37.5%)  SAEDRVT14_EN3_U_0P5

Worst 3 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         40        21 ( 52.5%)          8         3 ( 37.5%)  SAEDRVT14_EN3_U_0P5
    17        232        92 ( 39.7%)        144        46 ( 31.9%)  SAEDRVT14_FDP_V2LP_0P5
   231       2909       685 ( 23.5%)        930       204 ( 21.9%)  SAEDRVT14_FDPRBQ_V2LP_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1845 (17766 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.223 um ( 0.37 row height)
rms weighted cell displacement:   0.223 um ( 0.37 row height)
max cell displacement:            1.156 um ( 1.93 row height)
avg cell displacement:            0.188 um ( 0.31 row height)
avg weighted cell displacement:   0.188 um ( 0.31 row height)
number of cells moved:             1845
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: enc/dequantSamp_reg[0] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.2126,21.6557)
  Legal location: (31.376,22.8)
  Displacement:   1.156 um ( 1.93 row height)
Cell: U2019 (SAEDRVT14_INV_0P5)
  Input location: (33.3738,11.5394)
  Legal location: (32.634,12)
  Displacement:   0.871 um ( 1.45 row height)
Cell: U1088 (SAEDRVT14_OAI22_0P5)
  Input location: (31.4188,7.3114)
  Legal location: (32.116,7.8)
  Displacement:   0.851 um ( 1.42 row height)
Cell: enc/dequantSamp_reg[11] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.808,1.8812)
  Legal location: (31.154,2.4)
  Displacement:   0.835 um ( 1.39 row height)
Cell: DP_OP_85J1_126_8300/U10 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (31.8915,4.9761)
  Legal location: (31.08,4.8)
  Displacement:   0.830 um ( 1.38 row height)
Cell: enc/dequantSamp_reg[1] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.7558,20.6002)
  Legal location: (31.82,19.8)
  Displacement:   0.803 um ( 1.34 row height)
Cell: U2042 (SAEDRVT14_INV_0P5)
  Input location: (9.6613,12.5525)
  Legal location: (9.398,13.2)
  Displacement:   0.699 um ( 1.16 row height)
Cell: DP_OP_85J1_126_8300/U15 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (28.1355,17.7715)
  Legal location: (28.786,18)
  Displacement:   0.689 um ( 1.15 row height)
Cell: U1225 (SAEDRVT14_INV_0P5)
  Input location: (9.7747,7.2704)
  Legal location: (9.768,6.6)
  Displacement:   0.670 um ( 1.12 row height)
Cell: U2087 (SAEDRVT14_INV_0P5)
  Input location: (33.356,2.4284)
  Legal location: (33.374,1.8)
  Displacement:   0.629 um ( 1.05 row height)

Legalization succeeded.
Total Legalizer CPU: 2.043
Total Legalizer Wall Time: 2.102
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-05-02 02:39:36 / Session: 0.57 hr / Command: 0.00 hr / Memory: 595 MB (FLW-8100)
1
icc2_shell> clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-05-02 02:41:03 / Session: 0.60 hr / Command: 0.00 hr / Memory: 595 MB (FLW-8100)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111068 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441452 ohm/um, via_r = 0.397424 ohm/cut, c = 0.121406 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-02 02:41:03 / Session: 0.60 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-02 02:41:03 / Session: 0.60 hr / Command: 0.00 hr / Memory: 614 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 92 shapes out of 92 total shapes.
Cached 5244 vias out of 5244 total vias.
Total 0.2100 seconds to build cellmap data
Total 0.0500 seconds to load 1863 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1863; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7114, cell height 0.6000, cell area 0.4269 for total 1863 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: clk (mode func corner fast) as 0.045000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: The RC mode used is VR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Warning: Buffert-tree root clk skipped, because it has no valid location
Warning: Buffert-tree root clk skipped, because it has no valid location
ZBUF_CTS_SANITY_CHECK_WARNING: Unable to create NBM for clk
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = fast, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN1 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN1 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 1.420800
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.023441
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.475000  Target = 0.0293230 (5.503 nominal)  MaxRC = 0.020201
Warning: Buffert-tree root clk skipped, because it has no valid location
bmap: stepx = 30000
Core Area = 12 X 12 ()
Warning: Buffert-tree root clk skipped, because it has no valid location
Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 0
 Number of Loads = 0
Warning: Buffert-tree root clk skipped, because it has no valid location
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.43 sec, cpu time is 0 hr : 0 min : 0.43 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 155, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.87 sec, cpu time is 0 hr : 0 min : 0.86 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 1964 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Clock cells info: buffer count: 0, buffer area: 0.00, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Fri May  2 02:41:06 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Initial DRC Fixing at Fri May  2 02:41:06 2025 (elapsed: 0:00:00)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Fri May  2 02:41:06 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: func root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.96 sec, cpu time is 0 hr : 0 min : 1.95 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0058            0.0000          cic/section_out3_reg[17]/CK
Shortest path:
  (0) 0.0000            0.0000          cic/output_register_reg[5]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0061            0.0000          cic/section_out3_reg[17]/CK
Shortest path:
  (0) 0.0000            0.0000          cic/output_register_reg[5]/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.97 sec, cpu time is 0 hr : 0 min : 1.97 sec.
Finished Optimization at Fri May  2 02:41:08 2025 (elapsed: 0:00:01)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 1.98 sec, cpu time is 0 hr : 0 min : 1.98 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Fri May  2 02:41:08 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Final DRC Fixing at Fri May  2 02:41:08 2025 (elapsed: 0:00:00)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Local skew optimization
************************************************************
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 1964, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.34     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0033  0.0033  0.0033  0.0033   fast
clk          Yes     0.0035  0.0035  0.0035  0.0035   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111068 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441452 ohm/um, via_r = 0.397424 ohm/cut, c = 0.121406 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Information: The run time for Solver based local skew opt: Initialization is 0 hr : 0 min : 0.58 sec, cpu time is 0 hr : 0 min : 0.58 sec. (CTS-104)
Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 3 engines
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.082863, elapsed 0.081465, speed up 1.017161.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 1964, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func_slow.
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_12' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: fast, id = 2
          isHold: wns = 0.032055, unweighted tns = 0.000000

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = -0.454601, unweighted tns = -55.036823
          isHold: wns = -0.017429, unweighted tns = -1.526618

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997738
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997740
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997632
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997616
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997481

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997589
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997608
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480
 CCD flow runtime: cpu 5.373341, elapsed 5.384671, speed up 0.997896.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for Solver based local skew opt is 0 hr : 0 min : 5.53 sec, cpu time is 0 hr : 0 min : 5.52 sec. (CTS-104)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Information: The run time for Solver based local skew opt: Wrap-up is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   33  Alloctr   33  Proc 5414 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   38  Proc 5414 
Net statistics:
Total number of nets     = 1964
Number of nets to route  = 1
Number of single or zero port nets = 2
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   38  Proc 5414 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.34     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   38  Alloctr   39  Proc 5414 
Net Count 1, Total HPWL 49 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL         49 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 5414 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   38  Alloctr   39  Proc 5414 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  106  Alloctr  107  Proc 5414 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 245.22
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.16
Initial. Layer M3 wire length = 174.10
Initial. Layer M4 wire length = 66.96
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 200
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 132
Initial. Via VIA34SQ_C count = 68
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  106  Alloctr  107  Proc 5414 

Congestion utilization per direction:
Average vertical track utilization   =  1.25 %
Peak    vertical track utilization   =  8.70 %
Average horizontal track utilization =  1.00 %
Peak    horizontal track utilization =  9.09 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  106  Alloctr  107  Proc 5414 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   73  Alloctr   73  Proc    0 
[GR: Done] Total (MB): Used  106  Alloctr  107  Proc 5414 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   65  Alloctr   65  Proc 5414 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 1964 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Local skew optimization is 0 hr : 0 min : 8.48 sec, cpu time is 0 hr : 0 min : 8.46 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:12.44u 00:00:00.44s 00:00:12.96e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0033  0.0033  0.0033  0.0033   fast
clk          Yes     0.0035  0.0035  0.0035  0.0035   slow

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-02 02:41:16 / Session: 0.60 hr / Command: 0.00 hr / Memory: 1413 MB (FLW-8100)

Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 1964 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111068 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441452 ohm/um, via_r = 0.397424 ohm/cut, c = 0.121406 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    95 s (  0.03 hr )  ELAPSE:  2166 s (  0.60 hr )  MEM-PEAK:  1413 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Clock-opt timing update complete          CPU:    95 s (  0.03 hr )  ELAPSE:  2166 s (  0.60 hr )  MEM-PEAK:  1413 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.4546    55.0368    277   0.0174     1.5266    154
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        6 257172.219
    2   *   0.4546    55.0368  55.0368    277   0.0174     1.5266    154        0     0.0000        6 257172.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4546    55.0368  55.0368    277   0.0174     1.5266    154        0     0.0000        6 257172.219       795.23       1863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.4546    55.0368  55.0368    277   0.0174     1.5266    154        0        6 257172.219       795.23       1863
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:    99 s (  0.03 hr )  ELAPSE:  2170 s (  0.60 hr )  MEM-PEAK:  1413 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_slow  WNS = 0.454601, TNS = 55.036822, NVP = 277
    Scenario func_fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:36:10     0.455    55.037   795.226     0.000    74.387         2       277         0     0.000      1413 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0800 seconds to build cellmap data
Total 0.0300 seconds to load 1863 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1863; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7114, cell height 0.6000, cell area 0.4269 for total 1863 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1         55.04       55.04      1.53         5        795.23   257172.22        1863              0.60      1413


Clock-opt optimization Phase 6 Iter  1         55.04       55.04      1.53         5        795.23   257172.22        1863              0.60      1413
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Clock-opt optimization Phase 6 Iter  2         55.04       55.04      1.53         5        795.23   257172.22        1863              0.60      1413
Warning: High fanout net "n781" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
Clock-opt optimization Phase 6 Iter  3         55.04       55.04      1.53         5        795.23   257172.22        1863              0.60      1413
Clock-opt optimization Phase 6 Iter  4         55.04       55.04      1.53         5        795.23   257172.22        1863              0.60      1413

Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (23/4)
INFO: Derive col count 5 from GR congestion map (23/4)
Convert timing mode ...
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 7 Iter  1         55.04       55.04      1.53         5        804.99   265831.91        1888              0.60      1413
Clock-opt optimization Phase 7 Iter  2         55.04       55.04      1.53         5        804.99   265831.91        1888              0.60      1413
Clock-opt optimization Phase 7 Iter  3         55.04       55.04      1.53         5        804.99   265831.91        1888              0.60      1413
Clock-opt optimization Phase 7 Iter  4         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Clock-opt optimization Phase 7 Iter  5         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter  6         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter  7         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter  8         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter  9         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 10         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 11         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 12         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 13         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 14         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 15         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 16         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 17         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 18         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413
Clock-opt optimization Phase 7 Iter 19         55.04       55.04      1.53         5        804.99   265831.91        1888              0.61      1413


Clock-opt optimization Phase 9 Iter  1          6.33        6.33      1.53         5        854.01   299436.97        1934              0.61      1413

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-02 02:41:47 / Session: 0.61 hr / Command: 0.01 hr / Memory: 1413 MB (FLW-8100)
Clock-opt optimization Phase 10 Iter  1         6.33        6.33      1.53         5        854.01   299436.97        1934              0.61      1413
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Final CTS reduces 0 scenarios for late condition, and 1 scenarios for early condition
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Layer M3: cached 92 shapes out of 267 total shapes.
Cached 5244 vias out of 5444 total vias.
Total 0.2000 seconds to build cellmap data
Total 0.0400 seconds to load 1934 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1934; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7360, cell height 0.6000, cell area 0.4416 for total 1934 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CCD will use corner slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 2035, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.31     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
There is no CTS reference for ICG cells
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 3 engines
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 15, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 20, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 35, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 35, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.075293, elapsed 0.075422, speed up 0.998290.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 2035, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, setup blocked , hold blocked 
          mode: func, id = 1
          corner: fast, id = 2
          isHold: wns = nan, unweighted tns = nan

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = -0.245490, unweighted tns = -6.341954
          isHold: wns = -0.017429, unweighted tns = -1.416276

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997611
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997607
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997459

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997811
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997830
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997631
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997591
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997736

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270
 CCD flow runtime: cpu 1.383260, elapsed 1.385591, speed up 0.998318.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 5418 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   41  Proc 5418 
Net statistics:
Total number of nets     = 2035
Number of nets to route  = 1
Number of single or zero port nets = 2
5 nets are fully connected,
 of which 4 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   42  Proc 5418 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.31     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   42  Alloctr   43  Proc 5418 
Net Count 1, Total HPWL 49 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL         49 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   42  Alloctr   43  Proc 5418 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   42  Alloctr   43  Proc 5418 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  110  Alloctr  111  Proc 5418 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 245.22
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.16
Initial. Layer M3 wire length = 174.10
Initial. Layer M4 wire length = 66.96
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 200
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 132
Initial. Via VIA34SQ_C count = 68
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  110  Alloctr  111  Proc 5418 

Congestion utilization per direction:
Average vertical track utilization   =  1.25 %
Peak    vertical track utilization   =  8.70 %
Average horizontal track utilization =  1.00 %
Peak    horizontal track utilization =  9.09 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  110  Proc 5418 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   73  Alloctr   73  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  110  Proc 5418 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   69  Proc 5418 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2035 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441106 ohm/um, via_r = 0.396601 ohm/cut, c = 0.121787 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 5.52 sec, cpu time is 0 hr : 0 min : 6.10 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Layer M3: cached 92 shapes out of 267 total shapes.
Cached 5244 vias out of 5444 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 112 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         1916        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1916
number of references:               112
number of site rows:                 56
number of locations attempted:    16517
number of locations failed:         676  (4.1%)

Legality of references at locations:
17 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   231       1781       441 ( 24.8%)        508       102 ( 20.1%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    17        136        48 ( 35.3%)         56        11 ( 19.6%)  SAEDRVT14_FDP_V2LP_0P5
     3         32         9 ( 28.1%)         16         3 ( 18.8%)  SAEDRVT14_OR2_4
     1         16         7 ( 43.8%)          8         4 ( 50.0%)  SAEDRVT14_ND3B_2
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  SAEDRVT14_NR2_4
     2         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_BUF_6
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_INV_S_6
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_U_0P5
     3         24         2 (  8.3%)         16         2 ( 12.5%)  SAEDRVT14_BUF_4
     4         32         3 (  9.4%)          8         1 ( 12.5%)  SAEDRVT14_BUF_S_3

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_U_0P5
     1         16         7 ( 43.8%)          8         4 ( 50.0%)  SAEDRVT14_ND3B_2
     1          8         3 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_2
     2         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_BUF_6
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_INV_S_6
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  SAEDRVT14_NR2_4
    17        136        48 ( 35.3%)         56        11 ( 19.6%)  SAEDRVT14_FDP_V2LP_0P5
     3         32         9 ( 28.1%)         16         3 ( 18.8%)  SAEDRVT14_OR2_4
     1          8         2 ( 25.0%)          0         0 (  0.0%)  SAEDRVT14_EO2_1P5
   231       1781       441 ( 24.8%)        508       102 ( 20.1%)  SAEDRVT14_FDPRBQ_V2LP_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1916 (19090 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.147 um ( 0.25 row height)
rms weighted cell displacement:   0.147 um ( 0.25 row height)
max cell displacement:            1.072 um ( 1.79 row height)
avg cell displacement:            0.056 um ( 0.09 row height)
avg weighted cell displacement:   0.056 um ( 0.09 row height)
number of cells moved:              469
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_2_inst_253 (SAEDRVT14_BUF_UCDC_0P5)
  Input location: (11.47,27.6)
  Legal location: (10.582,27)
  Displacement:   1.072 um ( 1.79 row height)
Cell: U2042 (SAEDRVT14_INV_0P5)
  Input location: (9.398,13.2)
  Legal location: (8.584,13.8)
  Displacement:   1.011 um ( 1.69 row height)
Cell: ZBUF_24119_inst_228 (SAEDRVT14_BUF_8)
  Input location: (9.472,13.2)
  Legal location: (8.732,12.6)
  Displacement:   0.953 um ( 1.59 row height)
Cell: ZBUF_78_inst_263 (SAEDRVT14_BUF_4)
  Input location: (8.954,32.4)
  Legal location: (8.288,33)
  Displacement:   0.896 um ( 1.49 row height)
Cell: ZBUF_1582_inst_225 (SAEDRVT14_BUF_8)
  Input location: (9.694,13.2)
  Legal location: (10.36,13.8)
  Displacement:   0.896 um ( 1.49 row height)
Cell: U1775 (SAEDRVT14_NR2_ISO_1)
  Input location: (6.068,33)
  Legal location: (6.956,33)
  Displacement:   0.888 um ( 1.48 row height)
Cell: ZBUF_501_inst_236 (SAEDRVT14_BUF_U_0P5)
  Input location: (9.472,13.2)
  Legal location: (8.88,13.8)
  Displacement:   0.843 um ( 1.40 row height)
Cell: U1623 (SAEDRVT14_ND2_CDC_1)
  Input location: (12.358,28.2)
  Legal location: (13.172,28.2)
  Displacement:   0.814 um ( 1.36 row height)
Cell: ZBUF_46_inst_284 (SAEDRVT14_BUF_S_0P75)
  Input location: (5.402,33)
  Legal location: (4.884,32.4)
  Displacement:   0.793 um ( 1.32 row height)
Cell: U2324 (SAEDRVT14_ND2_ECO_1)
  Input location: (1.332,28.8)
  Legal location: (0.814,29.4)
  Displacement:   0.793 um ( 1.32 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.27 sec, cpu time is 0 hr : 0 min : 1.27 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.71u 00:00:00.63s 00:00:07.82e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0800 seconds to build cellmap data
Total 0.0200 seconds to load 1934 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1934; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7360, cell height 0.6000, cell area 0.4416 for total 1934 placed and application fixed cells
Information: Current block utilization is '0.75560', effective utilization is '0.75489'. (OPT-055)

    Scenario func_slow  WNS = 0.249293, TNS = 6.508666, NVP = 63

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:36:44     0.249     6.509   854.011     0.000     0.000        73       277         0     0.000      1413 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-02 02:41:56 / Session: 0.61 hr / Command: 0.01 hr / Memory: 1413 MB (FLW-8100)


Clock-opt optimization Phase 12 Iter  1         6.51        6.51      1.53         5        854.01   299436.97        1934              0.61      1413

Enable dominated scenarios

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization complete                 6.51        6.51      1.53         5        854.01   299436.97        1934              0.61      1413
Co-efficient Ratio Summary:
4.193421640515  6.578033676312  2.479634780859  7.744104240401  0.485050001096  3.179565985346  5.567229154587  2.894454387461  6.565921217863  9.017937105874  3.129387021708  9.863408021300  6.078209264085
2.744208386583  8.318110107589  9.699220529665  2.464640650064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578393224  7.891065139987  2.191104625145  0.963810441094
2.700148488241  3.840455567022  3.750201556741  7.663475542299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111112371  4.726994517667  7.205104034618  8.278437698268
1.183725123254  3.334437587820  5.867600810208  7.173893785364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.256555433154  1.226250426675  7.050538294780
2.403928197184  6.139852176934  4.100210698090  1.274714889655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.645085124449  6.381651053032  9.187567422495
0.513656710174  5.027570240442  6.119813078083  6.181478612107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.491391598274  3.368469795017  4.897204949020
6.860149268905  2.000104683571  9.095345539569  2.197047009512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.601659608653  7.173418119633  9.939655108373
3.617852796502  8.946772287419  1.169969182564  4.529942956262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.036974639388  5.811594067382  5.826823283342
4.349383216354  0.216216568174  9.612142072384  7.311152082104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.426406047076  2.804108878631  1.265493452200
0.417760337452  1.833872015848  6.448557387945  4.848379412548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.533686236298  2.764651370557  9.324309338770
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2035 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112232 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441106 ohm/um, via_r = 0.396601 ohm/cut, c = 0.121827 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.2495     6.5213     63   0.0174     1.3909    145
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 299436.969
    2   *   0.2495     6.5213   6.5213     63   0.0174     1.3909    145        0     0.0000        0 299436.969
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2495     6.5213   6.5213     63   0.0174     1.3909    145        0     0.0000        0 299436.969       854.01       1934
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.2495     6.5213   6.5213     63   0.0174     1.3909    145        0        0 299436.969       854.01       1934

Clock-opt command complete                CPU:   134 s (  0.04 hr )  ELAPSE:  2205 s (  0.61 hr )  MEM-PEAK:  1413 MB
Clock-opt command statistics  CPU=40 sec (0.01 hr) ELAPSED=40 sec (0.01 hr) MEM-PEAK=1.380 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-02 02:41:57 / Session: 0.61 hr / Command: 0.01 hr / Memory: 1413 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-05-02 02:41:57 / Session: 0.61 hr / Command: 0.01 hr / Memory: 1413 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-05-02 02:41:57 / Session: 0.61 hr / Command: 0.01 hr / Memory: 1413 MB (FLW-8100)
Clock-opt optimization Phase 16 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              0.61      1413
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 5418 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   41  Proc 5418 
Net statistics:
Total number of nets     = 2035
Number of nets to route  = 1
Number of single or zero port nets = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   42  Proc 5418 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.30     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   42  Alloctr   43  Proc 5418 
Net Count 1, Total HPWL 49 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL         49 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   42  Alloctr   43  Proc 5418 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  218  Alloctr  219  Proc 5418 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  218  Alloctr  219  Proc 5418 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 246.19
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.16
Initial. Layer M3 wire length = 176.82
Initial. Layer M4 wire length = 65.20
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 200
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 133
Initial. Via VIA34SQ_C count = 67
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  218  Alloctr  219  Proc 5418 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 246.19
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 4.16
phase1. Layer M3 wire length = 176.82
phase1. Layer M4 wire length = 65.20
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 200
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 133
phase1. Via VIA34SQ_C count = 67
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  218  Alloctr  219  Proc 5418 

Congestion utilization per direction:
Average vertical track utilization   =  1.29 %
Peak    vertical track utilization   =  8.70 %
Average horizontal track utilization =  1.00 %
Peak    horizontal track utilization =  9.09 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  218  Alloctr  218  Proc 5418 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  181  Alloctr  181  Proc    0 
[GR: Done] Total (MB): Used  218  Alloctr  218  Proc 5418 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   69  Proc 5418 

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   33  Alloctr   33  Proc 5418 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 403 of 697


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   34  Alloctr   35  Proc 5418 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   34  Alloctr   35  Proc 5418 

Number of wires with overlap after iteration 1 = 257 of 567


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 257                  VIA12SQ_C: 0
Number of M3 wires: 220                  VIA23SQ_C: 191
Number of M4 wires: 86           VIA34SQ_C: 121
Number of M5 wires: 4            VIA45SQ: 8
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 567               vias: 320

Total M1 wire length: 0.0
Total M2 wire length: 53.4
Total M3 wire length: 209.6
Total M4 wire length: 86.0
Total M5 wire length: 1.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 350.3

Longest M1 wire length: 0.0
Longest M2 wire length: 1.5
Longest M3 wire length: 4.6
Longest M4 wire length: 2.8
Longest M5 wire length: 0.5
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   32  Alloctr   34  Proc 5418 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 5418 
Total number of nets = 2035, of which 0 are not extracted
Total number of open nets = 2030, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  13/36 Partitions, Violations =  111
Routed  14/36 Partitions, Violations =  186
Routed  15/36 Partitions, Violations =  251
Routed  16/36 Partitions, Violations =  259
Routed  17/36 Partitions, Violations =  277
Routed  18/36 Partitions, Violations =  335
Routed  19/36 Partitions, Violations =  388
Routed  20/36 Partitions, Violations =  456
Routed  21/36 Partitions, Violations =  482
Routed  22/36 Partitions, Violations =  517
Routed  23/36 Partitions, Violations =  575
Routed  24/36 Partitions, Violations =  615
Routed  25/36 Partitions, Violations =  615
Routed  26/36 Partitions, Violations =  663
Routed  27/36 Partitions, Violations =  663
Routed  28/36 Partitions, Violations =  704
Routed  29/36 Partitions, Violations =  704
Routed  30/36 Partitions, Violations =  746
Routed  31/36 Partitions, Violations =  746
Routed  32/36 Partitions, Violations =  768
Routed  33/36 Partitions, Violations =  792
Routed  34/36 Partitions, Violations =  792
Routed  35/36 Partitions, Violations =  799
Routed  36/36 Partitions, Violations =  799

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      799
        Diff net spacing : 305
        Double pattern hard mask space : 101
        End of line enclosure : 6
        Less than minimum area : 55
        Off-grid : 36
        Same net via-cut spacing : 24
        Short : 272

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 0] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/41 Partitions, Violations =   794
Routed  2/41 Partitions, Violations =   795
Routed  3/41 Partitions, Violations =   783
Routed  4/41 Partitions, Violations =   783
Routed  5/41 Partitions, Violations =   773
Routed  6/41 Partitions, Violations =   754
Routed  7/41 Partitions, Violations =   751
Routed  8/41 Partitions, Violations =   751
Routed  9/41 Partitions, Violations =   736
Routed  10/41 Partitions, Violations =  736
Routed  11/41 Partitions, Violations =  736
Routed  12/41 Partitions, Violations =  737
Routed  13/41 Partitions, Violations =  738
Routed  14/41 Partitions, Violations =  724
Routed  15/41 Partitions, Violations =  703
Routed  16/41 Partitions, Violations =  700
Routed  17/41 Partitions, Violations =  700
Routed  18/41 Partitions, Violations =  703
Routed  19/41 Partitions, Violations =  687
Routed  20/41 Partitions, Violations =  669
Routed  21/41 Partitions, Violations =  662
Routed  22/41 Partitions, Violations =  654
Routed  23/41 Partitions, Violations =  643
Routed  24/41 Partitions, Violations =  649
Routed  25/41 Partitions, Violations =  655
Routed  26/41 Partitions, Violations =  667
Routed  27/41 Partitions, Violations =  655
Routed  28/41 Partitions, Violations =  655
Routed  29/41 Partitions, Violations =  655
Routed  30/41 Partitions, Violations =  642
Routed  31/41 Partitions, Violations =  646
Routed  32/41 Partitions, Violations =  639
Routed  33/41 Partitions, Violations =  626
Routed  34/41 Partitions, Violations =  614
Routed  35/41 Partitions, Violations =  609
Routed  36/41 Partitions, Violations =  597
Routed  37/41 Partitions, Violations =  597
Routed  38/41 Partitions, Violations =  565
Routed  39/41 Partitions, Violations =  568
Routed  40/41 Partitions, Violations =  568
Routed  41/41 Partitions, Violations =  571

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      571
        Diff net spacing : 241
        Double pattern hard mask space : 42
        Less than minimum area : 77
        Off-grid : 56
        Same net via-cut spacing : 37
        Short : 118

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[Iter 1] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 1] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 1 with 41 parts

Start DR iteration 2: non-uniform partition
Routed  1/33 Partitions, Violations =   575
Routed  2/33 Partitions, Violations =   574
Routed  3/33 Partitions, Violations =   571
Routed  4/33 Partitions, Violations =   556
Routed  5/33 Partitions, Violations =   556
Routed  6/33 Partitions, Violations =   549
Routed  7/33 Partitions, Violations =   550
Routed  8/33 Partitions, Violations =   545
Routed  9/33 Partitions, Violations =   543
Routed  10/33 Partitions, Violations =  544
Routed  11/33 Partitions, Violations =  548
Routed  12/33 Partitions, Violations =  550
Routed  13/33 Partitions, Violations =  544
Routed  14/33 Partitions, Violations =  543
Routed  15/33 Partitions, Violations =  553
Routed  16/33 Partitions, Violations =  552
Routed  17/33 Partitions, Violations =  557
Routed  18/33 Partitions, Violations =  545
Routed  19/33 Partitions, Violations =  544
Routed  20/33 Partitions, Violations =  547
Routed  21/33 Partitions, Violations =  562
Routed  22/33 Partitions, Violations =  564
Routed  23/33 Partitions, Violations =  571
Routed  24/33 Partitions, Violations =  559
Routed  25/33 Partitions, Violations =  559
Routed  26/33 Partitions, Violations =  555
Routed  27/33 Partitions, Violations =  563
Routed  28/33 Partitions, Violations =  559
Routed  29/33 Partitions, Violations =  564
Routed  30/33 Partitions, Violations =  562
Routed  31/33 Partitions, Violations =  565
Routed  32/33 Partitions, Violations =  580
Routed  33/33 Partitions, Violations =  575

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      575
        Diff net spacing : 225
        Double pattern hard mask space : 61
        Double pattern soft mask space : 1
        End of line enclosure : 1
        Less than minimum area : 58
        Off-grid : 44
        Same net spacing : 2
        Same net via-cut spacing : 28
        Short : 155

[Iter 2] Elapsed real time: 0:00:11 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 2] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 2] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 2 with 33 parts

Start DR iteration 3: non-uniform partition
Routed  1/31 Partitions, Violations =   565
Routed  2/31 Partitions, Violations =   589
Routed  3/31 Partitions, Violations =   590
Routed  4/31 Partitions, Violations =   592
Routed  5/31 Partitions, Violations =   595
Routed  6/31 Partitions, Violations =   572
Routed  7/31 Partitions, Violations =   574
Routed  8/31 Partitions, Violations =   577
Routed  9/31 Partitions, Violations =   586
Routed  10/31 Partitions, Violations =  586
Routed  11/31 Partitions, Violations =  583
Routed  12/31 Partitions, Violations =  582
Routed  13/31 Partitions, Violations =  583
Routed  14/31 Partitions, Violations =  593
Routed  15/31 Partitions, Violations =  600
Routed  16/31 Partitions, Violations =  603
Routed  17/31 Partitions, Violations =  608
Routed  18/31 Partitions, Violations =  608
Routed  19/31 Partitions, Violations =  598
Routed  20/31 Partitions, Violations =  601
Routed  21/31 Partitions, Violations =  593
Routed  22/31 Partitions, Violations =  582
Routed  23/31 Partitions, Violations =  595
Routed  24/31 Partitions, Violations =  604
Routed  25/31 Partitions, Violations =  598
Routed  26/31 Partitions, Violations =  589
Routed  27/31 Partitions, Violations =  588
Routed  28/31 Partitions, Violations =  589
Routed  29/31 Partitions, Violations =  594
Routed  30/31 Partitions, Violations =  592
Routed  31/31 Partitions, Violations =  576

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      576
        Diff net spacing : 224
        Double pattern hard mask space : 65
        Double pattern soft mask space : 2
        Less than minimum area : 57
        Off-grid : 46
        Same net spacing : 1
        Same net via-cut spacing : 31
        Short : 150

[Iter 3] Elapsed real time: 0:00:18 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 3] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 3] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 3 with 31 parts

Start DR iteration 4: non-uniform partition
Routed  1/32 Partitions, Violations =   576
Routed  2/32 Partitions, Violations =   588
Routed  3/32 Partitions, Violations =   593
Routed  4/32 Partitions, Violations =   589
Routed  5/32 Partitions, Violations =   577
Routed  6/32 Partitions, Violations =   580
Routed  7/32 Partitions, Violations =   576
Routed  8/32 Partitions, Violations =   580
Routed  9/32 Partitions, Violations =   581
Routed  10/32 Partitions, Violations =  575
Routed  11/32 Partitions, Violations =  570
Routed  12/32 Partitions, Violations =  577
Routed  13/32 Partitions, Violations =  589
Routed  14/32 Partitions, Violations =  580
Routed  15/32 Partitions, Violations =  572
Routed  16/32 Partitions, Violations =  585
Routed  17/32 Partitions, Violations =  573
Routed  18/32 Partitions, Violations =  563
Routed  19/32 Partitions, Violations =  546
Routed  20/32 Partitions, Violations =  555
Routed  21/32 Partitions, Violations =  566
Routed  22/32 Partitions, Violations =  562
Routed  23/32 Partitions, Violations =  561
Routed  24/32 Partitions, Violations =  543
Routed  25/32 Partitions, Violations =  551
Routed  26/32 Partitions, Violations =  551
Routed  27/32 Partitions, Violations =  558
Routed  28/32 Partitions, Violations =  554
Routed  29/32 Partitions, Violations =  551
Routed  30/32 Partitions, Violations =  552
Routed  31/32 Partitions, Violations =  548
Routed  32/32 Partitions, Violations =  555

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      555
        Diff net spacing : 230
        Double pattern hard mask space : 60
        Less than minimum area : 59
        Off-grid : 36
        Same net via-cut spacing : 25
        Short : 145

[Iter 4] Elapsed real time: 0:00:26 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:26
[Iter 4] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 4] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 4 with 32 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 3/4 Partitions, Violations =    553
Checked 4/4 Partitions, Violations =    547

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    547
Checked 2/4 Partitions, Violations =    547
Checked 3/4 Partitions, Violations =    547
Checked 4/4 Partitions, Violations =    547
[DRC CHECK] Elapsed real time: 0:00:27 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[DRC CHECK] Stage (MB): Used   63  Alloctr   63  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   97  Proc 5418 
Start DR iteration 5: non-uniform partition
Routed  1/27 Partitions, Violations =   552
Routed  2/27 Partitions, Violations =   553
Routed  3/27 Partitions, Violations =   561
Routed  4/27 Partitions, Violations =   558
Routed  5/27 Partitions, Violations =   560
Routed  6/27 Partitions, Violations =   565
Routed  7/27 Partitions, Violations =   559
Routed  8/27 Partitions, Violations =   552
Routed  9/27 Partitions, Violations =   542
Routed  10/27 Partitions, Violations =  535
Routed  11/27 Partitions, Violations =  540
Routed  12/27 Partitions, Violations =  536
Routed  13/27 Partitions, Violations =  538
Routed  14/27 Partitions, Violations =  530
Routed  15/27 Partitions, Violations =  537
Routed  16/27 Partitions, Violations =  534
Routed  17/27 Partitions, Violations =  537
Routed  18/27 Partitions, Violations =  545
Routed  19/27 Partitions, Violations =  545
Routed  20/27 Partitions, Violations =  557
Routed  21/27 Partitions, Violations =  555
Routed  22/27 Partitions, Violations =  554
Routed  23/27 Partitions, Violations =  550
Routed  24/27 Partitions, Violations =  554
Routed  25/27 Partitions, Violations =  552
Routed  26/27 Partitions, Violations =  537
Routed  27/27 Partitions, Violations =  545

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      545
        Diff net spacing : 236
        Double pattern hard mask space : 38
        Double pattern soft mask space : 1
        Less than minimum area : 69
        Local double pattern cycle : 2
        Off-grid : 53
        Same net spacing : 1
        Same net via-cut spacing : 33
        Short : 112

[Iter 5] Elapsed real time: 0:00:37 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:37
[Iter 5] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 5] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 5 with 27 parts

Start DR iteration 6: non-uniform partition
Routed  1/29 Partitions, Violations =   555
Routed  2/29 Partitions, Violations =   554
Routed  3/29 Partitions, Violations =   568
Routed  4/29 Partitions, Violations =   560
Routed  5/29 Partitions, Violations =   570
Routed  6/29 Partitions, Violations =   575
Routed  7/29 Partitions, Violations =   576
Routed  8/29 Partitions, Violations =   568
Routed  9/29 Partitions, Violations =   560
Routed  10/29 Partitions, Violations =  556
Routed  11/29 Partitions, Violations =  553
Routed  12/29 Partitions, Violations =  556
Routed  13/29 Partitions, Violations =  552
Routed  14/29 Partitions, Violations =  548
Routed  15/29 Partitions, Violations =  543
Routed  16/29 Partitions, Violations =  547
Routed  17/29 Partitions, Violations =  548
Routed  18/29 Partitions, Violations =  541
Routed  19/29 Partitions, Violations =  544
Routed  20/29 Partitions, Violations =  546
Routed  21/29 Partitions, Violations =  550
Routed  22/29 Partitions, Violations =  548
Routed  23/29 Partitions, Violations =  546
Routed  24/29 Partitions, Violations =  530
Routed  25/29 Partitions, Violations =  521
Routed  26/29 Partitions, Violations =  533
Routed  27/29 Partitions, Violations =  537
Routed  28/29 Partitions, Violations =  541
Routed  29/29 Partitions, Violations =  533

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      533
        Diff net spacing : 237
        Double pattern hard mask space : 34
        Double pattern soft mask space : 3
        End of line enclosure : 1
        Less than minimum area : 67
        Off-grid : 45
        Same net via-cut spacing : 30
        Short : 116

[Iter 6] Elapsed real time: 0:00:50 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:50 total=0:00:50
[Iter 6] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 6] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 6 with 29 parts

Start DR iteration 7: non-uniform partition
Routed  1/29 Partitions, Violations =   532
Routed  2/29 Partitions, Violations =   519
Routed  3/29 Partitions, Violations =   511
Routed  4/29 Partitions, Violations =   510
Routed  5/29 Partitions, Violations =   522
Routed  6/29 Partitions, Violations =   513
Routed  7/29 Partitions, Violations =   522
Routed  8/29 Partitions, Violations =   503
Routed  9/29 Partitions, Violations =   501
Routed  10/29 Partitions, Violations =  506
Routed  11/29 Partitions, Violations =  497
Routed  12/29 Partitions, Violations =  505
Routed  13/29 Partitions, Violations =  511
Routed  14/29 Partitions, Violations =  515
Routed  15/29 Partitions, Violations =  512
Routed  16/29 Partitions, Violations =  510
Routed  17/29 Partitions, Violations =  514
Routed  18/29 Partitions, Violations =  507
Routed  19/29 Partitions, Violations =  525
Routed  20/29 Partitions, Violations =  545
Routed  21/29 Partitions, Violations =  561
Routed  22/29 Partitions, Violations =  565
Routed  23/29 Partitions, Violations =  566
Routed  24/29 Partitions, Violations =  563
Routed  25/29 Partitions, Violations =  560
Routed  26/29 Partitions, Violations =  573
Routed  27/29 Partitions, Violations =  567
Routed  28/29 Partitions, Violations =  560
Routed  29/29 Partitions, Violations =  551

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      551
        Diff net spacing : 229
        Double pattern hard mask space : 46
        Double pattern soft mask space : 2
        Less than minimum area : 63
        Off-grid : 47
        Same net via-cut spacing : 33
        Short : 131

[Iter 7] Elapsed real time: 0:01:06 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:01:06 total=0:01:07
[Iter 7] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 7] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 7 with 29 parts

Start DR iteration 8: non-uniform partition
Routed  1/25 Partitions, Violations =   557
Routed  2/25 Partitions, Violations =   553
Routed  3/25 Partitions, Violations =   551
Routed  4/25 Partitions, Violations =   554
Routed  5/25 Partitions, Violations =   561
Routed  6/25 Partitions, Violations =   548
Routed  7/25 Partitions, Violations =   554
Routed  8/25 Partitions, Violations =   563
Routed  9/25 Partitions, Violations =   548
Routed  10/25 Partitions, Violations =  554
Routed  11/25 Partitions, Violations =  555
Routed  12/25 Partitions, Violations =  560
Routed  13/25 Partitions, Violations =  549
Routed  14/25 Partitions, Violations =  563
Routed  15/25 Partitions, Violations =  562
Routed  16/25 Partitions, Violations =  561
Routed  17/25 Partitions, Violations =  554
Routed  18/25 Partitions, Violations =  529
Routed  19/25 Partitions, Violations =  528
Routed  20/25 Partitions, Violations =  537
Routed  21/25 Partitions, Violations =  519
Routed  22/25 Partitions, Violations =  519
Routed  23/25 Partitions, Violations =  533
Routed  24/25 Partitions, Violations =  520
Routed  25/25 Partitions, Violations =  519

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      519
        Diff net spacing : 228
        Double pattern hard mask space : 27
        End of line enclosure : 2
        Less than minimum area : 68
        Off-grid : 46
        Same net via-cut spacing : 34
        Short : 114

[Iter 8] Elapsed real time: 0:01:20 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:01:19 total=0:01:21
[Iter 8] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 8] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 8 with 25 parts

Start DR iteration 9: non-uniform partition
Routed  1/25 Partitions, Violations =   526
Routed  2/25 Partitions, Violations =   527
Routed  3/25 Partitions, Violations =   531
Routed  4/25 Partitions, Violations =   536
Routed  5/25 Partitions, Violations =   529
Routed  6/25 Partitions, Violations =   538
Routed  7/25 Partitions, Violations =   526
Routed  8/25 Partitions, Violations =   534
Routed  9/25 Partitions, Violations =   556
Routed  10/25 Partitions, Violations =  553
Routed  11/25 Partitions, Violations =  535
Routed  12/25 Partitions, Violations =  538
Routed  13/25 Partitions, Violations =  537
Routed  14/25 Partitions, Violations =  545
Routed  15/25 Partitions, Violations =  545
Routed  16/25 Partitions, Violations =  539
Routed  17/25 Partitions, Violations =  550
Routed  18/25 Partitions, Violations =  543
Routed  19/25 Partitions, Violations =  546
Routed  20/25 Partitions, Violations =  562
Routed  21/25 Partitions, Violations =  562
Routed  22/25 Partitions, Violations =  562
Routed  23/25 Partitions, Violations =  563
Routed  24/25 Partitions, Violations =  555
Routed  25/25 Partitions, Violations =  555

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      555
        Diff net spacing : 234
        Double pattern hard mask space : 35
        Double pattern soft mask space : 3
        End of line enclosure : 3
        Less than minimum area : 74
        Off-grid : 51
        Same net spacing : 1
        Same net via-cut spacing : 40
        Short : 114

[Iter 9] Elapsed real time: 0:01:37 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:01:37 total=0:01:38
[Iter 9] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 9] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 9 with 25 parts

Start DR iteration 10: non-uniform partition
Routed  1/23 Partitions, Violations =   553
Routed  2/23 Partitions, Violations =   546
Routed  3/23 Partitions, Violations =   543
Routed  4/23 Partitions, Violations =   557
Routed  5/23 Partitions, Violations =   552
Routed  6/23 Partitions, Violations =   545
Routed  7/23 Partitions, Violations =   549
Routed  8/23 Partitions, Violations =   561
Routed  9/23 Partitions, Violations =   564
Routed  10/23 Partitions, Violations =  561
Routed  11/23 Partitions, Violations =  562
Routed  12/23 Partitions, Violations =  586
Routed  13/23 Partitions, Violations =  578
Routed  14/23 Partitions, Violations =  571
Routed  15/23 Partitions, Violations =  563
Routed  16/23 Partitions, Violations =  565
Routed  17/23 Partitions, Violations =  552
Routed  18/23 Partitions, Violations =  550
Routed  19/23 Partitions, Violations =  552
Routed  20/23 Partitions, Violations =  547
Routed  21/23 Partitions, Violations =  549
Routed  22/23 Partitions, Violations =  559
Routed  23/23 Partitions, Violations =  562

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      562
        Diff net spacing : 229
        Double pattern hard mask space : 48
        End of line enclosure : 1
        Less than minimum area : 66
        Off-grid : 47
        Same net spacing : 2
        Same net via-cut spacing : 37
        Short : 132

[Iter 10] Elapsed real time: 0:01:53 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:01:53 total=0:01:55
[Iter 10] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 10] Total (MB): Used   95  Alloctr   97  Proc 5418 

End DR iteration 10 with 23 parts

Stop DR since not converging

Information: Filtered 34 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:01:53 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:01:53 total=0:01:55
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   33  Alloctr   34  Proc 5418 
[DR: Done] Elapsed real time: 0:01:53 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:01:53 total=0:01:55
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   33  Alloctr   34  Proc 5418 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 73 aligned/redundant DRCs. (ZRT-305)

DR finished with 489 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      489
        Diff net spacing : 223
        Double pattern hard mask space : 15
        End of line enclosure : 1
        Less than minimum area : 66
        Off-grid : 47
        Same net spacing : 2
        Same net via-cut spacing : 37
        Short : 98



Total Wire Length =                    340 micron
Total Number of Contacts =             303
Total Number of Wires =                458
Total Number of PtConns =              35
Total Number of Routed Wires =       458
Total Routed Wire Length =           333 micron
Total Number of Routed Contacts =       303
        Layer               M1 :          0 micron
        Layer               M2 :         60 micron
        Layer               M3 :        195 micron
        Layer               M4 :         85 micron
        Layer               M5 :          0 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA34SQ_C :         13
        Via     VIA34SQ_C(rot) :         15
        Via        VIA34BAR1_C :          1
        Via          VIA34LG_C :          1
        Via       VIA34SQ(rot) :          4
        Via   VIA3_34SQ_C(rot) :          2
        Via          VIA3_34SQ :          4
        Via     VIA3_34SQ(rot) :         44
        Via          VIA23SQ_C :        206
        Via        VIA2_33SQ_C :          3
        Via        VIA23_3SQ_C :          8
        Via      VIA2_33_3SQ_C :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 303 vias)
 
    Layer VIA2       =  0.00% (0      / 219     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (219     vias)
    Layer VIA3       =  0.00% (0      / 84      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (84      vias)
 
  Total double via conversion rate    =  0.00% (0 / 303 vias)
 
    Layer VIA2       =  0.00% (0      / 219     vias)
    Layer VIA3       =  0.00% (0      / 84      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 303 vias)
 
    Layer VIA2       =  0.00% (0      / 219     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (219     vias)
    Layer VIA3       =  0.00% (0      / 84      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (84      vias)
 

Total number of nets = 2035
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 489
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-05-02 02:43:52 / Session: 0.64 hr / Command: 0.05 hr / Memory: 1413 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-05-02 02:43:52 / Session: 0.64 hr / Command: 0.05 hr / Memory: 1413 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-05-02 02:43:52 / Session: 0.64 hr / Command: 0.05 hr / Memory: 1413 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2035 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112232 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441106 ohm/um, via_r = 0.396601 ohm/cut, c = 0.121827 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   250 s (  0.07 hr )  ELAPSE:  2322 s (  0.64 hr )  MEM-PEAK:  1413 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 2035 signal nets.

Clock-opt timing update complete          CPU:   250 s (  0.07 hr )  ELAPSE:  2322 s (  0.64 hr )  MEM-PEAK:  1413 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.2489     6.5335     63   0.0176     1.4727    148
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 299436.969
    2   *   0.2489     6.5335   6.5335     63   0.0176     1.4727    148        0     0.0000        0 299436.969
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2489     6.5335   6.5335     63   0.0176     1.4727    148        0     0.0000        0 299436.969       854.01       1934
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.2489     6.5335   6.5335     63   0.0176     1.4727    148        0        0 299436.969       854.01       1934
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   255 s (  0.07 hr )  ELAPSE:  2326 s (  0.65 hr )  MEM-PEAK:  1413 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)


Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Total 0.0300 seconds to load 1934 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1934; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2035 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2036 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7360, cell height 0.6000, cell area 0.4416 for total 1934 placed and application fixed cells
Clock-opt optimization Phase 21 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              0.65      1413
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 22 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              0.65      1413
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 22 Iter  2         6.51        6.51      1.39         5        854.01   299436.97        1934              0.65      1413
Clock-opt optimization Phase 22 Iter  3         6.51        6.51      1.39         5        854.01   299436.97        1934              0.65      1413

Clock-opt optimization Phase 23 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              0.65      1413

CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (23/4)
INFO: Derive col count 5 from GR congestion map (23/4)
Convert timing mode ...
Clock-opt optimization Phase 24 Iter  1         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter  2         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter  3         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter  4         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 24 Iter  5         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter  6         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter  7         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter  8         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter  9         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 10         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 11         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 12         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 13         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 14         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 15         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 16         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 17         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 18         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter 19         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 20         6.51        6.51      1.39         5        854.01   297098.69        1934              0.65      1413
Clock-opt optimization Phase 24 Iter 21         6.51        6.51      1.39         5        854.01   297098.69        1934              0.66      1413
Clock-opt optimization Phase 24 Iter 22         6.51        6.51      1.39         5        854.01   297098.69        1934              0.66      1413
Clock-opt optimization Phase 24 Iter 23         6.51        6.51      1.39         5        854.01   297098.69        1934              0.66      1413
Clock-opt optimization Phase 24 Iter 24         6.51        6.51      1.39         5        854.01   297098.69        1934              0.66      1413
Clock-opt optimization Phase 24 Iter 25         6.51        6.51      1.39         5        854.01   297098.69        1934              0.66      1413
Clock-opt optimization Phase 24 Iter 26         6.51        6.51      1.39         5        854.01   297098.69        1934              0.66      1413
Clock-opt optimization Phase 24 Iter 27         6.51        6.51      1.39         5        854.01   297098.69        1934              0.66      1413
Clock-opt optimization Phase 24 Iter 28         6.51        6.51      1.39         5        854.01   297098.69        1934              0.67      1413
Clock-opt optimization Phase 24 Iter 29         6.51        6.51      1.39         5        854.01   297098.69        1934              0.67      1413
Clock-opt optimization Phase 24 Iter 30         6.51        6.51      1.39         5        854.01   297098.69        1934              0.67      1413


Clock-opt optimization Phase 26 Iter  1         4.14        4.14      1.39         5        939.30   337250.50        2286              0.67      1413
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 27 Iter  1         4.04        4.04      1.39         5        918.30   323042.41        2287              0.67      1413

Clock-opt optimization Phase 28 Iter  1         4.04        4.04      1.33         5        908.53   318525.34        2252              0.67      1413
Clock-opt optimization Phase 28 Iter  2         4.04        4.04      1.33         5        908.53   318525.34        2252              0.68      1413

Clock-opt optimization Phase 29 Iter  1         4.04        4.04      1.33         5        911.46   306460.56        2252              0.68      1413
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 29 Iter  2         4.04        4.04      1.33         5        911.46   306460.56        2252              0.68      1413
Clock-opt optimization Phase 29 Iter  3         4.04        4.04      1.33         5        911.46   306460.56        2252              0.68      1413

Clock-opt optimization Phase 30 Iter  1         3.97        3.97      1.37         5        911.46   306460.56        2252              0.68      1413
Clock-opt optimization Phase 30 Iter  2         3.97        3.97      1.37         5        911.46   306460.56        2252              0.68      1413
Clock-opt optimization Phase 30 Iter  3         3.97        3.97      1.37         5        911.46   306460.56        2252              0.68      1413
Clock-opt optimization Phase 30 Iter  4         3.97        3.97      1.37         5        911.46   306460.56        2252              0.68      1413




Clock-opt optimization Phase 34 Iter  1         3.97        3.97      0.09         5        956.35   319494.53        2405              0.68      1413
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Total 0.0400 seconds to load 2405 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2725 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2726 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
Information: Current block utilization is '0.84600', effective utilization is '0.84535'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Snapped 2405 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 18 cells remain unaligned.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5418 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Read DB] Total (MB): Used   44  Alloctr   45  Proc 5418 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   46  Proc 5418 
Net statistics:
Total number of nets     = 2476
Number of nets to route  = 2416
Number of single or zero port nets = 2
58 nets are fully connected,
 of which 58 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   47  Proc 5418 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.32     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   46  Alloctr   47  Proc 5418 
Net Count 2416, Total HPWL 8570 microns
HPWL   0 ~  100 microns: Net Count     2416     Total HPWL       8570 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   46  Alloctr   47  Proc 5418 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  151  Proc 5418 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  151  Alloctr  152  Proc 5418 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4679 Max = 20 GRCs =   895 (84.59%)
Initial. H routing: Overflow =   846 Max = 16 (GRCs =  2) GRCs =   256 (48.39%)
Initial. V routing: Overflow =  3832 Max = 20 (GRCs =  1) GRCs =   639 (120.79%)
Initial. M1         Overflow =   284 Max =  8 (GRCs =  3) GRCs =   102 (19.28%)
Initial. M2         Overflow =   613 Max = 16 (GRCs =  1) GRCs =   153 (28.92%)
Initial. M3         Overflow =  3541 Max = 20 (GRCs =  1) GRCs =   525 (99.24%)
Initial. M4         Overflow =   231 Max = 16 (GRCs =  1) GRCs =   102 (19.28%)
Initial. M5         Overflow =     7 Max =  3 (GRCs =  1) GRCs =    12 (2.27%)
Initial. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.19%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9207.57
Initial. Layer M1 wire length = 715.92
Initial. Layer M2 wire length = 1830.60
Initial. Layer M3 wire length = 660.59
Initial. Layer M4 wire length = 1950.80
Initial. Layer M5 wire length = 3024.78
Initial. Layer M6 wire length = 867.37
Initial. Layer M7 wire length = 151.83
Initial. Layer M8 wire length = 5.68
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 18060
Initial. Via VIA12SQ_C count = 7669
Initial. Via VIA23SQ_C count = 3942
Initial. Via VIA34SQ_C count = 3196
Initial. Via VIA45SQ count = 2614
Initial. Via VIA56SQ count = 567
Initial. Via VIA67SQ_C count = 67
Initial. Via VIA78SQ_C count = 5
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May  2 02:45:58 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  151  Alloctr  152  Proc 5418 
phase1. Routing result:
phase1. Both Dirs: Overflow =  5548 Max = 20 GRCs =  1105 (104.44%)
phase1. H routing: Overflow =  2114 Max = 16 (GRCs =  2) GRCs =   493 (93.19%)
phase1. V routing: Overflow =  3434 Max = 20 (GRCs =  1) GRCs =   612 (115.69%)
phase1. M1         Overflow =   240 Max =  8 (GRCs =  1) GRCs =    87 (16.45%)
phase1. M2         Overflow =  1943 Max = 16 (GRCs =  1) GRCs =   448 (84.69%)
phase1. M3         Overflow =  3194 Max = 20 (GRCs =  1) GRCs =   525 (99.24%)
phase1. M4         Overflow =   170 Max = 16 (GRCs =  1) GRCs =    45 (8.51%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9605.15
phase1. Layer M1 wire length = 713.60
phase1. Layer M2 wire length = 2302.64
phase1. Layer M3 wire length = 622.97
phase1. Layer M4 wire length = 1577.40
phase1. Layer M5 wire length = 2891.47
phase1. Layer M6 wire length = 1139.53
phase1. Layer M7 wire length = 307.46
phase1. Layer M8 wire length = 37.52
phase1. Layer M9 wire length = 12.55
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 17716
phase1. Via VIA12SQ_C count = 7656
phase1. Via VIA23SQ_C count = 3592
phase1. Via VIA34SQ_C count = 2903
phase1. Via VIA45SQ count = 2574
phase1. Via VIA56SQ count = 829
phase1. Via VIA67SQ_C count = 139
phase1. Via VIA78SQ_C count = 19
phase1. Via VIA89_C count = 4
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  107  Alloctr  107  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  151  Alloctr  152  Proc 5418 

Congestion utilization per direction:
Average vertical track utilization   = 45.37 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 42.95 %
Peak    horizontal track utilization = 109.76 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  151  Alloctr  152  Proc 5418 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  144  Alloctr  144  Proc    0 
[GR: Done] Total (MB): Used  151  Alloctr  152  Proc 5418 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5418 
Using per-layer congestion maps for congestion reduction.
Information: 26.84% of design has horizontal routing density above target_routing_density of 0.80.
Information: 84.12% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 1.20 instead. (PLACE-029)
Information: Reducing cell density for 38.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.85 to 0.89. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 1.420800
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293230 (5.503 nominal)  MaxRC = 0.020201
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)

Warning: a large fraction of the nets have zero toggle rate (53.9208%)

****** eLpp weights (with caps)
Number of nets: 2474, of which 2473 non-clock nets
Number of nets with 0 toggle rate: 1334
Max toggle rate = 6.66667, average toggle rate = 0.10699
Max non-clock toggle rate = 1.73096
eLpp weight range = (0, 23.7786)
*** 254 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2474
Amt power = 0.1
Non-default weight range: (0.9, 7.27786)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.0877e+08
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 5 
Moved 2249 out of 2405 cells, ratio = 0.935135
Total displacement = 4192.131836(um)
Max displacement = 6.651200(um), copt_h_inst_2771 (4.514000, 6.600000, 4) => (7.846200, 9.919000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.56(um)
  0 ~  20% cells displacement <=      0.88(um)
  0 ~  30% cells displacement <=      1.17(um)
  0 ~  40% cells displacement <=      1.42(um)
  0 ~  50% cells displacement <=      1.67(um)
  0 ~  60% cells displacement <=      1.98(um)
  0 ~  70% cells displacement <=      2.30(um)
  0 ~  80% cells displacement <=      2.72(um)
  0 ~  90% cells displacement <=      3.40(um)
  0 ~ 100% cells displacement <=      6.65(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2476 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112341 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123137 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2474, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2474, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 34 Iter  2         3.98        3.98      0.09         5        956.35   319494.53        2405              0.68      1413
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Clock-opt optimization Phase 34 Iter  3         3.98        3.98      0.09         5        956.35   319494.53        2405              0.68      1413
Clock-opt optimization Phase 34 Iter  4         3.98        3.98      0.09         5        956.35   319494.53        2405              0.68      1413
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Total 0.0400 seconds to load 2405 cell instances into cellmap, 2249 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2725 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2726 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 164 total shapes.
Layer M3: cached 92 shapes out of 332 total shapes.
Cached 5244 vias out of 5547 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 136 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         2387        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2387
number of references:               136
number of site rows:                 56
number of locations attempted:    43565
number of locations failed:        1414  (3.2%)

Legality of references at locations:
21 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   231       2525       592 ( 23.4%)       1445       293 ( 20.3%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    17        256       103 ( 40.2%)         80        37 ( 46.2%)  SAEDRVT14_FDP_V2LP_0P5
     7        152        70 ( 46.1%)         40        28 ( 70.0%)  SAEDRVT14_EN3_1
     8         73        23 ( 31.5%)        105        32 ( 30.5%)  SAEDRVT14_MUXI2_U_0P5
     9        119        31 ( 26.1%)         31        11 ( 35.5%)  SAEDRVT14_EO2_1
     3         40        16 ( 40.0%)         48        21 ( 43.8%)  SAEDRVT14_ND2_CDC_4
     8        112        21 ( 18.8%)         16         6 ( 37.5%)  SAEDRVT14_EN2_1
     5         80        19 ( 23.8%)         16         7 ( 43.8%)  SAEDRVT14_EN3_2
     3         31        13 ( 41.9%)         31        13 ( 41.9%)  SAEDRVT14_OAI21_V1_4
     2         24        13 ( 54.2%)         16         5 ( 31.2%)  SAEDRVT14_EO3_1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     7        152        70 ( 46.1%)         40        28 ( 70.0%)  SAEDRVT14_EN3_1
     1         16         8 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_EO2_0P5
     2         24        13 ( 54.2%)         16         5 ( 31.2%)  SAEDRVT14_EO3_1
     3         40        16 ( 40.0%)         48        21 ( 43.8%)  SAEDRVT14_ND2_CDC_4
     3         31        13 ( 41.9%)         31        13 ( 41.9%)  SAEDRVT14_OAI21_V1_4
    17        256       103 ( 40.2%)         80        37 ( 46.2%)  SAEDRVT14_FDP_V2LP_0P5
     1          8         3 ( 37.5%)          8         3 ( 37.5%)  SAEDRVT14_INV_S_6
     8         73        23 ( 31.5%)        105        32 ( 30.5%)  SAEDRVT14_MUXI2_U_0P5
     9        119        31 ( 26.1%)         31        11 ( 35.5%)  SAEDRVT14_EO2_1
     5         80        19 ( 23.8%)         16         7 ( 43.8%)  SAEDRVT14_EN3_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2387 (21395 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.243 um ( 0.40 row height)
rms weighted cell displacement:   0.243 um ( 0.40 row height)
max cell displacement:            1.469 um ( 2.45 row height)
avg cell displacement:            0.189 um ( 0.32 row height)
avg weighted cell displacement:   0.189 um ( 0.32 row height)
number of cells moved:             2279
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: enc/dequantSamp_reg[11] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.8931,1.4375)
  Legal location: (30.784,2.4)
  Displacement:   1.469 um ( 2.45 row height)
Cell: U1112 (SAEDRVT14_AO22_0P5)
  Input location: (32.534,14.3755)
  Legal location: (32.782,13.2)
  Displacement:   1.201 um ( 2.00 row height)
Cell: U2113 (SAEDRVT14_OAI22_0P5)
  Input location: (31.4735,2.5429)
  Legal location: (30.636,3)
  Displacement:   0.954 um ( 1.59 row height)
Cell: U2050 (SAEDRVT14_INV_0P5)
  Input location: (33.2756,6.913)
  Legal location: (33.374,6)
  Displacement:   0.918 um ( 1.53 row height)
Cell: DP_OP_85J1_126_8300/U7 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (30.5262,1.4987)
  Legal location: (29.674,1.2)
  Displacement:   0.903 um ( 1.51 row height)
Cell: enc/dequantSamp_reg[9] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.8931,3.4393)
  Legal location: (31.006,3.6)
  Displacement:   0.902 um ( 1.50 row height)
Cell: DP_OP_85J1_126_8300/U6 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (31.8995,2.5831)
  Legal location: (31.154,3)
  Displacement:   0.854 um ( 1.42 row height)
Cell: U1975 (SAEDRVT14_INV_0P5)
  Input location: (30.0706,1.3475)
  Legal location: (29.674,0.6)
  Displacement:   0.846 um ( 1.41 row height)
Cell: ctmTdsLR_1_2589 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (26.3615,17.9171)
  Legal location: (25.53,18)
  Displacement:   0.836 um ( 1.39 row height)
Cell: U2023 (SAEDRVT14_EO2_V1_0P75)
  Input location: (28.0547,1.2264)
  Legal location: (27.454,1.8)
  Displacement:   0.831 um ( 1.38 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 2279 out of 2405 cells, ratio = 0.947609
Total displacement = 614.155823(um)
Max displacement = 2.071600(um), enc/dequantSamp_reg[11] (33.669102, 2.037500, 2) => (32.560001, 3.000000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.07(um)
  0 ~  20% cells displacement <=      0.12(um)
  0 ~  30% cells displacement <=      0.17(um)
  0 ~  40% cells displacement <=      0.21(um)
  0 ~  50% cells displacement <=      0.25(um)
  0 ~  60% cells displacement <=      0.29(um)
  0 ~  70% cells displacement <=      0.33(um)
  0 ~  80% cells displacement <=      0.39(um)
  0 ~  90% cells displacement <=      0.49(um)
  0 ~ 100% cells displacement <=      2.07(um)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2476 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2474, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2474, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
Total 0.0300 seconds to load 2405 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2725 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2726 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
Clock-opt optimization Phase 36 Iter  1         4.08        4.08      0.09         5        956.35   319373.22        2405              0.68      1413

Clock-opt optimization Phase 37 Iter  1         4.08        4.08      0.09         5        956.35   319373.22        2405              0.68      1413

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-05-02 02:46:06 / Session: 0.68 hr / Command: 0.08 hr / Memory: 1413 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization complete                 4.08        4.08      0.09         5        956.35   319373.22        2405              0.68      1413
Co-efficient Ratio Summary:
4.193421629005  6.578038725859  2.479639839396  7.744183840401  0.485050001088  3.179565962774  5.567228254587  2.894454387461  6.565921217863  9.017937505874  3.123513496708  9.863414900974  6.078216364085
2.744208365073  8.318115256026  9.699225678102  2.464629250064  1.382370222951  9.387184158609  3.142433906669  0.968752789964  6.613180723294  4.146578793224  7.895291504987  2.191110504719  0.963827541094
2.700148467731  3.840450616569  3.750206605288  7.663454142299  6.212201168685  7.759678502957  7.862257556717  0.402387977150  0.032845095897  0.596111512371  4.720120982667  7.205110913282  8.278444798268
1.183725114847  3.334436050363  5.867609383741  7.173890685364  9.669819990496  7.591487476077  7.632110893266  7.679078063326  9.831314288630  1.878805817928  3.259915939304  1.226255438449  7.050543894780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.645085124449  6.381651053032  9.187567422495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.491391598274  3.368469795017  4.897204949020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.601659608653  7.173418119633  9.939655108373
3.617852796460  8.946772280998  1.169969185043  4.529942956262  3.090979400459  5.580726273164  1.131301563510  0.721709625254  7.515947417690  0.649322209371  1.036974639388  5.811594067382  5.826823283342
4.349383216212  0.216216561653  9.612142075863  7.311152082104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.426406047076  2.804108878631  1.265493452200
0.417760337310  1.833872018327  6.448557380424  4.848379412548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.533686236298  2.764651370557  9.324309338770
1.551199903774  2.300508855961  0.754685683415  1.961427711696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.486390320812  3.171259122544  9.815013140044
4.331414651915  0.413524537607  3.309910741955  7.452794506103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.963945734300  5.239540322100  4.802272047382
3.894401472048  4.531610822988  1.605155060449  8.173735247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.240588951793  7.505867240716  0.800151586343
9.509851616028  3.964085687066  8.341123244457  5.604902969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.756919464657  8.793217617984  8.918330819113
5.103696005439  4.141094674253  8.443881788284  0.064445375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.027191299236  1.512362200361  7.396010420513
5.512169836909  1.398268519885  5.190997734956  6.408249586760  9.731622718021  4.385364099342  9.999775459148  7.347087763210  6.393266767907  8.063326983131  4.219482611155  5.817918176449  2.343754322627
0.037326714106  0.494780537751  8.173631900344  2.544059410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.956913216132  3.652825108082  2.538899838167
6.652919927808  4.022495348724  6.796621899116  0.618567611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.897974011298  8.682336083613  8.902624536848
4.394994498872  1.549020973473  9.244452597479  4.051696909534  5.907689210504  1.709512128645  0.067457946609  2.308426814269  0.055883460719  3.265224824446  3.724103306637  0.705442204649  6.012003917343
3.718510902017  2.708373658488  2.772683181370  2.637657116996  9.532707453243  6.656262308279  9.409796658072  6.136993113139  7.763510072170  9.625254751594  7.448539417057  2.209366736024  1.043753081151
9.666269591734  0.883342721631  3.292435318324  6.918312961214  2.422527731115  6.782104082351  9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.582202588050  9.521348175077  3.451441780412
3.477518135691  0.052200338479  0.313533470080  2.465086644855  7.737188484837  3.112548293680  1.055033867149  4.124225421230  5.316610900762  7.270112330810  7.109391913862  1.109970486795  3.640663776467
6.979434941582  6.938770442812  9.989997527753  8.202620075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.239303340962  1.495102371066  7.734287817127
4.721421990879  0.740044831592  4.637138449703  4.984366630991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.546639062908  6.156461229745  6.976890023956
5.921087499595  9.647382787891  1.463832851512  0.419347460515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.210372759511  1.656587756007  3.901933250587
4.310467099370  3.986343358336  1.607812794859  5.274425134112  3.831811560490  7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.027702599761  4.661303607640  4.414897379322
4.787635800198  2.219113918710  6.096373812550  4.270019144388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.071165018580  0.003279134800  7.059851651237
1.470128748966  2.720513959667  9.827835537277  8.118377819099  7.333443640824  4.586760973162  2.717389438536  4.966981999976  1.759148734708  7.763210639326  6.798834127107  6.983126053184  0.187020081792

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.1939     4.0845     53   0.0132     0.1071     31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 319373.219
    2   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219       956.35       2405
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0        0 319373.219       956.35       2405

Clock-opt command complete                CPU:   383 s (  0.11 hr )  ELAPSE:  2455 s (  0.68 hr )  MEM-PEAK:  1413 MB
Clock-opt command statistics  CPU=132 sec (0.04 hr) ELAPSED=133 sec (0.04 hr) MEM-PEAK=1.380 GB
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:   383 s (  0.11 hr )  ELAPSE:  2455 s (  0.68 hr )  MEM-PEAK:  1413 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Global-route-opt timing update complete          CPU:   383 s (  0.11 hr )  ELAPSE:  2455 s (  0.68 hr )  MEM-PEAK:  1413 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.1939     4.0845     53   0.0132     0.1071     31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 319373.219
    2   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219       956.35       2405        206        389
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0        0 319373.219       956.35       2405
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt initialization complete         CPU:   387 s (  0.11 hr )  ELAPSE:  2459 s (  0.68 hr )  MEM-PEAK:  1413 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
Total 0.0400 seconds to load 2405 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2473 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2474 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          5.90        5.90      0.11         -        956.35   319373.22        2405              0.68      1413
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5418 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Read DB] Total (MB): Used   44  Alloctr   45  Proc 5418 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   46  Proc 5418 
Net statistics:
Total number of nets     = 2476
Number of nets to route  = 2472
Number of single or zero port nets = 2
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   47  Proc 5418 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.26     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   48  Proc 5418 
Net Count 2472, Total HPWL 8449 microns
HPWL   0 ~  100 microns: Net Count     2472     Total HPWL       8449 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   48  Proc 5418 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  223  Alloctr  224  Proc 5418 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  224  Alloctr  225  Proc 5418 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4602 Max = 16 GRCs =   827 (78.17%)
Initial. H routing: Overflow =   730 Max = 16 (GRCs =  3) GRCs =   180 (34.03%)
Initial. V routing: Overflow =  3872 Max = 16 (GRCs =  1) GRCs =   647 (122.31%)
Initial. M1         Overflow =   314 Max = 10 (GRCs =  1) GRCs =   115 (21.74%)
Initial. M2         Overflow =   624 Max = 16 (GRCs =  3) GRCs =   106 (20.04%)
Initial. M3         Overflow =  3555 Max = 16 (GRCs =  1) GRCs =   526 (99.43%)
Initial. M4         Overflow =   105 Max =  8 (GRCs =  1) GRCs =    74 (13.99%)
Initial. M5         Overflow =     2 Max =  1 (GRCs =  6) GRCs =     6 (1.13%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8477.99
Initial. Layer M1 wire length = 834.56
Initial. Layer M2 wire length = 1814.28
Initial. Layer M3 wire length = 632.56
Initial. Layer M4 wire length = 1731.82
Initial. Layer M5 wire length = 2799.19
Initial. Layer M6 wire length = 517.94
Initial. Layer M7 wire length = 147.63
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 17399
Initial. Via VIA12SQ_C count = 7856
Initial. Via VIA23SQ_C count = 3774
Initial. Via VIA34SQ_C count = 2950
Initial. Via VIA45SQ count = 2444
Initial. Via VIA56SQ count = 323
Initial. Via VIA67SQ_C count = 52
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May  2 02:46:12 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  224  Alloctr  225  Proc 5418 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4368 Max = 17 GRCs =   851 (80.43%)
phase1. H routing: Overflow =   846 Max = 17 (GRCs =  1) GRCs =   229 (43.29%)
phase1. V routing: Overflow =  3521 Max = 16 (GRCs =  1) GRCs =   622 (117.58%)
phase1. M1         Overflow =   260 Max =  8 (GRCs =  3) GRCs =    96 (18.15%)
phase1. M2         Overflow =   782 Max = 17 (GRCs =  1) GRCs =   200 (37.81%)
phase1. M3         Overflow =  3261 Max = 16 (GRCs =  1) GRCs =   526 (99.43%)
phase1. M4         Overflow =    64 Max =  8 (GRCs =  1) GRCs =    29 (5.48%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8901.17
phase1. Layer M1 wire length = 840.80
phase1. Layer M2 wire length = 2260.33
phase1. Layer M3 wire length = 676.07
phase1. Layer M4 wire length = 1483.91
phase1. Layer M5 wire length = 2708.29
phase1. Layer M6 wire length = 685.82
phase1. Layer M7 wire length = 245.95
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 16874
phase1. Via VIA12SQ_C count = 7840
phase1. Via VIA23SQ_C count = 3480
phase1. Via VIA34SQ_C count = 2627
phase1. Via VIA45SQ count = 2356
phase1. Via VIA56SQ count = 472
phase1. Via VIA67SQ_C count = 99
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May  2 02:46:14 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  224  Alloctr  225  Proc 5418 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3660 Max = 14 GRCs =  1082 (102.27%)
phase2. H routing: Overflow =  1857 Max = 14 (GRCs =  1) GRCs =   489 (92.44%)
phase2. V routing: Overflow =  1803 Max =  9 (GRCs =  3) GRCs =   593 (112.10%)
phase2. M1         Overflow =   258 Max =  8 (GRCs =  3) GRCs =    95 (17.96%)
phase2. M2         Overflow =  1801 Max = 14 (GRCs =  1) GRCs =   470 (88.85%)
phase2. M3         Overflow =  1545 Max =  9 (GRCs =  3) GRCs =   498 (94.14%)
phase2. M4         Overflow =    56 Max =  6 (GRCs =  1) GRCs =    19 (3.59%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9139.67
phase2. Layer M1 wire length = 840.15
phase2. Layer M2 wire length = 2419.98
phase2. Layer M3 wire length = 444.29
phase2. Layer M4 wire length = 1431.45
phase2. Layer M5 wire length = 2860.50
phase2. Layer M6 wire length = 814.09
phase2. Layer M7 wire length = 329.20
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 17663
phase2. Via VIA12SQ_C count = 7840
phase2. Via VIA23SQ_C count = 3376
phase2. Via VIA34SQ_C count = 2934
phase2. Via VIA45SQ count = 2767
phase2. Via VIA56SQ count = 601
phase2. Via VIA67SQ_C count = 145
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri May  2 02:46:16 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  224  Alloctr  225  Proc 5418 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3614 Max = 13 GRCs =  1079 (101.98%)
phase3. H routing: Overflow =  1760 Max = 13 (GRCs =  3) GRCs =   487 (92.06%)
phase3. V routing: Overflow =  1853 Max = 10 (GRCs =  1) GRCs =   592 (111.91%)
phase3. M1         Overflow =   252 Max =  8 (GRCs =  3) GRCs =    94 (17.77%)
phase3. M2         Overflow =  1700 Max = 13 (GRCs =  3) GRCs =   468 (88.47%)
phase3. M3         Overflow =  1601 Max = 10 (GRCs =  1) GRCs =   498 (94.14%)
phase3. M4         Overflow =    60 Max =  6 (GRCs =  1) GRCs =    19 (3.59%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 8908.66
phase3. Layer M1 wire length = 839.65
phase3. Layer M2 wire length = 2211.85
phase3. Layer M3 wire length = 365.80
phase3. Layer M4 wire length = 1612.27
phase3. Layer M5 wire length = 2826.04
phase3. Layer M6 wire length = 616.91
phase3. Layer M7 wire length = 434.64
phase3. Layer M8 wire length = 1.50
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 17938
phase3. Via VIA12SQ_C count = 7836
phase3. Via VIA23SQ_C count = 3424
phase3. Via VIA34SQ_C count = 3105
phase3. Via VIA45SQ count = 2895
phase3. Via VIA56SQ count = 474
phase3. Via VIA67SQ_C count = 202
phase3. Via VIA78SQ_C count = 2
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  224  Alloctr  225  Proc 5418 

Congestion utilization per direction:
Average vertical track utilization   = 36.93 %
Peak    vertical track utilization   = 77.50 %
Average horizontal track utilization = 35.88 %
Peak    horizontal track utilization = 90.24 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  224  Alloctr  225  Proc 5418 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[GR: Done] Stage (MB): Used  217  Alloctr  217  Proc    0 
[GR: Done] Total (MB): Used  224  Alloctr  225  Proc 5418 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5418 
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2476 nets, 2472 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.835294
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2474, routed nets = 2472, across physical hierarchy nets = 0, parasitics cached nets = 2474, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.2116     5.9579    151   0.0128     0.0783     20
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        3 319373.219
    2   *   0.2116     5.9579   5.9579    151   0.0128     0.0783     20        0     0.0000        3 319373.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2116     5.9579   5.9579    151   0.0128     0.0783     20        0     0.0000        3 319373.219       956.35       2405        206        389
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.2116     5.9579   5.9579    151   0.0128     0.0783     20        0        3 319373.219       956.35       2405

Global-route-opt Global-routing complete         CPU:   395 s (  0.11 hr )  ELAPSE:  2468 s (  0.69 hr )  MEM-PEAK:  1413 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.26     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 4 Iter  1          8.60        8.60      0.08        14        956.35   319373.22        2405              0.69      1413

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 5 Iter  1          8.60        8.60      0.08        14        954.00   318733.56        2397              0.69      1413
Global-route-opt optimization Phase 5 Iter  2          8.60        8.60      0.08        14        954.00   318733.56        2397              0.69      1413
Global-route-opt optimization Phase 5 Iter  3          8.60        8.60      0.08        14        954.00   318733.56        2397              0.69      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 5 Iter  4          8.60        8.60      0.08        14        954.00   318733.56        2397              0.69      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 5 Iter  5          8.60        8.60      0.08        14        954.00   318733.56        2397              0.69      1413
Global-route-opt optimization Phase 5 Iter  6          8.60        8.60      0.08        14        954.00   318733.56        2397              0.69      1413

Global-route-opt optimization Phase 6 Iter  1          8.60        8.60      0.08        14        954.49   318901.56        2398              0.69      1413
Global-route-opt optimization Phase 6 Iter  2          8.60        8.60      0.08        14        954.49   318901.56        2398              0.69      1413
Global-route-opt optimization Phase 6 Iter  3          8.60        8.60      0.08        14        954.49   318901.56        2398              0.69      1413
Global-route-opt optimization Phase 6 Iter  4          8.60        8.60      0.08        14        954.49   318901.56        2398              0.69      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 6 Iter  5          8.60        8.60      0.08        14        954.49   318901.56        2398              0.69      1413
Global-route-opt optimization Phase 6 Iter  6          8.60        8.60      0.08        14        954.49   318901.56        2398              0.69      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 6 Iter  7          8.60        8.60      0.08        14        954.49   318901.56        2398              0.69      1413
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)


Global-route-opt optimization Phase 8 Iter  1          6.52        6.52      0.08        14        964.61   327141.00        2398              0.69      1413
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.041115, elapsed 0.041220, speed up 0.997453.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 47, DR 488), data (VR 2, GR 11885, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3733 total shapes.
Layer M2: cached 0 shapes out of 4434 total shapes.
Layer M3: cached 92 shapes out of 769 total shapes.
Cached 5244 vias out of 23514 total vias.
Number of Site types in the design = 1
Total power = 1.391406, Leakage = 0.000654, Internal = 1.114843, Switching = 0.275909
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.201656, TNS = -4.515149, NVP = 54
 Design (hold) WNHS = -0.012839, TNHS = -0.096507, NHVP = 21

    Scenario func_slow  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_slow  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
    Scenario func_slow
       Path Group clk  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.202, TNS = -4.515, NVP = 54, UNWEIGHTED_TNS = -4.515, WNHS = -0.013, TNHS = -0.097, NHVP = 21, UNWEIGHTED_TNHS = -0.097, R2R(wns=nan, tns=-4.515149, nvp=54)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.391406, Leakage = 0.000654, Internal = 1.114843, Switching = 0.275909

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.201656, TNS = -4.515149, NVP = 54
 Design (hold) WNHS = -0.012839, TNHS = -0.096507, NHVP = 21

    Scenario func_slow  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_slow  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
    Scenario func_slow
       Path Group clk  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.202, TNS = -4.515, NVP = 54, UNWEIGHTED_TNS = -4.515, WNHS = -0.013, TNHS = -0.097, NHVP = 21, UNWEIGHTED_TNHS = -0.097, R2R(wns=nan, tns=-4.515149, nvp=54)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.391406, Leakage = 0.000654, Internal = 1.114843, Switching = 0.275909

Information: There is no DRC violation or all DRC violations are not fixable.
Commit #1 accepted 1 out of 1, tns improved from 4.515149 to 4.492409, 0.504907 percent 
Commit #2 not accepted, out of 1
Commit #3 accepted 1 out of 1, tns improved from 4.492409 to 4.480088, 0.274639 percent 
Commit #4 accepted 1 out of 1, tns improved from 4.480088 to 4.462827, 0.386038 percent 
Commit #5 not accepted, out of 1

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          7
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          2
        # Successful main graph commit      =          3
        # Subgraph evaluation success rate in percent =     0.7143
        # Sg2Main acceptance ratio in percent      =     0.6000
        # NumCTCells changed               =          0

        # Number of cells sized                =          5
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9980
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9985
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9982

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.201103, TNS = -4.462827, NVP = 54
 Design (hold) WNHS = -0.012839, TNHS = -0.097551, NHVP = 22

    Scenario func_slow  WNS = -0.201103, TNS = -4.462827, NVP = 54
    Scenario func_slow  WNHS = -0.012839, TNHS = -0.097551, NHVP = 22
    Scenario func_slow
       Path Group clk  WNS = -0.201103, TNS = -4.462827, NVP = 54
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.012839, TNHS = -0.097551, NHVP = 22
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.201, TNS = -4.463, NVP = 54, UNWEIGHTED_TNS = -4.463, WNHS = -0.013, TNHS = -0.098, NHVP = 22, UNWEIGHTED_TNHS = -0.098, R2R(wns=nan, tns=-4.462827, nvp=54)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.95 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.391501, Leakage = 0.000655, Internal = 1.114944, Switching = 0.275903
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 2.084178, elapsed 2.087617, speed up 0.998353.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 9 Iter  1          6.38        6.38      0.08        14        964.66   327325.56        2398              0.69      1413
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 10 Iter  1         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter  2         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter  3         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter  4         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter  5         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter  6         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 10 Iter  7         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Global-route-opt optimization Phase 10 Iter  8         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter  9         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter 10         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 10 Iter 11         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Global-route-opt optimization Phase 10 Iter 12         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 10 Iter 13         6.06        6.06      0.08        14        965.01   328736.47        2398              0.69      1413
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 10 Iter 14         6.06        6.06      0.08        14        965.01   328736.47        2398              0.70      1413
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 10 Iter 15         6.06        6.06      0.08        14        965.01   328736.47        2398              0.70      1413
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)


Global-route-opt optimization Phase 12 Iter  1         5.73        5.73      0.08        14        976.38   338778.66        2398              0.70      1413
Global-route-opt optimization Phase 12 Iter  2         5.73        5.73      0.08        14        976.38   338778.66        2398              0.70      1413

Global-route-opt optimization Phase 13 Iter  1         5.73        5.73      0.01        14        979.40   340008.88        2405              0.70      1413
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.081976, elapsed 0.041092, speed up 1.994938.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 47, DR 488), data (VR 2, GR 11971, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 1.408734, Leakage = 0.000680, Internal = 1.122247, Switching = 0.285807
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.192395, TNS = -3.969580, NVP = 50
 Design (hold) WNHS = -0.011350, TNHS = -0.013218, NHVP = 3

    Scenario func_slow  WNS = -0.192395, TNS = -3.969580, NVP = 50
    Scenario func_slow  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
    Scenario func_slow
       Path Group clk  WNS = -0.192395, TNS = -3.969580, NVP = 50
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.192, TNS = -3.970, NVP = 50, UNWEIGHTED_TNS = -3.970, WNHS = -0.011, TNHS = -0.013, NHVP = 3, UNWEIGHTED_TNHS = -0.013, R2R(wns=nan, tns=-3.969580, nvp=50)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 165.30 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.408734, Leakage = 0.000680, Internal = 1.122247, Switching = 0.285807
1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        136
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        102
        # Failed main graph committ          =          0
        # Successful main graph commit      =         34
        # Subgraph evaluation success rate in percent =     0.2500
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =         34
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:09s
        # Total elapsed time              = 00h:00m:09s
        # Flow total speed up             =     0.9980
        # Commit CPU time                 = 00h:00m:01s
        # Commit elapsed time             = 00h:00m:01s
        # Commit speed up                 =     0.9983
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9985
        # Filter CPU time                 = 00h:00m:03s
        # Filter elapsed time             = 00h:00m:03s
        # Filter speed up                 =     0.9978
        # Sg CPU time                     = 00h:00m:04s
        # Sg elapsed time                 = 00h:00m:04s
        # Sg speed up                     =     0.9979
        # The rest of flow speed up       =     0.9979

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.192395, TNS = -3.969934, NVP = 50
 Design (hold) WNHS = -0.011350, TNHS = -0.013218, NHVP = 3

    Scenario func_slow  WNS = -0.192395, TNS = -3.969934, NVP = 50
    Scenario func_slow  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
    Scenario func_slow
       Path Group clk  WNS = -0.192395, TNS = -3.969934, NVP = 50
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.192, TNS = -3.970, NVP = 50, UNWEIGHTED_TNS = -3.970, WNHS = -0.011, TNHS = -0.013, NHVP = 3, UNWEIGHTED_TNHS = -0.013, R2R(wns=nan, tns=-3.969934, nvp=50)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 166.50 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.408594, Leakage = 0.000686, Internal = 1.122199, Switching = 0.285710
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 11.232950, elapsed 11.016066, speed up 1.019688.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 14 Iter  1         5.64        5.64      0.01        14        980.60   343029.84        2405              0.70      1419
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 15 Iter  1         5.63        5.63      0.01        14        982.19   347580.50        2405              0.70      1419
Global-route-opt optimization Phase 15 Iter  2         5.63        5.63      0.01        14        982.19   347580.50        2405              0.70      1419

Global-route-opt optimization Phase 16 Iter  1         5.62        5.62      0.01        14        978.29   343979.28        2405              0.70      1419

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 17 Iter  1         5.62        5.62      0.01        14        975.84   343023.41        2397              0.70      1419
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)

Global-route-opt optimization Phase 18 Iter  1         5.62        5.62      0.01        14        976.02   343065.53        2398              0.70      1419


Global-route-opt optimization Phase 20 Iter  1         5.62        5.62      0.01        14        975.58   342941.56        2396              0.70      1419
Global-route-opt optimization Phase 20 Iter  2         5.62        5.62      0.01        14        975.58   342941.56        2396              0.70      1419



Global-route-opt route preserve complete         CPU:   456 s (  0.13 hr )  ELAPSE:  2529 s (  0.70 hr )  MEM-PEAK:  1419 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3891 total shapes.
Layer M2: cached 0 shapes out of 4531 total shapes.
Layer M3: cached 92 shapes out of 777 total shapes.
Cached 5244 vias out of 23690 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 161 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none  
  HVTIMP   HVTIMP     none   0.1000     none  
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.1500     none     none  
  HVTIMP   HVTIMP   0.1500   0.1000     none  
  HVTIMP   HVTIMP   0.1500   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.1000     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         2379        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2379
number of references:               161
number of site rows:                 56
number of locations attempted:    29441
number of locations failed:        1046  (3.6%)

Legality of references at locations:
37 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   174       1329       293 ( 22.0%)        613       114 ( 18.6%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    15        168        82 ( 48.8%)         64        27 ( 42.2%)  SAEDRVT14_FDP_V2LP_2
    39        328        87 ( 26.5%)        112        21 ( 18.8%)  SAEDRVT14_FDPRBQ_V2LP_2
     5         64        26 ( 40.6%)         40        18 ( 45.0%)  SAEDRVT14_OAI21_V1_4
     9         87        28 ( 32.2%)         39        15 ( 38.5%)  SAEDRVT14_EO2_1
     8         64        24 ( 37.5%)         40        15 ( 37.5%)  SAEDRVT14_ND2_CDC_4
    13        103        32 ( 31.1%)         40         7 ( 17.5%)  SAEDRVT14_FDPRBQ_V2LP_1
     8         57        17 ( 29.8%)         80        20 ( 25.0%)  SAEDRVT14_MUXI2_U_0P5
     1         16         9 ( 56.2%)         24        15 ( 62.5%)  SAEDRVT14_OAI21_V1_6
     1         24        17 ( 70.8%)          8         5 ( 62.5%)  SAEDRVT14_EN3_U_0P5

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        17 ( 70.8%)          8         5 ( 62.5%)  SAEDRVT14_EN3_U_0P5
     1         16        10 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EO3_1
     1         16         9 ( 56.2%)         24        15 ( 62.5%)  SAEDRVT14_OAI21_V1_6
     1          8         4 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_ND3B_2
     1          8         4 ( 50.0%)          8         4 ( 50.0%)  SAEDRVT14_NR2_ISO_4
    15        168        82 ( 48.8%)         64        27 ( 42.2%)  SAEDRVT14_FDP_V2LP_2
     5         64        26 ( 40.6%)         40        18 ( 45.0%)  SAEDRVT14_OAI21_V1_4
     8         64        24 ( 37.5%)         40        15 ( 37.5%)  SAEDRVT14_ND2_CDC_4
     1          8         4 ( 50.0%)         16         5 ( 31.2%)  SAEDRVT14_NR2_MM_4
     5         40        15 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2379 (21868 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.103 um ( 0.17 row height)
rms weighted cell displacement:   0.103 um ( 0.17 row height)
max cell displacement:            1.220 um ( 2.03 row height)
avg cell displacement:            0.041 um ( 0.07 row height)
avg weighted cell displacement:   0.041 um ( 0.07 row height)
number of cells moved:              580
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_3_1426 (SAEDRVT14_NR2_ISO_1)
  Input location: (8.14,6)
  Legal location: (8.362,7.2)
  Displacement:   1.220 um ( 2.03 row height)
Cell: copt_h_inst_2681 (SAEDRVT14_BUF_S_0P5)
  Input location: (15.392,13.8)
  Legal location: (14.504,14.4)
  Displacement:   1.072 um ( 1.79 row height)
Cell: ctmTdsLR_1_1403 (SAEDRVT14_NR2_MM_1)
  Input location: (13.172,5.4)
  Legal location: (13.764,4.8)
  Displacement:   0.843 um ( 1.40 row height)
Cell: U1912 (SAEDRVT14_INV_S_0P5)
  Input location: (3.774,28.2)
  Legal location: (4.292,27.6)
  Displacement:   0.793 um ( 1.32 row height)
Cell: ctmTdsLR_10_748 (SAEDRVT14_INV_S_0P5)
  Input location: (11.988,25.2)
  Legal location: (11.618,24.6)
  Displacement:   0.705 um ( 1.17 row height)
Cell: ctmTdsLR_7_605 (SAEDRVT14_INV_S_0P75)
  Input location: (7.844,6)
  Legal location: (7.474,6.6)
  Displacement:   0.705 um ( 1.17 row height)
Cell: U1948 (SAEDRVT14_INV_S_0P5)
  Input location: (1.85,12.6)
  Legal location: (2.22,12)
  Displacement:   0.705 um ( 1.17 row height)
Cell: ctmTdsLR_9_557 (SAEDRVT14_ND2_CDC_2)
  Input location: (11.248,2.4)
  Legal location: (10.952,1.8)
  Displacement:   0.669 um ( 1.12 row height)
Cell: U1151 (SAEDRVT14_INV_2)
  Input location: (13.32,9)
  Legal location: (13.024,9.6)
  Displacement:   0.669 um ( 1.12 row height)
Cell: ctmTdsLR_6_631 (SAEDRVT14_INV_S_0P5)
  Input location: (9.028,9)
  Legal location: (9.25,9.6)
  Displacement:   0.640 um ( 1.07 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 1.439
Total Legalizer Wall Time: 1.443
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   457 s (  0.13 hr )  ELAPSE:  2530 s (  0.70 hr )  MEM-PEAK:  1419 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =  1946 

No. doRoutes           =   223 
No. doUnroutes         =   283 
No. redoRoutes         =     3 
No. redoUnroutes       =     5 
No. undoRoutes         =   223 
No. undoUnroutes       =   284 
No. commitRoutes       =     2 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     1 
No. uncommitUnroutes   =     2 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Fri May  2 02:47:22 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 1505/2398
Ground net VSS                1505/2397
--------------------------------------------------------------------------------
Information: connections of 1785 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5424 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   60  Alloctr   61  Proc 5424 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   62  Alloctr   63  Proc 5424 
Net statistics:
Total number of nets     = 2468
Number of nets to route  = 2464
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
2045 nets are fully connected,
 of which 2 are detail routed and 2042 are global routed.
1 nets have non-default rule _snps_autoNdr_power
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   62  Alloctr   64  Proc 5424 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.22     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 5424 
Net Count 2464, Total HPWL 8772 microns
HPWL   0 ~  100 microns: Net Count     2464     Total HPWL       8772 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 5424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  239  Alloctr  240  Proc 5424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3412 Max = 12 GRCs =  1027 (97.07%)
Initial. H routing: Overflow =  1489 Max = 12 (GRCs =  4) GRCs =   455 (86.01%)
Initial. V routing: Overflow =  1923 Max = 11 (GRCs =  2) GRCs =   572 (108.13%)
Initial. M1         Overflow =   170 Max =  6 (GRCs =  2) GRCs =    75 (14.18%)
Initial. M2         Overflow =  1425 Max = 12 (GRCs =  4) GRCs =   434 (82.04%)
Initial. M3         Overflow =  1753 Max = 11 (GRCs =  2) GRCs =   497 (93.95%)
Initial. M4         Overflow =    64 Max =  8 (GRCs =  1) GRCs =    21 (3.97%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8883.55
Initial. Layer M1 wire length = 765.69
Initial. Layer M2 wire length = 2080.55
Initial. Layer M3 wire length = 505.35
Initial. Layer M4 wire length = 1743.02
Initial. Layer M5 wire length = 2700.39
Initial. Layer M6 wire length = 640.75
Initial. Layer M7 wire length = 446.31
Initial. Layer M8 wire length = 1.50
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 17808
Initial. Via VIA12SQ_C count = 7693
Initial. Via VIA23SQ_C count = 3633
Initial. Via VIA34SQ_C count = 3081
Initial. Via VIA45SQ count = 2703
Initial. Via VIA56SQ count = 495
Initial. Via VIA67SQ_C count = 201
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May  2 02:47:24 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3325 Max = 13 GRCs =  1030 (97.35%)
phase1. H routing: Overflow =  1452 Max = 13 (GRCs =  1) GRCs =   456 (86.20%)
phase1. V routing: Overflow =  1873 Max = 10 (GRCs =  1) GRCs =   574 (108.51%)
phase1. M1         Overflow =   170 Max =  6 (GRCs =  1) GRCs =    75 (14.18%)
phase1. M2         Overflow =  1408 Max = 13 (GRCs =  1) GRCs =   440 (83.18%)
phase1. M3         Overflow =  1703 Max = 10 (GRCs =  1) GRCs =   499 (94.33%)
phase1. M4         Overflow =    44 Max =  7 (GRCs =  1) GRCs =    16 (3.02%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8777.33
phase1. Layer M1 wire length = 765.98
phase1. Layer M2 wire length = 2008.88
phase1. Layer M3 wire length = 619.99
phase1. Layer M4 wire length = 1767.12
phase1. Layer M5 wire length = 2790.64
phase1. Layer M6 wire length = 577.16
phase1. Layer M7 wire length = 247.56
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 17101
phase1. Via VIA12SQ_C count = 7642
phase1. Via VIA23SQ_C count = 3584
phase1. Via VIA34SQ_C count = 2835
phase1. Via VIA45SQ count = 2529
phase1. Via VIA56SQ count = 399
phase1. Via VIA67SQ_C count = 112
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May  2 02:47:26 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3355 Max = 13 GRCs =  1036 (97.92%)
phase2. H routing: Overflow =  1480 Max = 13 (GRCs =  1) GRCs =   461 (87.15%)
phase2. V routing: Overflow =  1875 Max = 10 (GRCs =  1) GRCs =   575 (108.70%)
phase2. M1         Overflow =   168 Max =  6 (GRCs =  1) GRCs =    74 (13.99%)
phase2. M2         Overflow =  1430 Max = 13 (GRCs =  1) GRCs =   444 (83.93%)
phase2. M3         Overflow =  1707 Max = 10 (GRCs =  1) GRCs =   501 (94.71%)
phase2. M4         Overflow =    50 Max =  6 (GRCs =  1) GRCs =    17 (3.21%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8822.13
phase2. Layer M1 wire length = 766.90
phase2. Layer M2 wire length = 1993.60
phase2. Layer M3 wire length = 413.58
phase2. Layer M4 wire length = 1650.03
phase2. Layer M5 wire length = 2878.58
phase2. Layer M6 wire length = 706.58
phase2. Layer M7 wire length = 412.88
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 18155
phase2. Via VIA12SQ_C count = 7641
phase2. Via VIA23SQ_C count = 3589
phase2. Via VIA34SQ_C count = 3225
phase2. Via VIA45SQ count = 2978
phase2. Via VIA56SQ count = 531
phase2. Via VIA67SQ_C count = 191
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri May  2 02:47:28 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3327 Max = 12 GRCs =  1022 (96.60%)
phase3. H routing: Overflow =  1488 Max = 12 (GRCs =  2) GRCs =   460 (86.96%)
phase3. V routing: Overflow =  1839 Max = 10 (GRCs =  1) GRCs =   562 (106.24%)
phase3. M1         Overflow =   137 Max =  6 (GRCs =  1) GRCs =    60 (11.34%)
phase3. M2         Overflow =  1436 Max = 12 (GRCs =  2) GRCs =   443 (83.74%)
phase3. M3         Overflow =  1701 Max = 10 (GRCs =  1) GRCs =   502 (94.90%)
phase3. M4         Overflow =    52 Max =  6 (GRCs =  1) GRCs =    17 (3.21%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 8830.28
phase3. Layer M1 wire length = 767.94
phase3. Layer M2 wire length = 2005.93
phase3. Layer M3 wire length = 407.57
phase3. Layer M4 wire length = 1625.29
phase3. Layer M5 wire length = 2828.92
phase3. Layer M6 wire length = 720.57
phase3. Layer M7 wire length = 467.11
phase3. Layer M8 wire length = 6.94
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 18202
phase3. Via VIA12SQ_C count = 7625
phase3. Via VIA23SQ_C count = 3583
phase3. Via VIA34SQ_C count = 3226
phase3. Via VIA45SQ count = 2974
phase3. Via VIA56SQ count = 563
phase3. Via VIA67SQ_C count = 227
phase3. Via VIA78SQ_C count = 4
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 

Congestion utilization per direction:
Average vertical track utilization   = 37.59 %
Peak    vertical track utilization   = 77.50 %
Average horizontal track utilization = 35.70 %
Peak    horizontal track utilization = 87.80 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[GR: Done] Stage (MB): Used  232  Alloctr  232  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5424 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5424 

Global-route-opt Incremental Global-routing complete  CPU:   466 s (  0.13 hr )  ELAPSE:  2539 s (  0.71 hr )  MEM-PEAK:  1419 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2468 nets, 2464 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.835294
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2466, routed nets = 2464, across physical hierarchy nets = 0, parasitics cached nets = 2466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Total 0.0300 seconds to load 2397 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2397; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2465 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2466 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6796, cell height 0.6000, cell area 0.4077 for total 2397 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.22     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 25 Iter  1         5.92        5.92      0.04        14        977.35   343193.41        2397              0.71      1419
Global-route-opt optimization Phase 25 Iter  2         5.92        5.92      0.04        14        977.35   343193.41        2397              0.71      1419
Global-route-opt optimization Phase 25 Iter  3         5.92        5.92      0.04        14        977.35   343193.41        2397              0.71      1419
Global-route-opt optimization Phase 25 Iter  4         5.92        5.92      0.04        14        977.35   343193.41        2397              0.71      1419
Global-route-opt optimization Phase 25 Iter  5         5.92        5.92      0.04        14        977.35   343193.41        2397              0.71      1419

Global-route-opt optimization Phase 26 Iter  1         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 26 Iter  2         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter  3         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter  4         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter  5         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter  6         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter  7         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter  8         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter  9         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter 10         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419
Global-route-opt optimization Phase 26 Iter 11         5.77        5.77      0.04        14        979.40   345865.50        2397              0.71      1419

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 27 Iter  1         5.77        5.77      0.04        14        981.04   346595.22        2397              0.71      1419
Global-route-opt optimization Phase 27 Iter  2         5.77        5.77      0.04        14        981.04   346595.22        2397              0.71      1419
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 27 Iter  3         5.77        5.77      0.04        14        981.04   346595.22        2397              0.71      1419
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 27 Iter  4         5.77        5.77      0.04        14        981.04   346595.22        2397              0.71      1419
Global-route-opt optimization Phase 27 Iter  5         5.77        5.77      0.04        14        981.04   346595.22        2397              0.71      1419

Global-route-opt optimization Phase 28 Iter  1         5.72        5.72      0.04        14        981.04   346595.22        2397              0.71      1419
Global-route-opt optimization Phase 28 Iter  2         5.72        5.72      0.04        14        981.04   346595.22        2397              0.71      1419



Global-route-opt optimization complete                 5.72        5.72      0.03        14        982.50   348059.00        2397              0.71      1419

Global-route-opt route preserve complete         CPU:   484 s (  0.13 hr )  ELAPSE:  2557 s (  0.71 hr )  MEM-PEAK:  1419 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3752 total shapes.
Layer M2: cached 0 shapes out of 4421 total shapes.
Layer M3: cached 92 shapes out of 769 total shapes.
Cached 5244 vias out of 23649 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 168 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none  
  HVTIMP   HVTIMP     none   0.1000     none  
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.1500     none     none  
  HVTIMP   HVTIMP   0.1500   0.1000     none  
  HVTIMP   HVTIMP   0.1500   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.1000     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         2379        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2379
number of references:               168
number of site rows:                 56
number of locations attempted:    28682
number of locations failed:         964  (3.4%)

Legality of references at locations:
38 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   174       1297       288 ( 22.2%)        597       108 ( 18.1%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    39        336        90 ( 26.8%)        104        18 ( 17.3%)  SAEDRVT14_FDPRBQ_V2LP_2
    15        128        60 ( 46.9%)         40         9 ( 22.5%)  SAEDRVT14_FDP_V2LP_2
    10         88        34 ( 38.6%)         64        25 ( 39.1%)  SAEDRVT14_ND2_CDC_4
    13        111        32 ( 28.8%)         48        10 ( 20.8%)  SAEDRVT14_FDPRBQ_V2LP_1
     9         71        21 ( 29.6%)         47        19 ( 40.4%)  SAEDRVT14_EO2_1
     6         48        17 ( 35.4%)         40        17 ( 42.5%)  SAEDRVT14_OAI21_V1_4
     8         57        17 ( 29.8%)         56        17 ( 30.4%)  SAEDRVT14_MUXI2_U_0P5
     5         39        14 ( 35.9%)         24        11 ( 45.8%)  SAEDRVT14_NR2_4
     6         48        17 ( 35.4%)          0         0 (  0.0%)  SAEDRVT14_EN3_1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_U_0P5
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EO3_1
     1          8         6 ( 75.0%)          8         3 ( 37.5%)  SAEDRVT14_OAI21_V1_6
     1          8         4 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_AOI21_V1_4
     1          8         4 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_ND3B_2
     2         24        10 ( 41.7%)          0         0 (  0.0%)  SAEDRVT14_EO2_0P5
    15        128        60 ( 46.9%)         40         9 ( 22.5%)  SAEDRVT14_FDP_V2LP_2
     5         39        14 ( 35.9%)         24        11 ( 45.8%)  SAEDRVT14_NR2_4
    10         88        34 ( 38.6%)         64        25 ( 39.1%)  SAEDRVT14_ND2_CDC_4
     6         48        17 ( 35.4%)         40        17 ( 42.5%)  SAEDRVT14_OAI21_V1_4

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2379 (21984 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.058 um ( 0.10 row height)
rms weighted cell displacement:   0.058 um ( 0.10 row height)
max cell displacement:            0.896 um ( 1.49 row height)
avg cell displacement:            0.013 um ( 0.02 row height)
avg weighted cell displacement:   0.013 um ( 0.02 row height)
number of cells moved:              184
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_2_2457 (SAEDRVT14_NR2_ISO_1)
  Input location: (2.738,28.2)
  Legal location: (3.404,27.6)
  Displacement:   0.896 um ( 1.49 row height)
Cell: ZBUF_5_inst_267 (SAEDRVT14_BUF_U_0P5)
  Input location: (12.284,8.4)
  Legal location: (11.692,7.8)
  Displacement:   0.843 um ( 1.40 row height)
Cell: ctmTdsLR_1_2585 (SAEDRVT14_INV_S_0P5)
  Input location: (3.404,27.6)
  Legal location: (3.256,27)
  Displacement:   0.618 um ( 1.03 row height)
Cell: ctmTdsLR_4_1006 (SAEDRVT14_ND2_CDC_0P5)
  Input location: (6.216,9)
  Legal location: (6.29,8.4)
  Displacement:   0.605 um ( 1.01 row height)
Cell: U1240 (SAEDRVT14_INV_S_1P5)
  Input location: (12.728,8.4)
  Legal location: (12.654,7.8)
  Displacement:   0.605 um ( 1.01 row height)
Cell: U1189 (SAEDRVT14_ND2_0P5)
  Input location: (6.216,22.2)
  Legal location: (6.216,21.6)
  Displacement:   0.600 um ( 1.00 row height)
Cell: ctmTdsLR_2_2451 (SAEDRVT14_NR2_ISO_1)
  Input location: (2.442,28.2)
  Legal location: (3.034,28.2)
  Displacement:   0.592 um ( 0.99 row height)
Cell: ZBUF_6889_inst_220 (SAEDRVT14_BUF_ECO_1)
  Input location: (1.998,28.2)
  Legal location: (2.59,28.2)
  Displacement:   0.592 um ( 0.99 row height)
Cell: U905 (SAEDRVT14_NR2_2)
  Input location: (1.48,28.2)
  Legal location: (2.072,28.2)
  Displacement:   0.592 um ( 0.99 row height)
Cell: U922 (SAEDRVT14_ND2_CDC_4)
  Input location: (0.666,28.2)
  Legal location: (1.258,28.2)
  Displacement:   0.592 um ( 0.99 row height)

Legalization succeeded.
Total Legalizer CPU: 1.484
Total Legalizer Wall Time: 1.486
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   485 s (  0.13 hr )  ELAPSE:  2558 s (  0.71 hr )  MEM-PEAK:  1419 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   458 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Fri May  2 02:47:50 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2398/2398
Ground net VSS                2397/2397
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5424 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Read DB] Total (MB): Used   61  Alloctr   62  Proc 5424 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   62  Alloctr   63  Proc 5424 
Net statistics:
Total number of nets     = 2468
Number of nets to route  = 2464
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
2344 nets are fully connected,
 of which 2 are detail routed and 2341 are global routed.
1 nets have non-default rule _snps_autoNdr_power
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   64  Proc 5424 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.21     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 5424 
Net Count 2464, Total HPWL 8832 microns
HPWL   0 ~  100 microns: Net Count     2464     Total HPWL       8832 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 5424 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  239  Alloctr  240  Proc 5424 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3144 Max = 12 GRCs =   982 (92.82%)
Initial. H routing: Overflow =  1362 Max = 12 (GRCs =  1) GRCs =   453 (85.63%)
Initial. V routing: Overflow =  1782 Max = 10 (GRCs =  1) GRCs =   529 (100.00%)
Initial. M1         Overflow =    59 Max =  6 (GRCs =  1) GRCs =    27 (5.10%)
Initial. M2         Overflow =  1310 Max = 12 (GRCs =  1) GRCs =   436 (82.42%)
Initial. M3         Overflow =  1723 Max = 10 (GRCs =  1) GRCs =   502 (94.90%)
Initial. M4         Overflow =    52 Max =  6 (GRCs =  1) GRCs =    17 (3.21%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8795.49
Initial. Layer M1 wire length = 753.77
Initial. Layer M2 wire length = 1982.22
Initial. Layer M3 wire length = 441.23
Initial. Layer M4 wire length = 1630.62
Initial. Layer M5 wire length = 2792.23
Initial. Layer M6 wire length = 721.77
Initial. Layer M7 wire length = 466.72
Initial. Layer M8 wire length = 6.94
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 18053
Initial. Via VIA12SQ_C count = 7533
Initial. Via VIA23SQ_C count = 3618
Initial. Via VIA34SQ_C count = 3201
Initial. Via VIA45SQ count = 2908
Initial. Via VIA56SQ count = 563
Initial. Via VIA67SQ_C count = 226
Initial. Via VIA78SQ_C count = 4
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May  2 02:47:52 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3120 Max = 12 GRCs =   983 (92.91%)
phase1. H routing: Overflow =  1359 Max = 12 (GRCs =  3) GRCs =   451 (85.26%)
phase1. V routing: Overflow =  1761 Max = 10 (GRCs =  2) GRCs =   532 (100.57%)
phase1. M1         Overflow =    69 Max =  6 (GRCs =  1) GRCs =    34 (6.43%)
phase1. M2         Overflow =  1313 Max = 12 (GRCs =  3) GRCs =   434 (82.04%)
phase1. M3         Overflow =  1691 Max = 10 (GRCs =  2) GRCs =   498 (94.14%)
phase1. M4         Overflow =    46 Max =  5 (GRCs =  1) GRCs =    17 (3.21%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8738.34
phase1. Layer M1 wire length = 750.05
phase1. Layer M2 wire length = 1993.95
phase1. Layer M3 wire length = 633.39
phase1. Layer M4 wire length = 1749.48
phase1. Layer M5 wire length = 2741.19
phase1. Layer M6 wire length = 576.16
phase1. Layer M7 wire length = 294.12
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 16996
phase1. Via VIA12SQ_C count = 7512
phase1. Via VIA23SQ_C count = 3577
phase1. Via VIA34SQ_C count = 2831
phase1. Via VIA45SQ count = 2549
phase1. Via VIA56SQ count = 407
phase1. Via VIA67SQ_C count = 120
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May  2 02:47:54 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3134 Max = 12 GRCs =   992 (93.76%)
phase2. H routing: Overflow =  1379 Max = 12 (GRCs =  3) GRCs =   456 (86.20%)
phase2. V routing: Overflow =  1755 Max = 10 (GRCs =  1) GRCs =   536 (101.32%)
phase2. M1         Overflow =    69 Max =  6 (GRCs =  1) GRCs =    34 (6.43%)
phase2. M2         Overflow =  1327 Max = 12 (GRCs =  3) GRCs =   439 (82.99%)
phase2. M3         Overflow =  1685 Max = 10 (GRCs =  1) GRCs =   502 (94.90%)
phase2. M4         Overflow =    52 Max =  5 (GRCs =  1) GRCs =    17 (3.21%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8802.26
phase2. Layer M1 wire length = 750.05
phase2. Layer M2 wire length = 2003.89
phase2. Layer M3 wire length = 411.00
phase2. Layer M4 wire length = 1699.82
phase2. Layer M5 wire length = 2877.80
phase2. Layer M6 wire length = 656.91
phase2. Layer M7 wire length = 399.32
phase2. Layer M8 wire length = 3.46
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 17973
phase2. Via VIA12SQ_C count = 7520
phase2. Via VIA23SQ_C count = 3576
phase2. Via VIA34SQ_C count = 3225
phase2. Via VIA45SQ count = 2954
phase2. Via VIA56SQ count = 504
phase2. Via VIA67SQ_C count = 192
phase2. Via VIA78SQ_C count = 2
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri May  2 02:47:56 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3142 Max = 12 GRCs =   992 (93.76%)
phase3. H routing: Overflow =  1386 Max = 12 (GRCs =  3) GRCs =   456 (86.20%)
phase3. V routing: Overflow =  1755 Max = 10 (GRCs =  1) GRCs =   536 (101.32%)
phase3. M1         Overflow =    67 Max =  6 (GRCs =  1) GRCs =    33 (6.24%)
phase3. M2         Overflow =  1334 Max = 12 (GRCs =  3) GRCs =   439 (82.99%)
phase3. M3         Overflow =  1688 Max = 10 (GRCs =  1) GRCs =   503 (95.09%)
phase3. M4         Overflow =    52 Max =  5 (GRCs =  1) GRCs =    17 (3.21%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 8808.13
phase3. Layer M1 wire length = 751.48
phase3. Layer M2 wire length = 2002.10
phase3. Layer M3 wire length = 403.84
phase3. Layer M4 wire length = 1644.83
phase3. Layer M5 wire length = 2856.84
phase3. Layer M6 wire length = 704.81
phase3. Layer M7 wire length = 441.05
phase3. Layer M8 wire length = 3.18
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 18062
phase3. Via VIA12SQ_C count = 7521
phase3. Via VIA23SQ_C count = 3578
phase3. Via VIA34SQ_C count = 3237
phase3. Via VIA45SQ count = 2971
phase3. Via VIA56SQ count = 539
phase3. Via VIA67SQ_C count = 214
phase3. Via VIA78SQ_C count = 2
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  239  Alloctr  240  Proc 5424 

Congestion utilization per direction:
Average vertical track utilization   = 37.09 %
Peak    vertical track utilization   = 74.42 %
Average horizontal track utilization = 35.07 %
Peak    horizontal track utilization = 87.80 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5424 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[GR: Done] Stage (MB): Used  232  Alloctr  232  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5424 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5424 

Global-route-opt Incremental Global-routing complete  CPU:   494 s (  0.14 hr )  ELAPSE:  2567 s (  0.71 hr )  MEM-PEAK:  1419 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421614432  6.578038571181  2.479639685628  7.744182840401  0.485050001669  3.179565843498  5.567217854587  2.894454387461  6.565921217863  9.017937505874  3.135507121708  9.863424134172  6.078363464085
2.744208350400  8.318115002358  9.699225424434  2.464628250064  1.382370222532  9.387184039323  3.142422506669  0.968752789964  6.613180723294  4.146578793224  7.807285239987  2.191120738917  0.963974641094  2.700168043881  3.840488964440
3.750206074223  7.663458337977  6.212201652638  7.759683573967  7.862243057991  0.402387974976  0.032847095897  0.596111512371  4.701287396892  7.205135812169  8.209288619033  1.183710725218  3.334676908244  5.867629331622  7.173822285364
9.669819910825  7.591487832765  7.632106888944  7.679083163326  9.831314289814  1.878805814744  3.230074343539  1.226270037326  7.050450494780  2.403928473631  6.160789865829  4.100205691431  1.274958089655  4.570766253063  5.624806708820
7.826857274732  4.759133903941  5.409027411055  2.609838752834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813746103  6.112309633972  1.581660990097  7.486281322107  9.584582069756  2.041755287119
3.921160888492  0.650488124451  9.472458444515  3.368495494994  4.897111540204  6.860149241278  2.000106051691  9.095345907689  2.197041709512  0.915900367443  5.497865654676  8.142685455883  4.607322965224  8.244472594567  3.504808605451
1.682716033942  7.173433244621  9.939562234484  3.617850372683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.752599771404  7.515932855430  0.649551009371  1.017040943513  5.811547566269
5.826730803408  4.349383643927  0.216216369809  9.612147822527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.381063621353  5.407559812358  2.804352277518  1.265319952200  0.417798213533
1.833872485147  6.448557188670  4.848373563030  2.936806455033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.796380079434  9.324202399827  1.551328789997  2.300517102625  0.754613930179
1.961421431706  2.781303782109  3.355375596341  9.437904293602  9.136702643729  9.020209218502  9.978473695117  7.467457734047  3.171274721421  9.815920740044  4.363146183388  0.413510349962  3.309149998619  7.452707106103  1.902855824529
5.623407268083  7.269363417577  3.367403512665  7.093646715702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.637928293678  8.173726748086  9.287406574418  7.540410948505  0.000381217956
5.833784565961  4.754587575352  4.387461942409  1.217868901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.059850001087  3.950051765999  0.221455738718  4.029628214242  9.406697996875
2.789964670558  0.723294700564  8.793224073542  8.918117219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.190727530582  8.473954313986  3.056946840238  7.977169903284  5.095825959611
1.512371489368  7.396892016420  5.512169113742  1.398263118372  5.190997334627  6.408244597381  9.731624417389  4.385364966981  9.999761759148  7.347087763210  6.326033522522  8.063313510893  4.288869987880  5.817937223007  2.343567022627
0.037326714285  0.494780536240  8.173631909833  2.544059410021  0.066110128506  8.589655458396  6.653063862487  8.808820782685  7.253678475913  3.418263540902  7.950377047482  3.652821991283  2.538814138167  6.652939518747  4.022423951365
6.796621510604  0.618562901136  3.446103908392  2.312101958167  5.365776749739  1.822107959778  2.469756504172  7.387119392116  0.867338065048  8.682345947245  8.936701210113  4.394982438269  1.549260186014  9.244472800010  4.051629809534
5.907689227651  1.709512370474  0.067443825583  2.308420614269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.732021311785  2.772671003964  2.637892616996  9.532727052994  6.656290209097
9.409795566918  6.136993492287  7.763510351228  9.625258551594  7.417690065024  2.209371115867  1.043516181151  9.666269582673  0.883342434938  3.292435021621  6.942604889339  2.422514559795  6.782344582351  9.141648635616  1.286621702201
9.569284278259  2.585844881588  2.551363414033  9.521357340756  3.451201281504  3.477518130694  0.052203641776  0.313533183387  2.465081644855  7.737188484837  3.146840533205  1.055020341518  4.124454121230  5.316629700762  7.270140230810
7.178452578683  1.109985130572  3.640423555565  6.979438732421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.189956496815  9.893699515810  2.642774702020  9.208473797847  1.495146746745
7.734047325063  4.721421260690  0.740044712249  4.637132841352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.137978855514  1.515799298976  6.156605294424  6.976669223956  5.921015380218
9.647382397386  1.463832732269  0.419342449613  5.657807617373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.680786277936  3.901780207320  4.310696680093  3.986352650985  1.607840296408
5.274420842058  3.831811849598  7.969922881706  3.246466195006  4.138237023214  6.938718416025  9.314245540666  9.096875278996  4.661318072329  4.414657879322  4.711829947061  2.219100067102  6.096502014109  4.270023544388  1.384073906444
0.375020613254  9.766345163323  9.621220495899  0.775961647396  7.786224306706  7.040238798242  0.003284009589  7.059611151237  1.470128739689  2.720513551216  9.851144479441  8.118369244426  7.333672340824  4.586779773162  2.717317338536
4.966981907814  1.759148013802  7.763210918420  6.767901606332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.647294594020  4.410018731048  0.127600558965  5.457083465306  3.562415780882
0.782685734721  8.475913740693  3.540902191404  7.260988865283  4.062614254911  4.638167668026  9.918748602249  5.051365679662  1.502757061856  2.611981344610  3.642456571835  7.158154261904  6.748833882210  7.958465046975  6.204100638711
9.392116095197  8.065048267001  5.947245299017  9.336844939499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.570918570467  6.814256730915  3.460948026522  4.824455179456  7.350415970545
1.168271610556  8.717343660513  0.993956569599  3.361789177268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.006656412525  4.751581670338  0.064161920937  1.101712904351  3.581189866626
9.582673097645  2.434938615319  5.021621987907  7.961218142252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.169584473900  3.540744448081  1.280641047751  8.126549805220  0.041704931353
3.183387255819  1.644855069884  8.484837607320  8.293684005503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.200016118718  4.932419796738  0.155348698999  7.230069620262  5.075496403017
9.196142150470  6.278130620217  8.335537801631  0.943794889360  2.913670265308  5.902020924169  4.997848649511  7.746745773404  7.317127472142  1.981592074004  4.467790984588  8.041340591397  1.330120719861  9.745288620610  3.190210692452
9.562340734260  7.726936696011  6.336740606520  4.709368051570  2.741133616791  6.694424699055  0.523956092108  7.480218964738  2.389440146383  2.453161041934  2.194310465780  3.817361274178  3.928956477441  8.754059904850  5.000063231795
6.583378464988  1.475458014196  5.438746451801  2.121780290179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.536403224646  2.395094663205  7.022351393871  8.402970731424  2.940694809687
5.278996475447  8.072329737617  7.879322764915  5.891815121911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.140590977596  7.847384928004  4.305800404023  8.797724800328  4.509517605961
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2468 nets, 2464 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.835294
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2466, routed nets = 2464, across physical hierarchy nets = 0, parasitics cached nets = 2466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.1986     4.0507     51   0.0120     0.0276      7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 348059.000
    2   *   0.1986     4.0507   4.0507     51   0.0120     0.0276      7        0     0.0000        0 348059.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1986     4.0507   4.0507     51   0.0120     0.0276      7        0     0.0000        0 348059.000       982.50       2397        198        389
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.1986     4.0507   4.0507     51   0.0120     0.0276      7        0        0 348059.000       982.50       2397

Global-route-opt command complete                CPU:   495 s (  0.14 hr )  ELAPSE:  2568 s (  0.71 hr )  MEM-PEAK:  1419 MB
Global-route-opt command statistics  CPU=112 sec (0.03 hr) ELAPSED=114 sec (0.03 hr) MEM-PEAK=1.386 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-05-02 02:48:00 / Session: 0.71 hr / Command: 0.12 hr / Memory: 1419 MB (FLW-8100)
1
icc2_shell> route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-05-02 02:49:03 / Session: 0.73 hr / Command: 0.00 hr / Memory: 1419 MB (FLW-8100)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   41  Alloctr   42  Proc 5584 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 20185 of 25827


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   44  Alloctr   45  Proc 5584 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   44  Alloctr   45  Proc 5584 

Number of wires with overlap after iteration 1 = 14891 of 23537


Wire length and via report:
---------------------------
Number of M1 wires: 1665                  : 0
Number of M2 wires: 7814                 VIA12SQ_C: 7651
Number of M3 wires: 6733                 VIA23SQ_C: 7377
Number of M4 wires: 4492                 VIA34SQ_C: 5116
Number of M5 wires: 2358                 VIA45SQ: 3635
Number of M6 wires: 343                  VIA56SQ: 571
Number of M7 wires: 129                  VIA67SQ_C: 222
Number of M8 wires: 3            VIA78SQ_C: 5
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 23537             vias: 24577

Total M1 wire length: 130.3
Total M2 wire length: 2150.4
Total M3 wire length: 2105.9
Total M4 wire length: 3029.0
Total M5 wire length: 2947.9
Total M6 wire length: 662.9
Total M7 wire length: 412.0
Total M8 wire length: 4.2
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 11442.6

Longest M1 wire length: 1.0
Longest M2 wire length: 2.7
Longest M3 wire length: 2.6
Longest M4 wire length: 8.7
Longest M5 wire length: 15.2
Longest M6 wire length: 12.2
Longest M7 wire length: 19.8
Longest M8 wire length: 3.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 
Warning: Shape {294060 10866 294400 12170} on layer M1 is not on min manufacturing grid. Snap it to {294060 10860 294400 12170}. The shape belongs to Net: n995. (ZRT-543)
Warning: Shape {314930 188830 315270 189852} on layer M1 is not on min manufacturing grid. Snap it to {314930 188830 315270 189860}. The shape belongs to Net: n995. (ZRT-543)
Warning: Shape {286350 215830 286690 217748} on layer M1 is not on min manufacturing grid. Snap it to {286350 215830 286690 217750}. The shape belongs to Net: enc/sampDiff[1]. (ZRT-543)
Warning: Shape {285410 215830 285750 216968} on layer M1 is not on min manufacturing grid. Snap it to {285410 215830 285750 216970}. The shape belongs to Net: enc/N178. (ZRT-543)
Warning: Shape {321950 215830 322290 217399} on layer M1 is not on min manufacturing grid. Snap it to {321950 215830 322290 217400}. The shape belongs to Net: C40/DATA2_0. (ZRT-543)
Warning: Shape {287350 215830 287690 217748} on layer M1 is not on min manufacturing grid. Snap it to {287350 215830 287690 217750}. The shape belongs to Net: n1247. (ZRT-543)
Warning: Shape {320830 164830 321170 166281} on layer M1 is not on min manufacturing grid. Snap it to {320830 164830 321170 166290}. The shape belongs to Net: n977. (ZRT-543)
Warning: Shape {328330 118540 329229 118880} on layer M1 is not on min manufacturing grid. Snap it to {328330 118540 329230 118880}. The shape belongs to Net: n975. (ZRT-543)
Warning: Shape {327747 68830 328670 69170} on layer M1 is not on min manufacturing grid. Snap it to {327740 68830 328670 69170}. The shape belongs to Net: C40/DATA2_14. (ZRT-543)
Warning: Shape {322220 164830 322560 165561} on layer M1 is not on min manufacturing grid. Snap it to {322220 164830 322560 165570}. The shape belongs to Net: n733. (ZRT-543)
Warning: Shape {209169 218210 210170 218550} on layer M1 is not on min manufacturing grid. Snap it to {209160 218210 210170 218550}. The shape belongs to Net: enc/prePredSamp[17]. (ZRT-543)
Warning: Shape {332375 26490 333170 26830} on layer M1 is not on min manufacturing grid. Snap it to {332370 26490 333170 26830}. The shape belongs to Net: n939. (ZRT-543)
Warning: Shape {317334 14210 318170 14550} on layer M1 is not on min manufacturing grid. Snap it to {317330 14210 318170 14550}. The shape belongs to Net: n949. (ZRT-543)
Warning: Shape {313330 189580 314207 189920} on layer M1 is not on min manufacturing grid. Snap it to {313330 189580 314210 189920}. The shape belongs to Net: C40/DATA2_2. (ZRT-543)
Warning: Shape {319330 217900 320282 218240} on layer M1 is not on min manufacturing grid. Snap it to {319330 217900 320290 218240}. The shape belongs to Net: n989. (ZRT-543)
Warning: Shape {314830 13950 315554 14290} on layer M1 is not on min manufacturing grid. Snap it to {314830 13950 315560 14290}. The shape belongs to Net: C40/DATA2_11. (ZRT-543)
Warning: Shape {292330 9150 293335 9490} on layer M1 is not on min manufacturing grid. Snap it to {292330 9150 293340 9490}. The shape belongs to Net: n953. (ZRT-543)
Warning: Shape {326830 17100 327694 17440} on layer M1 is not on min manufacturing grid. Snap it to {326830 17100 327700 17440}. The shape belongs to Net: C40/DATA2_12. (ZRT-543)
Warning: Shape {329830 26490 330595 26830} on layer M1 is not on min manufacturing grid. Snap it to {329830 26490 330600 26830}. The shape belongs to Net: C40/DATA2_13. (ZRT-543)
Warning: Shape {206830 215830 207170 218746} on layer M1 is not on min manufacturing grid. Snap it to {206830 215830 207170 218750}. The shape belongs to Net: n1013. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 5584 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   51  Alloctr   53  Proc 5584 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   4508
Routed  2/36 Partitions, Violations =   11588
Routed  3/36 Partitions, Violations =   16453
Routed  4/36 Partitions, Violations =   19870
Routed  5/36 Partitions, Violations =   23056
Routed  6/36 Partitions, Violations =   28093
Routed  7/36 Partitions, Violations =   29563
Routed  8/36 Partitions, Violations =   32537
Routed  9/36 Partitions, Violations =   37632
Routed  10/36 Partitions, Violations =  39288
Routed  11/36 Partitions, Violations =  42053
Routed  12/36 Partitions, Violations =  44675
Routed  13/36 Partitions, Violations =  48936
Routed  14/36 Partitions, Violations =  50782
Routed  15/36 Partitions, Violations =  53015
Routed  16/36 Partitions, Violations =  57413
Routed  17/36 Partitions, Violations =  60650
Routed  18/36 Partitions, Violations =  63164
Routed  19/36 Partitions, Violations =  67212
Routed  20/36 Partitions, Violations =  69495
Routed  21/36 Partitions, Violations =  71026
Routed  22/36 Partitions, Violations =  73673
Routed  23/36 Partitions, Violations =  76159
Routed  24/36 Partitions, Violations =  82622
Routed  25/36 Partitions, Violations =  86341
Routed  26/36 Partitions, Violations =  91443
Routed  27/36 Partitions, Violations =  95019
Routed  28/36 Partitions, Violations =  96576
Routed  29/36 Partitions, Violations =  99382
Routed  30/36 Partitions, Violations =  102233
Routed  31/36 Partitions, Violations =  103143
Routed  32/36 Partitions, Violations =  105213
Routed  33/36 Partitions, Violations =  109243
Routed  34/36 Partitions, Violations =  109509
Routed  35/36 Partitions, Violations =  110786
Routed  36/36 Partitions, Violations =  111706

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      111706
        Crossing top-cell boundary : 22
        Diff net spacing : 10663
        Diff net via-cut spacing : 2916
        Double pattern hard mask space : 16317
        Double pattern mask propagation end : 13
        Double pattern soft mask space : 187
        Edge-line via spacing : 3
        End of line enclosure : 655
        Less than minimum area : 1453
        Less than minimum enclosed area : 23
        Less than minimum width : 59
        Local double pattern cycle : 1685
        Off-grid : 2805
        Protrusion length : 669
        Same net spacing : 2241
        Same net via-cut spacing : 380
        Short : 71615

[Iter 0] Elapsed real time: 0:07:08 
[Iter 0] Elapsed cpu  time: sys=0:00:08 usr=0:07:06 total=0:07:14
[Iter 0] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 5584 

End DR iteration 0 with 36 parts

Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   111714
Routed  2/36 Partitions, Violations =   111703
Routed  3/36 Partitions, Violations =   111743
Routed  4/36 Partitions, Violations =   111556
Routed  5/36 Partitions, Violations =   111450
Routed  6/36 Partitions, Violations =   111277
Routed  7/36 Partitions, Violations =   111155
Routed  8/36 Partitions, Violations =   111349
Routed  9/36 Partitions, Violations =   111259
Routed  10/36 Partitions, Violations =  111353
Routed  11/36 Partitions, Violations =  111511
Routed  12/36 Partitions, Violations =  111033
Routed  13/36 Partitions, Violations =  110839
Routed  14/36 Partitions, Violations =  110562
Routed  15/36 Partitions, Violations =  110638
Routed  16/36 Partitions, Violations =  110731
Routed  17/36 Partitions, Violations =  110769
Routed  18/36 Partitions, Violations =  110719
Routed  19/36 Partitions, Violations =  110566
Routed  20/36 Partitions, Violations =  110319
Routed  21/36 Partitions, Violations =  110091
Routed  22/36 Partitions, Violations =  109733
Routed  23/36 Partitions, Violations =  109660
Routed  24/36 Partitions, Violations =  109662
Routed  25/36 Partitions, Violations =  108847
Routed  26/36 Partitions, Violations =  108044
Routed  27/36 Partitions, Violations =  107884
Routed  28/36 Partitions, Violations =  107990
Routed  29/36 Partitions, Violations =  107760
Routed  30/36 Partitions, Violations =  107906
Routed  31/36 Partitions, Violations =  108034
Routed  32/36 Partitions, Violations =  108106
Routed  33/36 Partitions, Violations =  108537
Routed  34/36 Partitions, Violations =  108217
Routed  35/36 Partitions, Violations =  107585
Routed  36/36 Partitions, Violations =  107460

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      107460
        Crossing top-cell boundary : 22
        Diff net spacing : 9841
        Diff net via-cut spacing : 2756
        Double pattern hard mask space : 16976
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 167
        End of line enclosure : 704
        Less than minimum area : 1274
        Less than minimum enclosed area : 18
        Less than minimum width : 57
        Local double pattern cycle : 1814
        Off-grid : 2344
        Protrusion length : 629
        Same net spacing : 2347
        Same net via-cut spacing : 236
        Short : 68269

[Iter 1] Elapsed real time: 0:15:22 
[Iter 1] Elapsed cpu  time: sys=0:00:18 usr=0:15:18 total=0:15:37
[Iter 1] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 1] Total (MB): Used  115  Alloctr  117  Proc 5584 

End DR iteration 1 with 36 parts

Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   107614
Routed  2/36 Partitions, Violations =   107450
Routed  3/36 Partitions, Violations =   107390
Routed  4/36 Partitions, Violations =   107319
Routed  5/36 Partitions, Violations =   107186
Routed  6/36 Partitions, Violations =   107465
Routed  7/36 Partitions, Violations =   107542
Routed  8/36 Partitions, Violations =   107296
Routed  9/36 Partitions, Violations =   107136
Routed  10/36 Partitions, Violations =  106800
Routed  11/36 Partitions, Violations =  106655
Routed  12/36 Partitions, Violations =  106545
Routed  13/36 Partitions, Violations =  106428
Routed  14/36 Partitions, Violations =  106190
Routed  15/36 Partitions, Violations =  106387
Routed  16/36 Partitions, Violations =  105993
Routed  17/36 Partitions, Violations =  106175
Routed  18/36 Partitions, Violations =  106403
Routed  19/36 Partitions, Violations =  105581
Routed  20/36 Partitions, Violations =  105678
Routed  21/36 Partitions, Violations =  104861
Routed  22/36 Partitions, Violations =  104246
Routed  23/36 Partitions, Violations =  104157
Routed  24/36 Partitions, Violations =  103676
Routed  25/36 Partitions, Violations =  103467
Routed  26/36 Partitions, Violations =  102897
Routed  27/36 Partitions, Violations =  103538
Routed  28/36 Partitions, Violations =  103390
Routed  29/36 Partitions, Violations =  103279
Routed  30/36 Partitions, Violations =  102973
Routed  31/36 Partitions, Violations =  102531
Routed  32/36 Partitions, Violations =  101331
Routed  33/36 Partitions, Violations =  101403
Routed  34/36 Partitions, Violations =  101466
Routed  35/36 Partitions, Violations =  100747
Routed  36/36 Partitions, Violations =  100561

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100561
        Crossing top-cell boundary : 18
        Diff net spacing : 10048
        Diff net via-cut spacing : 2325
        Double pattern hard mask space : 15832
        Double pattern mask propagation end : 7
        Double pattern soft mask space : 178
        Edge-line via spacing : 7
        End of line enclosure : 622
        Less than minimum area : 1197
        Less than minimum enclosed area : 16
        Less than minimum width : 51
        Local double pattern cycle : 1785
        Off-grid : 2298
        Protrusion length : 778
        Same net spacing : 2334
        Same net via-cut spacing : 235
        Short : 62830

[Iter 2] Elapsed real time: 0:25:23 
[Iter 2] Elapsed cpu  time: sys=0:00:30 usr=0:25:17 total=0:25:48
[Iter 2] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 2] Total (MB): Used  115  Alloctr  116  Proc 5584 

End DR iteration 2 with 36 parts

Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   100679
Routed  2/36 Partitions, Violations =   101078
Routed  3/36 Partitions, Violations =   101584
Routed  4/36 Partitions, Violations =   101030
Routed  5/36 Partitions, Violations =   101011
Routed  6/36 Partitions, Violations =   100606
Routed  7/36 Partitions, Violations =   100722
Routed  8/36 Partitions, Violations =   100091
Routed  9/36 Partitions, Violations =   100371
Routed  10/36 Partitions, Violations =  100244
Routed  11/36 Partitions, Violations =  100390
Routed  12/36 Partitions, Violations =  100303
Routed  13/36 Partitions, Violations =  100281
Routed  14/36 Partitions, Violations =  100466
Routed  15/36 Partitions, Violations =  100582
Routed  16/36 Partitions, Violations =  100573
Routed  17/36 Partitions, Violations =  100817
Routed  18/36 Partitions, Violations =  100811
Routed  19/36 Partitions, Violations =  100560
Routed  20/36 Partitions, Violations =  100801
Routed  21/36 Partitions, Violations =  100183
Routed  22/36 Partitions, Violations =  100227
Routed  23/36 Partitions, Violations =  100435
Routed  24/36 Partitions, Violations =  100791
Routed  25/36 Partitions, Violations =  99569
Routed  26/36 Partitions, Violations =  99175
Routed  27/36 Partitions, Violations =  99075
Routed  28/36 Partitions, Violations =  99266
Routed  29/36 Partitions, Violations =  99592
Routed  30/36 Partitions, Violations =  99946
Routed  31/36 Partitions, Violations =  99849
Routed  32/36 Partitions, Violations =  99630
Routed  33/36 Partitions, Violations =  99477
Routed  34/36 Partitions, Violations =  99265
Routed  35/36 Partitions, Violations =  99162
Routed  36/36 Partitions, Violations =  99177

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99177
        Crossing top-cell boundary : 18
        Diff net spacing : 10781
        Diff net via-cut spacing : 2200
        Double pattern hard mask space : 16084
        Double pattern mask propagation end : 8
        Double pattern soft mask space : 100
        Edge-line via spacing : 5
        End of line enclosure : 712
        Less than minimum area : 997
        Less than minimum enclosed area : 27
        Less than minimum width : 56
        Local double pattern cycle : 1771
        Off-grid : 2367
        Protrusion length : 660
        Same net spacing : 2299
        Same net via-cut spacing : 223
        Short : 60869

[Iter 3] Elapsed real time: 0:37:05 
[Iter 3] Elapsed cpu  time: sys=0:00:46 usr=0:36:54 total=0:37:41
[Iter 3] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 3] Total (MB): Used  115  Alloctr  116  Proc 5584 

End DR iteration 3 with 36 parts

Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   99120
Routed  2/36 Partitions, Violations =   98716
Routed  3/36 Partitions, Violations =   98783
Routed  4/36 Partitions, Violations =   98748
Routed  5/36 Partitions, Violations =   98610
Routed  6/36 Partitions, Violations =   98459
Routed  7/36 Partitions, Violations =   98530
Routed  8/36 Partitions, Violations =   98451
Routed  9/36 Partitions, Violations =   98353
Routed  10/36 Partitions, Violations =  98294
Routed  11/36 Partitions, Violations =  98407
Routed  12/36 Partitions, Violations =  98241
Routed  13/36 Partitions, Violations =  98137
Routed  14/36 Partitions, Violations =  97468
Routed  15/36 Partitions, Violations =  97740
Routed  16/36 Partitions, Violations =  97526
Routed  17/36 Partitions, Violations =  97422
Routed  18/36 Partitions, Violations =  97265
Routed  19/36 Partitions, Violations =  97275
Routed  20/36 Partitions, Violations =  97486
Routed  21/36 Partitions, Violations =  97358
Routed  22/36 Partitions, Violations =  97470
Routed  23/36 Partitions, Violations =  97178
Routed  24/36 Partitions, Violations =  97230
Routed  25/36 Partitions, Violations =  97545
Routed  26/36 Partitions, Violations =  97310
Routed  27/36 Partitions, Violations =  97029
Routed  28/36 Partitions, Violations =  96846
Routed  29/36 Partitions, Violations =  96535
Routed  30/36 Partitions, Violations =  96700
Routed  31/36 Partitions, Violations =  96668
Routed  32/36 Partitions, Violations =  96459
Routed  33/36 Partitions, Violations =  96274
Routed  34/36 Partitions, Violations =  96252
Routed  35/36 Partitions, Violations =  96556
Routed  36/36 Partitions, Violations =  96400

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96400
        Crossing top-cell boundary : 24
        Diff net spacing : 9815
        Diff net via-cut spacing : 2153
        Double pattern hard mask space : 16513
        Double pattern mask propagation end : 8
        Double pattern soft mask space : 156
        Edge-line via spacing : 4
        End of line enclosure : 528
        Less than minimum area : 1077
        Less than minimum enclosed area : 23
        Less than minimum width : 49
        Local double pattern cycle : 1630
        Off-grid : 2398
        Protrusion length : 742
        Same net spacing : 2131
        Same net via-cut spacing : 208
        Short : 58941

[Iter 4] Elapsed real time: 0:49:32 
[Iter 4] Elapsed cpu  time: sys=0:01:01 usr=0:49:17 total=0:50:19
[Iter 4] Stage (MB): Used   74  Alloctr   73  Proc    0 
[Iter 4] Total (MB): Used  114  Alloctr  116  Proc 5584 

End DR iteration 4 with 36 parts

Start DR iteration 5: uniform partition
Routed  1/42 Partitions, Violations =   96090
Routed  2/42 Partitions, Violations =   96240
Routed  3/42 Partitions, Violations =   96396
Routed  4/42 Partitions, Violations =   96527
Routed  5/42 Partitions, Violations =   96454
Routed  6/42 Partitions, Violations =   96517
Routed  7/42 Partitions, Violations =   96658
Routed  8/42 Partitions, Violations =   96901
Routed  9/42 Partitions, Violations =   96741
Routed  10/42 Partitions, Violations =  96781
Routed  11/42 Partitions, Violations =  96850
Routed  12/42 Partitions, Violations =  96886
Routed  13/42 Partitions, Violations =  96973
Routed  14/42 Partitions, Violations =  96840
Routed  15/42 Partitions, Violations =  96805
Routed  16/42 Partitions, Violations =  96524
Routed  17/42 Partitions, Violations =  96685
Routed  18/42 Partitions, Violations =  96736
Routed  19/42 Partitions, Violations =  96830
Routed  20/42 Partitions, Violations =  96658
Routed  21/42 Partitions, Violations =  96639
Routed  22/42 Partitions, Violations =  96352
Routed  23/42 Partitions, Violations =  96354
Routed  24/42 Partitions, Violations =  96545
Routed  25/42 Partitions, Violations =  96631
Routed  26/42 Partitions, Violations =  96763
Routed  27/42 Partitions, Violations =  96851
Routed  28/42 Partitions, Violations =  97244
Routed  29/42 Partitions, Violations =  97086
Routed  30/42 Partitions, Violations =  96688
Routed  31/42 Partitions, Violations =  96689
Routed  32/42 Partitions, Violations =  96326
Routed  33/42 Partitions, Violations =  96167
Routed  34/42 Partitions, Violations =  96224
Routed  35/42 Partitions, Violations =  95895
Routed  36/42 Partitions, Violations =  95925
Routed  37/42 Partitions, Violations =  96128
Routed  38/42 Partitions, Violations =  96340
Routed  39/42 Partitions, Violations =  96520
Routed  40/42 Partitions, Violations =  96539
Routed  41/42 Partitions, Violations =  96614
Routed  42/42 Partitions, Violations =  96663

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96663
        Crossing top-cell boundary : 14
        Diff net spacing : 9965
        Diff net via-cut spacing : 2105
        Double pattern hard mask space : 16551
        Double pattern mask propagation end : 12
        Double pattern soft mask space : 199
        Edge-line via spacing : 3
        End of line enclosure : 524
        Less than minimum area : 1111
        Less than minimum enclosed area : 27
        Less than minimum width : 45
        Local double pattern cycle : 1651
        Off-grid : 2360
        Protrusion length : 645
        Same net spacing : 2160
        Same net via-cut spacing : 191
        Short : 59100

[Iter 5] Elapsed real time: 1:01:57 
[Iter 5] Elapsed cpu  time: sys=0:01:11 usr=1:01:43 total=1:02:55
[Iter 5] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 5] Total (MB): Used  114  Alloctr  116  Proc 5584 

End DR iteration 5 with 42 parts

Start DR iteration 6: uniform partition
Routed  1/49 Partitions, Violations =   96897
Routed  2/49 Partitions, Violations =   96985
Routed  3/49 Partitions, Violations =   97046
Routed  4/49 Partitions, Violations =   97307
Routed  5/49 Partitions, Violations =   97340
Routed  6/49 Partitions, Violations =   97475
Routed  7/49 Partitions, Violations =   97625
Routed  8/49 Partitions, Violations =   97712
Routed  9/49 Partitions, Violations =   97664
Routed  10/49 Partitions, Violations =  97588
Routed  11/49 Partitions, Violations =  97316
Routed  12/49 Partitions, Violations =  97476
Routed  13/49 Partitions, Violations =  97589
Routed  14/49 Partitions, Violations =  97974
Routed  15/49 Partitions, Violations =  98385
Routed  16/49 Partitions, Violations =  98984
Routed  17/49 Partitions, Violations =  99286
Routed  18/49 Partitions, Violations =  99084
Routed  19/49 Partitions, Violations =  99157
Routed  20/49 Partitions, Violations =  99278
Routed  21/49 Partitions, Violations =  99577
Routed  22/49 Partitions, Violations =  99380
Routed  23/49 Partitions, Violations =  99827
Routed  24/49 Partitions, Violations =  99601
Routed  25/49 Partitions, Violations =  99623
Routed  26/49 Partitions, Violations =  99479
Routed  27/49 Partitions, Violations =  99821
Routed  28/49 Partitions, Violations =  99710
Routed  29/49 Partitions, Violations =  99735
Routed  30/49 Partitions, Violations =  100001
Routed  31/49 Partitions, Violations =  100273
Routed  32/49 Partitions, Violations =  99943
Routed  33/49 Partitions, Violations =  100139
Routed  34/49 Partitions, Violations =  100080
Routed  35/49 Partitions, Violations =  100333
Routed  36/49 Partitions, Violations =  100565
Routed  37/49 Partitions, Violations =  100446
Routed  38/49 Partitions, Violations =  100384
Routed  39/49 Partitions, Violations =  101306
Routed  40/49 Partitions, Violations =  101217
Routed  41/49 Partitions, Violations =  100857
Routed  42/49 Partitions, Violations =  100846
Routed  43/49 Partitions, Violations =  101024
Routed  44/49 Partitions, Violations =  101037
Routed  45/49 Partitions, Violations =  100957
Routed  46/49 Partitions, Violations =  100614
Routed  47/49 Partitions, Violations =  100528
Routed  48/49 Partitions, Violations =  100634
Routed  49/49 Partitions, Violations =  100629

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100629
        Crossing top-cell boundary : 15
        Diff net spacing : 10432
        Diff net via-cut spacing : 2320
        Double pattern hard mask space : 15847
        Double pattern mask propagation end : 2
        Double pattern soft mask space : 171
        Edge-line via spacing : 1
        End of line enclosure : 631
        Less than minimum area : 1205
        Less than minimum enclosed area : 28
        Less than minimum width : 43
        Local double pattern cycle : 1700
        Off-grid : 2445
        Protrusion length : 684
        Same net spacing : 2229
        Same net via-cut spacing : 212
        Short : 62664

[Iter 6] Elapsed real time: 1:16:16 
[Iter 6] Elapsed cpu  time: sys=0:01:21 usr=1:16:05 total=1:17:26
[Iter 6] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 6] Total (MB): Used  115  Alloctr  116  Proc 5584 

End DR iteration 6 with 49 parts

Start DR iteration 7: uniform partition
Routed  1/49 Partitions, Violations =   100542
Routed  2/49 Partitions, Violations =   100959
Routed  3/49 Partitions, Violations =   101516
Routed  4/49 Partitions, Violations =   101447
Routed  5/49 Partitions, Violations =   101187
Routed  6/49 Partitions, Violations =   101296
Routed  7/49 Partitions, Violations =   101193
Routed  8/49 Partitions, Violations =   100762
Routed  9/49 Partitions, Violations =   100890
Routed  10/49 Partitions, Violations =  101028
Routed  11/49 Partitions, Violations =  100832
Routed  12/49 Partitions, Violations =  100918
Routed  13/49 Partitions, Violations =  101103
Routed  14/49 Partitions, Violations =  100684
Routed  15/49 Partitions, Violations =  100686
Routed  16/49 Partitions, Violations =  99894
Routed  17/49 Partitions, Violations =  99949
Routed  18/49 Partitions, Violations =  99729
Routed  19/49 Partitions, Violations =  99895
Routed  20/49 Partitions, Violations =  99872
Routed  21/49 Partitions, Violations =  99974
Routed  22/49 Partitions, Violations =  100315
Routed  23/49 Partitions, Violations =  100297
Routed  24/49 Partitions, Violations =  100516
Routed  25/49 Partitions, Violations =  100308
Routed  26/49 Partitions, Violations =  100498
Routed  27/49 Partitions, Violations =  100616
Routed  28/49 Partitions, Violations =  100636
Routed  29/49 Partitions, Violations =  100429
Routed  30/49 Partitions, Violations =  100392
Routed  31/49 Partitions, Violations =  100457
Routed  32/49 Partitions, Violations =  100284
Routed  33/49 Partitions, Violations =  100290
Routed  34/49 Partitions, Violations =  100500
Routed  35/49 Partitions, Violations =  100369
Routed  36/49 Partitions, Violations =  100330
Routed  37/49 Partitions, Violations =  100270
Routed  38/49 Partitions, Violations =  100202
Routed  39/49 Partitions, Violations =  100229
Routed  40/49 Partitions, Violations =  100407
Routed  41/49 Partitions, Violations =  100460
Routed  42/49 Partitions, Violations =  100308
Routed  43/49 Partitions, Violations =  100310
Routed  44/49 Partitions, Violations =  100778
Routed  45/49 Partitions, Violations =  100838
Routed  46/49 Partitions, Violations =  100761
Routed  47/49 Partitions, Violations =  100601
Routed  48/49 Partitions, Violations =  100210
Routed  49/49 Partitions, Violations =  100398

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100398
        Crossing top-cell boundary : 20
        Diff net spacing : 10281
        Diff net via-cut spacing : 2329
        Double pattern hard mask space : 15353
        Double pattern mask propagation end : 10
        Double pattern soft mask space : 178
        Edge-line via spacing : 3
        End of line enclosure : 675
        Less than minimum area : 1275
        Less than minimum enclosed area : 21
        Less than minimum width : 44
        Local double pattern cycle : 1709
        Off-grid : 2449
        Protrusion length : 682
        Same net spacing : 2235
        Same net via-cut spacing : 212
        Short : 62922

[Iter 7] Elapsed real time: 1:31:44 
[Iter 7] Elapsed cpu  time: sys=0:01:32 usr=1:31:36 total=1:33:09
[Iter 7] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 7] Total (MB): Used  115  Alloctr  116  Proc 5584 

End DR iteration 7 with 49 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    99089
Checked 2/4 Partitions, Violations =    99250
Checked 3/4 Partitions, Violations =    100022
Checked 4/4 Partitions, Violations =    100592

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    100592
Checked 2/4 Partitions, Violations =    100594
Checked 3/4 Partitions, Violations =    100596
Checked 4/4 Partitions, Violations =    100598
[DRC CHECK] Elapsed real time: 1:31:53 
[DRC CHECK] Elapsed cpu  time: sys=0:01:32 usr=1:31:45 total=1:33:18
[DRC CHECK] Stage (MB): Used   72  Alloctr   75  Proc    0 
[DRC CHECK] Total (MB): Used  113  Alloctr  117  Proc 5584 
Start DR iteration 8: uniform partition
Routed  1/49 Partitions, Violations =   101199
Routed  2/49 Partitions, Violations =   101793
Routed  3/49 Partitions, Violations =   102045
Routed  4/49 Partitions, Violations =   102123
Routed  5/49 Partitions, Violations =   101785
Routed  6/49 Partitions, Violations =   101827
Routed  7/49 Partitions, Violations =   101663
Routed  8/49 Partitions, Violations =   101456
Routed  9/49 Partitions, Violations =   101542
Routed  10/49 Partitions, Violations =  101287
Routed  11/49 Partitions, Violations =  101145
Routed  12/49 Partitions, Violations =  100992
Routed  13/49 Partitions, Violations =  100958
Routed  14/49 Partitions, Violations =  100920
Routed  15/49 Partitions, Violations =  101607
Routed  16/49 Partitions, Violations =  102396
Routed  17/49 Partitions, Violations =  102410
Routed  18/49 Partitions, Violations =  102299
Routed  19/49 Partitions, Violations =  101416
Routed  20/49 Partitions, Violations =  101508
Routed  21/49 Partitions, Violations =  100944
Routed  22/49 Partitions, Violations =  100787
Routed  23/49 Partitions, Violations =  100904
Routed  24/49 Partitions, Violations =  101212
Routed  25/49 Partitions, Violations =  101183
Routed  26/49 Partitions, Violations =  100965
Routed  27/49 Partitions, Violations =  100865
Routed  28/49 Partitions, Violations =  100937
Routed  29/49 Partitions, Violations =  100804
Routed  30/49 Partitions, Violations =  100463
Routed  31/49 Partitions, Violations =  100443
Routed  32/49 Partitions, Violations =  100326
Routed  33/49 Partitions, Violations =  100622
Routed  34/49 Partitions, Violations =  100864
Routed  35/49 Partitions, Violations =  100839
Routed  36/49 Partitions, Violations =  100815
Routed  37/49 Partitions, Violations =  100250
Routed  38/49 Partitions, Violations =  100348
Routed  39/49 Partitions, Violations =  100565
Routed  40/49 Partitions, Violations =  100495
Routed  41/49 Partitions, Violations =  100526
Routed  42/49 Partitions, Violations =  100305
Routed  43/49 Partitions, Violations =  100329
Routed  44/49 Partitions, Violations =  100802
Routed  45/49 Partitions, Violations =  100685
Routed  46/49 Partitions, Violations =  100669
Routed  47/49 Partitions, Violations =  100736
Routed  48/49 Partitions, Violations =  100529
Routed  49/49 Partitions, Violations =  100449

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100449
        Crossing top-cell boundary : 45
        Diff net spacing : 10492
        Diff net via-cut spacing : 2266
        Double pattern hard mask space : 15889
        Double pattern soft mask space : 96
        Edge-line via spacing : 4
        End of line enclosure : 641
        Less than minimum area : 1044
        Less than minimum enclosed area : 26
        Less than minimum width : 45
        Local double pattern cycle : 1667
        Off-grid : 2433
        Protrusion length : 643
        Same net spacing : 2151
        Same net via-cut spacing : 219
        Short : 62788

[Iter 8] Elapsed real time: 1:49:20 
[Iter 8] Elapsed cpu  time: sys=0:01:45 usr=1:49:15 total=1:51:00
[Iter 8] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 8] Total (MB): Used  116  Alloctr  117  Proc 5584 

End DR iteration 8 with 49 parts

Start DR iteration 9: uniform partition
Routed  1/49 Partitions, Violations =   100544
Routed  2/49 Partitions, Violations =   100670
Routed  3/49 Partitions, Violations =   100623
Routed  4/49 Partitions, Violations =   100788
Routed  5/49 Partitions, Violations =   100730
Routed  6/49 Partitions, Violations =   100694
Routed  7/49 Partitions, Violations =   100914
Routed  8/49 Partitions, Violations =   100911
Routed  9/49 Partitions, Violations =   100747
Routed  10/49 Partitions, Violations =  100524
Routed  11/49 Partitions, Violations =  100206
Routed  12/49 Partitions, Violations =  100232
Routed  13/49 Partitions, Violations =  100186
Routed  14/49 Partitions, Violations =  100179
Routed  15/49 Partitions, Violations =  100176
Routed  16/49 Partitions, Violations =  100073
Routed  17/49 Partitions, Violations =  100451
Routed  18/49 Partitions, Violations =  100301
Routed  19/49 Partitions, Violations =  100397
Routed  20/49 Partitions, Violations =  100419
Routed  21/49 Partitions, Violations =  99924
Routed  22/49 Partitions, Violations =  99525
Routed  23/49 Partitions, Violations =  99120
Routed  24/49 Partitions, Violations =  98706
Routed  25/49 Partitions, Violations =  98284
Routed  26/49 Partitions, Violations =  98190
Routed  27/49 Partitions, Violations =  98057
Routed  28/49 Partitions, Violations =  98002
Routed  29/49 Partitions, Violations =  98233
Routed  30/49 Partitions, Violations =  97958
Routed  31/49 Partitions, Violations =  97826
Routed  32/49 Partitions, Violations =  97672
Routed  33/49 Partitions, Violations =  97709
Routed  34/49 Partitions, Violations =  97746
Routed  35/49 Partitions, Violations =  97653
Routed  36/49 Partitions, Violations =  97296
Routed  37/49 Partitions, Violations =  97415
Routed  38/49 Partitions, Violations =  97515
Routed  39/49 Partitions, Violations =  97502
Routed  40/49 Partitions, Violations =  97767
Routed  41/49 Partitions, Violations =  97783
Routed  42/49 Partitions, Violations =  97116
Routed  43/49 Partitions, Violations =  97125
Routed  44/49 Partitions, Violations =  97359
Routed  45/49 Partitions, Violations =  97329
Routed  46/49 Partitions, Violations =  96856
Routed  47/49 Partitions, Violations =  96756
Routed  48/49 Partitions, Violations =  96665
Routed  49/49 Partitions, Violations =  96845

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96845
        Crossing top-cell boundary : 36
        Diff net spacing : 10511
        Diff net via-cut spacing : 2154
        Double pattern hard mask space : 14960
        Double pattern soft mask space : 78
        Edge-line via spacing : 1
        End of line enclosure : 575
        Less than minimum area : 977
        Less than minimum enclosed area : 22
        Less than minimum width : 30
        Local double pattern cycle : 1770
        Off-grid : 2372
        Protrusion length : 652
        Same net spacing : 2283
        Same net via-cut spacing : 218
        Short : 60206

[Iter 9] Elapsed real time: 2:08:26 
[Iter 9] Elapsed cpu  time: sys=0:02:01 usr=2:08:23 total=2:10:24
[Iter 9] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 9] Total (MB): Used  116  Alloctr  117  Proc 5584 

End DR iteration 9 with 49 parts

Start DR iteration 10: uniform partition
Routed  1/36 Partitions, Violations =   96791
Routed  2/36 Partitions, Violations =   97081
Routed  3/36 Partitions, Violations =   97242
Routed  4/36 Partitions, Violations =   97195
Routed  5/36 Partitions, Violations =   97097
Routed  6/36 Partitions, Violations =   96851
Routed  7/36 Partitions, Violations =   96326
Routed  8/36 Partitions, Violations =   96102
Routed  9/36 Partitions, Violations =   96016
Routed  10/36 Partitions, Violations =  95885
Routed  11/36 Partitions, Violations =  95634
Routed  12/36 Partitions, Violations =  95884
Routed  13/36 Partitions, Violations =  95889
Routed  14/36 Partitions, Violations =  95904
Routed  15/36 Partitions, Violations =  95863
Routed  16/36 Partitions, Violations =  96044
Routed  17/36 Partitions, Violations =  96135
Routed  18/36 Partitions, Violations =  96210
Routed  19/36 Partitions, Violations =  96492
Routed  20/36 Partitions, Violations =  96532
Routed  21/36 Partitions, Violations =  96305
Routed  22/36 Partitions, Violations =  96282
Routed  23/36 Partitions, Violations =  96042
Routed  24/36 Partitions, Violations =  95235
Routed  25/36 Partitions, Violations =  95166
Routed  26/36 Partitions, Violations =  95560
Routed  27/36 Partitions, Violations =  95445
Routed  28/36 Partitions, Violations =  94974
Routed  29/36 Partitions, Violations =  94832
Routed  30/36 Partitions, Violations =  94739
Routed  31/36 Partitions, Violations =  94495
Routed  32/36 Partitions, Violations =  94476
Routed  33/36 Partitions, Violations =  94341
Routed  34/36 Partitions, Violations =  94576
Routed  35/36 Partitions, Violations =  94907
Routed  36/36 Partitions, Violations =  94654

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94654
        Crossing top-cell boundary : 37
        Diff net spacing : 9650
        Diff net via-cut spacing : 2055
        Double pattern hard mask space : 14596
        Double pattern soft mask space : 177
        Edge-line via spacing : 2
        End of line enclosure : 519
        Less than minimum area : 1095
        Less than minimum enclosed area : 25
        Less than minimum width : 25
        Local double pattern cycle : 1753
        Off-grid : 2459
        Protrusion length : 649
        Same net spacing : 2304
        Same net via-cut spacing : 220
        Short : 59088

[Iter 10] Elapsed real time: 2:21:40 
[Iter 10] Elapsed cpu  time: sys=0:02:11 usr=2:21:38 total=2:23:50
[Iter 10] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 10] Total (MB): Used  115  Alloctr  117  Proc 5584 

End DR iteration 10 with 36 parts

Start DR iteration 11: uniform partition
Routed  1/36 Partitions, Violations =   94589
Routed  2/36 Partitions, Violations =   94519
Routed  3/36 Partitions, Violations =   94493
Routed  4/36 Partitions, Violations =   94705
Routed  5/36 Partitions, Violations =   94737
Routed  6/36 Partitions, Violations =   94804
Routed  7/36 Partitions, Violations =   94942
Routed  8/36 Partitions, Violations =   94705
Routed  9/36 Partitions, Violations =   94796
Routed  10/36 Partitions, Violations =  94866
Routed  11/36 Partitions, Violations =  95114
Routed  12/36 Partitions, Violations =  95130
Routed  13/36 Partitions, Violations =  95487
Routed  14/36 Partitions, Violations =  95678
Routed  15/36 Partitions, Violations =  95506
Routed  16/36 Partitions, Violations =  95875
Routed  17/36 Partitions, Violations =  95825
Routed  18/36 Partitions, Violations =  95998
Routed  19/36 Partitions, Violations =  96111
Routed  20/36 Partitions, Violations =  96016
Routed  21/36 Partitions, Violations =  96272
Routed  22/36 Partitions, Violations =  96462
Routed  23/36 Partitions, Violations =  96501
Routed  24/36 Partitions, Violations =  96234
Routed  25/36 Partitions, Violations =  96658
Routed  26/36 Partitions, Violations =  96865
Routed  27/36 Partitions, Violations =  97107
Routed  28/36 Partitions, Violations =  97212
Routed  29/36 Partitions, Violations =  97293
Routed  30/36 Partitions, Violations =  97313
Routed  31/36 Partitions, Violations =  97263
Routed  32/36 Partitions, Violations =  96969
Routed  33/36 Partitions, Violations =  96727
Routed  34/36 Partitions, Violations =  96775
Routed  35/36 Partitions, Violations =  96420
Routed  36/36 Partitions, Violations =  96370

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96370
        Crossing top-cell boundary : 39
        Diff net spacing : 10129
        Diff net via-cut spacing : 2130
        Double pattern hard mask space : 14552
        Double pattern soft mask space : 146
        Edge-line via spacing : 4
        End of line enclosure : 656
        Less than minimum area : 1158
        Less than minimum enclosed area : 18
        Less than minimum width : 38
        Local double pattern cycle : 1830
        Off-grid : 2417
        Protrusion length : 695
        Same net spacing : 2332
        Same net via-cut spacing : 231
        Short : 59995

[Iter 11] Elapsed real time: 2:36:40 
[Iter 11] Elapsed cpu  time: sys=0:02:22 usr=2:36:41 total=2:39:03
[Iter 11] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 11] Total (MB): Used  116  Alloctr  117  Proc 5584 

End DR iteration 11 with 36 parts

Start DR iteration 12: uniform partition
Routed  1/36 Partitions, Violations =   96613
Routed  2/36 Partitions, Violations =   96641
Routed  3/36 Partitions, Violations =   96547
Routed  4/36 Partitions, Violations =   96584
Routed  5/36 Partitions, Violations =   96488
Routed  6/36 Partitions, Violations =   96705
Routed  7/36 Partitions, Violations =   97044
Routed  8/36 Partitions, Violations =   97354
Routed  9/36 Partitions, Violations =   97090
Routed  10/36 Partitions, Violations =  97109
Routed  11/36 Partitions, Violations =  97198
Routed  12/36 Partitions, Violations =  96925
Routed  13/36 Partitions, Violations =  96862
Routed  14/36 Partitions, Violations =  97148
Routed  15/36 Partitions, Violations =  97260
Routed  16/36 Partitions, Violations =  97304
Routed  17/36 Partitions, Violations =  97093
Routed  18/36 Partitions, Violations =  96994
Routed  19/36 Partitions, Violations =  96219
Routed  20/36 Partitions, Violations =  95828
Routed  21/36 Partitions, Violations =  95735
Routed  22/36 Partitions, Violations =  95564
Routed  23/36 Partitions, Violations =  95383
Routed  24/36 Partitions, Violations =  95407
Routed  25/36 Partitions, Violations =  95113
Routed  26/36 Partitions, Violations =  95606
Routed  27/36 Partitions, Violations =  95421
Routed  28/36 Partitions, Violations =  95489
Routed  29/36 Partitions, Violations =  95171
Routed  30/36 Partitions, Violations =  94846
Routed  31/36 Partitions, Violations =  94564
Routed  32/36 Partitions, Violations =  94452
Routed  33/36 Partitions, Violations =  94185
Routed  34/36 Partitions, Violations =  94590
Routed  35/36 Partitions, Violations =  94301
Routed  36/36 Partitions, Violations =  94206

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94206
        Crossing top-cell boundary : 37
        Diff net spacing : 9846
        Diff net via-cut spacing : 2052
        Double pattern hard mask space : 13826
        Double pattern soft mask space : 160
        Edge-line via spacing : 3
        End of line enclosure : 619
        Less than minimum area : 1182
        Less than minimum enclosed area : 33
        Less than minimum width : 38
        Local double pattern cycle : 1848
        Off-grid : 2481
        Protrusion length : 736
        Same net spacing : 2412
        Same net via-cut spacing : 204
        Short : 58729

[Iter 12] Elapsed real time: 2:53:08 
[Iter 12] Elapsed cpu  time: sys=0:02:34 usr=2:53:11 total=2:55:46
[Iter 12] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 12] Total (MB): Used  115  Alloctr  117  Proc 5584 

End DR iteration 12 with 36 parts

Start DR iteration 13: uniform partition
Routed  1/36 Partitions, Violations =   94588
Routed  2/36 Partitions, Violations =   94566
Routed  3/36 Partitions, Violations =   94660
Routed  4/36 Partitions, Violations =   94990
Routed  5/36 Partitions, Violations =   95450
Routed  6/36 Partitions, Violations =   95583
Routed  7/36 Partitions, Violations =   95819
Routed  8/36 Partitions, Violations =   95904
Routed  9/36 Partitions, Violations =   96383
Routed  10/36 Partitions, Violations =  95932
Routed  11/36 Partitions, Violations =  96122
Routed  12/36 Partitions, Violations =  96104
Routed  13/36 Partitions, Violations =  95488
Routed  14/36 Partitions, Violations =  95772
Routed  15/36 Partitions, Violations =  96053
Routed  16/36 Partitions, Violations =  95884
Routed  17/36 Partitions, Violations =  95832
Routed  18/36 Partitions, Violations =  95786
Routed  19/36 Partitions, Violations =  95863
Routed  20/36 Partitions, Violations =  95912
Routed  21/36 Partitions, Violations =  95412
Routed  22/36 Partitions, Violations =  95312
Routed  23/36 Partitions, Violations =  95415
Routed  24/36 Partitions, Violations =  95262
Routed  25/36 Partitions, Violations =  95556
Routed  26/36 Partitions, Violations =  95445
Routed  27/36 Partitions, Violations =  95173
Routed  28/36 Partitions, Violations =  95041
Routed  29/36 Partitions, Violations =  94110
Routed  30/36 Partitions, Violations =  94322
Routed  31/36 Partitions, Violations =  94511
Routed  32/36 Partitions, Violations =  94487
Routed  33/36 Partitions, Violations =  94789
Routed  34/36 Partitions, Violations =  95071
Routed  35/36 Partitions, Violations =  94714
Routed  36/36 Partitions, Violations =  94676

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94676
        Crossing top-cell boundary : 50
        Diff net spacing : 9816
        Diff net via-cut spacing : 2084
        Double pattern hard mask space : 13945
        Double pattern soft mask space : 161
        Edge-line via spacing : 1
        End of line enclosure : 603
        Less than minimum area : 1167
        Less than minimum enclosed area : 35
        Less than minimum width : 40
        Local double pattern cycle : 1898
        Off-grid : 2538
        Protrusion length : 703
        Same net spacing : 2451
        Same net via-cut spacing : 224
        Short : 58960

[Iter 13] Elapsed real time: 3:10:01 
[Iter 13] Elapsed cpu  time: sys=0:02:46 usr=3:10:06 total=3:12:53
[Iter 13] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 13] Total (MB): Used  115  Alloctr  117  Proc 5584 

End DR iteration 13 with 36 parts

Start DR iteration 14: uniform partition
Routed  1/36 Partitions, Violations =   94849
Routed  2/36 Partitions, Violations =   95076
Routed  3/36 Partitions, Violations =   95021
Routed  4/36 Partitions, Violations =   94924
Routed  5/36 Partitions, Violations =   94687
Routed  6/36 Partitions, Violations =   94648
Routed  7/36 Partitions, Violations =   94811
Routed  8/36 Partitions, Violations =   94320
Routed  9/36 Partitions, Violations =   94413
Routed  10/36 Partitions, Violations =  94414
Routed  11/36 Partitions, Violations =  94410
Routed  12/36 Partitions, Violations =  94546
Routed  13/36 Partitions, Violations =  94236
Routed  14/36 Partitions, Violations =  94007
Routed  15/36 Partitions, Violations =  94024
Routed  16/36 Partitions, Violations =  94300
Routed  17/36 Partitions, Violations =  94211
Routed  18/36 Partitions, Violations =  94095
Routed  19/36 Partitions, Violations =  94351
Routed  20/36 Partitions, Violations =  94163
Routed  21/36 Partitions, Violations =  94105
Routed  22/36 Partitions, Violations =  94038
Routed  23/36 Partitions, Violations =  94136
Routed  24/36 Partitions, Violations =  93979
Routed  25/36 Partitions, Violations =  94118
Routed  26/36 Partitions, Violations =  93817
Routed  27/36 Partitions, Violations =  93974
Routed  28/36 Partitions, Violations =  93554
Routed  29/36 Partitions, Violations =  93443
Routed  30/36 Partitions, Violations =  93653
Routed  31/36 Partitions, Violations =  93637
Routed  32/36 Partitions, Violations =  93609
Routed  33/36 Partitions, Violations =  93400
Routed  34/36 Partitions, Violations =  93330
Routed  35/36 Partitions, Violations =  93204
Routed  36/36 Partitions, Violations =  93076

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93076
        Crossing top-cell boundary : 43
        Diff net spacing : 9690
        Diff net via-cut spacing : 1990
        Double pattern hard mask space : 14139
        Double pattern soft mask space : 150
        Edge-line via spacing : 9
        End of line enclosure : 587
        Less than minimum area : 1127
        Less than minimum enclosed area : 28
        Less than minimum width : 31
        Local double pattern cycle : 1921
        Off-grid : 2465
        Protrusion length : 689
        Same net spacing : 2503
        Same net via-cut spacing : 227
        Short : 57477

[Iter 14] Elapsed real time: 3:28:58 
[Iter 14] Elapsed cpu  time: sys=0:03:00 usr=3:29:07 total=3:32:08
[Iter 14] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 14] Total (MB): Used  115  Alloctr  117  Proc 5584 

End DR iteration 14 with 36 parts

Start DR iteration 15: uniform partition
Routed  1/42 Partitions, Violations =   92952
Routed  2/42 Partitions, Violations =   92594
Routed  3/42 Partitions, Violations =   92529
Routed  4/42 Partitions, Violations =   92338
Routed  5/42 Partitions, Violations =   92305
Routed  6/42 Partitions, Violations =   92224
Routed  7/42 Partitions, Violations =   92100
Routed  8/42 Partitions, Violations =   92223
Routed  9/42 Partitions, Violations =   92328
Routed  10/42 Partitions, Violations =  92441
Routed  11/42 Partitions, Violations =  92342
Routed  12/42 Partitions, Violations =  92203
Routed  13/42 Partitions, Violations =  92258
Routed  14/42 Partitions, Violations =  92362
Routed  15/42 Partitions, Violations =  92300
Routed  16/42 Partitions, Violations =  92178
Routed  17/42 Partitions, Violations =  92079
Routed  18/42 Partitions, Violations =  91923
Routed  19/42 Partitions, Violations =  91817
Routed  20/42 Partitions, Violations =  91757
Routed  21/42 Partitions, Violations =  91823
Routed  22/42 Partitions, Violations =  91817
Routed  23/42 Partitions, Violations =  91979
Routed  24/42 Partitions, Violations =  91977
Routed  25/42 Partitions, Violations =  92187
Routed  26/42 Partitions, Violations =  91983
Routed  27/42 Partitions, Violations =  92081
Routed  28/42 Partitions, Violations =  92020
Routed  29/42 Partitions, Violations =  91882
Routed  30/42 Partitions, Violations =  91998
Routed  31/42 Partitions, Violations =  92034
Routed  32/42 Partitions, Violations =  91951
Routed  33/42 Partitions, Violations =  91986
Routed  34/42 Partitions, Violations =  91846
Routed  35/42 Partitions, Violations =  91924
Routed  36/42 Partitions, Violations =  91435
Routed  37/42 Partitions, Violations =  91388
Routed  38/42 Partitions, Violations =  91266
Routed  39/42 Partitions, Violations =  91353
Routed  40/42 Partitions, Violations =  91213
Routed  41/42 Partitions, Violations =  91148
Routed  42/42 Partitions, Violations =  91071

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      91071
        Crossing top-cell boundary : 35
        Diff net spacing : 9921
        Diff net via-cut spacing : 1851
        Double pattern hard mask space : 13708
        Double pattern soft mask space : 139
        Edge-line via spacing : 1
        End of line enclosure : 563
        Less than minimum area : 1162
        Less than minimum enclosed area : 21
        Less than minimum width : 43
        Local double pattern cycle : 1934
        Off-grid : 2566
        Protrusion length : 766
        Same net spacing : 2512
        Same net via-cut spacing : 235
        Short : 55614

[Iter 15] Elapsed real time: 3:49:09 
[Iter 15] Elapsed cpu  time: sys=0:03:15 usr=3:49:21 total=3:52:37
[Iter 15] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 15] Total (MB): Used  115  Alloctr  117  Proc 5584 

End DR iteration 15 with 42 parts

Stop DR since not converging

Information: Filtered 38593 drcs of internal-only type. (ZRT-323)
Information: Discarded 62 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 3:49:09 
[DR] Elapsed cpu  time: sys=0:03:15 usr=3:49:21 total=3:52:37
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   52  Alloctr   54  Proc 5584 
[DR: Done] Elapsed real time: 3:49:09 
[DR: Done] Elapsed cpu  time: sys=0:03:15 usr=3:49:21 total=3:52:37
[DR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   54  Proc 5584 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 60730 aligned/redundant DRCs. (ZRT-305)

DR finished with 30341 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30341
        Crossing top-cell boundary : 29
        Diff net spacing : 3584
        Diff net via-cut spacing : 1849
        Double pattern hard mask space : 4523
        Double pattern soft mask space : 117
        Edge-line via spacing : 1
        End of line enclosure : 548
        Less than minimum area : 1162
        Less than minimum enclosed area : 21
        Less than minimum width : 21
        Local double pattern cycle : 1026
        Off-grid : 2182
        Protrusion length : 358
        Same net spacing : 1264
        Same net via-cut spacing : 235
        Short : 13421



Total Wire Length =                    13429 micron
Total Number of Contacts =             20000
Total Number of Wires =                24969
Total Number of PtConns =              7075
Total Number of Routed Wires =       24969
Total Routed Wire Length =           12012 micron
Total Number of Routed Contacts =       20000
        Layer                 M1 :        808 micron
        Layer                 M2 :       2702 micron
        Layer                 M3 :       2252 micron
        Layer                 M4 :       3425 micron
        Layer                 M5 :       3039 micron
        Layer                 M6 :        947 micron
        Layer                 M7 :        256 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA67SQ_C :         49
        Via       VIA67SQ_C(rot) :         15
        Via              VIA67SQ :         10
        Via         VIA67SQ(rot) :         44
        Via            VIA56SQ_C :        379
        Via       VIA56SQ_C(rot) :         49
        Via              VIA56SQ :        247
        Via         VIA45SQ(rot) :       2726
        Via            VIA34SQ_C :        459
        Via       VIA34SQ_C(rot) :       3741
        Via          VIA34BAR1_C :          5
        Via          VIA34BAR2_C :          6
        Via            VIA34LG_C :          1
        Via              VIA34SQ :         20
        Via         VIA34SQ(rot) :        285
        Via     VIA3_34SQ_C(rot) :          7
        Via            VIA3_34SQ :          3
        Via       VIA3_34SQ(rot) :         18
        Via            VIA23SQ_C :       4874
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23BAR1_C :         66
        Via     VIA23BAR1_C(rot) :          3
        Via          VIA23BAR2_C :         13
        Via     VIA23BAR2_C(rot) :          1
        Via            VIA23LG_C :          1
        Via              VIA23SQ :         98
        Via         VIA23SQ(rot) :         41
        Via          VIA2_33SQ_C :        270
        Via          VIA23_3SQ_C :         31
        Via        VIA2_33_3SQ_C :         22
        Via            VIA12SQ_C :        211
        Via       VIA12SQ_C(rot) :       5734
        Via          VIA12BAR1_C :        157
        Via     VIA12BAR1_C(rot) :         13
        Via          VIA12BAR2_C :          2
        Via            VIA12LG_C :         13
        Via       VIA12LG_C(rot) :          4
        Via              VIA12SQ :         16
        Via         VIA12SQ(rot) :         17
        Via       VIA12BAR2(rot) :          6
        Via     VIA1_32SQ_C(rot) :         10
        Via   VIA1_32_3SQ_C(rot) :        331

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 20000 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6514    vias)
    Layer VIA2       =  0.00% (0      / 5422    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5422    vias)
    Layer VIA3       =  0.00% (0      / 4545    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4545    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 
  Total double via conversion rate    =  0.00% (0 / 20000 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
    Layer VIA2       =  0.00% (0      / 5422    vias)
    Layer VIA3       =  0.00% (0      / 4545    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 20000 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6514    vias)
    Layer VIA2       =  0.00% (0      / 5422    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5422    vias)
    Layer VIA3       =  0.00% (0      / 4545    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4545    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 

Total number of nets = 2468
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30341
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-05-02 06:38:21 / Session: 4.55 hr / Command: 3.82 hr / Memory: 1419 MB (FLW-8100)
icc2_shell> route_eco
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2468 nets, 0 global routed, 2464 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Serialized np data
INFO: timer data saved to /tmp/CIC_ADPCM_Wrapper_181349_551115312.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:01 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DbIn With Extraction] Stage (MB): Used   40  Alloctr   40  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   43  Alloctr   44  Proc 5585 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used   40  Alloctr   40  Proc    0 
[ECO: Analysis] Total (MB): Used   43  Alloctr   44  Proc 5585 
Num of eco nets = 2468
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   40  Alloctr   40  Proc    0 
[ECO: Init] Total (MB): Used   43  Alloctr   44  Proc 5585 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'


Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    37928
Checked 2/4 Partitions, Violations =    60917
Checked 3/4 Partitions, Violations =    80115
Checked 4/4 Partitions, Violations =    89190

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      89190

[DRC CHECK] Elapsed real time: 0:00:07 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DRC CHECK] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DRC CHECK] Total (MB): Used  113  Alloctr  115  Proc 5585 

Total Wire Length =                    13428 micron
Total Number of Contacts =             19996
Total Number of Wires =                24749
Total Number of PtConns =              7272
Total Number of Routed Wires =       24749
Total Routed Wire Length =           11994 micron
Total Number of Routed Contacts =       19996
        Layer                 M1 :        808 micron
        Layer                 M2 :       2703 micron
        Layer                 M3 :       2253 micron
        Layer                 M4 :       3423 micron
        Layer                 M5 :       3039 micron
        Layer                 M6 :        947 micron
        Layer                 M7 :        256 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA67SQ_C :         49
        Via       VIA67SQ_C(rot) :         15
        Via              VIA67SQ :         10
        Via         VIA67SQ(rot) :         44
        Via            VIA56SQ_C :        379
        Via       VIA56SQ_C(rot) :         49
        Via              VIA56SQ :        247
        Via         VIA45SQ(rot) :       2726
        Via            VIA34SQ_C :        458
        Via       VIA34SQ_C(rot) :       3740
        Via          VIA34BAR1_C :          5
        Via          VIA34BAR2_C :          6
        Via            VIA34LG_C :          1
        Via              VIA34SQ :         20
        Via         VIA34SQ(rot) :        284
        Via     VIA3_34SQ_C(rot) :          7
        Via            VIA3_34SQ :          3
        Via       VIA3_34SQ(rot) :         18
        Via            VIA23SQ_C :       4873
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23BAR1_C :         66
        Via     VIA23BAR1_C(rot) :          3
        Via          VIA23BAR2_C :         13
        Via     VIA23BAR2_C(rot) :          1
        Via            VIA23LG_C :          1
        Via              VIA23SQ :         98
        Via         VIA23SQ(rot) :         41
        Via          VIA2_33SQ_C :        270
        Via          VIA23_3SQ_C :         31
        Via        VIA2_33_3SQ_C :         22
        Via            VIA12SQ_C :        211
        Via       VIA12SQ_C(rot) :       5734
        Via          VIA12BAR1_C :        157
        Via     VIA12BAR1_C(rot) :         13
        Via          VIA12BAR2_C :          2
        Via            VIA12LG_C :         13
        Via       VIA12LG_C(rot) :          4
        Via              VIA12SQ :         16
        Via         VIA12SQ(rot) :         17
        Via       VIA12BAR2(rot) :          6
        Via     VIA1_32SQ_C(rot) :         10
        Via   VIA1_32_3SQ_C(rot) :        331

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19996 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6514    vias)
    Layer VIA2       =  0.00% (0      / 5421    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5421    vias)
    Layer VIA3       =  0.00% (0      / 4542    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4542    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19996 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
    Layer VIA2       =  0.00% (0      / 5421    vias)
    Layer VIA3       =  0.00% (0      / 4542    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19996 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6514    vias)
    Layer VIA2       =  0.00% (0      / 5421    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5421    vias)
    Layer VIA3       =  0.00% (0      / 4542    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4542    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   89665
Routed  2/36 Partitions, Violations =   90410
Routed  3/36 Partitions, Violations =   90990
Routed  4/36 Partitions, Violations =   91668
Routed  5/36 Partitions, Violations =   91921
Routed  6/36 Partitions, Violations =   93483
Routed  7/36 Partitions, Violations =   93689
Routed  8/36 Partitions, Violations =   94279
Routed  9/36 Partitions, Violations =   94879
Routed  10/36 Partitions, Violations =  95072
Routed  11/36 Partitions, Violations =  95567
Routed  12/36 Partitions, Violations =  95953
Routed  13/36 Partitions, Violations =  96719
Routed  14/36 Partitions, Violations =  96927
Routed  15/36 Partitions, Violations =  97256
Routed  16/36 Partitions, Violations =  97795
Routed  17/36 Partitions, Violations =  98576
Routed  18/36 Partitions, Violations =  98667
Routed  19/36 Partitions, Violations =  99425
Routed  20/36 Partitions, Violations =  99726
Routed  21/36 Partitions, Violations =  99712
Routed  22/36 Partitions, Violations =  100172
Routed  23/36 Partitions, Violations =  100463
Routed  24/36 Partitions, Violations =  101147
Routed  25/36 Partitions, Violations =  101754
Routed  26/36 Partitions, Violations =  102296
Routed  27/36 Partitions, Violations =  102758
Routed  28/36 Partitions, Violations =  103042
Routed  29/36 Partitions, Violations =  103529
Routed  30/36 Partitions, Violations =  104022
Routed  31/36 Partitions, Violations =  104445
Routed  32/36 Partitions, Violations =  104805
Routed  33/36 Partitions, Violations =  105671
Routed  34/36 Partitions, Violations =  105740
Routed  35/36 Partitions, Violations =  106025
Routed  36/36 Partitions, Violations =  106158

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      106158
        Crossing top-cell boundary : 15
        Diff net spacing : 9522
        Diff net via-cut spacing : 2762
        Double pattern hard mask space : 15666
        Double pattern mask propagation end : 8
        Double pattern soft mask space : 143
        Edge-line via spacing : 1
        End of line enclosure : 731
        Less than minimum area : 1133
        Less than minimum enclosed area : 23
        Less than minimum width : 42
        Local double pattern cycle : 1815
        Off-grid : 2370
        Protrusion length : 742
        Same net spacing : 2385
        Same net via-cut spacing : 225
        Short : 68575

[Iter 0] Elapsed real time: 0:06:28 
[Iter 0] Elapsed cpu  time: sys=0:00:05 usr=0:06:29 total=0:06:34
[Iter 0] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 0] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 0 with 36 parts

Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   106086
Routed  2/36 Partitions, Violations =   106145
Routed  3/36 Partitions, Violations =   105867
Routed  4/36 Partitions, Violations =   105885
Routed  5/36 Partitions, Violations =   105916
Routed  6/36 Partitions, Violations =   105695
Routed  7/36 Partitions, Violations =   105466
Routed  8/36 Partitions, Violations =   105602
Routed  9/36 Partitions, Violations =   105584
Routed  10/36 Partitions, Violations =  105808
Routed  11/36 Partitions, Violations =  106228
Routed  12/36 Partitions, Violations =  106449
Routed  13/36 Partitions, Violations =  106518
Routed  14/36 Partitions, Violations =  106748
Routed  15/36 Partitions, Violations =  106709
Routed  16/36 Partitions, Violations =  107237
Routed  17/36 Partitions, Violations =  107105
Routed  18/36 Partitions, Violations =  107176
Routed  19/36 Partitions, Violations =  107217
Routed  20/36 Partitions, Violations =  106908
Routed  21/36 Partitions, Violations =  106889
Routed  22/36 Partitions, Violations =  106810
Routed  23/36 Partitions, Violations =  106500
Routed  24/36 Partitions, Violations =  106604
Routed  25/36 Partitions, Violations =  106175
Routed  26/36 Partitions, Violations =  105713
Routed  27/36 Partitions, Violations =  105449
Routed  28/36 Partitions, Violations =  105585
Routed  29/36 Partitions, Violations =  105358
Routed  30/36 Partitions, Violations =  105291
Routed  31/36 Partitions, Violations =  105335
Routed  32/36 Partitions, Violations =  105439
Routed  33/36 Partitions, Violations =  105726
Routed  34/36 Partitions, Violations =  105313
Routed  35/36 Partitions, Violations =  105102
Routed  36/36 Partitions, Violations =  105076

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      105076
        Crossing top-cell boundary : 15
        Diff net spacing : 9419
        Diff net via-cut spacing : 2604
        Double pattern hard mask space : 16886
        Double pattern mask propagation end : 21
        Double pattern soft mask space : 173
        Edge-line via spacing : 1
        End of line enclosure : 646
        Less than minimum area : 1172
        Less than minimum enclosed area : 23
        Less than minimum width : 68
        Local double pattern cycle : 1728
        Off-grid : 2290
        Protrusion length : 724
        Same net spacing : 2254
        Same net via-cut spacing : 223
        Short : 66829

[Iter 1] Elapsed real time: 0:13:05 
[Iter 1] Elapsed cpu  time: sys=0:00:09 usr=0:13:07 total=0:13:17
[Iter 1] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 1] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 1 with 36 parts

Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   105149
Routed  2/36 Partitions, Violations =   104791
Routed  3/36 Partitions, Violations =   105122
Routed  4/36 Partitions, Violations =   104663
Routed  5/36 Partitions, Violations =   104584
Routed  6/36 Partitions, Violations =   105003
Routed  7/36 Partitions, Violations =   105274
Routed  8/36 Partitions, Violations =   104962
Routed  9/36 Partitions, Violations =   104728
Routed  10/36 Partitions, Violations =  104700
Routed  11/36 Partitions, Violations =  104629
Routed  12/36 Partitions, Violations =  105199
Routed  13/36 Partitions, Violations =  105224
Routed  14/36 Partitions, Violations =  104947
Routed  15/36 Partitions, Violations =  104955
Routed  16/36 Partitions, Violations =  104382
Routed  17/36 Partitions, Violations =  104039
Routed  18/36 Partitions, Violations =  103853
Routed  19/36 Partitions, Violations =  102942
Routed  20/36 Partitions, Violations =  103018
Routed  21/36 Partitions, Violations =  102593
Routed  22/36 Partitions, Violations =  102222
Routed  23/36 Partitions, Violations =  101801
Routed  24/36 Partitions, Violations =  101550
Routed  25/36 Partitions, Violations =  101575
Routed  26/36 Partitions, Violations =  101417
Routed  27/36 Partitions, Violations =  102006
Routed  28/36 Partitions, Violations =  101903
Routed  29/36 Partitions, Violations =  102064
Routed  30/36 Partitions, Violations =  101666
Routed  31/36 Partitions, Violations =  101565
Routed  32/36 Partitions, Violations =  101390
Routed  33/36 Partitions, Violations =  101514
Routed  34/36 Partitions, Violations =  101611
Routed  35/36 Partitions, Violations =  101183
Routed  36/36 Partitions, Violations =  100983

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100983
        Crossing top-cell boundary : 9
        Diff net spacing : 10150
        Diff net via-cut spacing : 2333
        Double pattern hard mask space : 16295
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 149
        End of line enclosure : 608
        Less than minimum area : 1154
        Less than minimum enclosed area : 25
        Less than minimum width : 57
        Local double pattern cycle : 1794
        Off-grid : 2284
        Protrusion length : 748
        Same net spacing : 2327
        Same net via-cut spacing : 229
        Short : 62815

[Iter 2] Elapsed real time: 0:21:14 
[Iter 2] Elapsed cpu  time: sys=0:00:15 usr=0:21:17 total=0:21:33
[Iter 2] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 2] Total (MB): Used  115  Alloctr  116  Proc 5585 

End DR iteration 2 with 36 parts

Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   101406
Routed  2/36 Partitions, Violations =   101456
Routed  3/36 Partitions, Violations =   101518
Routed  4/36 Partitions, Violations =   101265
Routed  5/36 Partitions, Violations =   101275
Routed  6/36 Partitions, Violations =   101118
Routed  7/36 Partitions, Violations =   101323
Routed  8/36 Partitions, Violations =   100930
Routed  9/36 Partitions, Violations =   100942
Routed  10/36 Partitions, Violations =  100946
Routed  11/36 Partitions, Violations =  100723
Routed  12/36 Partitions, Violations =  100824
Routed  13/36 Partitions, Violations =  100668
Routed  14/36 Partitions, Violations =  100893
Routed  15/36 Partitions, Violations =  100573
Routed  16/36 Partitions, Violations =  99984
Routed  17/36 Partitions, Violations =  100290
Routed  18/36 Partitions, Violations =  100335
Routed  19/36 Partitions, Violations =  100115
Routed  20/36 Partitions, Violations =  100185
Routed  21/36 Partitions, Violations =  100232
Routed  22/36 Partitions, Violations =  100228
Routed  23/36 Partitions, Violations =  100227
Routed  24/36 Partitions, Violations =  100410
Routed  25/36 Partitions, Violations =  99701
Routed  26/36 Partitions, Violations =  99387
Routed  27/36 Partitions, Violations =  99195
Routed  28/36 Partitions, Violations =  99339
Routed  29/36 Partitions, Violations =  99791
Routed  30/36 Partitions, Violations =  100113
Routed  31/36 Partitions, Violations =  100243
Routed  32/36 Partitions, Violations =  99962
Routed  33/36 Partitions, Violations =  99575
Routed  34/36 Partitions, Violations =  99366
Routed  35/36 Partitions, Violations =  99577
Routed  36/36 Partitions, Violations =  99256

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99256
        Crossing top-cell boundary : 16
        Diff net spacing : 10533
        Diff net via-cut spacing : 2199
        Double pattern hard mask space : 15857
        Double pattern mask propagation end : 5
        Double pattern soft mask space : 112
        Edge-line via spacing : 1
        End of line enclosure : 637
        Less than minimum area : 994
        Less than minimum enclosed area : 28
        Less than minimum width : 35
        Local double pattern cycle : 1731
        Off-grid : 2284
        Protrusion length : 715
        Same net spacing : 2282
        Same net via-cut spacing : 204
        Short : 61623

[Iter 3] Elapsed real time: 0:31:13 
[Iter 3] Elapsed cpu  time: sys=0:00:23 usr=0:31:18 total=0:31:42
[Iter 3] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 3] Total (MB): Used  115  Alloctr  116  Proc 5585 

End DR iteration 3 with 36 parts

Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   99138
Routed  2/36 Partitions, Violations =   98870
Routed  3/36 Partitions, Violations =   98842
Routed  4/36 Partitions, Violations =   98860
Routed  5/36 Partitions, Violations =   98581
Routed  6/36 Partitions, Violations =   98288
Routed  7/36 Partitions, Violations =   98606
Routed  8/36 Partitions, Violations =   98129
Routed  9/36 Partitions, Violations =   97868
Routed  10/36 Partitions, Violations =  97724
Routed  11/36 Partitions, Violations =  97471
Routed  12/36 Partitions, Violations =  97606
Routed  13/36 Partitions, Violations =  97652
Routed  14/36 Partitions, Violations =  97040
Routed  15/36 Partitions, Violations =  97098
Routed  16/36 Partitions, Violations =  97146
Routed  17/36 Partitions, Violations =  96770
Routed  18/36 Partitions, Violations =  96689
Routed  19/36 Partitions, Violations =  96466
Routed  20/36 Partitions, Violations =  96412
Routed  21/36 Partitions, Violations =  96502
Routed  22/36 Partitions, Violations =  96375
Routed  23/36 Partitions, Violations =  96059
Routed  24/36 Partitions, Violations =  96117
Routed  25/36 Partitions, Violations =  96842
Routed  26/36 Partitions, Violations =  96868
Routed  27/36 Partitions, Violations =  96734
Routed  28/36 Partitions, Violations =  96872
Routed  29/36 Partitions, Violations =  96493
Routed  30/36 Partitions, Violations =  96391
Routed  31/36 Partitions, Violations =  96122
Routed  32/36 Partitions, Violations =  95727
Routed  33/36 Partitions, Violations =  95646
Routed  34/36 Partitions, Violations =  95501
Routed  35/36 Partitions, Violations =  95833
Routed  36/36 Partitions, Violations =  95476

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95476
        Crossing top-cell boundary : 19
        Diff net spacing : 9777
        Diff net via-cut spacing : 2088
        Double pattern hard mask space : 16205
        Double pattern mask propagation end : 3
        Double pattern soft mask space : 194
        Edge-line via spacing : 1
        End of line enclosure : 584
        Less than minimum area : 1031
        Less than minimum enclosed area : 31
        Less than minimum width : 61
        Local double pattern cycle : 1677
        Off-grid : 2395
        Protrusion length : 660
        Same net spacing : 2210
        Same net via-cut spacing : 200
        Short : 58340

[Iter 4] Elapsed real time: 0:41:41 
[Iter 4] Elapsed cpu  time: sys=0:00:30 usr=0:41:48 total=0:42:19
[Iter 4] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 4] Total (MB): Used  114  Alloctr  116  Proc 5585 

End DR iteration 4 with 36 parts

Start DR iteration 5: uniform partition
Routed  1/42 Partitions, Violations =   95478
Routed  2/42 Partitions, Violations =   95641
Routed  3/42 Partitions, Violations =   95504
Routed  4/42 Partitions, Violations =   95400
Routed  5/42 Partitions, Violations =   95358
Routed  6/42 Partitions, Violations =   95554
Routed  7/42 Partitions, Violations =   95849
Routed  8/42 Partitions, Violations =   95743
Routed  9/42 Partitions, Violations =   95770
Routed  10/42 Partitions, Violations =  95959
Routed  11/42 Partitions, Violations =  96046
Routed  12/42 Partitions, Violations =  96007
Routed  13/42 Partitions, Violations =  95981
Routed  14/42 Partitions, Violations =  95913
Routed  15/42 Partitions, Violations =  95910
Routed  16/42 Partitions, Violations =  95689
Routed  17/42 Partitions, Violations =  95823
Routed  18/42 Partitions, Violations =  96019
Routed  19/42 Partitions, Violations =  96173
Routed  20/42 Partitions, Violations =  96338
Routed  21/42 Partitions, Violations =  96485
Routed  22/42 Partitions, Violations =  96669
Routed  23/42 Partitions, Violations =  96542
Routed  24/42 Partitions, Violations =  96679
Routed  25/42 Partitions, Violations =  96749
Routed  26/42 Partitions, Violations =  96720
Routed  27/42 Partitions, Violations =  96706
Routed  28/42 Partitions, Violations =  96839
Routed  29/42 Partitions, Violations =  96808
Routed  30/42 Partitions, Violations =  96763
Routed  31/42 Partitions, Violations =  96771
Routed  32/42 Partitions, Violations =  96530
Routed  33/42 Partitions, Violations =  96172
Routed  34/42 Partitions, Violations =  96195
Routed  35/42 Partitions, Violations =  95897
Routed  36/42 Partitions, Violations =  96021
Routed  37/42 Partitions, Violations =  96170
Routed  38/42 Partitions, Violations =  96227
Routed  39/42 Partitions, Violations =  96349
Routed  40/42 Partitions, Violations =  96333
Routed  41/42 Partitions, Violations =  96330
Routed  42/42 Partitions, Violations =  96423

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96423
        Crossing top-cell boundary : 21
        Diff net spacing : 9870
        Diff net via-cut spacing : 2094
        Double pattern hard mask space : 16576
        Double pattern mask propagation end : 9
        Double pattern soft mask space : 184
        Edge-line via spacing : 3
        End of line enclosure : 553
        Less than minimum area : 1101
        Less than minimum enclosed area : 24
        Less than minimum width : 54
        Local double pattern cycle : 1676
        Off-grid : 2315
        Protrusion length : 620
        Same net spacing : 2167
        Same net via-cut spacing : 193
        Short : 58963

[Iter 5] Elapsed real time: 0:53:51 
[Iter 5] Elapsed cpu  time: sys=0:00:39 usr=0:54:00 total=0:54:39
[Iter 5] Stage (MB): Used   71  Alloctr   71  Proc    0 
[Iter 5] Total (MB): Used  114  Alloctr  116  Proc 5585 

End DR iteration 5 with 42 parts

Start DR iteration 6: uniform partition
Routed  1/49 Partitions, Violations =   96786
Routed  2/49 Partitions, Violations =   96834
Routed  3/49 Partitions, Violations =   97109
Routed  4/49 Partitions, Violations =   96962
Routed  5/49 Partitions, Violations =   97128
Routed  6/49 Partitions, Violations =   97114
Routed  7/49 Partitions, Violations =   96845
Routed  8/49 Partitions, Violations =   97095
Routed  9/49 Partitions, Violations =   97239
Routed  10/49 Partitions, Violations =  97403
Routed  11/49 Partitions, Violations =  97592
Routed  12/49 Partitions, Violations =  97628
Routed  13/49 Partitions, Violations =  97595
Routed  14/49 Partitions, Violations =  97865
Routed  15/49 Partitions, Violations =  97929
Routed  16/49 Partitions, Violations =  98323
Routed  17/49 Partitions, Violations =  98560
Routed  18/49 Partitions, Violations =  98240
Routed  19/49 Partitions, Violations =  98357
Routed  20/49 Partitions, Violations =  98453
Routed  21/49 Partitions, Violations =  98627
Routed  22/49 Partitions, Violations =  97977
Routed  23/49 Partitions, Violations =  98288
Routed  24/49 Partitions, Violations =  98307
Routed  25/49 Partitions, Violations =  98120
Routed  26/49 Partitions, Violations =  98494
Routed  27/49 Partitions, Violations =  98512
Routed  28/49 Partitions, Violations =  98426
Routed  29/49 Partitions, Violations =  98441
Routed  30/49 Partitions, Violations =  98676
Routed  31/49 Partitions, Violations =  98813
Routed  32/49 Partitions, Violations =  98649
Routed  33/49 Partitions, Violations =  98822
Routed  34/49 Partitions, Violations =  98816
Routed  35/49 Partitions, Violations =  98889
Routed  36/49 Partitions, Violations =  98944
Routed  37/49 Partitions, Violations =  98821
Routed  38/49 Partitions, Violations =  98774
Routed  39/49 Partitions, Violations =  99511
Routed  40/49 Partitions, Violations =  99488
Routed  41/49 Partitions, Violations =  99298
Routed  42/49 Partitions, Violations =  99264
Routed  43/49 Partitions, Violations =  99267
Routed  44/49 Partitions, Violations =  99294
Routed  45/49 Partitions, Violations =  99303
Routed  46/49 Partitions, Violations =  99108
Routed  47/49 Partitions, Violations =  99256
Routed  48/49 Partitions, Violations =  99319
Routed  49/49 Partitions, Violations =  99325

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99325
        Crossing top-cell boundary : 14
        Diff net spacing : 10020
        Diff net via-cut spacing : 2270
        Double pattern hard mask space : 15629
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 135
        Edge-line via spacing : 3
        End of line enclosure : 657
        Less than minimum area : 1186
        Less than minimum enclosed area : 24
        Less than minimum width : 41
        Local double pattern cycle : 1668
        Off-grid : 2429
        Protrusion length : 648
        Same net spacing : 2199
        Same net via-cut spacing : 223
        Short : 62173

[Iter 6] Elapsed real time: 1:08:09 
[Iter 6] Elapsed cpu  time: sys=0:00:51 usr=1:08:20 total=1:09:11
[Iter 6] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 6] Total (MB): Used  115  Alloctr  116  Proc 5585 

End DR iteration 6 with 49 parts

Start DR iteration 7: uniform partition
Routed  1/49 Partitions, Violations =   99479
Routed  2/49 Partitions, Violations =   99678
Routed  3/49 Partitions, Violations =   99987
Routed  4/49 Partitions, Violations =   99719
Routed  5/49 Partitions, Violations =   100120
Routed  6/49 Partitions, Violations =   100200
Routed  7/49 Partitions, Violations =   100168
Routed  8/49 Partitions, Violations =   100161
Routed  9/49 Partitions, Violations =   100129
Routed  10/49 Partitions, Violations =  100274
Routed  11/49 Partitions, Violations =  100165
Routed  12/49 Partitions, Violations =  100166
Routed  13/49 Partitions, Violations =  100405
Routed  14/49 Partitions, Violations =  100337
Routed  15/49 Partitions, Violations =  100835
Routed  16/49 Partitions, Violations =  100915
Routed  17/49 Partitions, Violations =  100950
Routed  18/49 Partitions, Violations =  100624
Routed  19/49 Partitions, Violations =  99633
Routed  20/49 Partitions, Violations =  100284
Routed  21/49 Partitions, Violations =  100146
Routed  22/49 Partitions, Violations =  100610
Routed  23/49 Partitions, Violations =  100392
Routed  24/49 Partitions, Violations =  100218
Routed  25/49 Partitions, Violations =  99897
Routed  26/49 Partitions, Violations =  99978
Routed  27/49 Partitions, Violations =  99984
Routed  28/49 Partitions, Violations =  100133
Routed  29/49 Partitions, Violations =  100021
Routed  30/49 Partitions, Violations =  100041
Routed  31/49 Partitions, Violations =  99786
Routed  32/49 Partitions, Violations =  99668
Routed  33/49 Partitions, Violations =  99862
Routed  34/49 Partitions, Violations =  100240
Routed  35/49 Partitions, Violations =  100235
Routed  36/49 Partitions, Violations =  100219
Routed  37/49 Partitions, Violations =  100199
Routed  38/49 Partitions, Violations =  100135
Routed  39/49 Partitions, Violations =  100343
Routed  40/49 Partitions, Violations =  100180
Routed  41/49 Partitions, Violations =  99907
Routed  42/49 Partitions, Violations =  99584
Routed  43/49 Partitions, Violations =  99787
Routed  44/49 Partitions, Violations =  100186
Routed  45/49 Partitions, Violations =  100098
Routed  46/49 Partitions, Violations =  99887
Routed  47/49 Partitions, Violations =  99851
Routed  48/49 Partitions, Violations =  99776
Routed  49/49 Partitions, Violations =  99897

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99897
        Crossing top-cell boundary : 21
        Diff net spacing : 9962
        Diff net via-cut spacing : 2386
        Double pattern hard mask space : 15336
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 168
        Edge-line via spacing : 2
        End of line enclosure : 615
        Less than minimum area : 1263
        Less than minimum enclosed area : 24
        Less than minimum width : 46
        Local double pattern cycle : 1715
        Off-grid : 2429
        Protrusion length : 669
        Same net spacing : 2253
        Same net via-cut spacing : 225
        Short : 62777

[Iter 7] Elapsed real time: 1:23:53 
[Iter 7] Elapsed cpu  time: sys=0:01:04 usr=1:24:04 total=1:25:09
[Iter 7] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 7] Total (MB): Used  115  Alloctr  116  Proc 5585 

End DR iteration 7 with 49 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    98704
Checked 2/4 Partitions, Violations =    98856
Checked 3/4 Partitions, Violations =    99670
Checked 4/4 Partitions, Violations =    100236

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    100237
Checked 2/4 Partitions, Violations =    100240
Checked 3/4 Partitions, Violations =    100242
Checked 4/4 Partitions, Violations =    100248
[DRC CHECK] Elapsed real time: 1:24:02 
[DRC CHECK] Elapsed cpu  time: sys=0:01:05 usr=1:24:14 total=1:25:19
[DRC CHECK] Stage (MB): Used   69  Alloctr   72  Proc    0 
[DRC CHECK] Total (MB): Used  113  Alloctr  117  Proc 5585 
Start DR iteration 8: uniform partition
Routed  1/49 Partitions, Violations =   100673
Routed  2/49 Partitions, Violations =   100701
Routed  3/49 Partitions, Violations =   100650
Routed  4/49 Partitions, Violations =   100529
Routed  5/49 Partitions, Violations =   100522
Routed  6/49 Partitions, Violations =   100319
Routed  7/49 Partitions, Violations =   100138
Routed  8/49 Partitions, Violations =   99967
Routed  9/49 Partitions, Violations =   100148
Routed  10/49 Partitions, Violations =  99826
Routed  11/49 Partitions, Violations =  99765
Routed  12/49 Partitions, Violations =  99659
Routed  13/49 Partitions, Violations =  100846
Routed  14/49 Partitions, Violations =  100822
Routed  15/49 Partitions, Violations =  101131
Routed  16/49 Partitions, Violations =  101666
Routed  17/49 Partitions, Violations =  101665
Routed  18/49 Partitions, Violations =  101761
Routed  19/49 Partitions, Violations =  101471
Routed  20/49 Partitions, Violations =  101380
Routed  21/49 Partitions, Violations =  100404
Routed  22/49 Partitions, Violations =  99980
Routed  23/49 Partitions, Violations =  100166
Routed  24/49 Partitions, Violations =  100481
Routed  25/49 Partitions, Violations =  100361
Routed  26/49 Partitions, Violations =  100226
Routed  27/49 Partitions, Violations =  100247
Routed  28/49 Partitions, Violations =  100284
Routed  29/49 Partitions, Violations =  100289
Routed  30/49 Partitions, Violations =  100598
Routed  31/49 Partitions, Violations =  100531
Routed  32/49 Partitions, Violations =  100485
Routed  33/49 Partitions, Violations =  100696
Routed  34/49 Partitions, Violations =  100918
Routed  35/49 Partitions, Violations =  100876
Routed  36/49 Partitions, Violations =  100988
Routed  37/49 Partitions, Violations =  101264
Routed  38/49 Partitions, Violations =  100956
Routed  39/49 Partitions, Violations =  100994
Routed  40/49 Partitions, Violations =  100482
Routed  41/49 Partitions, Violations =  100684
Routed  42/49 Partitions, Violations =  100812
Routed  43/49 Partitions, Violations =  100734
Routed  44/49 Partitions, Violations =  101348
Routed  45/49 Partitions, Violations =  100600
Routed  46/49 Partitions, Violations =  100516
Routed  47/49 Partitions, Violations =  100740
Routed  48/49 Partitions, Violations =  100429
Routed  49/49 Partitions, Violations =  100597

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100597
        Crossing top-cell boundary : 38
        Diff net spacing : 10312
        Diff net via-cut spacing : 2283
        Double pattern hard mask space : 15499
        Double pattern soft mask space : 93
        Edge-line via spacing : 7
        End of line enclosure : 684
        Less than minimum area : 1032
        Less than minimum enclosed area : 25
        Less than minimum width : 54
        Local double pattern cycle : 1671
        Off-grid : 2392
        Protrusion length : 660
        Same net spacing : 2179
        Same net via-cut spacing : 184
        Short : 63484

[Iter 8] Elapsed real time: 1:43:11 
[Iter 8] Elapsed cpu  time: sys=0:01:26 usr=1:43:19 total=1:44:45
[Iter 8] Stage (MB): Used   72  Alloctr   73  Proc    0 
[Iter 8] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 8 with 49 parts

Start DR iteration 9: uniform partition
Routed  1/49 Partitions, Violations =   100624
Routed  2/49 Partitions, Violations =   100739
Routed  3/49 Partitions, Violations =   100645
Routed  4/49 Partitions, Violations =   100622
Routed  5/49 Partitions, Violations =   100637
Routed  6/49 Partitions, Violations =   100812
Routed  7/49 Partitions, Violations =   101248
Routed  8/49 Partitions, Violations =   101155
Routed  9/49 Partitions, Violations =   100977
Routed  10/49 Partitions, Violations =  101002
Routed  11/49 Partitions, Violations =  100656
Routed  12/49 Partitions, Violations =  100472
Routed  13/49 Partitions, Violations =  100542
Routed  14/49 Partitions, Violations =  100612
Routed  15/49 Partitions, Violations =  100554
Routed  16/49 Partitions, Violations =  100425
Routed  17/49 Partitions, Violations =  99755
Routed  18/49 Partitions, Violations =  99912
Routed  19/49 Partitions, Violations =  99898
Routed  20/49 Partitions, Violations =  99945
Routed  21/49 Partitions, Violations =  99750
Routed  22/49 Partitions, Violations =  99531
Routed  23/49 Partitions, Violations =  99453
Routed  24/49 Partitions, Violations =  99140
Routed  25/49 Partitions, Violations =  99186
Routed  26/49 Partitions, Violations =  99007
Routed  27/49 Partitions, Violations =  99034
Routed  28/49 Partitions, Violations =  98902
Routed  29/49 Partitions, Violations =  98833
Routed  30/49 Partitions, Violations =  98854
Routed  31/49 Partitions, Violations =  98783
Routed  32/49 Partitions, Violations =  98437
Routed  33/49 Partitions, Violations =  98488
Routed  34/49 Partitions, Violations =  97977
Routed  35/49 Partitions, Violations =  97566
Routed  36/49 Partitions, Violations =  97301
Routed  37/49 Partitions, Violations =  97496
Routed  38/49 Partitions, Violations =  97344
Routed  39/49 Partitions, Violations =  97365
Routed  40/49 Partitions, Violations =  97478
Routed  41/49 Partitions, Violations =  97039
Routed  42/49 Partitions, Violations =  96735
Routed  43/49 Partitions, Violations =  96981
Routed  44/49 Partitions, Violations =  96974
Routed  45/49 Partitions, Violations =  97013
Routed  46/49 Partitions, Violations =  96696
Routed  47/49 Partitions, Violations =  96346
Routed  48/49 Partitions, Violations =  96411
Routed  49/49 Partitions, Violations =  96462

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96462
        Crossing top-cell boundary : 42
        Diff net spacing : 10040
        Diff net via-cut spacing : 2153
        Double pattern hard mask space : 15241
        Double pattern soft mask space : 98
        Edge-line via spacing : 3
        End of line enclosure : 579
        Less than minimum area : 994
        Less than minimum enclosed area : 28
        Less than minimum width : 52
        Local double pattern cycle : 1737
        Off-grid : 2383
        Protrusion length : 672
        Same net spacing : 2262
        Same net via-cut spacing : 219
        Short : 59959

[Iter 9] Elapsed real time: 2:05:21 
[Iter 9] Elapsed cpu  time: sys=0:01:55 usr=2:05:21 total=2:07:17
[Iter 9] Stage (MB): Used   72  Alloctr   73  Proc    0 
[Iter 9] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 9 with 49 parts

Start DR iteration 10: uniform partition
Routed  1/36 Partitions, Violations =   96302
Routed  2/36 Partitions, Violations =   96396
Routed  3/36 Partitions, Violations =   96728
Routed  4/36 Partitions, Violations =   96823
Routed  5/36 Partitions, Violations =   96635
Routed  6/36 Partitions, Violations =   96506
Routed  7/36 Partitions, Violations =   96733
Routed  8/36 Partitions, Violations =   96466
Routed  9/36 Partitions, Violations =   96362
Routed  10/36 Partitions, Violations =  96327
Routed  11/36 Partitions, Violations =  96168
Routed  12/36 Partitions, Violations =  96462
Routed  13/36 Partitions, Violations =  96036
Routed  14/36 Partitions, Violations =  95773
Routed  15/36 Partitions, Violations =  95471
Routed  16/36 Partitions, Violations =  95560
Routed  17/36 Partitions, Violations =  95620
Routed  18/36 Partitions, Violations =  95577
Routed  19/36 Partitions, Violations =  95745
Routed  20/36 Partitions, Violations =  95790
Routed  21/36 Partitions, Violations =  95607
Routed  22/36 Partitions, Violations =  95502
Routed  23/36 Partitions, Violations =  95074
Routed  24/36 Partitions, Violations =  94708
Routed  25/36 Partitions, Violations =  94471
Routed  26/36 Partitions, Violations =  94776
Routed  27/36 Partitions, Violations =  94686
Routed  28/36 Partitions, Violations =  94501
Routed  29/36 Partitions, Violations =  94496
Routed  30/36 Partitions, Violations =  94198
Routed  31/36 Partitions, Violations =  94094
Routed  32/36 Partitions, Violations =  94041
Routed  33/36 Partitions, Violations =  93738
Routed  34/36 Partitions, Violations =  94109
Routed  35/36 Partitions, Violations =  93923
Routed  36/36 Partitions, Violations =  93714

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93714
        Crossing top-cell boundary : 41
        Diff net spacing : 9595
        Diff net via-cut spacing : 2023
        Double pattern hard mask space : 14797
        Double pattern soft mask space : 176
        Edge-line via spacing : 1
        End of line enclosure : 509
        Less than minimum area : 1075
        Less than minimum enclosed area : 25
        Less than minimum width : 32
        Local double pattern cycle : 1726
        Off-grid : 2479
        Protrusion length : 632
        Same net spacing : 2284
        Same net via-cut spacing : 211
        Short : 58108

[Iter 10] Elapsed real time: 2:21:05 
[Iter 10] Elapsed cpu  time: sys=0:02:12 usr=2:21:03 total=2:23:15
[Iter 10] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 10] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 10 with 36 parts

Start DR iteration 11: uniform partition
Routed  1/36 Partitions, Violations =   93815
Routed  2/36 Partitions, Violations =   93894
Routed  3/36 Partitions, Violations =   93944
Routed  4/36 Partitions, Violations =   93938
Routed  5/36 Partitions, Violations =   94184
Routed  6/36 Partitions, Violations =   94356
Routed  7/36 Partitions, Violations =   94611
Routed  8/36 Partitions, Violations =   94671
Routed  9/36 Partitions, Violations =   94811
Routed  10/36 Partitions, Violations =  94844
Routed  11/36 Partitions, Violations =  94891
Routed  12/36 Partitions, Violations =  95359
Routed  13/36 Partitions, Violations =  95404
Routed  14/36 Partitions, Violations =  95562
Routed  15/36 Partitions, Violations =  95484
Routed  16/36 Partitions, Violations =  95763
Routed  17/36 Partitions, Violations =  95865
Routed  18/36 Partitions, Violations =  96101
Routed  19/36 Partitions, Violations =  96309
Routed  20/36 Partitions, Violations =  96623
Routed  21/36 Partitions, Violations =  96755
Routed  22/36 Partitions, Violations =  96918
Routed  23/36 Partitions, Violations =  96954
Routed  24/36 Partitions, Violations =  96648
Routed  25/36 Partitions, Violations =  96953
Routed  26/36 Partitions, Violations =  97117
Routed  27/36 Partitions, Violations =  97280
Routed  28/36 Partitions, Violations =  96980
Routed  29/36 Partitions, Violations =  97101
Routed  30/36 Partitions, Violations =  96991
Routed  31/36 Partitions, Violations =  97092
Routed  32/36 Partitions, Violations =  97334
Routed  33/36 Partitions, Violations =  97052
Routed  34/36 Partitions, Violations =  97013
Routed  35/36 Partitions, Violations =  96907
Routed  36/36 Partitions, Violations =  96800

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96800
        Crossing top-cell boundary : 47
        Diff net spacing : 10279
        Diff net via-cut spacing : 2206
        Double pattern hard mask space : 14666
        Double pattern soft mask space : 151
        Edge-line via spacing : 6
        End of line enclosure : 628
        Less than minimum area : 1162
        Less than minimum enclosed area : 27
        Less than minimum width : 32
        Local double pattern cycle : 1783
        Off-grid : 2451
        Protrusion length : 637
        Same net spacing : 2281
        Same net via-cut spacing : 200
        Short : 60244

[Iter 11] Elapsed real time: 2:38:07 
[Iter 11] Elapsed cpu  time: sys=0:02:28 usr=2:38:04 total=2:40:33
[Iter 11] Stage (MB): Used   72  Alloctr   73  Proc    0 
[Iter 11] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 11 with 36 parts

Start DR iteration 12: uniform partition
Routed  1/36 Partitions, Violations =   96841
Routed  2/36 Partitions, Violations =   97158
Routed  3/36 Partitions, Violations =   97003
Routed  4/36 Partitions, Violations =   96754
Routed  5/36 Partitions, Violations =   96719
Routed  6/36 Partitions, Violations =   96625
Routed  7/36 Partitions, Violations =   97134
Routed  8/36 Partitions, Violations =   97206
Routed  9/36 Partitions, Violations =   97187
Routed  10/36 Partitions, Violations =  97082
Routed  11/36 Partitions, Violations =  97019
Routed  12/36 Partitions, Violations =  96924
Routed  13/36 Partitions, Violations =  96964
Routed  14/36 Partitions, Violations =  97067
Routed  15/36 Partitions, Violations =  97010
Routed  16/36 Partitions, Violations =  96884
Routed  17/36 Partitions, Violations =  97368
Routed  18/36 Partitions, Violations =  97505
Routed  19/36 Partitions, Violations =  97188
Routed  20/36 Partitions, Violations =  96949
Routed  21/36 Partitions, Violations =  96795
Routed  22/36 Partitions, Violations =  96662
Routed  23/36 Partitions, Violations =  96366
Routed  24/36 Partitions, Violations =  95935
Routed  25/36 Partitions, Violations =  95845
Routed  26/36 Partitions, Violations =  95541
Routed  27/36 Partitions, Violations =  95024
Routed  28/36 Partitions, Violations =  94648
Routed  29/36 Partitions, Violations =  94601
Routed  30/36 Partitions, Violations =  94676
Routed  31/36 Partitions, Violations =  94612
Routed  32/36 Partitions, Violations =  94585
Routed  33/36 Partitions, Violations =  94191
Routed  34/36 Partitions, Violations =  94263
Routed  35/36 Partitions, Violations =  93986
Routed  36/36 Partitions, Violations =  93970

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93970
        Crossing top-cell boundary : 38
        Diff net spacing : 9861
        Diff net via-cut spacing : 2049
        Double pattern hard mask space : 13802
        Double pattern soft mask space : 138
        Edge-line via spacing : 8
        End of line enclosure : 620
        Less than minimum area : 1187
        Less than minimum enclosed area : 26
        Less than minimum width : 28
        Local double pattern cycle : 1917
        Off-grid : 2465
        Protrusion length : 721
        Same net spacing : 2402
        Same net via-cut spacing : 214
        Short : 58494

[Iter 12] Elapsed real time: 2:57:52 
[Iter 12] Elapsed cpu  time: sys=0:02:45 usr=2:57:52 total=3:00:37
[Iter 12] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 12] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 12 with 36 parts

Start DR iteration 13: uniform partition
Routed  1/36 Partitions, Violations =   94193
Routed  2/36 Partitions, Violations =   94516
Routed  3/36 Partitions, Violations =   94214
Routed  4/36 Partitions, Violations =   94511
Routed  5/36 Partitions, Violations =   94567
Routed  6/36 Partitions, Violations =   94601
Routed  7/36 Partitions, Violations =   94724
Routed  8/36 Partitions, Violations =   94645
Routed  9/36 Partitions, Violations =   94798
Routed  10/36 Partitions, Violations =  94839
Routed  11/36 Partitions, Violations =  94666
Routed  12/36 Partitions, Violations =  94459
Routed  13/36 Partitions, Violations =  94239
Routed  14/36 Partitions, Violations =  94274
Routed  15/36 Partitions, Violations =  94565
Routed  16/36 Partitions, Violations =  94623
Routed  17/36 Partitions, Violations =  94768
Routed  18/36 Partitions, Violations =  94850
Routed  19/36 Partitions, Violations =  94856
Routed  20/36 Partitions, Violations =  95179
Routed  21/36 Partitions, Violations =  95033
Routed  22/36 Partitions, Violations =  95206
Routed  23/36 Partitions, Violations =  94918
Routed  24/36 Partitions, Violations =  94906
Routed  25/36 Partitions, Violations =  95289
Routed  26/36 Partitions, Violations =  95335
Routed  27/36 Partitions, Violations =  95422
Routed  28/36 Partitions, Violations =  95803
Routed  29/36 Partitions, Violations =  95397
Routed  30/36 Partitions, Violations =  95605
Routed  31/36 Partitions, Violations =  95458
Routed  32/36 Partitions, Violations =  95305
Routed  33/36 Partitions, Violations =  95401
Routed  34/36 Partitions, Violations =  95323
Routed  35/36 Partitions, Violations =  95126
Routed  36/36 Partitions, Violations =  95045

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95045
        Crossing top-cell boundary : 48
        Diff net spacing : 10140
        Diff net via-cut spacing : 2040
        Double pattern hard mask space : 14024
        Double pattern soft mask space : 164
        Edge-line via spacing : 2
        End of line enclosure : 694
        Less than minimum area : 1145
        Less than minimum enclosed area : 24
        Less than minimum width : 27
        Local double pattern cycle : 1886
        Off-grid : 2509
        Protrusion length : 681
        Same net spacing : 2470
        Same net via-cut spacing : 198
        Short : 58993

[Iter 13] Elapsed real time: 3:18:13 
[Iter 13] Elapsed cpu  time: sys=0:03:07 usr=3:18:10 total=3:21:17
[Iter 13] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Iter 13] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 13 with 36 parts

Start DR iteration 14: uniform partition
Routed  1/36 Partitions, Violations =   95061
Routed  2/36 Partitions, Violations =   95020
Routed  3/36 Partitions, Violations =   95149
Routed  4/36 Partitions, Violations =   95186
Routed  5/36 Partitions, Violations =   95400
Routed  6/36 Partitions, Violations =   95321
Routed  7/36 Partitions, Violations =   95311
Routed  8/36 Partitions, Violations =   94983
Routed  9/36 Partitions, Violations =   95180
Routed  10/36 Partitions, Violations =  95406
Routed  11/36 Partitions, Violations =  95358
Routed  12/36 Partitions, Violations =  95096
Routed  13/36 Partitions, Violations =  94859
Routed  14/36 Partitions, Violations =  94752
Routed  15/36 Partitions, Violations =  94640
Routed  16/36 Partitions, Violations =  94504
Routed  17/36 Partitions, Violations =  94471
Routed  18/36 Partitions, Violations =  94338
Routed  19/36 Partitions, Violations =  94536
Routed  20/36 Partitions, Violations =  94437
Routed  21/36 Partitions, Violations =  94493
Routed  22/36 Partitions, Violations =  94152
Routed  23/36 Partitions, Violations =  94158
Routed  24/36 Partitions, Violations =  93877
Routed  25/36 Partitions, Violations =  93668
Routed  26/36 Partitions, Violations =  93384
Routed  27/36 Partitions, Violations =  93149
Routed  28/36 Partitions, Violations =  92954
Routed  29/36 Partitions, Violations =  92799
Routed  30/36 Partitions, Violations =  92631
Routed  31/36 Partitions, Violations =  92669
Routed  32/36 Partitions, Violations =  92336
Routed  33/36 Partitions, Violations =  92156
Routed  34/36 Partitions, Violations =  91988
Routed  35/36 Partitions, Violations =  91777
Routed  36/36 Partitions, Violations =  91448

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      91448
        Crossing top-cell boundary : 42
        Diff net spacing : 9730
        Diff net via-cut spacing : 1949
        Double pattern hard mask space : 13938
        Double pattern soft mask space : 155
        Edge-line via spacing : 4
        End of line enclosure : 568
        Less than minimum area : 1140
        Less than minimum enclosed area : 25
        Less than minimum width : 28
        Local double pattern cycle : 1855
        Off-grid : 2486
        Protrusion length : 742
        Same net spacing : 2397
        Same net via-cut spacing : 190
        Short : 56199

[Iter 14] Elapsed real time: 3:39:28 
[Iter 14] Elapsed cpu  time: sys=0:03:29 usr=3:39:22 total=3:42:51
[Iter 14] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 14] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 14 with 36 parts

Start DR iteration 15: uniform partition
Routed  1/42 Partitions, Violations =   91530
Routed  2/42 Partitions, Violations =   91660
Routed  3/42 Partitions, Violations =   91723
Routed  4/42 Partitions, Violations =   91566
Routed  5/42 Partitions, Violations =   91534
Routed  6/42 Partitions, Violations =   91360
Routed  7/42 Partitions, Violations =   91561
Routed  8/42 Partitions, Violations =   91495
Routed  9/42 Partitions, Violations =   91420
Routed  10/42 Partitions, Violations =  91215
Routed  11/42 Partitions, Violations =  91442
Routed  12/42 Partitions, Violations =  91383
Routed  13/42 Partitions, Violations =  91367
Routed  14/42 Partitions, Violations =  91065
Routed  15/42 Partitions, Violations =  91070
Routed  16/42 Partitions, Violations =  90945
Routed  17/42 Partitions, Violations =  91006
Routed  18/42 Partitions, Violations =  90858
Routed  19/42 Partitions, Violations =  90827
Routed  20/42 Partitions, Violations =  90784
Routed  21/42 Partitions, Violations =  90642
Routed  22/42 Partitions, Violations =  90687
Routed  23/42 Partitions, Violations =  90682
Routed  24/42 Partitions, Violations =  90757
Routed  25/42 Partitions, Violations =  90523
Routed  26/42 Partitions, Violations =  90281
Routed  27/42 Partitions, Violations =  90191
Routed  28/42 Partitions, Violations =  90017
Routed  29/42 Partitions, Violations =  89727
Routed  30/42 Partitions, Violations =  89827
Routed  31/42 Partitions, Violations =  89852
Routed  32/42 Partitions, Violations =  89650
Routed  33/42 Partitions, Violations =  89803
Routed  34/42 Partitions, Violations =  89574
Routed  35/42 Partitions, Violations =  89716
Routed  36/42 Partitions, Violations =  89686
Routed  37/42 Partitions, Violations =  89609
Routed  38/42 Partitions, Violations =  89499
Routed  39/42 Partitions, Violations =  89632
Routed  40/42 Partitions, Violations =  89431
Routed  41/42 Partitions, Violations =  89506
Routed  42/42 Partitions, Violations =  89541

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      89541
        Crossing top-cell boundary : 46
        Diff net spacing : 9972
        Diff net via-cut spacing : 1794
        Double pattern hard mask space : 13515
        Double pattern soft mask space : 146
        Edge-line via spacing : 5
        End of line enclosure : 450
        Less than minimum area : 1147
        Less than minimum enclosed area : 28
        Less than minimum width : 31
        Local double pattern cycle : 1925
        Off-grid : 2533
        Protrusion length : 748
        Same net spacing : 2485
        Same net via-cut spacing : 223
        Short : 54493

[Iter 15] Elapsed real time: 4:02:14 
[Iter 15] Elapsed cpu  time: sys=0:03:52 usr=4:02:07 total=4:05:59
[Iter 15] Stage (MB): Used   71  Alloctr   72  Proc    0 
[Iter 15] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 15 with 42 parts

Stop DR since not converging

Information: Filtered 38399 drcs of internal-only type. (ZRT-323)
Information: Discarded 36 drcs of internal-only type. (ZRT-306)

Nets that have been changed:
Net 1 = clk
Net 2 = slow_clk
Net 3 = block_enable
Net 4 = encPcm[3]
Net 5 = encPcm[2]
Net 6 = encPcm[1]
Net 7 = encPcm[0]
Net 8 = inValid
Net 9 = oldValue
Net 10 = N44
Net 11 = N45
Net 12 = N46
Net 13 = N47
Net 14 = N48
Net 15 = N49
Net 16 = N50
Net 17 = enc/N1106
Net 18 = enc/N1105
Net 19 = enc/N1104
Net 20 = enc/N1097
Net 21 = enc/N1096
Net 22 = enc/N1095
Net 23 = enc/N1094
Net 24 = enc/N1093
Net 25 = enc/N1092
Net 26 = enc/N178
Net 27 = enc/doneCounter
Net 28 = enc/n1
Net 29 = enc/n2
Net 30 = enc/n3
Net 31 = enc/n4
Net 32 = enc/n5
Net 33 = enc/n6
Net 34 = enc/n7
Net 35 = C40/DATA2_0
Net 36 = C40/DATA2_1
Net 37 = C40/DATA2_2
Net 38 = C40/DATA2_3
Net 39 = C40/DATA2_4
Net 40 = C40/DATA2_5
Net 41 = C40/DATA2_6
Net 42 = C40/DATA2_7
Net 43 = C40/DATA2_8
Net 44 = C40/DATA2_9
Net 45 = C40/DATA2_10
Net 46 = C40/DATA2_11
Net 47 = C40/DATA2_12
Net 48 = C40/DATA2_13
Net 49 = C40/DATA2_14
Net 50 = C40/DATA2_15
Net 51 = C40/DATA2_16
Net 52 = C40/DATA2_17
Net 53 = n544
Net 54 = n545
Net 55 = n546
Net 56 = n547
Net 57 = n548
Net 58 = n549
Net 59 = n550
Net 60 = n551
Net 61 = n552
Net 62 = n553
Net 63 = n554
Net 64 = n555
Net 65 = n556
Net 66 = n557
Net 67 = n558
Net 68 = n559
Net 69 = n560
Net 70 = n561
Net 71 = n562
Net 72 = n563
Net 73 = n564
Net 74 = n565
Net 75 = n566
Net 76 = n567
Net 77 = n568
Net 78 = n569
Net 79 = n570
Net 80 = n571
Net 81 = n572
Net 82 = n573
Net 83 = n574
Net 84 = n575
Net 85 = n576
Net 86 = n577
Net 87 = n578
Net 88 = n579
Net 89 = n580
Net 90 = n581
Net 91 = n582
Net 92 = n583
Net 93 = n584
Net 94 = n585
Net 95 = n586
Net 96 = n587
Net 97 = n588
Net 98 = n589
Net 99 = n590
Net 100 = n591
.... and 2344 other nets
Total number of changed nets = 2444 (out of 2468)

[DR: Done] Elapsed real time: 4:02:14 
[DR: Done] Elapsed cpu  time: sys=0:03:52 usr=4:02:07 total=4:05:59
[DR: Done] Stage (MB): Used    8  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   54  Proc 5585 
[ECO: DR] Elapsed real time: 4:02:15 
[ECO: DR] Elapsed cpu  time: sys=0:03:52 usr=4:02:08 total=4:06:00
[ECO: DR] Stage (MB): Used   48  Alloctr   49  Proc    0 
[ECO: DR] Total (MB): Used   51  Alloctr   53  Proc 5585 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 59887 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 29654 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29654
        Crossing top-cell boundary : 36
        Diff net spacing : 3466
        Diff net via-cut spacing : 1792
        Double pattern hard mask space : 4459
        Double pattern soft mask space : 113
        Edge-line via spacing : 5
        End of line enclosure : 437
        Less than minimum area : 1147
        Less than minimum enclosed area : 28
        Less than minimum width : 16
        Local double pattern cycle : 1021
        Off-grid : 2159
        Protrusion length : 344
        Same net spacing : 1239
        Same net via-cut spacing : 222
        Short : 13170



Total Wire Length =                    13414 micron
Total Number of Contacts =             20068
Total Number of Wires =                24943
Total Number of PtConns =              7272
Total Number of Routed Wires =       24943
Total Routed Wire Length =           11979 micron
Total Number of Routed Contacts =       20068
        Layer                 M1 :        822 micron
        Layer                 M2 :       2690 micron
        Layer                 M3 :       2227 micron
        Layer                 M4 :       3371 micron
        Layer                 M5 :       3053 micron
        Layer                 M6 :        973 micron
        Layer                 M7 :        275 micron
        Layer                 M8 :          2 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via         VIA78SQ(rot) :          2
        Via            VIA67SQ_C :         46
        Via       VIA67SQ_C(rot) :         25
        Via              VIA67SQ :          9
        Via         VIA67SQ(rot) :         45
        Via            VIA56SQ_C :        349
        Via       VIA56SQ_C(rot) :         70
        Via              VIA56SQ :        267
        Via              VIA45SQ :          1
        Via         VIA45SQ(rot) :       2763
        Via            VIA34SQ_C :        477
        Via       VIA34SQ_C(rot) :       3746
        Via          VIA34BAR1_C :          1
        Via          VIA34BAR2_C :          6
        Via            VIA34LG_C :          1
        Via              VIA34SQ :         11
        Via         VIA34SQ(rot) :        295
        Via     VIA3_34SQ_C(rot) :         14
        Via            VIA3_34SQ :          2
        Via       VIA3_34SQ(rot) :         27
        Via            VIA23SQ_C :       4847
        Via       VIA23SQ_C(rot) :          6
        Via          VIA23BAR1_C :         42
        Via     VIA23BAR1_C(rot) :          1
        Via          VIA23BAR2_C :         30
        Via            VIA23LG_C :          1
        Via              VIA23SQ :         79
        Via         VIA23SQ(rot) :         46
        Via            VIA23BAR2 :          2
        Via          VIA2_33SQ_C :        289
        Via          VIA23_3SQ_C :         52
        Via        VIA2_33_3SQ_C :         13
        Via            VIA12SQ_C :        234
        Via       VIA12SQ_C(rot) :       5671
        Via          VIA12BAR1_C :        155
        Via     VIA12BAR1_C(rot) :         11
        Via            VIA12LG_C :         13
        Via       VIA12LG_C(rot) :          2
        Via              VIA12SQ :         23
        Via         VIA12SQ(rot) :         18
        Via     VIA1_32SQ_C(rot) :         19
        Via     VIA12_3SQ_C(rot) :          1
        Via   VIA1_32_3SQ_C(rot) :        356

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 20068 vias)
 
    Layer VIA1       =  0.00% (0      / 6503    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6503    vias)
    Layer VIA2       =  0.00% (0      / 5408    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5408    vias)
    Layer VIA3       =  0.00% (0      / 4580    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4580    vias)
    Layer VIA4       =  0.00% (0      / 2764    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2764    vias)
    Layer VIA5       =  0.00% (0      / 686     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (686     vias)
    Layer VIA6       =  0.00% (0      / 125     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (125     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 20068 vias)
 
    Layer VIA1       =  0.00% (0      / 6503    vias)
    Layer VIA2       =  0.00% (0      / 5408    vias)
    Layer VIA3       =  0.00% (0      / 4580    vias)
    Layer VIA4       =  0.00% (0      / 2764    vias)
    Layer VIA5       =  0.00% (0      / 686     vias)
    Layer VIA6       =  0.00% (0      / 125     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 20068 vias)
 
    Layer VIA1       =  0.00% (0      / 6503    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6503    vias)
    Layer VIA2       =  0.00% (0      / 5408    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5408    vias)
    Layer VIA3       =  0.00% (0      / 4580    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4580    vias)
    Layer VIA4       =  0.00% (0      / 2764    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2764    vias)
    Layer VIA5       =  0.00% (0      / 686     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (686     vias)
    Layer VIA6       =  0.00% (0      / 125     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (125     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 2468
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 29654
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    13414 micron
Total Number of Contacts =             20068
Total Number of Wires =                24943
Total Number of PtConns =              7272
Total Number of Routed Wires =       24943
Total Routed Wire Length =           11979 micron
Total Number of Routed Contacts =       20068
        Layer                 M1 :        822 micron
        Layer                 M2 :       2690 micron
        Layer                 M3 :       2227 micron
        Layer                 M4 :       3371 micron
        Layer                 M5 :       3053 micron
        Layer                 M6 :        973 micron
        Layer                 M7 :        275 micron
        Layer                 M8 :          2 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via         VIA78SQ(rot) :          2
        Via            VIA67SQ_C :         46
        Via       VIA67SQ_C(rot) :         25
        Via              VIA67SQ :          9
        Via         VIA67SQ(rot) :         45
        Via            VIA56SQ_C :        349
        Via       VIA56SQ_C(rot) :         70
        Via              VIA56SQ :        267
        Via              VIA45SQ :          1
        Via         VIA45SQ(rot) :       2763
        Via            VIA34SQ_C :        477
        Via       VIA34SQ_C(rot) :       3746
        Via          VIA34BAR1_C :          1
        Via          VIA34BAR2_C :          6
        Via            VIA34LG_C :          1
        Via              VIA34SQ :         11
        Via         VIA34SQ(rot) :        295
        Via     VIA3_34SQ_C(rot) :         14
        Via            VIA3_34SQ :          2
        Via       VIA3_34SQ(rot) :         27
        Via            VIA23SQ_C :       4847
        Via       VIA23SQ_C(rot) :          6
        Via          VIA23BAR1_C :         42
        Via     VIA23BAR1_C(rot) :          1
        Via          VIA23BAR2_C :         30
        Via            VIA23LG_C :          1
        Via              VIA23SQ :         79
        Via         VIA23SQ(rot) :         46
        Via            VIA23BAR2 :          2
        Via          VIA2_33SQ_C :        289
        Via          VIA23_3SQ_C :         52
        Via        VIA2_33_3SQ_C :         13
        Via            VIA12SQ_C :        234
        Via       VIA12SQ_C(rot) :       5671
        Via          VIA12BAR1_C :        155
        Via     VIA12BAR1_C(rot) :         11
        Via            VIA12LG_C :         13
        Via       VIA12LG_C(rot) :          2
        Via              VIA12SQ :         23
        Via         VIA12SQ(rot) :         18
        Via     VIA1_32SQ_C(rot) :         19
        Via     VIA12_3SQ_C(rot) :          1
        Via   VIA1_32_3SQ_C(rot) :        356

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 20068 vias)
 
    Layer VIA1       =  0.00% (0      / 6503    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6503    vias)
    Layer VIA2       =  0.00% (0      / 5408    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5408    vias)
    Layer VIA3       =  0.00% (0      / 4580    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4580    vias)
    Layer VIA4       =  0.00% (0      / 2764    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2764    vias)
    Layer VIA5       =  0.00% (0      / 686     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (686     vias)
    Layer VIA6       =  0.00% (0      / 125     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (125     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 20068 vias)
 
    Layer VIA1       =  0.00% (0      / 6503    vias)
    Layer VIA2       =  0.00% (0      / 5408    vias)
    Layer VIA3       =  0.00% (0      / 4580    vias)
    Layer VIA4       =  0.00% (0      / 2764    vias)
    Layer VIA5       =  0.00% (0      / 686     vias)
    Layer VIA6       =  0.00% (0      / 125     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 20068 vias)
 
    Layer VIA1       =  0.00% (0      / 6503    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6503    vias)
    Layer VIA2       =  0.00% (0      / 5408    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5408    vias)
    Layer VIA3       =  0.00% (0      / 4580    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4580    vias)
    Layer VIA4       =  0.00% (0      / 2764    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2764    vias)
    Layer VIA5       =  0.00% (0      / 686     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (686     vias)
    Layer VIA6       =  0.00% (0      / 125     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (125     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 4888 nets
[ECO: End] Elapsed real time: 4:02:20 
[ECO: End] Elapsed cpu  time: sys=0:03:52 usr=4:02:12 total=4:06:04
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 5585 
icc2_shell> source ../scripts/insert_stdcell.tcl
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   54  Alloctr   55  Proc 5585 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 2214 out of 8110 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Technology Processing] Total (MB): Used   58  Alloctr   59  Proc 5585 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    53392
Routed  2/4 Partitions, Violations =    68522
Routed  3/4 Partitions, Violations =    80915
Routed  4/4 Partitions, Violations =    87322

RedundantVia finished with 87322 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      87322
        Crossing top-cell boundary : 46
        Diff net spacing : 9692
        Diff net via-cut spacing : 1798
        Double pattern hard mask space : 13284
        Double pattern soft mask space : 77
        Edge-line via spacing : 5
        End of line enclosure : 33
        Less than minimum area : 1196
        Less than minimum enclosed area : 37
        Less than minimum width : 31
        Local double pattern cycle : 1915
        Off-grid : 2421
        Protrusion length : 745
        Same net spacing : 2485
        Same net via-cut spacing : 222
        Short : 53335


Total Wire Length =                    12887 micron
Total Number of Contacts =             20053
Total Number of Wires =                23866
Total Number of PtConns =              6414
Total Number of Routed Wires =       23866
Total Routed Wire Length =           11686 micron
Total Number of Routed Contacts =       20053
        Layer                   M1 :        820 micron
        Layer                   M2 :       2631 micron
        Layer                   M3 :       1922 micron
        Layer                   M4 :       3276 micron
        Layer                   M5 :       3015 micron
        Layer                   M6 :        948 micron
        Layer                   M7 :        274 micron
        Layer                   M8 :          2 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          2
        Via              VIA67SQ_C :         12
        Via         VIA67SQ_C(rot) :          4
        Via           VIA67SQ(rot) :          9
        Via          VIA67SQ_C_1x2 :          5
        Via          VIA67SQ_C_2x1 :         64
        Via            VIA67SQ_1x2 :          4
        Via       VIA67SQ(rot)_2x1 :         11
        Via       VIA67SQ(rot)_1x2 :          5
        Via            VIA67SQ_2x1 :         11
        Via              VIA56SQ_C :        111
        Via         VIA56SQ_C(rot) :         16
        Via                VIA56SQ :         58
        Via            VIA56SQ_1x2 :        185
        Via            VIA56SQ_2x1 :        312
        Via                VIA45SQ :          1
        Via           VIA45SQ(rot) :       1135
        Via            VIA45SQ_1x2 :        536
        Via       VIA45SQ(rot)_2x1 :         19
        Via       VIA45SQ(rot)_1x2 :         24
        Via            VIA45SQ_2x1 :       1048
        Via              VIA34SQ_C :        396
        Via         VIA34SQ_C(rot) :       2293
        Via            VIA34BAR2_C :          1
        Via                VIA34SQ :          9
        Via           VIA34SQ(rot) :        183
        Via       VIA3_34SQ_C(rot) :          8
        Via         VIA3_34SQ(rot) :          9
        Via          VIA34SQ_C_1x2 :          6
        Via     VIA34SQ_C(rot)_2x1 :        373
        Via     VIA34SQ_C(rot)_1x2 :       1115
        Via          VIA34SQ_C_2x1 :          6
        Via            VIA34SQ_1x2 :         67
        Via       VIA34SQ(rot)_2x1 :         11
        Via       VIA34SQ(rot)_1x2 :         23
        Via            VIA34SQ_2x1 :         76
        Via              VIA23SQ_C :       4251
        Via         VIA23SQ_C(rot) :          3
        Via            VIA23BAR1_C :         22
        Via       VIA23BAR1_C(rot) :          1
        Via            VIA23BAR2_C :         17
        Via              VIA23LG_C :          1
        Via                VIA23SQ :         39
        Via           VIA23SQ(rot) :         32
        Via              VIA23BAR2 :          1
        Via            VIA2_33SQ_C :        240
        Via            VIA23_3SQ_C :         25
        Via          VIA2_33_3SQ_C :          2
        Via          VIA23SQ_C_1x2 :        265
        Via     VIA23SQ_C(rot)_1x2 :          5
        Via          VIA23SQ_C_2x1 :         43
        Via        VIA23BAR1_C_1x2 :         22
        Via   VIA23BAR1_C(rot)_1x2 :          4
        Via        VIA23BAR1_C_2x1 :          2
        Via        VIA23BAR2_C_1x2 :          9
        Via   VIA23BAR2_C(rot)_2x1 :          1
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via        VIA23BAR2_C_2x1 :         14
        Via          VIA23LG_C_1x2 :          3
        Via     VIA23LG_C(rot)_1x2 :         14
        Via          VIA23LG_C_2x1 :          3
        Via            VIA23SQ_1x2 :         16
        Via       VIA23SQ(rot)_2x1 :          4
        Via       VIA23SQ(rot)_1x2 :        274
        Via            VIA23SQ_2x1 :         86
        Via              VIA12SQ_C :        215
        Via         VIA12SQ_C(rot) :       5599
        Via            VIA12BAR1_C :        150
        Via       VIA12BAR1_C(rot) :         10
        Via              VIA12LG_C :         12
        Via         VIA12LG_C(rot) :          2
        Via                VIA12SQ :         22
        Via           VIA12SQ(rot) :         17
        Via       VIA1_32SQ_C(rot) :         18
        Via       VIA12_3SQ_C(rot) :          1
        Via     VIA1_32_3SQ_C(rot) :        353
        Via          VIA12SQ_C_2x1 :         32
        Via        VIA12BAR1_C_2x1 :         17
        Via        VIA12BAR2_C_2x1 :          9
        Via          VIA12LG_C_2x1 :          3
        Via            VIA12SQ_2x1 :         43

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 23.81% (4775 / 20053 vias)
 
    Layer VIA1       =  1.60% (104    / 6503    vias)
        Weight 1     =  1.60% (104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.40% (6399    vias)
    Layer VIA2       = 14.22% (768    / 5402    vias)
        Weight 1     = 14.22% (768     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.78% (4634    vias)
    Layer VIA3       = 36.65% (1677   / 4576    vias)
        Weight 1     = 36.65% (1677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 63.35% (2899    vias)
    Layer VIA4       = 58.89% (1627   / 2763    vias)
        Weight 1     = 58.89% (1627    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 41.11% (1136    vias)
    Layer VIA5       = 72.87% (497    / 682     vias)
        Weight 1     = 72.87% (497     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.13% (185     vias)
    Layer VIA6       = 80.00% (100    / 125     vias)
        Weight 1     = 80.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.00% (25      vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 23.81% (4775 / 20053 vias)
 
    Layer VIA1       =  1.60% (104    / 6503    vias)
    Layer VIA2       = 14.22% (768    / 5402    vias)
    Layer VIA3       = 36.65% (1677   / 4576    vias)
    Layer VIA4       = 58.89% (1627   / 2763    vias)
    Layer VIA5       = 72.87% (497    / 682     vias)
    Layer VIA6       = 80.00% (100    / 125     vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 23.81% (4775 / 20053 vias)
 
    Layer VIA1       =  1.60% (104    / 6503    vias)
        Weight 1     =  1.60% (104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.40% (6399    vias)
    Layer VIA2       = 14.22% (768    / 5402    vias)
        Weight 1     = 14.22% (768     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.78% (4634    vias)
    Layer VIA3       = 36.65% (1677   / 4576    vias)
        Weight 1     = 36.65% (1677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 63.35% (2899    vias)
    Layer VIA4       = 58.89% (1627   / 2763    vias)
        Weight 1     = 58.89% (1627    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 41.11% (1136    vias)
    Layer VIA5       = 72.87% (497    / 682     vias)
        Weight 1     = 72.87% (497     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.13% (185     vias)
    Layer VIA6       = 80.00% (100    / 125     vias)
        Weight 1     = 80.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.00% (25      vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:01:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:01 usr=0:01:02 total=0:01:04
[RedundantVia] Stage (MB): Used   76  Alloctr   77  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 5585 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:03 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:01:02 total=0:01:04
[Dr init] Stage (MB): Used   76  Alloctr   77  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 5585 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   87740
Routed  2/36 Partitions, Violations =   88550
Routed  3/36 Partitions, Violations =   89166
Routed  4/36 Partitions, Violations =   89483
Routed  5/36 Partitions, Violations =   90073
Routed  6/36 Partitions, Violations =   90844
Routed  7/36 Partitions, Violations =   90904
Routed  8/36 Partitions, Violations =   91321
Routed  9/36 Partitions, Violations =   91774
Routed  10/36 Partitions, Violations =  91706
Routed  11/36 Partitions, Violations =  92340
Routed  12/36 Partitions, Violations =  92837
Routed  13/36 Partitions, Violations =  93714
Routed  14/36 Partitions, Violations =  94274
Routed  15/36 Partitions, Violations =  94701
Routed  16/36 Partitions, Violations =  95543
Routed  17/36 Partitions, Violations =  96111
Routed  18/36 Partitions, Violations =  96468
Routed  19/36 Partitions, Violations =  97226
Routed  20/36 Partitions, Violations =  97631
Routed  21/36 Partitions, Violations =  97553
Routed  22/36 Partitions, Violations =  97896
Routed  23/36 Partitions, Violations =  98361
Routed  24/36 Partitions, Violations =  99075
Routed  25/36 Partitions, Violations =  99771
Routed  26/36 Partitions, Violations =  100708
Routed  27/36 Partitions, Violations =  101325
Routed  28/36 Partitions, Violations =  101464
Routed  29/36 Partitions, Violations =  102048
Routed  30/36 Partitions, Violations =  102261
Routed  31/36 Partitions, Violations =  102360
Routed  32/36 Partitions, Violations =  102857
Routed  33/36 Partitions, Violations =  103466
Routed  34/36 Partitions, Violations =  103532
Routed  35/36 Partitions, Violations =  103744
Routed  36/36 Partitions, Violations =  103935

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      103935
        Crossing top-cell boundary : 16
        Diff net spacing : 9633
        Diff net via-cut spacing : 2465
        Double pattern hard mask space : 16586
        Double pattern soft mask space : 181
        Edge-line via spacing : 2
        End of line enclosure : 682
        Less than minimum area : 1144
        Less than minimum enclosed area : 26
        Less than minimum width : 68
        Local double pattern cycle : 1667
        Off-grid : 2413
        Protrusion length : 618
        Same net spacing : 2195
        Same net via-cut spacing : 213
        Short : 66026

[Iter 1] Elapsed real time: 0:08:51 
[Iter 1] Elapsed cpu  time: sys=0:00:08 usr=0:08:51 total=0:08:59
[Iter 1] Stage (MB): Used  130  Alloctr  131  Proc    0 
[Iter 1] Total (MB): Used  174  Alloctr  175  Proc 5585 

End DR iteration 1 with 36 parts

Information: Merged away 100337 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   34808
Routed  2/36 Partitions, Violations =   35890
Routed  3/36 Partitions, Violations =   37751
Routed  4/36 Partitions, Violations =   39669
Routed  5/36 Partitions, Violations =   40871
Routed  6/36 Partitions, Violations =   42563
Routed  7/36 Partitions, Violations =   44234
Routed  8/36 Partitions, Violations =   46802
Routed  9/36 Partitions, Violations =   48241
Routed  10/36 Partitions, Violations =  49867
Routed  11/36 Partitions, Violations =  51955
Routed  12/36 Partitions, Violations =  54791
Routed  13/36 Partitions, Violations =  56310
Routed  14/36 Partitions, Violations =  60096
Routed  15/36 Partitions, Violations =  61705
Routed  16/36 Partitions, Violations =  63427
Routed  17/36 Partitions, Violations =  66017
Routed  18/36 Partitions, Violations =  68158
Routed  19/36 Partitions, Violations =  70601
Routed  20/36 Partitions, Violations =  71926
Routed  21/36 Partitions, Violations =  73685
Routed  22/36 Partitions, Violations =  75052
Routed  23/36 Partitions, Violations =  77577
Routed  24/36 Partitions, Violations =  79668
Routed  25/36 Partitions, Violations =  81740
Routed  26/36 Partitions, Violations =  82911
Routed  27/36 Partitions, Violations =  86558
Routed  28/36 Partitions, Violations =  87677
Routed  29/36 Partitions, Violations =  88736
Routed  30/36 Partitions, Violations =  89298
Routed  31/36 Partitions, Violations =  90522
Routed  32/36 Partitions, Violations =  93466
Routed  33/36 Partitions, Violations =  95509
Routed  34/36 Partitions, Violations =  96938
Routed  35/36 Partitions, Violations =  98783
Routed  36/36 Partitions, Violations =  99193

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99193
        Crossing top-cell boundary : 11
        Diff net spacing : 9963
        Diff net via-cut spacing : 2167
        Double pattern hard mask space : 16732
        Double pattern soft mask space : 201
        Edge-line via spacing : 2
        End of line enclosure : 629
        Less than minimum area : 1157
        Less than minimum enclosed area : 23
        Less than minimum width : 45
        Local double pattern cycle : 1733
        Off-grid : 2316
        Protrusion length : 721
        Same net spacing : 2198
        Same net via-cut spacing : 202
        Short : 61093

[Iter 2] Elapsed real time: 0:18:11 
[Iter 2] Elapsed cpu  time: sys=0:00:17 usr=0:18:11 total=0:18:28
[Iter 2] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 2] Total (MB): Used  173  Alloctr  175  Proc 5585 

End DR iteration 2 with 36 parts

Information: Merged away 94480 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   33868
Routed  2/36 Partitions, Violations =   35604
Routed  3/36 Partitions, Violations =   36781
Routed  4/36 Partitions, Violations =   38519
Routed  5/36 Partitions, Violations =   39503
Routed  6/36 Partitions, Violations =   41145
Routed  7/36 Partitions, Violations =   42530
Routed  8/36 Partitions, Violations =   43796
Routed  9/36 Partitions, Violations =   46200
Routed  10/36 Partitions, Violations =  47723
Routed  11/36 Partitions, Violations =  49771
Routed  12/36 Partitions, Violations =  52555
Routed  13/36 Partitions, Violations =  54229
Routed  14/36 Partitions, Violations =  55439
Routed  15/36 Partitions, Violations =  56713
Routed  16/36 Partitions, Violations =  60488
Routed  17/36 Partitions, Violations =  62816
Routed  18/36 Partitions, Violations =  65031
Routed  19/36 Partitions, Violations =  67566
Routed  20/36 Partitions, Violations =  69443
Routed  21/36 Partitions, Violations =  71163
Routed  22/36 Partitions, Violations =  73234
Routed  23/36 Partitions, Violations =  74855
Routed  24/36 Partitions, Violations =  76151
Routed  25/36 Partitions, Violations =  78792
Routed  26/36 Partitions, Violations =  80347
Routed  27/36 Partitions, Violations =  84402
Routed  28/36 Partitions, Violations =  85848
Routed  29/36 Partitions, Violations =  86398
Routed  30/36 Partitions, Violations =  87787
Routed  31/36 Partitions, Violations =  89359
Routed  32/36 Partitions, Violations =  91930
Routed  33/36 Partitions, Violations =  94334
Routed  34/36 Partitions, Violations =  95791
Routed  35/36 Partitions, Violations =  97844
Routed  36/36 Partitions, Violations =  98566

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      98566
        Crossing top-cell boundary : 18
        Diff net spacing : 9975
        Diff net via-cut spacing : 2209
        Double pattern hard mask space : 16307
        Double pattern soft mask space : 91
        Edge-line via spacing : 3
        End of line enclosure : 652
        Less than minimum area : 1056
        Less than minimum enclosed area : 17
        Less than minimum width : 58
        Local double pattern cycle : 1634
        Off-grid : 2313
        Protrusion length : 643
        Same net spacing : 2137
        Same net via-cut spacing : 200
        Short : 61253

[Iter 3] Elapsed real time: 0:29:20 
[Iter 3] Elapsed cpu  time: sys=0:00:28 usr=0:29:18 total=0:29:47
[Iter 3] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 3] Total (MB): Used  173  Alloctr  175  Proc 5585 

End DR iteration 3 with 36 parts

Information: Merged away 94514 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   34669
Routed  2/36 Partitions, Violations =   36500
Routed  3/36 Partitions, Violations =   39557
Routed  4/36 Partitions, Violations =   42440
Routed  5/36 Partitions, Violations =   43998
Routed  6/36 Partitions, Violations =   46117
Routed  7/36 Partitions, Violations =   47447
Routed  8/36 Partitions, Violations =   50085
Routed  9/36 Partitions, Violations =   51458
Routed  10/36 Partitions, Violations =  53984
Routed  11/36 Partitions, Violations =  55575
Routed  12/36 Partitions, Violations =  57388
Routed  13/36 Partitions, Violations =  58192
Routed  14/36 Partitions, Violations =  59204
Routed  15/36 Partitions, Violations =  60903
Routed  16/36 Partitions, Violations =  63131
Routed  17/36 Partitions, Violations =  64380
Routed  18/36 Partitions, Violations =  65882
Routed  19/36 Partitions, Violations =  67043
Routed  20/36 Partitions, Violations =  69010
Routed  21/36 Partitions, Violations =  70491
Routed  22/36 Partitions, Violations =  72252
Routed  23/36 Partitions, Violations =  73276
Routed  24/36 Partitions, Violations =  77220
Routed  25/36 Partitions, Violations =  79415
Routed  26/36 Partitions, Violations =  81141
Routed  27/36 Partitions, Violations =  82219
Routed  28/36 Partitions, Violations =  83668
Routed  29/36 Partitions, Violations =  85443
Routed  30/36 Partitions, Violations =  88088
Routed  31/36 Partitions, Violations =  89284
Routed  32/36 Partitions, Violations =  91550
Routed  33/36 Partitions, Violations =  93571
Routed  34/36 Partitions, Violations =  94836
Routed  35/36 Partitions, Violations =  96555
Routed  36/36 Partitions, Violations =  97332

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      97332
        Crossing top-cell boundary : 15
        Diff net spacing : 10279
        Diff net via-cut spacing : 2164
        Double pattern hard mask space : 16209
        Double pattern soft mask space : 141
        Edge-line via spacing : 3
        End of line enclosure : 602
        Less than minimum area : 1023
        Less than minimum enclosed area : 23
        Less than minimum width : 51
        Local double pattern cycle : 1647
        Off-grid : 2319
        Protrusion length : 619
        Same net spacing : 2169
        Same net via-cut spacing : 217
        Short : 59851

[Iter 4] Elapsed real time: 0:41:32 
[Iter 4] Elapsed cpu  time: sys=0:00:40 usr=0:41:30 total=0:42:11
[Iter 4] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 4] Total (MB): Used  173  Alloctr  175  Proc 5585 

End DR iteration 4 with 36 parts

Information: Merged away 92887 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/36 Partitions, Violations =   33523
Routed  2/36 Partitions, Violations =   35727
Routed  3/36 Partitions, Violations =   37044
Routed  4/36 Partitions, Violations =   39861
Routed  5/36 Partitions, Violations =   42718
Routed  6/36 Partitions, Violations =   45306
Routed  7/36 Partitions, Violations =   46765
Routed  8/36 Partitions, Violations =   50051
Routed  9/36 Partitions, Violations =   51356
Routed  10/36 Partitions, Violations =  54042
Routed  11/36 Partitions, Violations =  56330
Routed  12/36 Partitions, Violations =  58490
Routed  13/36 Partitions, Violations =  60271
Routed  14/36 Partitions, Violations =  63269
Routed  15/36 Partitions, Violations =  64538
Routed  16/36 Partitions, Violations =  66735
Routed  17/36 Partitions, Violations =  68140
Routed  18/36 Partitions, Violations =  71680
Routed  19/36 Partitions, Violations =  72885
Routed  20/36 Partitions, Violations =  74443
Routed  21/36 Partitions, Violations =  76051
Routed  22/36 Partitions, Violations =  77185
Routed  23/36 Partitions, Violations =  78582
Routed  24/36 Partitions, Violations =  80203
Routed  25/36 Partitions, Violations =  81625
Routed  26/36 Partitions, Violations =  82527
Routed  27/36 Partitions, Violations =  83411
Routed  28/36 Partitions, Violations =  84685
Routed  29/36 Partitions, Violations =  86540
Routed  30/36 Partitions, Violations =  89433
Routed  31/36 Partitions, Violations =  91068
Routed  32/36 Partitions, Violations =  92056
Routed  33/36 Partitions, Violations =  93264
Routed  34/36 Partitions, Violations =  94102
Routed  35/36 Partitions, Violations =  94948
Routed  36/36 Partitions, Violations =  95786

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95786
        Crossing top-cell boundary : 21
        Diff net spacing : 9754
        Diff net via-cut spacing : 2156
        Double pattern hard mask space : 16511
        Double pattern soft mask space : 179
        Edge-line via spacing : 4
        End of line enclosure : 520
        Less than minimum area : 1015
        Less than minimum enclosed area : 25
        Less than minimum width : 54
        Local double pattern cycle : 1650
        Off-grid : 2373
        Protrusion length : 625
        Same net spacing : 2155
        Same net via-cut spacing : 205
        Short : 58539

[Iter 5] Elapsed real time: 0:54:59 
[Iter 5] Elapsed cpu  time: sys=0:00:53 usr=0:54:57 total=0:55:51
[Iter 5] Stage (MB): Used  129  Alloctr  130  Proc    0 
[Iter 5] Total (MB): Used  173  Alloctr  174  Proc 5585 

End DR iteration 5 with 36 parts

Stop DR since reached max number of iterations

Information: Filtered 40189 drcs of internal-only type. (ZRT-323)
Information: Discarded 14 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:54:59 
[DR] Elapsed cpu  time: sys=0:00:53 usr=0:54:57 total=0:55:51
[DR] Stage (MB): Used   68  Alloctr   68  Proc    0 
[DR] Total (MB): Used  111  Alloctr  113  Proc 5585 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 64514 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 31272 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      31272
        Crossing top-cell boundary : 20
        Diff net spacing : 3527
        Diff net via-cut spacing : 2152
        Double pattern hard mask space : 5448
        Double pattern soft mask space : 135
        Edge-line via spacing : 4
        End of line enclosure : 501
        Less than minimum area : 1015
        Less than minimum enclosed area : 25
        Less than minimum width : 28
        Local double pattern cycle : 888
        Off-grid : 1993
        Protrusion length : 296
        Same net spacing : 1070
        Same net via-cut spacing : 204
        Short : 13966



Total Wire Length =                    13322 micron
Total Number of Contacts =             19464
Total Number of Wires =                24325
Total Number of PtConns =              7105
Total Number of Routed Wires =       24325
Total Routed Wire Length =           11826 micron
Total Number of Routed Contacts =       19464
        Layer                 M1 :        974 micron
        Layer                 M2 :       2577 micron
        Layer                 M3 :       2192 micron
        Layer                 M4 :       3335 micron
        Layer                 M5 :       3064 micron
        Layer                 M6 :        916 micron
        Layer                 M7 :        263 micron
        Layer                 M8 :          2 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via   VIA78SQ_C(rot)_2x1 :          2
        Via            VIA67SQ_C :         86
        Via       VIA67SQ_C(rot) :          2
        Via         VIA67SQ(rot) :         15
        Via        VIA67SQ_C_1x2 :          1
        Via        VIA67SQ_C_2x1 :         10
        Via          VIA67SQ_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :          1
        Via          VIA67SQ_2x1 :          2
        Via            VIA56SQ_C :         81
        Via       VIA56SQ_C(rot) :        317
        Via              VIA56SQ :        131
        Via          VIA56SQ_1x2 :         17
        Via          VIA56SQ_2x1 :         76
        Via              VIA45SQ :          1
        Via         VIA45SQ(rot) :       2711
        Via          VIA45SQ_1x2 :          6
        Via          VIA45SQ_2x1 :         16
        Via            VIA34SQ_C :        625
        Via       VIA34SQ_C(rot) :         25
        Via          VIA34BAR1_C :          3
        Via          VIA34BAR2_C :         11
        Via              VIA34SQ :         32
        Via         VIA34SQ(rot) :          2
        Via     VIA3_34SQ_C(rot) :          2
        Via       VIA3_34SQ(rot) :       3663
        Via   VIA34SQ_C(rot)_1x2 :          7
        Via            VIA23SQ_C :        128
        Via          VIA23BAR1_C :         29
        Via          VIA23BAR2_C :         10
        Via     VIA23BAR2_C(rot) :          1
        Via            VIA23LG_C :          1
        Via       VIA23LG_C(rot) :          2
        Via              VIA23SQ :         51
        Via         VIA23SQ(rot) :          7
        Via          VIA2_33SQ_C :       4881
        Via          VIA23_3SQ_C :        206
        Via        VIA23SQ_C_1x2 :          6
        Via          VIA23SQ_1x2 :          1
        Via     VIA23SQ(rot)_1x2 :          5
        Via            VIA12SQ_C :        192
        Via       VIA12SQ_C(rot) :       5592
        Via          VIA12BAR1_C :        156
        Via     VIA12BAR1_C(rot) :          8
        Via            VIA12LG_C :         12
        Via       VIA12LG_C(rot) :          2
        Via              VIA12SQ :         15
        Via         VIA12SQ(rot) :         10
        Via       VIA12BAR2(rot) :          2
        Via     VIA1_32SQ_C(rot) :        300
        Via     VIA12_3SQ_C(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.78% (151 / 19464 vias)
 
    Layer VIA1       =  0.00% (0      / 6290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6290    vias)
    Layer VIA2       =  0.23% (12     / 5328    vias)
        Weight 1     =  0.23% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (5316    vias)
    Layer VIA3       =  0.16% (7      / 4370    vias)
        Weight 1     =  0.16% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (4363    vias)
    Layer VIA4       =  0.80% (22     / 2734    vias)
        Weight 1     =  0.80% (22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.20% (2712    vias)
    Layer VIA5       = 14.95% (93     / 622     vias)
        Weight 1     = 14.95% (93      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.05% (529     vias)
    Layer VIA6       = 12.71% (15     / 118     vias)
        Weight 1     = 12.71% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.29% (103     vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.78% (151 / 19464 vias)
 
    Layer VIA1       =  0.00% (0      / 6290    vias)
    Layer VIA2       =  0.23% (12     / 5328    vias)
    Layer VIA3       =  0.16% (7      / 4370    vias)
    Layer VIA4       =  0.80% (22     / 2734    vias)
    Layer VIA5       = 14.95% (93     / 622     vias)
    Layer VIA6       = 12.71% (15     / 118     vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.78% (151 / 19464 vias)
 
    Layer VIA1       =  0.00% (0      / 6290    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6290    vias)
    Layer VIA2       =  0.23% (12     / 5328    vias)
        Weight 1     =  0.23% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (5316    vias)
    Layer VIA3       =  0.16% (7      / 4370    vias)
        Weight 1     =  0.16% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (4363    vias)
    Layer VIA4       =  0.80% (22     / 2734    vias)
        Weight 1     =  0.80% (22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.20% (2712    vias)
    Layer VIA5       = 14.95% (93     / 622     vias)
        Weight 1     = 14.95% (93      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.05% (529     vias)
    Layer VIA6       = 12.71% (15     / 118     vias)
        Weight 1     = 12.71% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.29% (103     vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 2468
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31272
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SAEDRVT14_FILL16 has site unit
master SAEDRVT14_FILL2 has site unit
master SAEDRVT14_FILL3 has site unit
master SAEDRVT14_FILL32 has site unit
master SAEDRVT14_FILL4 has site unit
master SAEDRVT14_FILL5 has site unit
master SAEDRVT14_FILL64 has site unit
master SAEDRVT14_FILL_ECO_1 has site unit
master SAEDRVT14_FILL_ECO_12 has site unit
master SAEDRVT14_FILL_ECO_15 has site unit
master SAEDRVT14_FILL_ECO_18 has site unit
master SAEDRVT14_FILL_ECO_2 has site unit
master SAEDRVT14_FILL_ECO_3 has site unit
master SAEDRVT14_FILL_ECO_6 has site unit
master SAEDRVT14_FILL_ECO_9 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_2 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_3 has site unit
master SAEDRVT14_FILL_NNWIY2_2 has site unit
master SAEDRVT14_FILL_NNWIY2_3 has site unit
master SAEDRVT14_FILL_NNWSPACERY2_7 has site unit
master SAEDRVT14_FILL_NNWVDDBRKY2_3 has site unit
master SAEDRVT14_FILLP2 has site unit
master SAEDRVT14_FILLP3 has site unit
master SAEDRVT14_FILL_SPACER_7 has site unit
master SAEDRVT14_FILL_Y2_3 has site unit
 Use site unit (740)
Warning: filler ref cells not listed from laregst to smallest. Tool may not be able to fill all empty space. (CHF-008)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6243 total shapes.
Layer M2: cached 0 shapes out of 8587 total shapes.
Layer M3: cached 92 shapes out of 7217 total shapes.
Cached 5244 vias out of 24708 total vias.
CHF: loading design...
... VT_P rule: 0.888000
... VT_N rule: 0.888000
... max group width rule: 0.888000
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SAEDRVT14_FILL16 (18 x 1), SAEDRVT14_FILL2 (4 x 1), SAEDRVT14_FILL3 (5 x 1), SAEDRVT14_FILL32 (34 x 1), SAEDRVT14_FILL4 (6 x 1), SAEDRVT14_FILL5 (7 x 1), SAEDRVT14_FILL64 (66 x 1), SAEDRVT14_FILL_ECO_1 (1 x 1), SAEDRVT14_FILL_ECO_12 (14 x 1), SAEDRVT14_FILL_ECO_15 (12 x 1), SAEDRVT14_FILL_ECO_18 (20 x 1), SAEDRVT14_FILL_ECO_2 (4 x 1), SAEDRVT14_FILL_ECO_3 (5 x 1), SAEDRVT14_FILL_ECO_6 (7 x 1), SAEDRVT14_FILL_ECO_9 (10 x 1), SAEDRVT14_FILL_NNWIV1Y2_2 (4 x 2), SAEDRVT14_FILL_NNWIV1Y2_3 (5 x 2), SAEDRVT14_FILL_NNWIY2_2 (4 x 2), SAEDRVT14_FILL_NNWIY2_3 (5 x 2), SAEDRVT14_FILL_NNWSPACERY2_7 (9 x 2), SAEDRVT14_FILL_NNWVDDBRKY2_3 (5 x 2), SAEDRVT14_FILLP2 (4 x 1), SAEDRVT14_FILLP3 (5 x 1), SAEDRVT14_FILL_SPACER_7 (9 x 2), SAEDRVT14_FILL_Y2_3 (5 x 2), 
, success => xofiller!SAEDRVT14_FILL_ECO_1!x8880y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x28120y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x28860y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x35520y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x159100y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x165020y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x215340y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x216080y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x216820y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x239020y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x241980y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x244940y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x247900y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x248640y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x249380y12000 inserted.
Attempt to insert SAEDRVT14_FILL2 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.820000, 1.800000) orient MX., failed =>  cell is not on a site row;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (32.708000, 1.800000) orient R180., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Exhausted all possibilities for location between x= 31.82 and  31.82 at y= 1.2, no further insertion possible, skipping the location.
Exhausted all possibilities for location between x= 31.820000 and 31.820000  at y= 1.200000, no further insertion possible, skipping the location.
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-05-02 13:17:27 / Session: 11.20 hr / Command: 0.00 hr / Memory: 1419 MB (FLW-8100)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   42  Alloctr   43  Proc 5585 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   52  Alloctr   53  Proc 5585 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   4006
Routed  2/36 Partitions, Violations =   10894
Routed  3/36 Partitions, Violations =   15120
Routed  4/36 Partitions, Violations =   18219
Routed  5/36 Partitions, Violations =   21020
Routed  6/36 Partitions, Violations =   25776
Routed  7/36 Partitions, Violations =   27278
Routed  8/36 Partitions, Violations =   29945
Routed  9/36 Partitions, Violations =   34664
Routed  10/36 Partitions, Violations =  36586
Routed  11/36 Partitions, Violations =  39041
Routed  12/36 Partitions, Violations =  41420
Routed  13/36 Partitions, Violations =  45761
Routed  14/36 Partitions, Violations =  47735
Routed  15/36 Partitions, Violations =  49798
Routed  16/36 Partitions, Violations =  53879
Routed  17/36 Partitions, Violations =  57256
Routed  18/36 Partitions, Violations =  59670
Routed  19/36 Partitions, Violations =  64104
Routed  20/36 Partitions, Violations =  66395
Routed  21/36 Partitions, Violations =  67975
Routed  22/36 Partitions, Violations =  70583
Routed  23/36 Partitions, Violations =  72943
Routed  24/36 Partitions, Violations =  79142
Routed  25/36 Partitions, Violations =  82681
Routed  26/36 Partitions, Violations =  87421
Routed  27/36 Partitions, Violations =  90905
Routed  28/36 Partitions, Violations =  92864
Routed  29/36 Partitions, Violations =  95369
Routed  30/36 Partitions, Violations =  98005
Routed  31/36 Partitions, Violations =  99218
Routed  32/36 Partitions, Violations =  101508
Routed  33/36 Partitions, Violations =  105595
Routed  34/36 Partitions, Violations =  105890
Routed  35/36 Partitions, Violations =  107261
Routed  36/36 Partitions, Violations =  108267

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      108267
        Crossing top-cell boundary : 13
        Diff net spacing : 9537
        Diff net via-cut spacing : 2909
        Double pattern hard mask space : 16107
        Double pattern mask propagation end : 5
        Double pattern soft mask space : 162
        End of line enclosure : 689
        Less than minimum area : 1165
        Less than minimum enclosed area : 19
        Less than minimum width : 55
        Local double pattern cycle : 1784
        Off-grid : 2481
        Protrusion length : 696
        Same net spacing : 2349
        Same net via-cut spacing : 238
        Short : 70058

[Iter 0] Elapsed real time: 0:06:36 
[Iter 0] Elapsed cpu  time: sys=0:00:07 usr=0:06:34 total=0:06:42
[Iter 0] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 0 with 36 parts

Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   108338
Routed  2/36 Partitions, Violations =   108347
Routed  3/36 Partitions, Violations =   108418
Routed  4/36 Partitions, Violations =   108391
Routed  5/36 Partitions, Violations =   108316
Routed  6/36 Partitions, Violations =   108223
Routed  7/36 Partitions, Violations =   108150
Routed  8/36 Partitions, Violations =   108449
Routed  9/36 Partitions, Violations =   108311
Routed  10/36 Partitions, Violations =  108288
Routed  11/36 Partitions, Violations =  108345
Routed  12/36 Partitions, Violations =  108479
Routed  13/36 Partitions, Violations =  108325
Routed  14/36 Partitions, Violations =  107937
Routed  15/36 Partitions, Violations =  107802
Routed  16/36 Partitions, Violations =  107856
Routed  17/36 Partitions, Violations =  107770
Routed  18/36 Partitions, Violations =  107410
Routed  19/36 Partitions, Violations =  107233
Routed  20/36 Partitions, Violations =  107062
Routed  21/36 Partitions, Violations =  107101
Routed  22/36 Partitions, Violations =  106554
Routed  23/36 Partitions, Violations =  106156
Routed  24/36 Partitions, Violations =  106177
Routed  25/36 Partitions, Violations =  105602
Routed  26/36 Partitions, Violations =  104979
Routed  27/36 Partitions, Violations =  104732
Routed  28/36 Partitions, Violations =  104821
Routed  29/36 Partitions, Violations =  104327
Routed  30/36 Partitions, Violations =  104265
Routed  31/36 Partitions, Violations =  104209
Routed  32/36 Partitions, Violations =  104479
Routed  33/36 Partitions, Violations =  104679
Routed  34/36 Partitions, Violations =  104527
Routed  35/36 Partitions, Violations =  104517
Routed  36/36 Partitions, Violations =  104623

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      104623
        Crossing top-cell boundary : 13
        Diff net spacing : 9536
        Diff net via-cut spacing : 2624
        Double pattern hard mask space : 16670
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 167
        End of line enclosure : 668
        Less than minimum area : 1206
        Less than minimum enclosed area : 23
        Less than minimum width : 52
        Local double pattern cycle : 1765
        Off-grid : 2330
        Protrusion length : 679
        Same net spacing : 2248
        Same net via-cut spacing : 216
        Short : 66420

[Iter 1] Elapsed real time: 0:14:25 
[Iter 1] Elapsed cpu  time: sys=0:00:15 usr=0:14:23 total=0:14:39
[Iter 1] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 1] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 1 with 36 parts

Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   104394
Routed  2/36 Partitions, Violations =   104143
Routed  3/36 Partitions, Violations =   104286
Routed  4/36 Partitions, Violations =   104182
Routed  5/36 Partitions, Violations =   104010
Routed  6/36 Partitions, Violations =   104242
Routed  7/36 Partitions, Violations =   104081
Routed  8/36 Partitions, Violations =   103933
Routed  9/36 Partitions, Violations =   103504
Routed  10/36 Partitions, Violations =  103458
Routed  11/36 Partitions, Violations =  103522
Routed  12/36 Partitions, Violations =  103559
Routed  13/36 Partitions, Violations =  103468
Routed  14/36 Partitions, Violations =  103613
Routed  15/36 Partitions, Violations =  103724
Routed  16/36 Partitions, Violations =  103886
Routed  17/36 Partitions, Violations =  103982
Routed  18/36 Partitions, Violations =  104194
Routed  19/36 Partitions, Violations =  103817
Routed  20/36 Partitions, Violations =  104083
Routed  21/36 Partitions, Violations =  103489
Routed  22/36 Partitions, Violations =  103224
Routed  23/36 Partitions, Violations =  102966
Routed  24/36 Partitions, Violations =  102879
Routed  25/36 Partitions, Violations =  102618
Routed  26/36 Partitions, Violations =  102256
Routed  27/36 Partitions, Violations =  102673
Routed  28/36 Partitions, Violations =  102623
Routed  29/36 Partitions, Violations =  102588
Routed  30/36 Partitions, Violations =  102621
Routed  31/36 Partitions, Violations =  102524
Routed  32/36 Partitions, Violations =  101993
Routed  33/36 Partitions, Violations =  102128
Routed  34/36 Partitions, Violations =  101903
Routed  35/36 Partitions, Violations =  101166
Routed  36/36 Partitions, Violations =  100722

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100722
        Crossing top-cell boundary : 18
        Diff net spacing : 9712
        Diff net via-cut spacing : 2353
        Double pattern hard mask space : 16436
        Double pattern mask propagation end : 8
        Double pattern soft mask space : 160
        Edge-line via spacing : 1
        End of line enclosure : 609
        Less than minimum area : 1211
        Less than minimum enclosed area : 22
        Less than minimum width : 46
        Local double pattern cycle : 1834
        Off-grid : 2292
        Protrusion length : 672
        Same net spacing : 2345
        Same net via-cut spacing : 235
        Short : 62768

[Iter 2] Elapsed real time: 0:24:06 
[Iter 2] Elapsed cpu  time: sys=0:00:23 usr=0:24:05 total=0:24:29
[Iter 2] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 2] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 2 with 36 parts

Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   101335
Routed  2/36 Partitions, Violations =   101580
Routed  3/36 Partitions, Violations =   101906
Routed  4/36 Partitions, Violations =   101070
Routed  5/36 Partitions, Violations =   101015
Routed  6/36 Partitions, Violations =   100960
Routed  7/36 Partitions, Violations =   101162
Routed  8/36 Partitions, Violations =   100918
Routed  9/36 Partitions, Violations =   101196
Routed  10/36 Partitions, Violations =  100917
Routed  11/36 Partitions, Violations =  100832
Routed  12/36 Partitions, Violations =  101088
Routed  13/36 Partitions, Violations =  101146
Routed  14/36 Partitions, Violations =  101281
Routed  15/36 Partitions, Violations =  101347
Routed  16/36 Partitions, Violations =  100886
Routed  17/36 Partitions, Violations =  101092
Routed  18/36 Partitions, Violations =  101074
Routed  19/36 Partitions, Violations =  100975
Routed  20/36 Partitions, Violations =  101011
Routed  21/36 Partitions, Violations =  100893
Routed  22/36 Partitions, Violations =  101242
Routed  23/36 Partitions, Violations =  101328
Routed  24/36 Partitions, Violations =  101679
Routed  25/36 Partitions, Violations =  100955
Routed  26/36 Partitions, Violations =  100620
Routed  27/36 Partitions, Violations =  100254
Routed  28/36 Partitions, Violations =  100302
Routed  29/36 Partitions, Violations =  100705
Routed  30/36 Partitions, Violations =  101025
Routed  31/36 Partitions, Violations =  101139
Routed  32/36 Partitions, Violations =  100795
Routed  33/36 Partitions, Violations =  100623
Routed  34/36 Partitions, Violations =  100439
Routed  35/36 Partitions, Violations =  100499
Routed  36/36 Partitions, Violations =  100399

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100399
        Crossing top-cell boundary : 8
        Diff net spacing : 10384
        Diff net via-cut spacing : 2228
        Double pattern hard mask space : 16291
        Double pattern mask propagation end : 7
        Double pattern soft mask space : 97
        Edge-line via spacing : 1
        End of line enclosure : 706
        Less than minimum area : 994
        Less than minimum enclosed area : 28
        Less than minimum width : 37
        Local double pattern cycle : 1790
        Off-grid : 2290
        Protrusion length : 683
        Same net spacing : 2336
        Same net via-cut spacing : 211
        Short : 62308

[Iter 3] Elapsed real time: 0:35:11 
[Iter 3] Elapsed cpu  time: sys=0:00:34 usr=0:35:10 total=0:35:45
[Iter 3] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 3] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 3 with 36 parts

Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   100183
Routed  2/36 Partitions, Violations =   99819
Routed  3/36 Partitions, Violations =   99804
Routed  4/36 Partitions, Violations =   100011
Routed  5/36 Partitions, Violations =   99827
Routed  6/36 Partitions, Violations =   99612
Routed  7/36 Partitions, Violations =   99861
Routed  8/36 Partitions, Violations =   99468
Routed  9/36 Partitions, Violations =   99443
Routed  10/36 Partitions, Violations =  98969
Routed  11/36 Partitions, Violations =  99023
Routed  12/36 Partitions, Violations =  98759
Routed  13/36 Partitions, Violations =  98418
Routed  14/36 Partitions, Violations =  97760
Routed  15/36 Partitions, Violations =  97906
Routed  16/36 Partitions, Violations =  97456
Routed  17/36 Partitions, Violations =  97402
Routed  18/36 Partitions, Violations =  97422
Routed  19/36 Partitions, Violations =  97384
Routed  20/36 Partitions, Violations =  97354
Routed  21/36 Partitions, Violations =  97242
Routed  22/36 Partitions, Violations =  97532
Routed  23/36 Partitions, Violations =  97457
Routed  24/36 Partitions, Violations =  97367
Routed  25/36 Partitions, Violations =  97228
Routed  26/36 Partitions, Violations =  97076
Routed  27/36 Partitions, Violations =  96916
Routed  28/36 Partitions, Violations =  96775
Routed  29/36 Partitions, Violations =  96211
Routed  30/36 Partitions, Violations =  95577
Routed  31/36 Partitions, Violations =  95645
Routed  32/36 Partitions, Violations =  95552
Routed  33/36 Partitions, Violations =  95680
Routed  34/36 Partitions, Violations =  95636
Routed  35/36 Partitions, Violations =  95872
Routed  36/36 Partitions, Violations =  95627

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95627
        Crossing top-cell boundary : 20
        Diff net spacing : 9667
        Diff net via-cut spacing : 2104
        Double pattern hard mask space : 16241
        Double pattern mask propagation end : 10
        Double pattern soft mask space : 159
        Edge-line via spacing : 1
        End of line enclosure : 505
        Less than minimum area : 1047
        Less than minimum enclosed area : 29
        Less than minimum width : 54
        Local double pattern cycle : 1687
        Off-grid : 2314
        Protrusion length : 659
        Same net spacing : 2207
        Same net via-cut spacing : 219
        Short : 58704

[Iter 4] Elapsed real time: 0:47:13 
[Iter 4] Elapsed cpu  time: sys=0:00:47 usr=0:47:10 total=0:47:58
[Iter 4] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 4] Total (MB): Used  115  Alloctr  116  Proc 5585 

End DR iteration 4 with 36 parts

Start DR iteration 5: uniform partition
Routed  1/42 Partitions, Violations =   95775
Routed  2/42 Partitions, Violations =   95795
Routed  3/42 Partitions, Violations =   95591
Routed  4/42 Partitions, Violations =   95766
Routed  5/42 Partitions, Violations =   95561
Routed  6/42 Partitions, Violations =   95647
Routed  7/42 Partitions, Violations =   96042
Routed  8/42 Partitions, Violations =   96146
Routed  9/42 Partitions, Violations =   96029
Routed  10/42 Partitions, Violations =  96252
Routed  11/42 Partitions, Violations =  96333
Routed  12/42 Partitions, Violations =  96280
Routed  13/42 Partitions, Violations =  96251
Routed  14/42 Partitions, Violations =  96072
Routed  15/42 Partitions, Violations =  95699
Routed  16/42 Partitions, Violations =  95736
Routed  17/42 Partitions, Violations =  95951
Routed  18/42 Partitions, Violations =  96023
Routed  19/42 Partitions, Violations =  95804
Routed  20/42 Partitions, Violations =  95774
Routed  21/42 Partitions, Violations =  95949
Routed  22/42 Partitions, Violations =  95982
Routed  23/42 Partitions, Violations =  95702
Routed  24/42 Partitions, Violations =  95619
Routed  25/42 Partitions, Violations =  95597
Routed  26/42 Partitions, Violations =  95586
Routed  27/42 Partitions, Violations =  95442
Routed  28/42 Partitions, Violations =  95893
Routed  29/42 Partitions, Violations =  96059
Routed  30/42 Partitions, Violations =  95677
Routed  31/42 Partitions, Violations =  95684
Routed  32/42 Partitions, Violations =  95456
Routed  33/42 Partitions, Violations =  95362
Routed  34/42 Partitions, Violations =  95385
Routed  35/42 Partitions, Violations =  95198
Routed  36/42 Partitions, Violations =  95539
Routed  37/42 Partitions, Violations =  95674
Routed  38/42 Partitions, Violations =  95734
Routed  39/42 Partitions, Violations =  95752
Routed  40/42 Partitions, Violations =  95708
Routed  41/42 Partitions, Violations =  95815
Routed  42/42 Partitions, Violations =  95873

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95873
        Crossing top-cell boundary : 19
        Diff net spacing : 9770
        Diff net via-cut spacing : 2086
        Double pattern hard mask space : 16359
        Double pattern mask propagation end : 3
        Double pattern soft mask space : 170
        Edge-line via spacing : 1
        End of line enclosure : 546
        Less than minimum area : 1129
        Less than minimum enclosed area : 25
        Less than minimum width : 62
        Local double pattern cycle : 1654
        Off-grid : 2351
        Protrusion length : 633
        Same net spacing : 2153
        Same net via-cut spacing : 215
        Short : 58697

[Iter 5] Elapsed real time: 1:01:21 
[Iter 5] Elapsed cpu  time: sys=0:01:00 usr=1:01:18 total=1:02:19
[Iter 5] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 5] Total (MB): Used  115  Alloctr  116  Proc 5585 

End DR iteration 5 with 42 parts

Start DR iteration 6: uniform partition
Routed  1/49 Partitions, Violations =   96102
Routed  2/49 Partitions, Violations =   96197
Routed  3/49 Partitions, Violations =   96496
Routed  4/49 Partitions, Violations =   96479
Routed  5/49 Partitions, Violations =   96526
Routed  6/49 Partitions, Violations =   96311
Routed  7/49 Partitions, Violations =   96126
Routed  8/49 Partitions, Violations =   96133
Routed  9/49 Partitions, Violations =   96146
Routed  10/49 Partitions, Violations =  96158
Routed  11/49 Partitions, Violations =  96166
Routed  12/49 Partitions, Violations =  96102
Routed  13/49 Partitions, Violations =  96221
Routed  14/49 Partitions, Violations =  96069
Routed  15/49 Partitions, Violations =  96475
Routed  16/49 Partitions, Violations =  96883
Routed  17/49 Partitions, Violations =  97268
Routed  18/49 Partitions, Violations =  97086
Routed  19/49 Partitions, Violations =  96903
Routed  20/49 Partitions, Violations =  96931
Routed  21/49 Partitions, Violations =  97223
Routed  22/49 Partitions, Violations =  96595
Routed  23/49 Partitions, Violations =  96844
Routed  24/49 Partitions, Violations =  96926
Routed  25/49 Partitions, Violations =  97215
Routed  26/49 Partitions, Violations =  97213
Routed  27/49 Partitions, Violations =  97227
Routed  28/49 Partitions, Violations =  97141
Routed  29/49 Partitions, Violations =  97098
Routed  30/49 Partitions, Violations =  97145
Routed  31/49 Partitions, Violations =  97478
Routed  32/49 Partitions, Violations =  97335
Routed  33/49 Partitions, Violations =  97298
Routed  34/49 Partitions, Violations =  97237
Routed  35/49 Partitions, Violations =  97237
Routed  36/49 Partitions, Violations =  97363
Routed  37/49 Partitions, Violations =  97600
Routed  38/49 Partitions, Violations =  97760
Routed  39/49 Partitions, Violations =  98162
Routed  40/49 Partitions, Violations =  98108
Routed  41/49 Partitions, Violations =  98006
Routed  42/49 Partitions, Violations =  98003
Routed  43/49 Partitions, Violations =  98062
Routed  44/49 Partitions, Violations =  98105
Routed  45/49 Partitions, Violations =  98092
Routed  46/49 Partitions, Violations =  97725
Routed  47/49 Partitions, Violations =  97464
Routed  48/49 Partitions, Violations =  97599
Routed  49/49 Partitions, Violations =  97616

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      97616
        Crossing top-cell boundary : 20
        Diff net spacing : 9855
        Diff net via-cut spacing : 2132
        Double pattern hard mask space : 15775
        Double pattern mask propagation end : 8
        Double pattern soft mask space : 137
        Edge-line via spacing : 2
        End of line enclosure : 608
        Less than minimum area : 1143
        Less than minimum enclosed area : 23
        Less than minimum width : 35
        Local double pattern cycle : 1726
        Off-grid : 2347
        Protrusion length : 658
        Same net spacing : 2207
        Same net via-cut spacing : 219
        Short : 60721

[Iter 6] Elapsed real time: 1:17:53 
[Iter 6] Elapsed cpu  time: sys=0:01:18 usr=1:17:48 total=1:19:06
[Iter 6] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 6] Total (MB): Used  115  Alloctr  116  Proc 5585 

End DR iteration 6 with 49 parts

Start DR iteration 7: uniform partition
Routed  1/49 Partitions, Violations =   98414
Routed  2/49 Partitions, Violations =   98343
Routed  3/49 Partitions, Violations =   98808
Routed  4/49 Partitions, Violations =   98560
Routed  5/49 Partitions, Violations =   98439
Routed  6/49 Partitions, Violations =   98485
Routed  7/49 Partitions, Violations =   98212
Routed  8/49 Partitions, Violations =   98097
Routed  9/49 Partitions, Violations =   98158
Routed  10/49 Partitions, Violations =  98292
Routed  11/49 Partitions, Violations =  98111
Routed  12/49 Partitions, Violations =  98216
Routed  13/49 Partitions, Violations =  98585
Routed  14/49 Partitions, Violations =  98536
Routed  15/49 Partitions, Violations =  98789
Routed  16/49 Partitions, Violations =  98855
Routed  17/49 Partitions, Violations =  98957
Routed  18/49 Partitions, Violations =  98871
Routed  19/49 Partitions, Violations =  98781
Routed  20/49 Partitions, Violations =  99011
Routed  21/49 Partitions, Violations =  98959
Routed  22/49 Partitions, Violations =  99218
Routed  23/49 Partitions, Violations =  99396
Routed  24/49 Partitions, Violations =  98856
Routed  25/49 Partitions, Violations =  98704
Routed  26/49 Partitions, Violations =  98897
Routed  27/49 Partitions, Violations =  99008
Routed  28/49 Partitions, Violations =  99091
Routed  29/49 Partitions, Violations =  98975
Routed  30/49 Partitions, Violations =  99070
Routed  31/49 Partitions, Violations =  98907
Routed  32/49 Partitions, Violations =  99077
Routed  33/49 Partitions, Violations =  99212
Routed  34/49 Partitions, Violations =  99330
Routed  35/49 Partitions, Violations =  99297
Routed  36/49 Partitions, Violations =  99342
Routed  37/49 Partitions, Violations =  99398
Routed  38/49 Partitions, Violations =  99425
Routed  39/49 Partitions, Violations =  99365
Routed  40/49 Partitions, Violations =  99461
Routed  41/49 Partitions, Violations =  99305
Routed  42/49 Partitions, Violations =  99103
Routed  43/49 Partitions, Violations =  99197
Routed  44/49 Partitions, Violations =  99545
Routed  45/49 Partitions, Violations =  99923
Routed  46/49 Partitions, Violations =  99731
Routed  47/49 Partitions, Violations =  99705
Routed  48/49 Partitions, Violations =  99608
Routed  49/49 Partitions, Violations =  99583

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99583
        Crossing top-cell boundary : 17
        Diff net spacing : 10187
        Diff net via-cut spacing : 2316
        Double pattern hard mask space : 15772
        Double pattern mask propagation end : 5
        Double pattern soft mask space : 185
        Edge-line via spacing : 9
        End of line enclosure : 643
        Less than minimum area : 1227
        Less than minimum enclosed area : 23
        Less than minimum width : 48
        Local double pattern cycle : 1704
        Off-grid : 2438
        Protrusion length : 672
        Same net spacing : 2199
        Same net via-cut spacing : 207
        Short : 61931

[Iter 7] Elapsed real time: 1:36:04 
[Iter 7] Elapsed cpu  time: sys=0:01:35 usr=1:35:58 total=1:37:34
[Iter 7] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 7] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 7 with 49 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    98497
Checked 2/4 Partitions, Violations =    98623
Checked 3/4 Partitions, Violations =    99407
Checked 4/4 Partitions, Violations =    100033

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    100034
Checked 2/4 Partitions, Violations =    100035
Checked 3/4 Partitions, Violations =    100038
Checked 4/4 Partitions, Violations =    100042
[DRC CHECK] Elapsed real time: 1:36:14 
[DRC CHECK] Elapsed cpu  time: sys=0:01:36 usr=1:36:09 total=1:37:45
[DRC CHECK] Stage (MB): Used   72  Alloctr   74  Proc    0 
[DRC CHECK] Total (MB): Used  113  Alloctr  117  Proc 5585 
Start DR iteration 8: uniform partition
Routed  1/49 Partitions, Violations =   100203
Routed  2/49 Partitions, Violations =   100418
Routed  3/49 Partitions, Violations =   100846
Routed  4/49 Partitions, Violations =   101051
Routed  5/49 Partitions, Violations =   100804
Routed  6/49 Partitions, Violations =   100741
Routed  7/49 Partitions, Violations =   100623
Routed  8/49 Partitions, Violations =   100554
Routed  9/49 Partitions, Violations =   100244
Routed  10/49 Partitions, Violations =  100126
Routed  11/49 Partitions, Violations =  100059
Routed  12/49 Partitions, Violations =  99994
Routed  13/49 Partitions, Violations =  100342
Routed  14/49 Partitions, Violations =  100544
Routed  15/49 Partitions, Violations =  100773
Routed  16/49 Partitions, Violations =  101489
Routed  17/49 Partitions, Violations =  101542
Routed  18/49 Partitions, Violations =  101760
Routed  19/49 Partitions, Violations =  101474
Routed  20/49 Partitions, Violations =  101466
Routed  21/49 Partitions, Violations =  101101
Routed  22/49 Partitions, Violations =  100503
Routed  23/49 Partitions, Violations =  100604
Routed  24/49 Partitions, Violations =  101022
Routed  25/49 Partitions, Violations =  100891
Routed  26/49 Partitions, Violations =  100669
Routed  27/49 Partitions, Violations =  100544
Routed  28/49 Partitions, Violations =  100480
Routed  29/49 Partitions, Violations =  100575
Routed  30/49 Partitions, Violations =  100156
Routed  31/49 Partitions, Violations =  99939
Routed  32/49 Partitions, Violations =  99995
Routed  33/49 Partitions, Violations =  100105
Routed  34/49 Partitions, Violations =  100394
Routed  35/49 Partitions, Violations =  100420
Routed  36/49 Partitions, Violations =  100581
Routed  37/49 Partitions, Violations =  100805
Routed  38/49 Partitions, Violations =  100751
Routed  39/49 Partitions, Violations =  100928
Routed  40/49 Partitions, Violations =  100749
Routed  41/49 Partitions, Violations =  100704
Routed  42/49 Partitions, Violations =  100681
Routed  43/49 Partitions, Violations =  100812
Routed  44/49 Partitions, Violations =  101122
Routed  45/49 Partitions, Violations =  100956
Routed  46/49 Partitions, Violations =  100931
Routed  47/49 Partitions, Violations =  101165
Routed  48/49 Partitions, Violations =  100887
Routed  49/49 Partitions, Violations =  100944

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100944
        Crossing top-cell boundary : 44
        Diff net spacing : 10301
        Diff net via-cut spacing : 2340
        Double pattern hard mask space : 15401
        Double pattern soft mask space : 95
        Edge-line via spacing : 2
        End of line enclosure : 675
        Less than minimum area : 1079
        Less than minimum enclosed area : 24
        Less than minimum width : 47
        Local double pattern cycle : 1675
        Off-grid : 2483
        Protrusion length : 631
        Same net spacing : 2161
        Same net via-cut spacing : 208
        Short : 63778

[Iter 8] Elapsed real time: 1:55:30 
[Iter 8] Elapsed cpu  time: sys=0:01:55 usr=1:55:23 total=1:57:19
[Iter 8] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 8] Total (MB): Used  117  Alloctr  118  Proc 5585 

End DR iteration 8 with 49 parts

Start DR iteration 9: uniform partition
Routed  1/49 Partitions, Violations =   100709
Routed  2/49 Partitions, Violations =   100882
Routed  3/49 Partitions, Violations =   100723
Routed  4/49 Partitions, Violations =   100910
Routed  5/49 Partitions, Violations =   100742
Routed  6/49 Partitions, Violations =   100902
Routed  7/49 Partitions, Violations =   100805
Routed  8/49 Partitions, Violations =   100691
Routed  9/49 Partitions, Violations =   100317
Routed  10/49 Partitions, Violations =  100392
Routed  11/49 Partitions, Violations =  100579
Routed  12/49 Partitions, Violations =  100492
Routed  13/49 Partitions, Violations =  100478
Routed  14/49 Partitions, Violations =  100286
Routed  15/49 Partitions, Violations =  99815
Routed  16/49 Partitions, Violations =  99743
Routed  17/49 Partitions, Violations =  99782
Routed  18/49 Partitions, Violations =  99514
Routed  19/49 Partitions, Violations =  99465
Routed  20/49 Partitions, Violations =  99251
Routed  21/49 Partitions, Violations =  99428
Routed  22/49 Partitions, Violations =  99243
Routed  23/49 Partitions, Violations =  99310
Routed  24/49 Partitions, Violations =  99664
Routed  25/49 Partitions, Violations =  99766
Routed  26/49 Partitions, Violations =  99650
Routed  27/49 Partitions, Violations =  99456
Routed  28/49 Partitions, Violations =  99219
Routed  29/49 Partitions, Violations =  99423
Routed  30/49 Partitions, Violations =  99386
Routed  31/49 Partitions, Violations =  99431
Routed  32/49 Partitions, Violations =  99236
Routed  33/49 Partitions, Violations =  99397
Routed  34/49 Partitions, Violations =  99534
Routed  35/49 Partitions, Violations =  98953
Routed  36/49 Partitions, Violations =  98940
Routed  37/49 Partitions, Violations =  99048
Routed  38/49 Partitions, Violations =  99130
Routed  39/49 Partitions, Violations =  99105
Routed  40/49 Partitions, Violations =  99246
Routed  41/49 Partitions, Violations =  98675
Routed  42/49 Partitions, Violations =  98690
Routed  43/49 Partitions, Violations =  98607
Routed  44/49 Partitions, Violations =  98422
Routed  45/49 Partitions, Violations =  98202
Routed  46/49 Partitions, Violations =  97672
Routed  47/49 Partitions, Violations =  97727
Routed  48/49 Partitions, Violations =  97771
Routed  49/49 Partitions, Violations =  97741

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      97741
        Crossing top-cell boundary : 42
        Diff net spacing : 10331
        Diff net via-cut spacing : 2255
        Double pattern hard mask space : 14666
        Double pattern soft mask space : 86
        End of line enclosure : 559
        Less than minimum area : 1011
        Less than minimum enclosed area : 15
        Less than minimum width : 45
        Local double pattern cycle : 1769
        Off-grid : 2350
        Protrusion length : 694
        Same net spacing : 2337
        Same net via-cut spacing : 226
        Short : 61355

[Iter 9] Elapsed real time: 2:14:57 
[Iter 9] Elapsed cpu  time: sys=0:02:11 usr=2:14:52 total=2:17:04
[Iter 9] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 9] Total (MB): Used  116  Alloctr  118  Proc 5585 

End DR iteration 9 with 49 parts

Start DR iteration 10: uniform partition
Routed  1/36 Partitions, Violations =   97719
Routed  2/36 Partitions, Violations =   97599
Routed  3/36 Partitions, Violations =   97140
Routed  4/36 Partitions, Violations =   97096
Routed  5/36 Partitions, Violations =   97103
Routed  6/36 Partitions, Violations =   96822
Routed  7/36 Partitions, Violations =   96546
Routed  8/36 Partitions, Violations =   96262
Routed  9/36 Partitions, Violations =   96270
Routed  10/36 Partitions, Violations =  96189
Routed  11/36 Partitions, Violations =  96334
Routed  12/36 Partitions, Violations =  96379
Routed  13/36 Partitions, Violations =  96168
Routed  14/36 Partitions, Violations =  96213
Routed  15/36 Partitions, Violations =  96442
Routed  16/36 Partitions, Violations =  96280
Routed  17/36 Partitions, Violations =  96240
Routed  18/36 Partitions, Violations =  96166
Routed  19/36 Partitions, Violations =  96072
Routed  20/36 Partitions, Violations =  95814
Routed  21/36 Partitions, Violations =  95646
Routed  22/36 Partitions, Violations =  95514
Routed  23/36 Partitions, Violations =  95361
Routed  24/36 Partitions, Violations =  94918
Routed  25/36 Partitions, Violations =  95007
Routed  26/36 Partitions, Violations =  95083
Routed  27/36 Partitions, Violations =  95157
Routed  28/36 Partitions, Violations =  94556
Routed  29/36 Partitions, Violations =  94299
Routed  30/36 Partitions, Violations =  94292
Routed  31/36 Partitions, Violations =  93860
Routed  32/36 Partitions, Violations =  93916
Routed  33/36 Partitions, Violations =  93693
Routed  34/36 Partitions, Violations =  93345
Routed  35/36 Partitions, Violations =  93344
Routed  36/36 Partitions, Violations =  93152

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93152
        Crossing top-cell boundary : 44
        Diff net spacing : 9762
        Diff net via-cut spacing : 1972
        Double pattern hard mask space : 14593
        Double pattern soft mask space : 187
        Edge-line via spacing : 2
        End of line enclosure : 478
        Less than minimum area : 1098
        Less than minimum enclosed area : 22
        Less than minimum width : 37
        Local double pattern cycle : 1733
        Off-grid : 2549
        Protrusion length : 683
        Same net spacing : 2297
        Same net via-cut spacing : 212
        Short : 57483

[Iter 10] Elapsed real time: 2:27:18 
[Iter 10] Elapsed cpu  time: sys=0:02:19 usr=2:27:15 total=2:29:35
[Iter 10] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 10] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 10 with 36 parts

Start DR iteration 11: uniform partition
Routed  1/36 Partitions, Violations =   93267
Routed  2/36 Partitions, Violations =   93503
Routed  3/36 Partitions, Violations =   93522
Routed  4/36 Partitions, Violations =   93706
Routed  5/36 Partitions, Violations =   93514
Routed  6/36 Partitions, Violations =   93830
Routed  7/36 Partitions, Violations =   94248
Routed  8/36 Partitions, Violations =   94358
Routed  9/36 Partitions, Violations =   94543
Routed  10/36 Partitions, Violations =  94928
Routed  11/36 Partitions, Violations =  94893
Routed  12/36 Partitions, Violations =  95020
Routed  13/36 Partitions, Violations =  95092
Routed  14/36 Partitions, Violations =  95369
Routed  15/36 Partitions, Violations =  95707
Routed  16/36 Partitions, Violations =  95633
Routed  17/36 Partitions, Violations =  95537
Routed  18/36 Partitions, Violations =  95886
Routed  19/36 Partitions, Violations =  96019
Routed  20/36 Partitions, Violations =  95956
Routed  21/36 Partitions, Violations =  96132
Routed  22/36 Partitions, Violations =  96225
Routed  23/36 Partitions, Violations =  96215
Routed  24/36 Partitions, Violations =  96348
Routed  25/36 Partitions, Violations =  96590
Routed  26/36 Partitions, Violations =  96625
Routed  27/36 Partitions, Violations =  97154
Routed  28/36 Partitions, Violations =  97202
Routed  29/36 Partitions, Violations =  97251
Routed  30/36 Partitions, Violations =  97122
Routed  31/36 Partitions, Violations =  96939
Routed  32/36 Partitions, Violations =  97199
Routed  33/36 Partitions, Violations =  96970
Routed  34/36 Partitions, Violations =  97255
Routed  35/36 Partitions, Violations =  97236
Routed  36/36 Partitions, Violations =  97103

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      97103
        Crossing top-cell boundary : 40
        Diff net spacing : 10151
        Diff net via-cut spacing : 2223
        Double pattern hard mask space : 14594
        Double pattern soft mask space : 173
        Edge-line via spacing : 2
        End of line enclosure : 657
        Less than minimum area : 1121
        Less than minimum enclosed area : 22
        Less than minimum width : 40
        Local double pattern cycle : 1811
        Off-grid : 2500
        Protrusion length : 665
        Same net spacing : 2258
        Same net via-cut spacing : 218
        Short : 60628

[Iter 11] Elapsed real time: 2:40:17 
[Iter 11] Elapsed cpu  time: sys=0:02:27 usr=2:40:17 total=2:42:45
[Iter 11] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 11] Total (MB): Used  116  Alloctr  118  Proc 5585 

End DR iteration 11 with 36 parts

Start DR iteration 12: uniform partition
Routed  1/36 Partitions, Violations =   96854
Routed  2/36 Partitions, Violations =   97083
Routed  3/36 Partitions, Violations =   96919
Routed  4/36 Partitions, Violations =   96980
Routed  5/36 Partitions, Violations =   97065
Routed  6/36 Partitions, Violations =   97112
Routed  7/36 Partitions, Violations =   97021
Routed  8/36 Partitions, Violations =   97558
Routed  9/36 Partitions, Violations =   97736
Routed  10/36 Partitions, Violations =  97731
Routed  11/36 Partitions, Violations =  97730
Routed  12/36 Partitions, Violations =  97870
Routed  13/36 Partitions, Violations =  97995
Routed  14/36 Partitions, Violations =  97739
Routed  15/36 Partitions, Violations =  97746
Routed  16/36 Partitions, Violations =  97950
Routed  17/36 Partitions, Violations =  97729
Routed  18/36 Partitions, Violations =  98124
Routed  19/36 Partitions, Violations =  97773
Routed  20/36 Partitions, Violations =  96943
Routed  21/36 Partitions, Violations =  97147
Routed  22/36 Partitions, Violations =  96858
Routed  23/36 Partitions, Violations =  96484
Routed  24/36 Partitions, Violations =  96260
Routed  25/36 Partitions, Violations =  96396
Routed  26/36 Partitions, Violations =  96241
Routed  27/36 Partitions, Violations =  96024
Routed  28/36 Partitions, Violations =  96014
Routed  29/36 Partitions, Violations =  96103
Routed  30/36 Partitions, Violations =  95863
Routed  31/36 Partitions, Violations =  95549
Routed  32/36 Partitions, Violations =  95709
Routed  33/36 Partitions, Violations =  95570
Routed  34/36 Partitions, Violations =  95267
Routed  35/36 Partitions, Violations =  94574
Routed  36/36 Partitions, Violations =  94665

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94665
        Crossing top-cell boundary : 39
        Diff net spacing : 10217
        Diff net via-cut spacing : 2021
        Double pattern hard mask space : 14153
        Double pattern soft mask space : 150
        Edge-line via spacing : 4
        End of line enclosure : 632
        Less than minimum area : 1233
        Less than minimum enclosed area : 28
        Less than minimum width : 27
        Local double pattern cycle : 1860
        Off-grid : 2454
        Protrusion length : 740
        Same net spacing : 2396
        Same net via-cut spacing : 221
        Short : 58490

[Iter 12] Elapsed real time: 2:57:09 
[Iter 12] Elapsed cpu  time: sys=0:02:39 usr=2:57:12 total=2:59:52
[Iter 12] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 12] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 12 with 36 parts

Start DR iteration 13: uniform partition
Routed  1/36 Partitions, Violations =   94781
Routed  2/36 Partitions, Violations =   94825
Routed  3/36 Partitions, Violations =   94920
Routed  4/36 Partitions, Violations =   94994
Routed  5/36 Partitions, Violations =   95222
Routed  6/36 Partitions, Violations =   95212
Routed  7/36 Partitions, Violations =   95454
Routed  8/36 Partitions, Violations =   95441
Routed  9/36 Partitions, Violations =   95565
Routed  10/36 Partitions, Violations =  95555
Routed  11/36 Partitions, Violations =  95564
Routed  12/36 Partitions, Violations =  95522
Routed  13/36 Partitions, Violations =  95072
Routed  14/36 Partitions, Violations =  95125
Routed  15/36 Partitions, Violations =  95237
Routed  16/36 Partitions, Violations =  95099
Routed  17/36 Partitions, Violations =  95330
Routed  18/36 Partitions, Violations =  95530
Routed  19/36 Partitions, Violations =  95423
Routed  20/36 Partitions, Violations =  94972
Routed  21/36 Partitions, Violations =  94868
Routed  22/36 Partitions, Violations =  95095
Routed  23/36 Partitions, Violations =  95126
Routed  24/36 Partitions, Violations =  95177
Routed  25/36 Partitions, Violations =  95739
Routed  26/36 Partitions, Violations =  96255
Routed  27/36 Partitions, Violations =  96126
Routed  28/36 Partitions, Violations =  96154
Routed  29/36 Partitions, Violations =  95020
Routed  30/36 Partitions, Violations =  95062
Routed  31/36 Partitions, Violations =  95325
Routed  32/36 Partitions, Violations =  95053
Routed  33/36 Partitions, Violations =  95121
Routed  34/36 Partitions, Violations =  94992
Routed  35/36 Partitions, Violations =  94576
Routed  36/36 Partitions, Violations =  94354

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94354
        Crossing top-cell boundary : 47
        Diff net spacing : 10026
        Diff net via-cut spacing : 2024
        Double pattern hard mask space : 14050
        Double pattern soft mask space : 178
        Edge-line via spacing : 2
        End of line enclosure : 630
        Less than minimum area : 1191
        Less than minimum enclosed area : 32
        Less than minimum width : 46
        Local double pattern cycle : 1831
        Off-grid : 2494
        Protrusion length : 761
        Same net spacing : 2349
        Same net via-cut spacing : 208
        Short : 58485

[Iter 13] Elapsed real time: 3:15:16 
[Iter 13] Elapsed cpu  time: sys=0:02:54 usr=3:15:20 total=3:18:14
[Iter 13] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 13] Total (MB): Used  116  Alloctr  117  Proc 5585 

End DR iteration 13 with 36 parts

Start DR iteration 14: uniform partition
Routed  1/36 Partitions, Violations =   94218
Routed  2/36 Partitions, Violations =   94279
Routed  3/36 Partitions, Violations =   94173
Routed  4/36 Partitions, Violations =   94246
Routed  5/36 Partitions, Violations =   94089
Routed  6/36 Partitions, Violations =   94140
Routed  7/36 Partitions, Violations =   93846
Routed  8/36 Partitions, Violations =   93855
Routed  9/36 Partitions, Violations =   93921
Routed  10/36 Partitions, Violations =  93809
Routed  11/36 Partitions, Violations =  93870
Routed  12/36 Partitions, Violations =  93687
Routed  13/36 Partitions, Violations =  93725
Routed  14/36 Partitions, Violations =  93405
Routed  15/36 Partitions, Violations =  93510
Routed  16/36 Partitions, Violations =  93401
Routed  17/36 Partitions, Violations =  93170
Routed  18/36 Partitions, Violations =  93196
Routed  19/36 Partitions, Violations =  93313
Routed  20/36 Partitions, Violations =  93100
Routed  21/36 Partitions, Violations =  92805
Routed  22/36 Partitions, Violations =  92752
Routed  23/36 Partitions, Violations =  92646
Routed  24/36 Partitions, Violations =  92838
Routed  25/36 Partitions, Violations =  92293
Routed  26/36 Partitions, Violations =  91872
Routed  27/36 Partitions, Violations =  91746
Routed  28/36 Partitions, Violations =  91144
Routed  29/36 Partitions, Violations =  91660
Routed  30/36 Partitions, Violations =  91809
Routed  31/36 Partitions, Violations =  91681
Routed  32/36 Partitions, Violations =  91531
Routed  33/36 Partitions, Violations =  91322
Routed  34/36 Partitions, Violations =  91347
Routed  35/36 Partitions, Violations =  91153
Routed  36/36 Partitions, Violations =  90855

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      90855
        Crossing top-cell boundary : 38
        Diff net spacing : 9558
        Diff net via-cut spacing : 1911
        Double pattern hard mask space : 14282
        Double pattern soft mask space : 159
        Edge-line via spacing : 2
        End of line enclosure : 569
        Less than minimum area : 1092
        Less than minimum enclosed area : 24
        Less than minimum width : 33
        Local double pattern cycle : 1855
        Off-grid : 2498
        Protrusion length : 739
        Same net spacing : 2409
        Same net via-cut spacing : 208
        Short : 55478

[Iter 14] Elapsed real time: 3:33:49 
[Iter 14] Elapsed cpu  time: sys=0:03:08 usr=3:33:55 total=3:37:04
[Iter 14] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 14] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 14 with 36 parts

Start DR iteration 15: uniform partition
Routed  1/42 Partitions, Violations =   90814
Routed  2/42 Partitions, Violations =   90730
Routed  3/42 Partitions, Violations =   90605
Routed  4/42 Partitions, Violations =   90643
Routed  5/42 Partitions, Violations =   90623
Routed  6/42 Partitions, Violations =   90820
Routed  7/42 Partitions, Violations =   90970
Routed  8/42 Partitions, Violations =   91382
Routed  9/42 Partitions, Violations =   91161
Routed  10/42 Partitions, Violations =  91106
Routed  11/42 Partitions, Violations =  91041
Routed  12/42 Partitions, Violations =  91203
Routed  13/42 Partitions, Violations =  91340
Routed  14/42 Partitions, Violations =  91346
Routed  15/42 Partitions, Violations =  91237
Routed  16/42 Partitions, Violations =  91234
Routed  17/42 Partitions, Violations =  90948
Routed  18/42 Partitions, Violations =  90799
Routed  19/42 Partitions, Violations =  90639
Routed  20/42 Partitions, Violations =  90614
Routed  21/42 Partitions, Violations =  90576
Routed  22/42 Partitions, Violations =  90609
Routed  23/42 Partitions, Violations =  90725
Routed  24/42 Partitions, Violations =  90765
Routed  25/42 Partitions, Violations =  90616
Routed  26/42 Partitions, Violations =  90646
Routed  27/42 Partitions, Violations =  90443
Routed  28/42 Partitions, Violations =  90373
Routed  29/42 Partitions, Violations =  90183
Routed  30/42 Partitions, Violations =  90323
Routed  31/42 Partitions, Violations =  90331
Routed  32/42 Partitions, Violations =  90255
Routed  33/42 Partitions, Violations =  90267
Routed  34/42 Partitions, Violations =  90234
Routed  35/42 Partitions, Violations =  90308
Routed  36/42 Partitions, Violations =  90121
Routed  37/42 Partitions, Violations =  89979
Routed  38/42 Partitions, Violations =  89894
Routed  39/42 Partitions, Violations =  90016
Routed  40/42 Partitions, Violations =  90049
Routed  41/42 Partitions, Violations =  90036
Routed  42/42 Partitions, Violations =  90046

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      90046
        Crossing top-cell boundary : 42
        Diff net spacing : 9920
        Diff net via-cut spacing : 1792
        Double pattern hard mask space : 13561
        Double pattern soft mask space : 145
        Edge-line via spacing : 4
        End of line enclosure : 580
        Less than minimum area : 1134
        Less than minimum enclosed area : 25
        Less than minimum width : 41
        Local double pattern cycle : 1922
        Off-grid : 2503
        Protrusion length : 747
        Same net spacing : 2485
        Same net via-cut spacing : 229
        Short : 54916

[Iter 15] Elapsed real time: 3:53:32 
[Iter 15] Elapsed cpu  time: sys=0:03:23 usr=3:53:41 total=3:57:05
[Iter 15] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 15] Total (MB): Used  115  Alloctr  117  Proc 5585 

End DR iteration 15 with 42 parts

Stop DR since not converging

Information: Filtered 39229 drcs of internal-only type. (ZRT-323)
Information: Discarded 31 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 3:53:32 
[DR] Elapsed cpu  time: sys=0:03:23 usr=3:53:41 total=3:57:05
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   53  Alloctr   54  Proc 5585 
[DR: Done] Elapsed real time: 3:53:32 
[DR: Done] Elapsed cpu  time: sys=0:03:23 usr=3:53:41 total=3:57:05
[DR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used   53  Alloctr   54  Proc 5585 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 60130 aligned/redundant DRCs. (ZRT-305)

DR finished with 29916 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29916
        Crossing top-cell boundary : 37
        Diff net spacing : 3558
        Diff net via-cut spacing : 1785
        Double pattern hard mask space : 4573
        Double pattern soft mask space : 119
        Edge-line via spacing : 3
        End of line enclosure : 560
        Less than minimum area : 1134
        Less than minimum enclosed area : 23
        Less than minimum width : 21
        Local double pattern cycle : 1007
        Off-grid : 2146
        Protrusion length : 338
        Same net spacing : 1235
        Same net via-cut spacing : 226
        Short : 13151



Total Wire Length =                    13440 micron
Total Number of Contacts =             20061
Total Number of Wires =                25062
Total Number of PtConns =              7235
Total Number of Routed Wires =       25062
Total Routed Wire Length =           12012 micron
Total Number of Routed Contacts =       20061
        Layer                 M1 :        811 micron
        Layer                 M2 :       2689 micron
        Layer                 M3 :       2255 micron
        Layer                 M4 :       3376 micron
        Layer                 M5 :       3071 micron
        Layer                 M6 :        958 micron
        Layer                 M7 :        280 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA67SQ_C :         51
        Via       VIA67SQ_C(rot) :          9
        Via              VIA67SQ :          9
        Via         VIA67SQ(rot) :         43
        Via        VIA67SQ_C_1x2 :          1
        Via        VIA67SQ_C_2x1 :          4
        Via          VIA67SQ_1x2 :          1
        Via          VIA67SQ_2x1 :          1
        Via            VIA56SQ_C :        336
        Via       VIA56SQ_C(rot) :         68
        Via              VIA56SQ :        236
        Via          VIA56SQ_1x2 :          3
        Via          VIA56SQ_2x1 :         20
        Via              VIA45SQ :          3
        Via         VIA45SQ(rot) :       2771
        Via            VIA34SQ_C :        486
        Via       VIA34SQ_C(rot) :       3785
        Via          VIA34BAR1_C :          7
        Via          VIA34BAR2_C :          7
        Via            VIA34LG_C :          2
        Via              VIA34SQ :         14
        Via         VIA34SQ(rot) :        263
        Via     VIA3_34SQ_C(rot) :         10
        Via            VIA3_34SQ :          4
        Via       VIA3_34SQ(rot) :         22
        Via            VIA23SQ_C :       4886
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23BAR1_C :         74
        Via     VIA23BAR1_C(rot) :          1
        Via          VIA23BAR2_C :         18
        Via     VIA23BAR2_C(rot) :          1
        Via            VIA23LG_C :          1
        Via              VIA23SQ :         87
        Via         VIA23SQ(rot) :         40
        Via       VIA23BAR1(rot) :          1
        Via            VIA23BAR2 :          4
        Via          VIA2_33SQ_C :        253
        Via          VIA23_3SQ_C :         33
        Via        VIA2_33_3SQ_C :         17
        Via     VIA23SQ(rot)_1x2 :          3
        Via            VIA12SQ_C :        226
        Via       VIA12SQ_C(rot) :       5693
        Via          VIA12BAR1_C :        163
        Via     VIA12BAR1_C(rot) :         16
        Via            VIA12LG_C :         12
        Via       VIA12LG_C(rot) :          2
        Via              VIA12SQ :         22
        Via         VIA12SQ(rot) :         15
        Via       VIA12BAR2(rot) :          2
        Via     VIA1_32SQ_C(rot) :          9
        Via     VIA12_3SQ_C(rot) :          1
        Via   VIA1_32_3SQ_C(rot) :        323

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.16% (33 / 20061 vias)
 
    Layer VIA1       =  0.00% (0      / 6484    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6484    vias)
    Layer VIA2       =  0.06% (3      / 5421    vias)
        Weight 1     =  0.06% (3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (5418    vias)
    Layer VIA3       =  0.00% (0      / 4600    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4600    vias)
    Layer VIA4       =  0.00% (0      / 2774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2774    vias)
    Layer VIA5       =  3.47% (23     / 663     vias)
        Weight 1     =  3.47% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.53% (640     vias)
    Layer VIA6       =  5.88% (7      / 119     vias)
        Weight 1     =  5.88% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (112     vias)
 
  Total double via conversion rate    =  0.16% (33 / 20061 vias)
 
    Layer VIA1       =  0.00% (0      / 6484    vias)
    Layer VIA2       =  0.06% (3      / 5421    vias)
    Layer VIA3       =  0.00% (0      / 4600    vias)
    Layer VIA4       =  0.00% (0      / 2774    vias)
    Layer VIA5       =  3.47% (23     / 663     vias)
    Layer VIA6       =  5.88% (7      / 119     vias)
 
  The optimized via conversion rate based on total routed via count =  0.16% (33 / 20061 vias)
 
    Layer VIA1       =  0.00% (0      / 6484    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6484    vias)
    Layer VIA2       =  0.06% (3      / 5421    vias)
        Weight 1     =  0.06% (3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (5418    vias)
    Layer VIA3       =  0.00% (0      / 4600    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4600    vias)
    Layer VIA4       =  0.00% (0      / 2774    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2774    vias)
    Layer VIA5       =  3.47% (23     / 663     vias)
        Weight 1     =  3.47% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.53% (640     vias)
    Layer VIA6       =  5.88% (7      / 119     vias)
        Weight 1     =  5.88% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (112     vias)
 

Total number of nets = 2468
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 29916
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-05-02 17:11:04 / Session: 15.10 hr / Command: 3.89 hr / Memory: 1419 MB (FLW-8100)
Warning: No net objects matched 'all' (SEL-004)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   55  Proc 5585 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 2214 out of 8110 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Technology Processing] Total (MB): Used   59  Alloctr   60  Proc 5585 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    53792
Routed  2/4 Partitions, Violations =    68479
Routed  3/4 Partitions, Violations =    81125
Routed  4/4 Partitions, Violations =    87308

RedundantVia finished with 87308 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      87308
        Crossing top-cell boundary : 42
        Diff net spacing : 9632
        Diff net via-cut spacing : 1784
        Double pattern hard mask space : 13331
        Double pattern soft mask space : 78
        Edge-line via spacing : 4
        End of line enclosure : 51
        Less than minimum area : 1188
        Less than minimum enclosed area : 32
        Less than minimum width : 41
        Local double pattern cycle : 1901
        Off-grid : 2387
        Protrusion length : 736
        Same net spacing : 2471
        Same net via-cut spacing : 229
        Short : 53401


Total Wire Length =                    12933 micron
Total Number of Contacts =             20057
Total Number of Wires =                24016
Total Number of PtConns =              6491
Total Number of Routed Wires =       24016
Total Routed Wire Length =           11725 micron
Total Number of Routed Contacts =       20057
        Layer                   M1 :        811 micron
        Layer                   M2 :       2629 micron
        Layer                   M3 :       1960 micron
        Layer                   M4 :       3283 micron
        Layer                   M5 :       3035 micron
        Layer                   M6 :        935 micron
        Layer                   M7 :        279 micron
        Layer                   M8 :          0 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via              VIA67SQ_C :          7
        Via         VIA67SQ_C(rot) :          2
        Via                VIA67SQ :          1
        Via           VIA67SQ(rot) :          7
        Via          VIA67SQ_C_1x2 :          6
        Via          VIA67SQ_C_2x1 :         73
        Via       VIA67SQ(rot)_1x2 :          6
        Via       VIA67SQ(rot)_2x1 :          3
        Via            VIA67SQ_1x2 :          1
        Via            VIA67SQ_2x1 :         13
        Via              VIA56SQ_C :        133
        Via         VIA56SQ_C(rot) :         14
        Via                VIA56SQ :         69
        Via            VIA56SQ_1x2 :        155
        Via            VIA56SQ_2x1 :        292
        Via                VIA45SQ :          2
        Via           VIA45SQ(rot) :       1143
        Via            VIA45SQ_1x2 :        528
        Via       VIA45SQ(rot)_2x1 :         19
        Via       VIA45SQ(rot)_1x2 :         20
        Via            VIA45SQ_2x1 :       1060
        Via              VIA34SQ_C :        398
        Via         VIA34SQ_C(rot) :       2360
        Via            VIA34BAR1_C :          4
        Via            VIA34BAR2_C :          1
        Via                VIA34SQ :         11
        Via           VIA34SQ(rot) :        162
        Via       VIA3_34SQ_C(rot) :          6
        Via              VIA3_34SQ :          1
        Via         VIA3_34SQ(rot) :          8
        Via          VIA34SQ_C_1x2 :          2
        Via     VIA34SQ_C(rot)_2x1 :        350
        Via     VIA34SQ_C(rot)_1x2 :       1126
        Via          VIA34SQ_C_2x1 :          4
        Via            VIA34SQ_1x2 :         55
        Via       VIA34SQ(rot)_2x1 :         17
        Via       VIA34SQ(rot)_1x2 :         18
        Via            VIA34SQ_2x1 :         76
        Via              VIA23SQ_C :       4276
        Via         VIA23SQ_C(rot) :          1
        Via            VIA23BAR1_C :         43
        Via       VIA23BAR1_C(rot) :          1
        Via            VIA23BAR2_C :         15
        Via                VIA23SQ :         52
        Via           VIA23SQ(rot) :         24
        Via            VIA2_33SQ_C :        213
        Via            VIA23_3SQ_C :         14
        Via          VIA2_33_3SQ_C :          7
        Via       VIA23SQ(rot)_1x2 :        278
        Via       VIA23SQ(rot)_2x1 :          4
        Via            VIA23SQ_1x2 :         13
        Via            VIA23SQ_2x1 :         99
        Via          VIA23SQ_C_1x2 :        263
        Via     VIA23SQ_C(rot)_2x1 :          1
        Via     VIA23SQ_C(rot)_1x2 :          3
        Via          VIA23SQ_C_2x1 :         37
        Via        VIA23BAR1_C_1x2 :         30
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via        VIA23BAR1_C_2x1 :          1
        Via        VIA23BAR2_C_1x2 :         14
        Via   VIA23BAR2_C(rot)_2x1 :          2
        Via   VIA23BAR2_C(rot)_1x2 :          2
        Via        VIA23BAR2_C_2x1 :         10
        Via          VIA23LG_C_1x2 :          5
        Via     VIA23LG_C(rot)_1x2 :          7
        Via          VIA23LG_C_2x1 :          3
        Via              VIA12SQ_C :        213
        Via         VIA12SQ_C(rot) :       5620
        Via            VIA12BAR1_C :        154
        Via       VIA12BAR1_C(rot) :         16
        Via              VIA12LG_C :         11
        Via         VIA12LG_C(rot) :          2
        Via                VIA12SQ :         19
        Via           VIA12SQ(rot) :         14
        Via         VIA12BAR2(rot) :          2
        Via       VIA1_32SQ_C(rot) :          7
        Via       VIA12_3SQ_C(rot) :          1
        Via     VIA1_32_3SQ_C(rot) :        319
        Via          VIA12SQ_C_2x1 :         21
        Via        VIA12BAR1_C_2x1 :         18
        Via        VIA12BAR2_C_2x1 :          9
        Via          VIA12LG_C_2x1 :          7
        Via            VIA12SQ_2x1 :         51

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 23.45% (4704 / 20057 vias)
 
    Layer VIA1       =  1.63% (106    / 6484    vias)
        Weight 1     =  1.63% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.37% (6378    vias)
    Layer VIA2       = 14.28% (774    / 5420    vias)
        Weight 1     = 14.28% (774     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.72% (4646    vias)
    Layer VIA3       = 35.83% (1648   / 4599    vias)
        Weight 1     = 35.83% (1648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 64.17% (2951    vias)
    Layer VIA4       = 58.69% (1627   / 2772    vias)
        Weight 1     = 58.69% (1627    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 41.31% (1145    vias)
    Layer VIA5       = 67.42% (447    / 663     vias)
        Weight 1     = 67.42% (447     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 32.58% (216     vias)
    Layer VIA6       = 85.71% (102    / 119     vias)
        Weight 1     = 85.71% (102     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 14.29% (17      vias)
 
  Total double via conversion rate    = 23.45% (4704 / 20057 vias)
 
    Layer VIA1       =  1.63% (106    / 6484    vias)
    Layer VIA2       = 14.28% (774    / 5420    vias)
    Layer VIA3       = 35.83% (1648   / 4599    vias)
    Layer VIA4       = 58.69% (1627   / 2772    vias)
    Layer VIA5       = 67.42% (447    / 663     vias)
    Layer VIA6       = 85.71% (102    / 119     vias)
 
  The optimized via conversion rate based on total routed via count = 23.45% (4704 / 20057 vias)
 
    Layer VIA1       =  1.63% (106    / 6484    vias)
        Weight 1     =  1.63% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.37% (6378    vias)
    Layer VIA2       = 14.28% (774    / 5420    vias)
        Weight 1     = 14.28% (774     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.72% (4646    vias)
    Layer VIA3       = 35.83% (1648   / 4599    vias)
        Weight 1     = 35.83% (1648    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 64.17% (2951    vias)
    Layer VIA4       = 58.69% (1627   / 2772    vias)
        Weight 1     = 58.69% (1627    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 41.31% (1145    vias)
    Layer VIA5       = 67.42% (447    / 663     vias)
        Weight 1     = 67.42% (447     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 32.58% (216     vias)
    Layer VIA6       = 85.71% (102    / 119     vias)
        Weight 1     = 85.71% (102     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 14.29% (17      vias)
 

[RedundantVia] Elapsed real time: 0:00:53 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:54
[RedundantVia] Stage (MB): Used   76  Alloctr   77  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 5585 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:53 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:54
[Dr init] Stage (MB): Used   76  Alloctr   77  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 5585 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   87759
Routed  2/36 Partitions, Violations =   88799
Routed  3/36 Partitions, Violations =   89379
Routed  4/36 Partitions, Violations =   89935
Routed  5/36 Partitions, Violations =   90148
Routed  6/36 Partitions, Violations =   91041
Routed  7/36 Partitions, Violations =   91225
Routed  8/36 Partitions, Violations =   91447
Routed  9/36 Partitions, Violations =   91892
Routed  10/36 Partitions, Violations =  91968
Routed  11/36 Partitions, Violations =  92360
Routed  12/36 Partitions, Violations =  93038
Routed  13/36 Partitions, Violations =  93937
Routed  14/36 Partitions, Violations =  94371
Routed  15/36 Partitions, Violations =  94721
Routed  16/36 Partitions, Violations =  95284
Routed  17/36 Partitions, Violations =  95904
Routed  18/36 Partitions, Violations =  96110
Routed  19/36 Partitions, Violations =  96878
Routed  20/36 Partitions, Violations =  97276
Routed  21/36 Partitions, Violations =  97306
Routed  22/36 Partitions, Violations =  97580
Routed  23/36 Partitions, Violations =  97979
Routed  24/36 Partitions, Violations =  99110
Routed  25/36 Partitions, Violations =  99695
Routed  26/36 Partitions, Violations =  100649
Routed  27/36 Partitions, Violations =  101258
Routed  28/36 Partitions, Violations =  101455
Routed  29/36 Partitions, Violations =  101850
Routed  30/36 Partitions, Violations =  102084
Routed  31/36 Partitions, Violations =  102222
Routed  32/36 Partitions, Violations =  102352
Routed  33/36 Partitions, Violations =  103014
Routed  34/36 Partitions, Violations =  103059
Routed  35/36 Partitions, Violations =  103314
Routed  36/36 Partitions, Violations =  103563

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      103563
        Crossing top-cell boundary : 10
        Diff net spacing : 9497
        Diff net via-cut spacing : 2472
        Double pattern hard mask space : 16947
        Double pattern soft mask space : 176
        Edge-line via spacing : 1
        End of line enclosure : 635
        Less than minimum area : 1131
        Less than minimum enclosed area : 29
        Less than minimum width : 75
        Local double pattern cycle : 1703
        Off-grid : 2308
        Protrusion length : 642
        Same net spacing : 2267
        Same net via-cut spacing : 224
        Short : 65446

[Iter 1] Elapsed real time: 0:07:21 
[Iter 1] Elapsed cpu  time: sys=0:00:05 usr=0:07:22 total=0:07:27
[Iter 1] Stage (MB): Used  130  Alloctr  131  Proc    0 
[Iter 1] Total (MB): Used  174  Alloctr  176  Proc 5585 

End DR iteration 1 with 36 parts

Information: Merged away 99989 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   34550
Routed  2/36 Partitions, Violations =   35637
Routed  3/36 Partitions, Violations =   37564
Routed  4/36 Partitions, Violations =   39478
Routed  5/36 Partitions, Violations =   40593
Routed  6/36 Partitions, Violations =   42141
Routed  7/36 Partitions, Violations =   43691
Routed  8/36 Partitions, Violations =   46241
Routed  9/36 Partitions, Violations =   47602
Routed  10/36 Partitions, Violations =  49041
Routed  11/36 Partitions, Violations =  51269
Routed  12/36 Partitions, Violations =  54086
Routed  13/36 Partitions, Violations =  55764
Routed  14/36 Partitions, Violations =  59729
Routed  15/36 Partitions, Violations =  61507
Routed  16/36 Partitions, Violations =  63234
Routed  17/36 Partitions, Violations =  66166
Routed  18/36 Partitions, Violations =  68404
Routed  19/36 Partitions, Violations =  71587
Routed  20/36 Partitions, Violations =  72780
Routed  21/36 Partitions, Violations =  74307
Routed  22/36 Partitions, Violations =  75586
Routed  23/36 Partitions, Violations =  78270
Routed  24/36 Partitions, Violations =  80279
Routed  25/36 Partitions, Violations =  82659
Routed  26/36 Partitions, Violations =  83848
Routed  27/36 Partitions, Violations =  87922
Routed  28/36 Partitions, Violations =  89090
Routed  29/36 Partitions, Violations =  90366
Routed  30/36 Partitions, Violations =  91019
Routed  31/36 Partitions, Violations =  92095
Routed  32/36 Partitions, Violations =  95253
Routed  33/36 Partitions, Violations =  97207
Routed  34/36 Partitions, Violations =  98825
Routed  35/36 Partitions, Violations =  100728
Routed  36/36 Partitions, Violations =  101168

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      101168
        Crossing top-cell boundary : 13
        Diff net spacing : 10133
        Diff net via-cut spacing : 2308
        Double pattern hard mask space : 16472
        Double pattern soft mask space : 189
        Edge-line via spacing : 3
        End of line enclosure : 615
        Less than minimum area : 1165
        Less than minimum enclosed area : 25
        Less than minimum width : 65
        Local double pattern cycle : 1695
        Off-grid : 2333
        Protrusion length : 739
        Same net spacing : 2199
        Same net via-cut spacing : 217
        Short : 62997

[Iter 2] Elapsed real time: 0:15:04 
[Iter 2] Elapsed cpu  time: sys=0:00:11 usr=0:15:06 total=0:15:17
[Iter 2] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 2] Total (MB): Used  174  Alloctr  175  Proc 5585 

End DR iteration 2 with 36 parts

Information: Merged away 97123 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   34226
Routed  2/36 Partitions, Violations =   36079
Routed  3/36 Partitions, Violations =   37338
Routed  4/36 Partitions, Violations =   39311
Routed  5/36 Partitions, Violations =   39989
Routed  6/36 Partitions, Violations =   41574
Routed  7/36 Partitions, Violations =   42993
Routed  8/36 Partitions, Violations =   44393
Routed  9/36 Partitions, Violations =   46866
Routed  10/36 Partitions, Violations =  48478
Routed  11/36 Partitions, Violations =  50423
Routed  12/36 Partitions, Violations =  53544
Routed  13/36 Partitions, Violations =  55151
Routed  14/36 Partitions, Violations =  56460
Routed  15/36 Partitions, Violations =  57840
Routed  16/36 Partitions, Violations =  61612
Routed  17/36 Partitions, Violations =  63913
Routed  18/36 Partitions, Violations =  66203
Routed  19/36 Partitions, Violations =  68730
Routed  20/36 Partitions, Violations =  70384
Routed  21/36 Partitions, Violations =  72019
Routed  22/36 Partitions, Violations =  74316
Routed  23/36 Partitions, Violations =  76218
Routed  24/36 Partitions, Violations =  77512
Routed  25/36 Partitions, Violations =  79750
Routed  26/36 Partitions, Violations =  81578
Routed  27/36 Partitions, Violations =  85600
Routed  28/36 Partitions, Violations =  86980
Routed  29/36 Partitions, Violations =  87618
Routed  30/36 Partitions, Violations =  89036
Routed  31/36 Partitions, Violations =  90681
Routed  32/36 Partitions, Violations =  93204
Routed  33/36 Partitions, Violations =  95815
Routed  34/36 Partitions, Violations =  97304
Routed  35/36 Partitions, Violations =  99398
Routed  36/36 Partitions, Violations =  100182

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100182
        Crossing top-cell boundary : 11
        Diff net spacing : 10465
        Diff net via-cut spacing : 2254
        Double pattern hard mask space : 16179
        Double pattern soft mask space : 87
        Edge-line via spacing : 1
        End of line enclosure : 667
        Less than minimum area : 1083
        Less than minimum enclosed area : 21
        Less than minimum width : 40
        Local double pattern cycle : 1648
        Off-grid : 2378
        Protrusion length : 659
        Same net spacing : 2153
        Same net via-cut spacing : 219
        Short : 62317

[Iter 3] Elapsed real time: 0:24:17 
[Iter 3] Elapsed cpu  time: sys=0:00:19 usr=0:24:19 total=0:24:38
[Iter 3] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 3] Total (MB): Used  174  Alloctr  175  Proc 5585 

End DR iteration 3 with 36 parts

Information: Merged away 96300 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   34722
Routed  2/36 Partitions, Violations =   36304
Routed  3/36 Partitions, Violations =   38862
Routed  4/36 Partitions, Violations =   42248
Routed  5/36 Partitions, Violations =   43961
Routed  6/36 Partitions, Violations =   46226
Routed  7/36 Partitions, Violations =   47505
Routed  8/36 Partitions, Violations =   50610
Routed  9/36 Partitions, Violations =   52152
Routed  10/36 Partitions, Violations =  54686
Routed  11/36 Partitions, Violations =  56183
Routed  12/36 Partitions, Violations =  58216
Routed  13/36 Partitions, Violations =  59070
Routed  14/36 Partitions, Violations =  59967
Routed  15/36 Partitions, Violations =  61288
Routed  16/36 Partitions, Violations =  63696
Routed  17/36 Partitions, Violations =  64893
Routed  18/36 Partitions, Violations =  66029
Routed  19/36 Partitions, Violations =  67058
Routed  20/36 Partitions, Violations =  69131
Routed  21/36 Partitions, Violations =  70507
Routed  22/36 Partitions, Violations =  72173
Routed  23/36 Partitions, Violations =  73465
Routed  24/36 Partitions, Violations =  77601
Routed  25/36 Partitions, Violations =  80207
Routed  26/36 Partitions, Violations =  81816
Routed  27/36 Partitions, Violations =  82948
Routed  28/36 Partitions, Violations =  84518
Routed  29/36 Partitions, Violations =  86275
Routed  30/36 Partitions, Violations =  88961
Routed  31/36 Partitions, Violations =  89977
Routed  32/36 Partitions, Violations =  92251
Routed  33/36 Partitions, Violations =  94128
Routed  34/36 Partitions, Violations =  95652
Routed  35/36 Partitions, Violations =  97416
Routed  36/36 Partitions, Violations =  98119

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      98119
        Crossing top-cell boundary : 19
        Diff net spacing : 10447
        Diff net via-cut spacing : 2172
        Double pattern hard mask space : 16550
        Double pattern soft mask space : 149
        Edge-line via spacing : 1
        End of line enclosure : 619
        Less than minimum area : 1001
        Less than minimum enclosed area : 28
        Less than minimum width : 45
        Local double pattern cycle : 1634
        Off-grid : 2332
        Protrusion length : 637
        Same net spacing : 2134
        Same net via-cut spacing : 210
        Short : 60141

[Iter 4] Elapsed real time: 0:34:46 
[Iter 4] Elapsed cpu  time: sys=0:00:27 usr=0:34:49 total=0:35:16
[Iter 4] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 4] Total (MB): Used  174  Alloctr  175  Proc 5585 

End DR iteration 4 with 36 parts

Information: Merged away 93403 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/36 Partitions, Violations =   33684
Routed  2/36 Partitions, Violations =   35994
Routed  3/36 Partitions, Violations =   37201
Routed  4/36 Partitions, Violations =   39851
Routed  5/36 Partitions, Violations =   42481
Routed  6/36 Partitions, Violations =   45145
Routed  7/36 Partitions, Violations =   46585
Routed  8/36 Partitions, Violations =   49567
Routed  9/36 Partitions, Violations =   50804
Routed  10/36 Partitions, Violations =  53309
Routed  11/36 Partitions, Violations =  55279
Routed  12/36 Partitions, Violations =  57364
Routed  13/36 Partitions, Violations =  59099
Routed  14/36 Partitions, Violations =  62037
Routed  15/36 Partitions, Violations =  63295
Routed  16/36 Partitions, Violations =  65554
Routed  17/36 Partitions, Violations =  67243
Routed  18/36 Partitions, Violations =  70505
Routed  19/36 Partitions, Violations =  71621
Routed  20/36 Partitions, Violations =  73343
Routed  21/36 Partitions, Violations =  74923
Routed  22/36 Partitions, Violations =  75913
Routed  23/36 Partitions, Violations =  77256
Routed  24/36 Partitions, Violations =  78813
Routed  25/36 Partitions, Violations =  80450
Routed  26/36 Partitions, Violations =  81462
Routed  27/36 Partitions, Violations =  82476
Routed  28/36 Partitions, Violations =  83609
Routed  29/36 Partitions, Violations =  85380
Routed  30/36 Partitions, Violations =  87804
Routed  31/36 Partitions, Violations =  89717
Routed  32/36 Partitions, Violations =  90437
Routed  33/36 Partitions, Violations =  91333
Routed  34/36 Partitions, Violations =  92199
Routed  35/36 Partitions, Violations =  92937
Routed  36/36 Partitions, Violations =  93942

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93942
        Crossing top-cell boundary : 24
        Diff net spacing : 9480
        Diff net via-cut spacing : 1973
        Double pattern hard mask space : 16569
        Double pattern soft mask space : 191
        Edge-line via spacing : 1
        End of line enclosure : 497
        Less than minimum area : 1001
        Less than minimum enclosed area : 28
        Less than minimum width : 57
        Local double pattern cycle : 1604
        Off-grid : 2300
        Protrusion length : 643
        Same net spacing : 2134
        Same net via-cut spacing : 191
        Short : 57249

[Iter 5] Elapsed real time: 0:46:10 
[Iter 5] Elapsed cpu  time: sys=0:00:36 usr=0:46:15 total=0:46:51
[Iter 5] Stage (MB): Used  129  Alloctr  130  Proc    0 
[Iter 5] Total (MB): Used  173  Alloctr  175  Proc 5585 

End DR iteration 5 with 36 parts

Stop DR since reached max number of iterations

Information: Filtered 39351 drcs of internal-only type. (ZRT-323)
Information: Discarded 10 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:46:10 
[DR] Elapsed cpu  time: sys=0:00:36 usr=0:46:15 total=0:46:51
[DR] Stage (MB): Used   68  Alloctr   68  Proc    0 
[DR] Total (MB): Used  111  Alloctr  113  Proc 5585 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 62966 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 30976 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30976
        Crossing top-cell boundary : 20
        Diff net spacing : 3536
        Diff net via-cut spacing : 1969
        Double pattern hard mask space : 5527
        Double pattern soft mask space : 154
        Edge-line via spacing : 1
        End of line enclosure : 482
        Less than minimum area : 1001
        Less than minimum enclosed area : 27
        Less than minimum width : 30
        Local double pattern cycle : 857
        Off-grid : 1943
        Protrusion length : 293
        Same net spacing : 1064
        Same net via-cut spacing : 189
        Short : 13883



Total Wire Length =                    13364 micron
Total Number of Contacts =             19358
Total Number of Wires =                24408
Total Number of PtConns =              6938
Total Number of Routed Wires =       24408
Total Routed Wire Length =           11882 micron
Total Number of Routed Contacts =       19358
        Layer                 M1 :        993 micron
        Layer                 M2 :       2582 micron
        Layer                 M3 :       2156 micron
        Layer                 M4 :       3333 micron
        Layer                 M5 :       3092 micron
        Layer                 M6 :        943 micron
        Layer                 M7 :        265 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA67SQ_C :         73
        Via       VIA67SQ_C(rot) :          2
        Via              VIA67SQ :          1
        Via         VIA67SQ(rot) :         13
        Via        VIA67SQ_C_1x2 :          3
        Via        VIA67SQ_C_2x1 :         18
        Via          VIA67SQ_1x2 :          1
        Via          VIA67SQ_2x1 :          5
        Via            VIA56SQ_C :         98
        Via       VIA56SQ_C(rot) :        301
        Via              VIA56SQ :        145
        Via          VIA56SQ_1x2 :         13
        Via          VIA56SQ_2x1 :         83
        Via              VIA45SQ :          2
        Via         VIA45SQ(rot) :       2713
        Via          VIA45SQ_1x2 :          5
        Via          VIA45SQ_2x1 :         16
        Via            VIA34SQ_C :        674
        Via       VIA34SQ_C(rot) :         17
        Via          VIA34BAR1_C :          2
        Via          VIA34BAR2_C :          4
        Via              VIA34SQ :         41
        Via         VIA34SQ(rot) :          2
        Via       VIA3_34SQ(rot) :       3632
        Via   VIA34SQ_C(rot)_1x2 :          8
        Via          VIA34SQ_1x2 :          1
        Via            VIA23SQ_C :        118
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23BAR1_C :         29
        Via          VIA23BAR2_C :         13
        Via              VIA23SQ :         49
        Via         VIA23SQ(rot) :         16
        Via          VIA2_33SQ_C :       4762
        Via          VIA23_3SQ_C :        251
        Via     VIA23SQ(rot)_1x2 :          7
        Via        VIA23SQ_C_1x2 :          6
        Via      VIA23BAR1_C_1x2 :          2
        Via            VIA12SQ_C :        184
        Via       VIA12SQ_C(rot) :       5567
        Via          VIA12BAR1_C :        131
        Via     VIA12BAR1_C(rot) :         11
        Via            VIA12LG_C :         14
        Via       VIA12LG_C(rot) :          1
        Via              VIA12SQ :         19
        Via         VIA12SQ(rot) :         16
        Via       VIA12BAR2(rot) :          1
        Via     VIA1_32SQ_C(rot) :        286
        Via          VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (6230    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
        Weight 1     =  0.29% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (5239    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4372    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
        Weight 1     =  0.77% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.23% (2715    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
        Weight 1     = 15.00% (96      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.00% (544     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
        Weight 1     = 23.28% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.72% (89      vias)
 
  Total double via conversion rate    =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
 
  The optimized via conversion rate based on total routed via count =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (6230    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
        Weight 1     =  0.29% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (5239    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4372    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
        Weight 1     =  0.77% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.23% (2715    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
        Weight 1     = 15.00% (96      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.00% (544     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
        Weight 1     = 23.28% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.72% (89      vias)
 

Total number of nets = 2468
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30976
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6254 total shapes.
Layer M2: cached 0 shapes out of 8458 total shapes.
Layer M3: cached 92 shapes out of 7206 total shapes.
Cached 5244 vias out of 24602 total vias.

check_legality for block design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0900 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 168 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none  
  HVTIMP   HVTIMP     none   0.1000     none  
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.1500     none     none  
  HVTIMP   HVTIMP   0.1500   0.1000     none  
  HVTIMP   HVTIMP   0.1500   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.1000     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          2  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          2  TOTAL

TOTAL 2 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          2    Two objects overlap.
           0          0          2    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design CIC_ADPCM_Wrapper succeeded!


check_legality succeeded.

**************************

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.11 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.11 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2468 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   41  Alloctr   42  Proc 5585 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    9409
Checked 2/4 Partitions, Violations =    32977
Checked 3/4 Partitions, Violations =    52766
Checked 4/4 Partitions, Violations =    92111

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    92111
Checked 2/4 Partitions, Violations =    92111
Checked 3/4 Partitions, Violations =    92112
Checked 4/4 Partitions, Violations =    92112
Information: Filtered 38858 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    9  Alloctr   10  Proc    0 
[DRC CHECK] Total (MB): Used  114  Alloctr  116  Proc 5585 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 61776 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30336
        Crossing top-cell boundary : 20
        Diff net spacing : 3524
        Diff net via-cut spacing : 1969
        Double pattern hard mask space : 5447
        Double pattern soft mask space : 70
        Edge-line via spacing : 1
        End of line enclosure : 9
        Less than minimum area : 999
        Less than minimum enclosed area : 27
        Less than minimum width : 30
        Local double pattern cycle : 855
        Off-grid : 1966
        Protrusion length : 293
        Same net spacing : 1064
        Same net via-cut spacing : 189
        Short : 13873


Total Wire Length =                    13366 micron
Total Number of Contacts =             19358
Total Number of Wires =                24201
Total Number of PtConns =              7104
Total Number of Routed Wires =       24201
Total Routed Wire Length =           11872 micron
Total Number of Routed Contacts =       19358
        Layer                 M1 :        993 micron
        Layer                 M2 :       2583 micron
        Layer                 M3 :       2156 micron
        Layer                 M4 :       3334 micron
        Layer                 M5 :       3092 micron
        Layer                 M6 :        943 micron
        Layer                 M7 :        265 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA67SQ_C :         73
        Via       VIA67SQ_C(rot) :          2
        Via              VIA67SQ :          1
        Via         VIA67SQ(rot) :         13
        Via        VIA67SQ_C_1x2 :          3
        Via        VIA67SQ_C_2x1 :         18
        Via          VIA67SQ_1x2 :          1
        Via          VIA67SQ_2x1 :          5
        Via            VIA56SQ_C :         98
        Via       VIA56SQ_C(rot) :        301
        Via              VIA56SQ :        145
        Via          VIA56SQ_1x2 :         13
        Via          VIA56SQ_2x1 :         83
        Via              VIA45SQ :          2
        Via         VIA45SQ(rot) :       2713
        Via          VIA45SQ_1x2 :          5
        Via          VIA45SQ_2x1 :         16
        Via            VIA34SQ_C :        674
        Via       VIA34SQ_C(rot) :         17
        Via          VIA34BAR1_C :          2
        Via          VIA34BAR2_C :          4
        Via              VIA34SQ :         41
        Via         VIA34SQ(rot) :          2
        Via       VIA3_34SQ(rot) :       3632
        Via   VIA34SQ_C(rot)_1x2 :          8
        Via          VIA34SQ_1x2 :          1
        Via            VIA23SQ_C :        118
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23BAR1_C :         29
        Via          VIA23BAR2_C :         13
        Via              VIA23SQ :         49
        Via         VIA23SQ(rot) :         16
        Via          VIA2_33SQ_C :       4762
        Via          VIA23_3SQ_C :        251
        Via        VIA23SQ_C_1x2 :          6
        Via      VIA23BAR1_C_1x2 :          2
        Via     VIA23SQ(rot)_1x2 :          7
        Via            VIA12SQ_C :        184
        Via       VIA12SQ_C(rot) :       5567
        Via          VIA12BAR1_C :        131
        Via     VIA12BAR1_C(rot) :         11
        Via            VIA12LG_C :         14
        Via       VIA12LG_C(rot) :          1
        Via              VIA12SQ :         19
        Via         VIA12SQ(rot) :         16
        Via       VIA12BAR2(rot) :          1
        Via     VIA1_32SQ_C(rot) :        286
        Via          VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (6230    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
        Weight 1     =  0.29% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (5239    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4372    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
        Weight 1     =  0.77% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.23% (2715    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
        Weight 1     = 15.00% (96      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.00% (544     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
        Weight 1     = 23.28% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.72% (89      vias)
 
  Total double via conversion rate    =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
 
  The optimized via conversion rate based on total routed via count =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (6230    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
        Weight 1     =  0.29% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (5239    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4372    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
        Weight 1     =  0.77% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.23% (2715    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
        Weight 1     = 15.00% (96      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.00% (544     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
        Weight 1     = 23.28% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.72% (89      vias)
 


Verify Summary:

Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30336
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> source ../scripts/drc_lvs.tcl
Saving library 'cic'
Warning: Layer: VIA1 fatTblFatContactNumber/fatTblFatContactMinCuts empty
Warning: Contact not found for layer: VIA1, width pair (0.034000, 0.034000)
Warning: Layer: VIA2 fatTblFatContactNumber/fatTblFatContactMinCuts empty
Warning: Layer: VIA3 fatTblFatContactNumber/fatTblFatContactMinCuts empty
Warning: Contact not found for layer: VIA3, width pair (0.034000, 0.060000)
Warning: Layer: VIA4 fatTblFatContactNumber/fatTblFatContactMinCuts empty
Warning: Contact not found for layer: VIA4, width pair (0.060000, 0.060000)
Warning: Layer: VIA5 fatTblFatContactNumber/fatTblFatContactMinCuts empty
Warning: Contact not found for layer: VIA5, width pair (0.060000, 0.060000)
Warning: Layer: VIA6 fatTblFatContactNumber/fatTblFatContactMinCuts empty
Warning: Contact not found for layer: VIA6, width pair (0.060000, 0.060000)
Warning: Layer: VIA7 fatTblFatContactNumber/fatTblFatContactMinCuts empty
Warning: Contact not found for layer: VIA7, width pair (0.060000, 0.060000)
Warning: Contact not found for layer: VIA8, width pair (0.060000, 0.060000)
Warning: Contact not found for layer: VIARDL, width pair (0.060000, 2.000000)

Start to run ICV ...
....Return code from ICV is 67.
Error: ICV run failed (). (IND-003)
See /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/work/signoff_check_drc_run/signoff_check_drc.log for details.
Error: signoff_check_drc Command Failed. (IND-030)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/drc_lvs.tcl'
                stopped at line 4 due to error. (CMD-081)
Extended error info:

    while executing
"signoff_check_drc"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/drc_lvs.tcl" line 4)
 -- End Extended Error Info
icc2_shell> report_physical_checks
Error: unknown command 'report_physical_checks' (CMD-005)
icc2_shell> report_drc
Error: Required argument '-error_data' was not found (CMD-007)
icc2_shell> check_physical_design -checks all -verbose
Error: unknown command 'check_physical_design' (CMD-005)
icc2_shell> open_block /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/work/cic:CIC_ADPCM_Wrapper.design
Information: Incrementing open_count of block 'cic:CIC_ADPCM_Wrapper.design' to 2. (DES-021)
icc2_shell> current_block
{cic:CIC_ADPCM_Wrapper.design}
icc2_shell> list_blocks
Lib cic /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/work/cic tech current
  +>  0 CIC_ADPCM_Wrapper.design May-03-01:36 current
1
icc2_shell> open_block CIC_ADPCM_Wrapper.design
Information: Incrementing open_count of block 'cic:CIC_ADPCM_Wrapper.design' to 3. (DES-021)
{cic:CIC_ADPCM_Wrapper.design}
icc2_shell> check_design -all
Error: unknown option '-all' (CMD-010)
icc2_shell> check_design
Error: Required argument '-checks' was not found (CMD-007)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> check_design -physical
Error: unknown option '-physical' (CMD-010)
icc2_shell> check_design -checks
Error: value not specified for option '-checks' (CMD-008)
icc2_shell> check_design -checks {spacing antenna}
Error: "spacing" is not a valid check name. (EMS-035)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> check_design -drccheck
Error: unknown option '-drccheck' (CMD-010)
icc2_shell> calibre -drc -set <calibre_runset> -hierarchy -lib <your_lib> <your_design>
Error: unknown command 'calibre' (CMD-005)
icc2_shell> calibre -lvs -set <calibre_runset> -hierarchy -lib <your_lib> <your_design>
Error: unknown command 'calibre' (CMD-005)
icc2_shell> lvs_run -lib <library_path> -check <lvs_check>
Error: unknown command 'lvs_run' (CMD-005)
icc2_shell> check_design -physical
Error: unknown option '-physical' (CMD-010)
icc2_shell> report_drc > drc_report.txt
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> check_design
Error: Required argument '-checks' was not found (CMD-007)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> check_design -checks
Error: value not specified for option '-checks' (CMD-008)
icc2_shell> check_design -checksphysical
Error: unknown option '-checksphysical' (CMD-010)
icc2_shell> check_design -checks {drc}
Error: "drc" is not a valid check name. (EMS-035)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> help check_design
 check_design         # Check design for problems
icc2_shell> errror_info
Error: unknown command 'errror_info' (CMD-005)
icc2_shell> error_info
Extended error info:

    while executing
"errror_info"
 -- End Extended Error Info
icc2_shell> error_info
Extended error info:

    while executing
"errror_info"
 -- End Extended Error Info
icc2_shell> help check_design
 check_design         # Check design for problems
icc2_shell> error_info
Extended error info:

    while executing
"errror_info"
 -- End Extended Error Info
icc2_shell> check_design -checks {drc}
Error: "drc" is not a valid check name. (EMS-035)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> error_info
Extended error info:
0
    while executing
"check_design -checks {drc}"
 -- End Extended Error Info
icc2_shell> help check_design -checks
Error: unknown option '-checks' (CMD-010)
icc2_shell> list_checks
Error: unknown command 'list_checks' (CMD-005)
icc2_shell> check_design -checks{...}
Error: unknown option '-checks{...}' (CMD-010)
icc2_shell> list_commands

Attributes:
N=Normal, D=Deprecated, O=Obsolete
R=Read-only, U=Undoable

Command Name                           Attributes
------------                           ----------
add_array_to_macro_group               N, U
add_attachment                         N
add_buffer                             N, U
add_buffer_on_route                    N, U
add_eco_repeater                       N, U
add_feedthrough_buffers                N
add_group_repeaters                    N, U
add_macro_to_group                     N, U
add_parameter                          N
add_pins_to_virtual_connection         N
add_port_protection_diodes             N
add_port_state                         N
add_power_state                        N
add_pst_state                          N
add_redundant_vias                     N
add_shield_association                 N, U
add_spare_cells                        N
add_state_transition                   N
add_supply_state                       N
add_tie_cells                          N
add_to_begin_statement                 N, U
add_to_bound                           N, U
add_to_bundle                          N, U
add_to_case_statement                  N, U
add_to_edit_group                      N, U
add_to_function                        N, U
add_to_group                           N, U
add_to_io_guide                        N, U
add_to_io_ring                         N, U
add_to_matching_type                   N, U
add_to_multisource_clock_sink_group    N
add_to_must_join_ports                 N, U
add_to_net                             N, U
add_to_net_bus                         N, U
add_to_package_statement               N, U
add_to_pin_blockage                    N, U
add_to_pin_guide                       N, U
add_to_placement_attraction            N, U
add_to_port_bus                        N, U
add_to_routing_corridor                N, U
add_to_rp_group                        N, U
add_to_scan_chain                      N, U
add_via_mapping                        N, U
align_objects                          N, U
align_pins                             N, U
all_clocks                             N, R
all_connected                          N, R
all_corners                            N, R
all_exceptions                         N, R
all_fanin                              N, R
all_fanout                             N, R
all_high_transitive_fanout             N
all_inputs                             N, R
all_modes                              N, R
all_outputs                            N, R
all_registers                          N, R
all_scenarios                          N, R
all_transitive_fanin                   N, R
all_transitive_fanout                  N, R
analyze_design_violations              N
analyze_lib_cell_placement             N, R
analyze_mv_design                      N, R
analyze_mv_feasibility                 N
analyze_power_plan                     N
analyze_rail                           N
analyze_subcircuit                     N
apply_power_model                      N
assign_3d_interchip_nets               N
assign_feedthrough_supply              N, R
assign_tsv                             N, U
associate_mv_cells                     N
associate_supply_set                   N
attach_drc_error_data                  N
audit_scripts                          N
balance_clock_groups                   N
capture_detailed_script_runtime        N
change_abstract                        N, U
change_link                            N, U
change_names                           N, U
change_reference                       D, U
change_view                            N, U
characterize_block_pg                  N
characterize_topology_plans            N
check_3d_design                        N, U
check_boundary_cells                   N
check_bufferability                    N, R
check_bump_spacing                     N
check_busplan_constraints              N
check_clock_gate_library_cell_availability N, R
check_clock_trees                      N
check_consistency_settings             N
check_design                           N, R
check_design_for_clock_trunk_planning  N
check_design_states                    N
check_duplicates                       N, U
check_equivalent_power_domains         N, R
check_error                            N
check_feedthroughs                     N
check_finfet_grid                      N, R
check_floorplan_rules                  N, U
check_freeze_silicon                   N
check_hier_design                      N
check_host_options                     N
check_io_placement                     N
check_isolation_coverage               N
check_legality                         N
check_legalizer_sanity                 N
check_libcell_pin_access               N
check_license                          N
check_lvs                              N, U
check_mib_alignment                    N
check_mib_for_pin_placement            N
check_multibit_library                 N, R
check_mv_design                        N
check_netlist                          N, R
check_objects_for_push_down            N
check_pg_connectivity                  N
check_pg_drc                           N, R
check_pg_missing_vias                  N
check_physical_constraints             N, R
check_pin_placement                    N, R
check_placement_constraints            N
check_pre_pin_placement                N
check_pre_place_io                     N
check_rdl_routes                       N, U
check_routability                      N
check_routes                           N
check_routing_corridors                N, R
check_rp_constraints                   N, U
check_sadp_tracks                      N
check_safety_intent                    N
check_scan_chain                       N
check_secondary_pg_placement_constraints N
check_shapes                           N, R
check_stage_settings                   N
check_starrc_in_design                 N
check_supply_equivalence               N, R
check_targeted_boundary_cells          N
check_tcd_cells                        N
check_timing                           N, R
check_topology_plans                   N, U
check_variants                         N
clock_opt                              N
clone_macro_group_packing              N, U
close_blocks                           N
close_drc_error_data                   N
close_ems_databases                    N
close_lib                              N
close_ml_db                            N
close_rail_result                      N
collection_to_list                     N, R
color_macro_pins                       N
commit_blackbox_timing                 N
commit_block                           N
commit_secondary_pg_placement_constraints N
commit_upf                             N
compare_app_options                    N, R
compare_floorplans                     N, R
compare_qor_data                       N
compare_supplies                       N, R
compile_boundary_cells                 N
compile_pg                             N
compile_tap_boundary_wall_cells        N
compile_targeted_boundary_cells        N, U
compute_area                           N, R
compute_budget_constraints             N
compute_clock_latency                  N
compute_dff_connections                N
compute_infeasible_path_overrides      N
compute_polygons                       N, R
connect_freeze_silicon_tie_cells       N, U
connect_logic_net                      N, U
connect_net                            N, U
connect_pg_net                         N, U
connect_pg_via_ladders                 N
connect_pins                           N, U
connect_power_switch                   N
connect_supply_net                     N
connect_topology_nodes                 D, U
convert_aocv_pocv                      N
convert_shape_patterns_to_shapes       N, U
convert_shapes_to_shape_pattern        N, U
convert_via_matrixes_to_vias           N, U
convert_vias_to_via_matrix             N, U
copy_block                             N
copy_busplan                           N
copy_floorplan                         N, U
copy_lib                               N
copy_module                            N, U
copy_objects                           N, U
copy_relative_placement                N
copy_to_layer                          N, U
create_3d_mirror_bumps                 N, U
create_3d_top_design                   N, U
create_3d_virtual_blocks               N, U
create_abstract                        N
create_abut_rules                      N
create_always_statement                N, U
create_anchor                          N, U
create_annotation_shape                N, U
create_annotation_symbol               N, U
create_annotation_text                 N, U
create_assignment_statement            N, U
create_backend_tcd_cells               N
create_begin_statement                 N, U
create_blackbox                        N
create_blackbox_clock_network_delay    N
create_blackbox_constraint             N
create_blackbox_delay                  N
create_blackbox_drive_type             N
create_blackbox_generated_clock        N
create_blackbox_load_type              N
create_block                           N, U
create_block_cell                      N, U
create_bond_pad_array                  N, U
create_bond_pad_reference              N, U
create_bound                           N, U
create_bound_shape                     N, U
create_boundary_cells                  N
create_budget_busplan                  N
create_buffer_trees                    N
create_bump_array                      N
create_bump_block                      N, U
create_bump_cluster                    N, U
create_bump_pattern                    N
create_bump_region                     N, U
create_bump_region_pattern             N, U
create_bundle                          N, U
create_bundles_from_patterns           N, U
create_bus_routing_style               N, U
create_busplans                        N
create_case_statement                  N, U
create_cell                            N, U
create_cell_array                      N
create_cell_array_pattern              N, U
create_cell_bus                        N, U
create_channel_congestion_map          N
create_check_design_strategy           N, R
create_clips                           N
create_clock                           N
create_clock_balance_group             N
create_clock_buffer                    N, U
create_clock_drivers                   N
create_clock_rp_groups                 N
create_clock_skew_group                N
create_clock_straps                    N
create_comments                        N, U
create_context_for_sub_block           N
create_context_for_sub_block_portable  N
create_corner                          N
create_curved_poly_rect                N, R
create_custom_shields                  N, U
create_cut_metals                      N
create_default_topology_plans          N, U
create_dense_tap_cells                 N, U
create_density_rule                    N, U
create_design_rule                     N
create_dff_trace_filters               N
create_die                             N, U
create_die_block                       N, U
create_differential_group              N, U
create_diodes                          N
create_drc_error                       N
create_drc_error_data                  N
create_drc_error_shapes                N
create_drc_error_type                  N
create_eco_bus_buffer_pattern          N
create_edit_group                      N, U
create_ems_database                    N
create_ems_message                     N
create_ems_rule                        N
create_expression_statement            N, U
create_exterior_tap_walls              N, U
create_failsafe_fsm_group              N, U
create_failsafe_fsm_rule               N, U
create_feature_table                   N
create_fill_cell                       N, U
create_for_statement                   N, U
create_foreach_statement               N, U
create_frame                           N
create_freeze_silicon_leq_change_list  N, U
create_frontend_tcd_cells              N
create_function                        N, U
create_generated_clock                 N
create_geo_mask                        N, R
create_grid                            N, U
create_group                           N, U
create_group_repeaters_guidance        N
create_hdl2upf_vct                     N
create_icovl_cells                     N
create_if_statement                    N, U
create_interconnect_groups             N
create_interior_tap_walls              N, U
create_interposer_routeplan            N, U
create_io_break_cells                  N
create_io_corner_cell                  N
create_io_filler_cells                 N
create_io_guide                        N, U
create_io_ring                         N, U
create_keepout_margin                  N, U
create_layer                           N, U
create_left_right_filler_cells         N
create_length_limit                    N, U
create_lib                             N
create_logic_net                       N, U
create_logic_port                      N, U
create_macro_array                     N, U
create_macro_groups                    N, U
create_macro_relative_location_placement N, U
create_manufacturing_shape             N, U
create_marker_layers                   N, U
create_mask_constraint_routing_blockages N
create_matching_type                   N, U
create_mim_capacitor_array             N
create_mismatch_config                 N
create_ml_db                           N
create_ml_db_record                    N
create_mlmp_data                       N, R
create_mode                            N
create_module                          N, U
create_multibit                        N, U
create_multisource_clock_sink_group    N
create_mv_cells                        N
create_net                             N, U
create_net_bus                         N, U
create_net_priority                    N, U
create_net_shielding                   N, U
create_package_statement               N, U
create_pad_rings                       N
create_parameter_statement             N, U
create_pg_composite_pattern            N
create_pg_macro_conn_pattern           N
create_pg_ml_data                      N, R
create_pg_pattern_shapes               N
create_pg_region                       N
create_pg_ring_pattern                 N
create_pg_special_pattern              N
create_pg_stapling_vias                N
create_pg_std_cell_conn_pattern        N
create_pg_strap                        N
create_pg_vias                         N
create_pg_wire_pattern                 N
create_pin                             N, U
create_pin_blockage                    N, U
create_pin_bus                         N, U
create_pin_check_lib                   N
create_pin_constraint                  N, U
create_pin_guide                       N, U
create_placement                       N
create_placement_attraction            N, U
create_placement_blockage              N, U
create_poly_rect                       N, R
create_port                            N, U
create_port_bus                        N, U
create_power_domain                    N, U
create_power_state_group               N
create_power_switch                    N
create_power_switch_array              N
create_power_switch_ring               N
create_pr_rule                         N
create_pst                             N
create_purpose                         N, U
create_qor_snapshot                    N
create_rail_scenario                   N
create_rdl_power_extension             N, U
create_rdl_routing_guides              N
create_rdl_shields                     N
create_repeat_statement                N, U
create_repeater_groups                 N
create_repelling_group_bound_shapes    N
create_routing_blockage                N, U
create_routing_corridor                N, U
create_routing_corridor_shape          N, U
create_routing_guide                   N, U
create_routing_rule                    N, U
create_rp_group                        N, U
create_sadp_track_rule                 N
create_safety_core_group               N, U
create_safety_core_group_shapes        N
create_safety_core_rule                N, U
create_safety_error_code_group         N, U
create_safety_error_code_rule          N, U
create_safety_register_group           N, U
create_safety_register_rule            N, U
create_safety_tap_cells                N, U
create_scan_chain                      N, U
create_scenario                        N
create_secondary_pg_placement_constraints N
create_shape                           N, U
create_shape_pattern                   N, U
create_shaping_blockage                N, U
create_shaping_channel                 N, U
create_shaping_constraint              N, U
create_shields                         N
create_site_array                      N, U
create_site_def                        N
create_site_row                        N, U
create_stdcell_fillers                 N
create_stub_chain                      N, U
create_supernet                        N, U
create_supply_net                      N
create_supply_port                     N
create_supply_set                      N
create_tap_cells                       N
create_tap_meshes                      N, U
create_taps                            N
create_targeted_boundary_cells         N
create_tech                            N, U
create_terminal                        N, U
create_terminals_for_pins              N, U
create_timing_view                     N
create_topological_constraint          N, U
create_topology_connections            N, U
create_topology_edge                   N, U
create_topology_group                  N, U
create_topology_node                   N, U
create_topology_plan                   N, U
create_topology_repeater               N, U
create_track                           N, U
create_track_pattern                   N
create_trunk                           N, U
create_trunk_pin_to_pin                N, U
create_trunk_pin_to_trunk              N, U
create_trunk_shared_track              N, U
create_trunk_topology                  N, U
create_trunk_via_ladder                N
create_tsv_array                       N, U
create_undo_marker                     N
create_upf2hdl_vct                     N
create_utilization_configuration       N, U
create_variable_statement              N, U
create_via                             N, U
create_via_def                         N, U
create_via_ladder                      N, U
create_via_matrix                      N, U
create_via_region                      N, U
create_via_rule                        N, U
create_virtual_connection              N
create_voltage_area                    N, U
create_voltage_area_rule               N, U
create_voltage_area_shape              N, U
create_vtcell_fillers                  N
create_while_statement                 N, U
create_wire_matching                   N, U
cross_probing_filter                   N, R
current_block                          N, R
current_corner                         N, R
current_design                         N, R
current_instance                       N, R
current_lib                            N, R
current_ml_db_record                   N
current_mode                           N, R
current_module                         N
current_scenario                       N, R
current_topology_group                 N, R
current_topology_plan                  N, R
cut_rows                               N, U
decompose_shape_patterns               N, U
decompose_via_matrixes                 N, U
define_antenna_accumulation_mode       N
define_antenna_area_rule               N
define_antenna_layer_ratio_scale       N
define_antenna_layer_rule              N
define_antenna_rule                    N
define_name_rules                      N
define_power_model                     N
define_process                         N
define_scaling_lib_group               N
define_user_attribute                  N
derive_3d_interface                    N, U
derive_cell_snap_data                  N, R
derive_clock_balance_constraints       N
derive_clock_balance_points            N
derive_clock_cell_references           N
derive_design_level_via_regions        N
derive_hier_antenna_property           N
derive_macro_relative_location         N, R
derive_mask_constraint                 N, U
derive_metal_cut_routing_guides        N
derive_perimeter_constraint_objects    N, U
derive_pg_mask_constraint              N
derive_pin_access_routing_guides       N, U
derive_placement_blockages             N
derive_preferred_macro_locations       N
derive_route_connection                N, U
derive_secondary_pg_placement_constraints N
derive_tsv_placement_blockage          N, U
describe_state_transition              N
disconnect_3d_bumps                    N, U
disconnect_net                         N, U
distribute_objects                     N, U
drive_of                               N, R
eco_change_legal_reference             N
eco_netlist                            N
eco_update_supply_net                  N
edit_block                             N, U
edit_ems_rule                          N
edit_module                            N, U
edit_via_matrix                        N, U
enable_runtime_improvements            N
estimate_cts_drc                       N
estimate_delay                         N
estimate_resistance                    N, U
estimate_timing                        N
estimate_topology_edges                N, U
estimate_topology_timing               N
eval_pg_ml_model                       N, R
eval_with_undo                         N, U
exec_gds2rh                            N
expand_objects                         N, U
expand_outline                         N
explore_logic_hierarchy                N, U
export_advanced_technology_rules       N
extract_svf                            N
find_objects                           N, R
fix_floorplan_rules                    N, U
fix_mv_design                          N
fix_pg_missing_vias                    N
fix_pg_wire                            N
fix_placement_color_mask               N
fix_signal_em                          N
flip_objects                           N, U
generate_hot_spots                     N
generate_ml_model                      N
generate_mv_constraints                N
generate_mv_feedback                   N, R
generate_net_pattern                   N
generate_pg_script                     N, R
generate_rm                            N
generate_sadp_tracks                   N
generate_via_ladder_template           N
get_abstract_type                      N, R
get_alternative_lib_cells              N, R
get_anchors                            N, R
get_annotation_points                  N, R
get_annotation_shapes                  N, R
get_antenna_rule_names                 N
get_app_option_value                   N, R
get_app_options                        N, R
get_attribute                          N
get_blackbox_generated_clocks          N
get_block_objects                      N, U
get_block_power                        N
get_blocks                             N, R
get_bound_shapes                       N, R
get_bounds                             N, R
get_budgets                            N, R
get_bump_cluster_name                  N
get_bump_cluster_objects               N
get_bump_region_patterns               N, R
get_bump_regions                       N, R
get_bundles                            N, R
get_busplans                           N
get_case_statement_entries             N, U
get_cell_array_patterns                N, R
get_cell_buses                         N, R
get_cells                              N, R
get_cells_of_scan_chain                N, R
get_clock_balance_groups               N, R
get_clock_gate_pins                    N
get_clock_gates                        N
get_clock_group_groups                 N, R
get_clock_groups                       N, R
get_clock_skew_groups                  N, R
get_clock_toggle_rate                  N
get_clock_tree_pins                    N, R
get_clocks                             N, R
get_comments                           N, R
get_connected_routing                  N, U
get_constraint_groups                  N, R
get_core_area                          N, R
get_corners                            N, R
get_cross_probing_info                 N, R
get_current_ems_database               N, R
get_current_mismatch_config            N
get_density_rules                      N, R
get_design_checks                      N, R
get_design_rules                       N, R
get_designs                            N, R
get_dff_connections                    N, R
get_domain_elements                    N, R
get_drc_error_data                     N, R
get_drc_error_types                    N, R
get_drc_errors                         N, R
get_early_data_check_records           N
get_eco_bus_buffer_patterns            N
get_edit_groups                        N, R
get_edit_setting                       N, R
get_editability                        N, R
get_edrc_setting                       N, R
get_ems_databases                      N, R
get_ems_rules                          N, R
get_equivalent_power_domains           N, R
get_essential_points                   N
get_estimated_wirelength               N
get_exception_groups                   N, R
get_exceptions                         N, R
get_failsafe_fsm_groups                N, R
get_failsafe_fsm_rules                 N, R
get_fill_cells                         N, R
get_flat_cells                         N, R
get_flat_nets                          N, R
get_flat_pins                          N, R
get_generated_clocks                   N, R
get_geometry_result                    N
get_grids                              N, R
get_groups                             N, R
get_input_delays                       N, R
get_instance_result                    N
get_io_guides                          N, R
get_io_rings                           N, R
get_keepout_margins                    N, R
get_label_switch_list                  N, R
get_latch_loop_groups                  N, R
get_layers                             N, R
get_lib_cells                          N, R
get_lib_pins                           N, R
get_lib_timing_arcs                    N, R
get_libs                               N, R
get_licenses                           N
get_macro_group_packing_clone_candidates N, U
get_manufacturing_shapes               N, R
get_matching_types                     N, R
get_mib_objects                        N, U
get_mismatch_objects                   N
get_mismatch_types                     N
get_modes                              N, R
get_modules                            N, R
get_multisource_clock_sink_groups      N, R
get_net_buses                          N, R
get_net_estimation_rules               N
get_nets                               N, R
get_object_by_id                       N, R
get_object_occurrences                 N, R
get_objects_by_location                N, R
get_output_delays                      N, R
get_overlap_blockages                  N, R
get_parasitic_techs                    N, R
get_path_groups                        N, R
get_pg_regions                         N, R
get_pin_blockages                      N, R
get_pin_buses                          N, R
get_pin_constraints                    N, R
get_pin_guides                         N, R
get_pins                               N, R
get_placement_attractions              N, R
get_placement_blockages                N, R
get_placement_ir_drop_target           N
get_port_antenna_property              N, R
get_port_buses                         N, R
get_ports                              N, R
get_power_budget                       N
get_power_clock_scaling                N
get_power_derate                       N
get_power_domains                      N, R
get_power_group                        N, R
get_power_group_objects                N, R
get_power_strategies                   N, R
get_power_switch_patterns              N, R
get_pr_rules                           N, R
get_pseudo_bumps                       N, R
get_purposes                           N, R
get_related_supply_nets                N, R
get_repeater_group_info                N
get_repeater_paths_info                N
get_routes_between_objects             N, U
get_routing_blockages                  N, R
get_routing_corridor_shapes            N, R
get_routing_corridors                  N, R
get_routing_guides                     N, R
get_routing_rules                      N, R
get_rp_blockages                       N, R
get_rp_group_objects                   N, R
get_rp_groups                          N, R
get_safety_core_groups                 N, R
get_safety_core_rules                  N, R
get_safety_error_code_groups           N, R
get_safety_error_code_rules            N, R
get_safety_register_groups             N, R
get_safety_register_rules              N, R
get_scan_chain_collection              N, R
get_scan_chain_count                   N, R
get_scan_chain_of_cell                 N, R
get_scan_chains                        N, R
get_scenarios                          N, R
get_shape_patterns                     N, R
get_shapes                             N, R
get_shaping_blockages                  N, R
get_shaping_channels                   N, R
get_shaping_constraints                N, R
get_site_arrays                        N, R
get_site_defs                          N, R
get_site_rows                          N, R
get_snap_setting                       N, R
get_statements                         N, R
get_stub_chains                        N, R
get_supernets                          N, R
get_supply_net_probability             N
get_supply_nets                        N, R
get_supply_ports                       N, R
get_supply_sets                        N, R
get_svf                                N
get_switching_activity                 N
get_taps                               N, R
get_techs                              N, R
get_terminals                          N, R
get_timing_arcs                        N, R
get_timing_paths                       N, R
get_topological_constraints            N, R
get_topology_edges                     N, R
get_topology_groups                    N, R
get_topology_nodes                     N, R
get_topology_plans                     N, R
get_topology_repeaters                 N, R
get_tracks                             N, R
get_undo_info                          N, R
get_user_units                         N, R
get_utilization_configurations         N, R
get_via_defs                           N, R
get_via_ladders                        N, R
get_via_matrixes                       N, R
get_via_regions                        N, R
get_via_rules                          N, R
get_vias                               N, R
get_view_switch_list                   N, R
get_virtual_connections                N
get_voltage_area_rules                 N, R
get_voltage_area_shapes                N, R
get_voltage_areas                      N, R
get_vsdc                               N
get_working_design_stack               N, R
get_working_ml_db_record               N
group_cells                            N, U
group_path                             N
gui_add_missing_vias                   N, U
gui_check_drc_errors                   N
gui_close_error_data                   N, R
gui_create_message_waiver              N
gui_explore_logic_hierarchy            N, U
gui_get_display_view                   N, R
gui_get_error_data                     N, R
gui_get_layer_widths                   N, R
gui_load_cell_slack_vm                 N
gui_load_clock_trunk_planning          N, R
gui_load_routing_guide_vm              N
gui_open_error_data                    N, R
gui_plot_lib_cells_attributes          N
gui_plot_timing_arcs_attributes        N
gui_read_timing_paths                  N, R
gui_remove_message_waivers             N
gui_set_display_view                   N, R
gui_set_layer_widths                   N
gui_trim_dangling_wires                N, U
gui_write_hierarchy_colors             N
gui_write_timing_paths                 N, R
help_app_options                       N, R
hyper_route_opt                        N
identify_channels                      N, R
identify_multibit                      N
implement_topology_repeaters           N
infer_supply_from_pg_net               N
infer_switching_activity               N
initialize_floorplan                   N, U
insert_power_tap_cells                 N
insert_redundant_trees                 N, U
insert_safety_core_boundary_protection N
insert_via_ladders                     N
legalize_placement                     N, U
legalize_rp_groups                     N, U
link_block                             N
list_blocks                            N, R
list_commands                          N
list_licenses                          N
load_block_constraints                 N
load_busplans                          N
load_metal_pattern_density             N, U
load_of                                N, R
load_ssf                               N, U
load_upf                               N
magnet_placement                       N
map_freeze_silicon                     N, U
map_isolation_cell                     N
map_level_shifter_cell                 N
map_power_switch                       N
map_retention_cell                     N
map_retention_clamp_cell               N
mark_clock_trees                       N
merge_abstract                         N
merge_clips                            N
merge_clock_gates                      N
merge_objects                          N, U
merge_pg_mesh                          N
merge_stream                           N
merge_topology_plans                   N, U
modify_busplan                         N
modify_rp_groups                       N, U
move_block                             N, U
move_block_origin                      N, U
move_lib                               N
move_objects                           N, U
open_attachment                        N
open_block                             N
open_drc_error_data                    N
open_ems_database                      N
open_lib                               N
open_ml_db                             N
open_rail_result                       N
optimize_dft                           N
optimize_rdl_routes                    N, U
optimize_routability                   N
optimize_routes                        N
optimize_topology_plans                N
pack_macro_group                       N, U
parallel_execute                       N, R
partition_block                        N
patch_dfm                              N
place_eco_cells                        N, U
place_freeze_silicon                   N, U
place_group_repeaters                  N
place_io                               N
place_opt                              N
place_pins                             N
pop_up_objects                         N
pre_extract                            N
precondition_netlist                   N
preplace_group_repeaters               N
promote_clock_data                     N
propagate_3d_connections               N, U
propagate_3d_matching_types            N, U
propagate_pin_mask_constraint          N
propagate_pin_mask_to_via_metal        N, U
propagate_switching_activity           N
propagate_topology_plans               N
push_down_clock_trunks                 N, U
push_down_objects                      N
push_rdl_routes                        N, U
query_cell_instances                   N, R
query_cell_mapped                      N, R
query_map_power_switch                 N, R
query_net_ports                        N, R
query_port_net                         N, R
query_port_state                       N, R
query_power_switch                     N, R
query_pst                              N, R
query_pst_state                        N, R
query_qor_snapshot                     N
read_aif                               N
read_app_options                       N, R
read_block_connection_file             N
read_cell_expansion                    N
read_def                               N, U
read_design_io                         N, U
read_dff_connections                   N
read_drc_error_file                    N
read_feature_tables                    N
read_ivm                               N
read_lib_package                       N
read_name_map                          N, U
read_net_estimation_rules              N
read_ocvm                              N
read_parasitic_tech                    N
read_parasitics                        N
read_physical_rules                    N, U
read_pin_constraints                   N
read_rde                               N
read_saif                              N
read_sdc                               N
read_signal_em_constraints             N
read_tech_file                         N
read_tech_lef                          N
read_verilog                           N
read_verilog_outline                   N
read_virtual_pad_file                  N
rebind_block                           D
record_layout_editing                  N
record_signoff_eco_changes             N
recover_auto_save                      N
recover_rp_placement                   N, U
recycle_programmable_spare_cells       N
redirect                               N, R
redo                                   N
refine_placement                       N
refine_topology_plans                  N, U
refresh_performance_via_ladder_constraints N
refresh_via_ladders                    N
remove_3d_virtual_blocks               N, U
remove_abstract                        N
remove_anchors                         N, U
remove_annotated_check                 N
remove_annotated_delay                 N
remove_annotated_power                 N
remove_annotated_transition            N
remove_annotation_shapes               N, U
remove_antenna_rules                   N
remove_array_from_macro_group          N, U
remove_attachments                     N
remove_attributes                      N, U
remove_auto_save                       N
remove_blackbox_timing                 N
remove_block_pin_constraints           N
remove_blocks                          N
remove_bound_shapes                    N, U
remove_boundary_cell_rules             N
remove_boundary_optimization           N
remove_bounds                          N, U
remove_buffer_trees                    N
remove_buffers                         N, U
remove_bump_clusters                   N, U
remove_bump_region_patterns            N, U
remove_bump_regions                    N, U
remove_bundle_pin_constraints          N
remove_bundles                         N, U
remove_busplans                        N
remove_case_analysis                   N
remove_cell_array_patterns             N, U
remove_cell_buses                      N, U
remove_cells                           N, U
remove_clock_balance_groups            N
remove_clock_balance_points            N
remove_clock_cell_spacings             N
remove_clock_drivers                   N
remove_clock_exclusivity               N
remove_clock_gating_check              N
remove_clock_groups                    N
remove_clock_jitter                    N
remove_clock_latency                   N
remove_clock_routing_rules             N
remove_clock_sense                     D
remove_clock_skew_groups               N
remove_clock_transition                N
remove_clock_tree_options              N
remove_clock_tree_reference_subset     N
remove_clock_trees                     N
remove_clock_trunk_endpoints           N, U
remove_clock_uncertainty               N
remove_clocks                          N
remove_colors                          N, U
remove_comments                        N, U
remove_constraint_groups               N, U
remove_corners                         N
remove_ctp_constraints                 N
remove_custom_shields                  N, U
remove_cut_metals                      N
remove_data_check                      N
remove_density_rules                   N, U
remove_design_rules                    N
remove_dff_connection_files            N
remove_dff_trace_filters               N
remove_disable_clock_gating_check      N
remove_disable_timing                  N
remove_drc_error_data                  N
remove_drc_error_types                 N
remove_drc_errors                      N
remove_drive_resistance                N
remove_driving_cell                    N
remove_early_data_check_records        N
remove_eco_bus_buffer_patterns         N
remove_eco_repeater                    N, U
remove_edit_groups                     N, U
remove_ems_rules                       N
remove_failsafe_fsm_groups             N, U
remove_failsafe_fsm_rules              N, U
remove_feasibility_constraints         N
remove_feature_tables                  N
remove_feedthroughs                    N
remove_fill_cells                      N, U
remove_floorplan_rules                 N, U
remove_from_bound                      N, U
remove_from_bundle                     N, U
remove_from_edit_group                 N, U
remove_from_group                      N, U
remove_from_io_guide                   N, U
remove_from_io_ring                    N, U
remove_from_matching_type              N, U
remove_from_multisource_clock_sink_group N
remove_from_net                        N, U
remove_from_net_bus                    N, U
remove_from_pin_blockage               N, U
remove_from_pin_guide                  N, U
remove_from_placement_attraction       N, U
remove_from_port_bus                   N, U
remove_from_routing_corridor           N, U
remove_from_rp_group                   N, U
remove_from_scan_chain                 N, U
remove_generated_clocks                N
remove_grids                           N, U
remove_groups                          N, U
remove_hot_spots                       N
remove_ideal_latency                   N
remove_ideal_network                   N
remove_ideal_transition                N
remove_ignored_layers                  N
remove_individual_pin_constraints      N
remove_input_delay                     N
remove_io_filler_cells                 N
remove_io_guides                       N, U
remove_io_rings                        N, U
remove_ivm                             N
remove_keepout_margins                 N, U
remove_layer_map_file                  N, U
remove_layers                          N
remove_licenses                        N
remove_logicbist_configuration         N
remove_macro_constraints               N
remove_macro_groups                    N, U
remove_macro_relative_location         N, U
remove_macros_from_group               N, U
remove_manufacturing_shapes            N, U
remove_matching_types                  N, U
remove_max_capacitance                 N
remove_max_fanout                      N
remove_max_lvth_percentages            N
remove_max_time_borrow                 N
remove_max_transition                  N
remove_min_capacitance                 N
remove_min_pulse_width                 N
remove_missing_via_check_options       N
remove_ml_db                           N
remove_ml_db_record                    N
remove_modes                           N
remove_modules                         N, U
remove_multibit_options                N
remove_multisource_clock_sink_groups   N
remove_multisource_clock_subtree_constraints N
remove_multisource_clock_subtree_options N
remove_multisource_clock_tap_options   N
remove_multisource_global_clock_trees  N
remove_net_buses                       N, U
remove_net_estimation_rules            N, U
remove_net_weight_effort               N
remove_nets                            N, U
remove_noise_margin                    N
remove_objects                         N, U
remove_ocvm                            N
remove_output_delay                    N
remove_path_groups                     N
remove_path_margin                     N
remove_pg_mask_constraints             N
remove_pg_patterns                     N
remove_pg_regions                      N
remove_pg_strategies                   N
remove_pg_strategy_via_rules           N
remove_pg_via_master_rules             N
remove_physical_objects                N, U
remove_physical_rules                  N, U
remove_pin_blockages                   N, U
remove_pin_buses                       N, U
remove_pin_constraints                 N, U
remove_pin_guides                      N, U
remove_pin_name_synonym                N, U
remove_pins                            N, U
remove_pins_from_virtual_connection    N
remove_placement_attractions           N, U
remove_placement_blockages             N, U
remove_placement_spacing_rules         N
remove_pop_up_object_options           N
remove_port_buses                      N, U
remove_ports                           N, U
remove_post_route_filler               N
remove_power_io_constraints            N
remove_pr_rules                        N
remove_programmable_spare_cell_mapping_rule N
remove_propagated_clocks               N
remove_purposes                        N, U
remove_push_down_object_options        N
remove_qor_snapshot                    N
remove_rail_scenario                   N
remove_redundant_shapes                N
remove_reference_only_related_supply   N
remove_regular_multisource_clock_tree_options N
remove_repeater_group_constraints      N
remove_repeater_groups                 N
remove_repeater_paths_info             N
remove_resistance                      N
remove_route_aware_estimation          N
remove_routes                          N
remove_routing_blockages               N, U
remove_routing_corridor_shapes         N, U
remove_routing_corridors               N, U
remove_routing_guides                  N, U
remove_routing_rules                   N, U
remove_rp_group_options                N, U
remove_rp_groups                       N, U
remove_sadp_track_rule                 N
remove_safety_core_groups              N, U
remove_safety_core_rules               N, U
remove_safety_error_code_groups        N, U
remove_safety_error_code_rules         N, U
remove_safety_logic_port_map           N
remove_safety_register_groups          N, U
remove_safety_register_rules           N, U
remove_scaling_lib_group               N
remove_scan_chains                     N, U
remove_scan_def                        N
remove_scenarios                       N
remove_sdc                             N
remove_secondary_pg_placement_constraints N
remove_sense                           N
remove_shape_patterns                  N, U
remove_shapes                          N, U
remove_shaping_blockages               N, U
remove_shaping_channels                N, U
remove_shaping_constraints             N, U
remove_shield_association              N, U
remove_signal_io_constraints           N
remove_site_arrays                     N, U
remove_site_defs                       N
remove_site_rows                       N, U
remove_statements                      N, U
remove_stdcell_fillers_with_violation  N
remove_stub_chains                     N, U
remove_supernet_exceptions             N, U
remove_supernets                       N, U
remove_tap_boundary_wall_cell_rules    N
remove_taps                            N
remove_target_library_subset           N, U
remove_tech                            N, U
remove_terminals                       N, U
remove_tie_cells                       N
remove_timing_paths_disabled_blocks    N
remove_topological_constraints         N, U
remove_topology_edges                  N, U
remove_topology_groups                 N, U
remove_topology_nodes                  N, U
remove_topology_plans                  N, U
remove_topology_repeaters              N, U
remove_track_constraint                N, U
remove_tracks                          N, U
remove_utilization_configurations      N, U
remove_via_defs                        N, U
remove_via_ladder_constraints          N, U
remove_via_ladder_rules                N, U
remove_via_ladders                     N, U
remove_via_mappings                    N, U
remove_via_matrixes                    N, U
remove_via_regions                     N, U
remove_via_rules                       N, U
remove_vias                            N, U
remove_virtual_connections             N
remove_virtual_pads                    N
remove_voltage_area_rules              N, U
remove_voltage_area_shapes             N, U
remove_voltage_areas                   N, U
rename_block                           N
rename_module                          N, U
reopen_block                           N
reparent_cells                         N, U
replace_fillers_by_rules               N
report_3d_chip_placement               N
report_abstracts                       N, R
report_active_clips                    N
report_activity                        N, R
report_annotated_check                 N, R
report_annotated_delay                 N, R
report_annotated_power                 N
report_annotated_transition            N, R
report_antenna_rules                   N, R
report_app_options                     N, R
report_attachments                     N
report_attributes                      N, R
report_auto_floorplan_constraints      N
report_auto_save                       N, R
report_autoungroup_options             N
report_background_jobs                 N
report_block_pin_constraints           N, R
report_block_shaping                   N
report_block_to_top_map                N, R
report_boundary_cell_rules             N
report_bounds                          N, R
report_budget                          N, R
report_buffer_trees                    N
report_bundle_pin_constraints          N
report_bundles                         N, R
report_busplan_constraints             N
report_busplans                        N
report_case_analysis                   N, R
report_ccd_timing                      N, R
report_cell_array_patterns             N, R
report_cell_buses                      N
report_cell_em                         N
report_cell_em_profiles                N, R
report_cell_feasible_space             N
report_cell_modes                      N, R
report_cell_pin_access                 N
report_cells                           N, R
report_check_design_strategy           N, R
report_clock_balance_groups            N
report_clock_balance_points            N, R
report_clock_cell_spacings             N, R
report_clock_gating                    N, R
report_clock_gating_checks             N, R
report_clock_gating_enable_condition   N
report_clock_gating_tree_options       N, R
report_clock_jitter                    N, R
report_clock_power                     N, R
report_clock_qor                       N, R
report_clock_routing_rules             N
report_clock_settings                  N, R
report_clock_skew_groups               N, R
report_clock_timing                    N, R
report_clock_tree_options              N
report_clock_tree_reference_subset     N, R
report_clock_trunk_endpoints           N, U
report_clock_trunk_qor                 N, U
report_clocks                          N, R
report_comments                        N, R
report_congestion                      N
report_constraint_groups               N, R
report_constraint_mapping_file         N, R
report_constraints                     N, R
report_corners                         N, R
report_cross_probing                   N, R
report_cross_probing_files             N, R
report_crpr                            N, R
report_ctp_constraints                 N, R
report_delay_calculation               N, R
report_density_gradient_options        N
report_design                          N, R
report_design_mismatch                 N, R
report_design_rules                    N, R
report_device_constraint               N
report_device_group                    N, R
report_dff_connections                 N
report_dft_ring                        N
report_disable_tie_insert              N
report_disable_timing                  N, R
report_dont_touch                      N, R
report_drc_errors                      N, R
report_early_data_checks               N, R
report_eco_bus_buffer_patterns         N
report_eco_physical_changes            N
report_eco_placement_net_weight        N
report_edit_groups                     N, R
report_editability                     N, R
report_ems_database                    N, R
report_ems_rules                       N, R
report_essential_points                N
report_exceptions                      N, R
report_extraction_options              N, R
report_failsafe_fsm_groups             N, R
report_failsafe_fsm_rules              N, R
report_fanin_sequential_clock_gating_objects N, R
report_fanin_sequential_clock_gating_options N, R
report_feedthroughs                    N
report_first_track_line                N, R
report_floorplan_rules                 N, R
report_frame_properties                N, R
report_freeze_ports                    N, R
report_fsm                             N
report_global_timing                   N, R
report_grids                           N, U
report_groups                          N, R
report_hier_check_description          N
report_hierarchy                       N, R
report_hot_spots                       N
report_ideal_network                   N, R
report_ignored_layers                  N, R
report_incomplete_upf                  N
report_individual_pin_constraints      N, R
report_io_guides                       N, R
report_io_rings                        N, R
report_isolate_ports                   N, R
report_ivm                             N
report_keepout_margins                 N, R
report_latch_loop_groups               N, R
report_lib                             N, R
report_lib_cells                       N, R
report_lib_pins                        N, R
report_lib_timing_arcs                 N, R
report_macro_constraints               N, R
report_macro_relative_location         N, U
report_manufacturing_shapes            N, R
report_matching_types                  N, R
report_mibs                            N, R
report_min_period                      N
report_min_pulse_width                 N
report_mismatch_configs                N, R
report_missing_via_check_options       N
report_modes                           N, R
report_module_connectivity_congestion  N
report_multi_input_switching_coefficient N, R
report_multi_vth_constraint            N
report_multibit                        N, U
report_multisource_clock_sink_groups   N, R
report_multisource_clock_subtree_constraints N
report_multisource_clock_subtree_options N, R
report_multisource_clock_tap_options   N, R
report_mv_cells                        N, R
report_mv_design                       N
report_mv_lib_cells                    N, R
report_mv_path                         N
report_name_rules                      N, R
report_names                           N, R
report_net_buses                       N, R
report_net_estimation_rules            N, U
report_net_fanout                      N, R
report_net_weight_effort               N
report_nets                            N, R
report_noise                           N
report_ocvm                            N
report_optimize_dft_options            N
report_parallel                        N
report_parasitic_parameters            N, R
report_parasitics                      N, R
report_path_groups                     N, R
report_pg_mask_constraints             N, R
report_pg_patterns                     N, R
report_pg_regions                      N, R
report_pg_strategies                   N, R
report_pg_strategy_via_rules           N, R
report_pg_via_master_rules             N, R
report_pin_blockages                   N, R
report_pin_buses                       N, R
report_pin_constraints                 N, R
report_pin_guides                      N, R
report_pin_name_synonym                N
report_pin_placement                   N, R
report_placement                       N
report_placement_attractions           N, R
report_placement_ir_drop_target        N
report_placement_spacing_rules         N, R
report_pop_up_object_options           N
report_port_buses                      N, R
report_port_protection_diodes          N, R
report_ports                           N, R
report_power                           N, R
report_power_budget                    N, R
report_power_calculation               N, R
report_power_clock_scaling             N
report_power_derate                    N, R
report_power_domains                   N, R
report_power_groups                    N, R
report_power_io_constraints            N, R
report_power_model                     N
report_power_scopes                    N, R
report_power_switch_patterns           N, R
report_power_switch_placement_patterns N, R
report_pr_rules                        N, R
report_programmable_spare_cell_mapping_rule N
report_pst                             N, R
report_push_down_object_options        N
report_pvt                             N, R
report_qor                             N, R
report_qor_snapshot                    N
report_rail_command_options            N
report_rail_minimum_path               N
report_rail_result                     N
report_rail_scenario                   N
report_rdl_routes                      N
report_ref_libs                        N, R
report_references                      N, R
report_regular_multisource_clock_tree_options N, R
report_repeater_group_constraints      N
report_repeater_groups                 N
report_routing_corridors               N, R
report_routing_guides                  N, R
report_routing_rules                   N, R
report_rp_groups                       N, U
report_rx_width_violations             N
report_sadp_track_rule                 N, R
report_safety_core_groups              N, R
report_safety_core_rules               N, R
report_safety_error_code_groups        N, R
report_safety_error_code_rules         N, R
report_safety_logic_port_map           N, R
report_safety_register_groups          N, R
report_safety_register_rules           N, R
report_safety_status                   N
report_scan_chains                     N, R
report_scenarios                       N
report_script_runtime                  N
report_secondary_pg_placement_constraints N
report_self_gating_objects             N, R
report_self_gating_options             N, R
report_shape_patterns                  N, R
report_shaping_channels                N, R
report_shaping_constraints             N, R
report_shaping_options                 N, R
report_shields                         N, R
report_si_calculation                  N, R
report_signal_em                       N
report_signal_io_constraints           N, R
report_site_defs                       N, R
report_size_only                       N
report_stage                           N, R
report_starrc_in_design                N, R
report_starrc_options                  N, R
report_statements                      N, R
report_stub_chains                     N, R
report_supernet_exceptions             N, R
report_supply_nets                     N, R
report_supply_ports                    N, R
report_supply_sets                     N, R
report_switching_activity              N, R
report_tap_boundary_wall_cell_rules    N
report_taps                            N
report_target_library_subset           N, R
report_tech_diff                       N, R
report_threshold_voltage_groups        N, R
report_timing                          N, R
report_timing_derate                   N, R
report_tool_options                    N, R
report_topological_constraints         N, R
report_topology_plans                  N, R
report_track_constraints               N
report_tracks                          N, R
report_transformed_registers           N
report_transitive_fanin                N, R
report_transitive_fanout               N, R
report_unbound                         N, R
report_user_units                      N, R
report_utilization                     N, R
report_versions                        N
report_via_defs                        N, R
report_via_ladder_candidates           N
report_via_ladder_constraints          N, R
report_via_ladder_rules                N, R
report_via_ladders                     N, R
report_via_mapping                     N, R
report_via_matrixes                    N, R
report_via_regions                     N, R
report_via_rules                       N, R
report_virtual_pads                    N
report_voltage_area_rules              N, R
report_voltage_areas                   N, R
reset_app_options                      N
reset_block_power                      N
reset_cell_mode                        N
reset_design                           N
reset_device_constraint                N
reset_dft_configuration                N
reset_dft_drc_configuration            N
reset_dft_insertion_configuration      N
reset_dft_streaming_fabric_configuration N
reset_disable_tie_insert               N
reset_logic_lock_configuration         N
reset_multi_input_switching_coefficient N
reset_multi_vth_constraint             N
reset_obfuscation_configuration        N
reset_paths                            N
reset_pipeline_scan_data_configuration N
reset_placement                        N
reset_placement_ir_drop_target         N
reset_power_budget                     N
reset_power_clock_scaling              N
reset_power_derate                     N
reset_power_group                      N
reset_pvt                              N
reset_rail_command_options             N
reset_scan_configuration               N
reset_scan_suppress_toggling           N
reset_security_configuration           N
reset_security_lock                    N
reset_supply_net_probability           N
reset_switching_activity               N
reset_testability_configuration        N
reset_timing_derate                    N
reset_upf                              N
reset_via_ladder_candidates            N
reset_watermark_configuration          N
reset_wrapper_configuration            N
reshape_objects                        N, U
resize_objects                         N, U
resize_polygons                        N, R
resolve_pg_nets                        N, U
revert_blocks                          N
revert_cell_sizing                     N
revert_eco_changes                     N
rotate_def_objects                     N
rotate_objects                         N, U
route_3d_rdl                           N
route_auto                             N
route_busplans                         N
route_clock_straps                     N
route_custom                           N, U
route_detail                           N
route_eco                              N
route_fishbone                         N
route_global                           N
route_group                            N
route_opt                              N
route_rdl_differential                 N
route_rdl_flip_chip                    N
route_track                            N
run_block_compile_pg                   N
run_block_script                       N
run_monitor_gui                        N
run_python                             N, R
saif_map                               N
save_block                             N
save_drc_error_data                    N
save_ems_database                      N
save_feature_tables                    N
save_lib                               N
save_secondary_pg_placement_constraints N
save_ssf                               N, R
save_upf                               N, R
send_status                            N
set_allow_new_cells                    N
set_annotated_check                    N
set_annotated_delay                    N
set_annotated_power                    N
set_annotated_transition               N
set_aocvm_coefficient                  N
set_app_options                        N, R
set_attribute                          N
set_auto_disable_drc_nets              N
set_auto_floorplan_constraints         N, U
set_autoungroup_options                N
set_base_lib                           N
set_blackbox_clock_port                N
set_blackbox_port_drive                N
set_blackbox_port_load                 N
set_block_boundary                     N, U
set_block_grid_references              N, U
set_block_pin_constraints              N
set_block_power                        N
set_block_to_top_map                   N
set_boundary_budget_constraints        N
set_boundary_cell_rules                N
set_budget_margins                     N
set_budget_options                     N
set_budget_shell_latencies             N
set_bundle_pin_constraints             N
set_busplan_constraints                N
set_case_analysis                      N
set_cell_hierarchy_type                N, U
set_cell_location                      N, U
set_cell_mode                          N
set_cell_site                          N
set_cell_vt_type                       N
set_clock_balance_points               N
set_clock_cell_spacing                 N
set_clock_exclusivity                  N
set_clock_gate_routing_rule            N
set_clock_gate_style                   N, R
set_clock_gating_check                 N
set_clock_groups                       N
set_clock_jitter                       N
set_clock_latency                      N
set_clock_routing_rules                N
set_clock_sense                        D
set_clock_transition                   N
set_clock_tree_options                 N
set_clock_tree_reference_subset        N
set_clock_trunk_endpoints              N, U
set_clock_uncertainty                  N
set_colors                             N, U
set_consistency_settings_options       N
set_constraint_mapping_file            N
set_corner_status                      N
set_ctp_constraints                    N
set_current_ems_database               N
set_current_mismatch_config            N
set_current_spfm                       N, U
set_data_check                         N
set_db_file_mapping                    N
set_density_gradient_options           N
set_design_attributes                  N
set_design_rule_attribute              N
set_device_constraint                  N
set_device_group_type                  N
set_disable_auto_mux_clock_exclusivity N
set_disable_clock_gating_check         N
set_disable_tie_insert                 N
set_disable_timing                     N
set_domain_supply_net                  N
set_dont_touch                         N
set_dont_touch_network                 N
set_drive                              N
set_driving_cell                       N
set_early_data_check_policy            N
set_eco_placement_net_weight           N
set_eco_power_intention                N
set_edit_setting                       N, R
set_editability                        N, U
set_edrc_setting                       N, R
set_equivalent                         N
set_extraction_options                 N
set_failsafe_fsm_rule                  N, U
set_false_path                         N
set_fanin_sequential_clock_gating_objects N
set_fanin_sequential_clock_gating_options N
set_fanout_load                        N
set_fixed_objects                      N, U
set_floorplan_area_rules               N, U
set_floorplan_composite_spacing_rules  N, U
set_floorplan_density_rules            N, U
set_floorplan_enclosure_rules          N, U
set_floorplan_exception_rules          N, U
set_floorplan_extension_rules          N, U
set_floorplan_forbidden_rules          N, U
set_floorplan_halo_rules               N, U
set_floorplan_length_rules             N, U
set_floorplan_location_rules           N, U
set_floorplan_reshape_rules            N, U
set_floorplan_rule_description         N, U
set_floorplan_spacing_rules            N, U
set_floorplan_unplaceable_area_extension_rules N, U
set_floorplan_width_rules              N, U
set_freeze_ports                       N
set_grid                               N, U
set_hpc_options                        N
set_ideal_latency                      N
set_ideal_network                      N
set_ideal_transition                   N
set_ieee_1687_configuration            N
set_ignored_layers                     N
set_indesign_primepower_options        N
set_individual_pin_constraints         N
set_input_delay                        N
set_input_transition                   N
set_interfaces                         N
set_isolate_ports                      N
set_isolation                          N
set_isolation_control                  N
set_label_switch_list                  N, U
set_latch_loop_breaker                 N
set_latency_adjustment_options         N
set_latency_budget_constraints         N
set_layer_map_file                     N, U
set_legalizer_preroute_keepout         N
set_level_shifter                      N
set_lib_cell_purpose                   N
set_load                               N
set_locked_objects                     N, U
set_logicbist_configuration            N
set_macro_constraints                  N
set_macro_group_shape                  N, U
set_macro_relative_location            N, U
set_max_capacitance                    N
set_max_delay                          N
set_max_fanout                         N
set_max_lvth_percentage                D
set_max_time_borrow                    N
set_max_transition                     N
set_min_capacitance                    N
set_min_delay                          N
set_min_pulse_width                    N
set_missing_via_check_options          N
set_multi_input_switching_coefficient  N
set_multi_vth_constraint               N
set_multibit_options                   N
set_multicycle_path                    N
set_multisource_clock_subtree_constraints N
set_multisource_clock_subtree_options  N
set_multisource_clock_tap_options      N
set_net_estimation_rule                N, U
set_net_max_length                     N
set_net_type                           N, U
set_net_weight_effort                  N
set_noise_margin                       N
set_object_layer                       N, U
set_object_shape                       N, U
set_operating_conditions               N
set_optimize_dft_options               N
set_output_delay                       N
set_parasitic_parameters               N
set_partial_on_translation             N
set_path_margin                        N
set_pg_mask_constraint                 N
set_pg_strategy                        N
set_pg_strategy_via_rule               N
set_pg_via_master_rule                 N
set_pin_budget_constraints             N
set_pin_name_synonym                   N
set_placement_ir_drop_target           N
set_placement_spacing_label            N
set_placement_spacing_rule             N
set_placement_status                   N, U
set_pocvm_corner_sigma                 N
set_pop_up_object_options              N
set_port_antenna_property              N, U
set_port_attributes                    N
set_power_budget                       N
set_power_clock_scaling                N
set_power_derate                       N
set_power_domain_constraints           N
set_power_group                        N
set_power_io_constraints               N
set_power_strategy_attribute           N
set_power_switch_placement_pattern     N
set_process_label                      N
set_process_number                     N
set_programmable_spare_cell_mapping_rule N
set_propagated_clock                   N
set_pseudo_bump_objects                N, U
set_push_down_object_options           N
set_pvt_configuration                  N
set_qor_data_options                   N
set_qor_strategy                       N
set_query_rules                        N, U
set_rail_command_options               N
set_rail_scenario                      N
set_ref_libs                           N
set_reference                          N, U
set_regular_multisource_clock_tree_options N
set_related_supply_net                 N
set_repeater                           N
set_repeater_group                     N
set_repeater_group_constraints         N
set_resistance                         N
set_retention                          N
set_retention_control                  N
set_retention_elements                 N
set_route_opt_target_endpoints         N
set_routing_rule                       N, U
set_rp_group_options                   N, U
set_safety_core_rule                   N, U
set_safety_error_code_rule             N, U
set_safety_logic_port_map              N, U
set_safety_register_rule               N, U
set_scaling_lib_group                  N
set_scenario_status                    N
set_scope                              N
set_segment_budget_constraints         N
set_self_gating_objects                N
set_self_gating_options                N
set_sense                              N
set_shaping_group_order                N, U
set_shaping_options                    N
set_signal_io_constraints              N
set_simstate_behavior                  N
set_site_array_stack_order             N, U
set_size_only                          N
set_snap_setting                       N, R
set_spfm_target                        N, U
set_stage                              N
set_starrc_in_design                   N
set_starrc_options                     N
set_stub_chain                         N, U
set_supernet_exceptions                N, U
set_supply_net_probability             N, U
set_svf                                N
set_switching_activity                 N, U
set_tap_boundary_wall_cell_rules       N, U
set_tap_package_model                  N
set_target_library_subset              N, U
set_technology                         N
set_temperature                        N
set_threshold_voltage_group_type       N
set_timing_derate                      N
set_timing_paths_disabled_blocks       N
set_topology_edge_shapes               N, U
set_track_constraint                   N, U
set_user_units                         N, R
set_variation                          N
set_via_def                            N, U
set_via_ladder_candidate               N
set_via_ladder_constraints             N, U
set_via_ladder_rules                   N, U
set_via_ladder_spacing                 N
set_view_switch_list                   N, U
set_virtual_pad                        N
set_voltage                            N
set_voltage_area                       N, U
set_voltage_area_shape                 N, U
set_vopt_range                         N
set_vopt_target                        N
set_vsdc                               N
set_vt_filler_rule                     N
set_working_design                     N, R
set_working_design_stack               N, R
set_working_ml_db_record               N
setup_design_for_auto_partition        N
shape_blocks                           N
signoff_calculate_hier_antenna_property N
signoff_check_design                   N
signoff_check_drc                      N
signoff_check_live_drc                 N
signoff_create_metal_fill              N
signoff_create_pg_augmentation         N
signoff_fix_drc                        N
signoff_fix_isolated_via               N
signoff_init_live_drc                  N
signoff_report_metal_density           N
signoff_set_live_drc_rules             N
sim_assertion_control                  N
sim_corruption_control                 N
sim_replay_control                     N
size_cell                              N, U
snap_cells_to_block_grid               N, U
snap_object_shapes                     N, U
snap_objects                           N, U
split_clock_cells                      N
split_constraints                      N
split_fanout                           N, U
split_macro_group                      N, U
split_multibit                         N, U
split_objects                          N, U
split_polygons                         N, R
split_rdl_routes                       N, U
spread_objects                         N, U
spread_spare_cells                     N, U
spread_wires                           N
start_auto_save                        N, R
start_busplan_gui                      N
start_python_window                    N, R
stop_auto_save                         N, R
swap_objects                           N, U
synthesize_clock_trees                 N
synthesize_clock_trunk_endpoints       N
synthesize_clock_trunk_setup_hier_context N
synthesize_clock_trunks                N
synthesize_multisource_clock_subtrees  N
synthesize_multisource_clock_taps      N
synthesize_multisource_global_clock_trees N
synthesize_regular_multisource_clock_trees N
test_macro                             N, U
train_pg_ml_model                      N, R
transform_polygons                     N, R
trim_pg_mesh                           N
trim_shapes                            N
uncommit_block                         N
undefine_user_attribute                N
undo                                   N
ungroup_cells                          N, U
uniquify                               N, U
uniquify_block                         N, U
uniquify_by_bump                       N
uniquify_topology_plans                N, U
unpack_macro_group                     N, U
unplace_group_repeaters                N
update_block_views                     N
update_clock_trunk_timing              N
update_constraint_mapping_file         N
update_cross_probing_files             N
update_feature_table                   N
update_indesign_activity               N
update_timing                          N
update_topology_node                   N, U
upf_version                            N
use_interface_cell                     N
verify_via_ladders                     N
view_qor_data                          N
voltage_opt                            N
watch_commands                         N
widen_wires                            N
write_aif                              N, R
write_app_options                      N, R
write_blackbox_timing_script           N
write_budgets                          N
write_busplans                         N
write_cell_expansion                   N
write_def                              N, R
write_default_pg_pattern               N
write_design_io                        N, U
write_dff_connections                  N
write_dff_trace_filters                N
write_dft_environment                  N
write_drc_error_data                   N
write_early_data_check_config          N
write_ems_rules                        N, R
write_feasibility_constraints          N
write_floorplan                        N
write_frame_options                    N, R
write_gds                              N, R
write_io_constraints                   N
write_ivm                              N
write_layer_map                        N, R
write_lef                              N
write_lib_package                      N
write_macro_relative_location          N, U
write_matching_types                   N
write_name_map                         N
write_net_estimation_rules             N
write_oasis                            N, R
write_parasitics                       N
write_physical_rules                   N, R
write_pin_constraints                  N
write_push_down_eco                    N
write_qor_data                         N
write_rde                              N
write_rh_file                          N, R
write_routes                           N, R
write_routing_constraints              N
write_rp_groups                        N, R
write_safety_register_script           N, R
write_saif                             N
write_sanity_check_point               N, U
write_script                           N
write_sdc                              N
write_sdf                              N
write_shadow_eco                       N
write_spare_ports_eco                  N
write_split_net_eco                    N
write_taps                             N
write_tech_file                        N
write_timing_file                      N, R
write_topology_constraints             N
write_topology_plans                   N, R
write_topology_report                  N, R
write_verilog                          N, R
write_virtual_pad_file                 N
icc2_shell> check_design
Error: Required argument '-checks' was not found (CMD-007)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> list_arguments
Error: unknown command 'list_arguments' (CMD-005)
icc2_shell> check_3d_design
Error: The design_type of the die "state_reg[1]" is not valid. (3DIC-014)
Error: Command should run on top level and current design should be a legal 3DIC design. (3DIC-040)
icc2_shell> check_boundary_cells
Information: Boundary cell placement rules are not set. (CHF-021)
icc2_shell> check_bufferability
Error: Missing required option(s) -nets, -net for check_bufferability. (MV-146)
icc2_shell> check_bump_spacing
Warning: No task is specified. (DPI-617)
1
icc2_shell> check_busplan_constraints
Error: Required argument 'buses' was not found (CMD-007)
icc2_shell> check_clock_gate_library_cell_availability
Warning: There are no Integrated Clock Gating library cells available for hierarchical cell top-level. (CGT-3302)
0
icc2_shell> check_netlist
****************************************
Report : check_netlist
        -cells
        -nets
        -ports
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Sat May  3 03:05:38 2025
****************************************
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FDP_V2LP_0P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OA31_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OA33_U_0P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_10. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_12. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_16. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_20. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_8. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_CDC_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_CDC_4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_ECO_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_ECO_4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_ECO_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_ECO_7. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_ECO_8. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_10. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_12. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_16. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_20. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_S_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_U_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_UCDC_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_DEL_L4D100_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_DEL_R2V2_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_DEL_R2V3_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_DEL_R2V3_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PECO_12. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PECO_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PECO_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PECO_4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PECO_8. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PS_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PS_1P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PS_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_BUF_PS_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_DEL_PR2V2_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOBUF_IW_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOBUF_IW_1P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOBUF_IW_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOBUF_IW_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_10. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_12. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_16. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_20. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_8. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_ECO_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_ECO_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_ECO_8. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_10. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_12. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_16. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_20. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_7. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_S_8. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOINV_IW_0P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOINV_IW_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOINV_IW_4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOINV_IW_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PECO_12. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PECO_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PECO_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PECO_4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PECO_8. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PS_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PS_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PS_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_INV_PS_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_NR2_ECO_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OR2_MM_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OAI21_1P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_ADDF_V2_0P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AO32_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OR2_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OA33_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OAI21_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OR2_MM_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_ADDF_V2_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_ADDF_V2_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AN2_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OA2BB2_V1_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AOI21_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OA2BB2_V1_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_NR2_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OR2_MM_1P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OR3_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_NR3_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AN3_0P75. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_AN4_1. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_NR2_0P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OR2_MM_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_OAI22_1P5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL16. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL32. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL4. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL5. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL64. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_ECO_12. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_ECO_15. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_ECO_18. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_ECO_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_ECO_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_ECO_6. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_ECO_9. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_NNWIV1Y2_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_NNWIV1Y2_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_NNWIY2_2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_NNWIY2_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_NNWSPACERY2_7. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_NNWVDDBRKY2_3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILLP2. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILLP3. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_SPACER_7. (DCHK-028)
Warning: The CIC_ADPCM_Wrapper design contains an unused reference, SAEDRVT14_FILL_Y2_3. (DCHK-028)
1
icc2_shell> check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 2469
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VSS Wires: 74
Number of VSS Vias: 2576
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 16
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VDD Wires: 75
Number of VDD Vias: 2668
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 16
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
icc2_shell> check_pg_drc
Command check_pg_drc started  at Sat May  3 03:06:27 2025
Command check_pg_drc finished at Sat May  3 03:06:28 2025
CPU usage for check_pg_drc: 0.47 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.47 seconds ( 0.00 hours)
Total number of errors found: 3880
   144 shorts on M1
   1113 insufficient spacings on M1
   1 insufficient spacing on M2
   2622 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> check_pg_missing_vias
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> check_routes
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.11 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.11 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2468 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   41  Alloctr   42  Proc 5589 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    9409
Checked 2/4 Partitions, Violations =    32977
Checked 3/4 Partitions, Violations =    52766
Checked 4/4 Partitions, Violations =    92111

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    92111
Checked 2/4 Partitions, Violations =    92111
Checked 3/4 Partitions, Violations =    92112
Checked 4/4 Partitions, Violations =    92112
Information: Filtered 38858 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DRC CHECK] Stage (MB): Used    9  Alloctr   10  Proc    0 
[DRC CHECK] Total (MB): Used  114  Alloctr  116  Proc 5589 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 61776 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30336
        Crossing top-cell boundary : 20
        Diff net spacing : 3524
        Diff net via-cut spacing : 1969
        Double pattern hard mask space : 5447
        Double pattern soft mask space : 70
        Edge-line via spacing : 1
        End of line enclosure : 9
        Less than minimum area : 999
        Less than minimum enclosed area : 27
        Less than minimum width : 30
        Local double pattern cycle : 855
        Off-grid : 1966
        Protrusion length : 293
        Same net spacing : 1064
        Same net via-cut spacing : 189
        Short : 13873


Total Wire Length =                    13366 micron
Total Number of Contacts =             19358
Total Number of Wires =                24201
Total Number of PtConns =              7104
Total Number of Routed Wires =       24201
Total Routed Wire Length =           11872 micron
Total Number of Routed Contacts =       19358
        Layer                 M1 :        993 micron
        Layer                 M2 :       2583 micron
        Layer                 M3 :       2156 micron
        Layer                 M4 :       3334 micron
        Layer                 M5 :       3092 micron
        Layer                 M6 :        943 micron
        Layer                 M7 :        265 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA67SQ_C :         73
        Via       VIA67SQ_C(rot) :          2
        Via              VIA67SQ :          1
        Via         VIA67SQ(rot) :         13
        Via        VIA67SQ_C_1x2 :          3
        Via        VIA67SQ_C_2x1 :         18
        Via          VIA67SQ_1x2 :          1
        Via          VIA67SQ_2x1 :          5
        Via            VIA56SQ_C :         98
        Via       VIA56SQ_C(rot) :        301
        Via              VIA56SQ :        145
        Via          VIA56SQ_1x2 :         13
        Via          VIA56SQ_2x1 :         83
        Via              VIA45SQ :          2
        Via         VIA45SQ(rot) :       2713
        Via          VIA45SQ_1x2 :          5
        Via          VIA45SQ_2x1 :         16
        Via            VIA34SQ_C :        674
        Via       VIA34SQ_C(rot) :         17
        Via          VIA34BAR1_C :          2
        Via          VIA34BAR2_C :          4
        Via              VIA34SQ :         41
        Via         VIA34SQ(rot) :          2
        Via       VIA3_34SQ(rot) :       3632
        Via   VIA34SQ_C(rot)_1x2 :          8
        Via          VIA34SQ_1x2 :          1
        Via            VIA23SQ_C :        118
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23BAR1_C :         29
        Via          VIA23BAR2_C :         13
        Via              VIA23SQ :         49
        Via         VIA23SQ(rot) :         16
        Via          VIA2_33SQ_C :       4762
        Via          VIA23_3SQ_C :        251
        Via        VIA23SQ_C_1x2 :          6
        Via      VIA23BAR1_C_1x2 :          2
        Via     VIA23SQ(rot)_1x2 :          7
        Via            VIA12SQ_C :        184
        Via       VIA12SQ_C(rot) :       5567
        Via          VIA12BAR1_C :        131
        Via     VIA12BAR1_C(rot) :         11
        Via            VIA12LG_C :         14
        Via       VIA12LG_C(rot) :          1
        Via              VIA12SQ :         19
        Via         VIA12SQ(rot) :         16
        Via       VIA12BAR2(rot) :          1
        Via     VIA1_32SQ_C(rot) :        286
        Via          VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (6230    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
        Weight 1     =  0.29% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (5239    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4372    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
        Weight 1     =  0.77% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.23% (2715    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
        Weight 1     = 15.00% (96      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.00% (544     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
        Weight 1     = 23.28% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.72% (89      vias)
 
  Total double via conversion rate    =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
 
  The optimized via conversion rate based on total routed via count =  0.87% (169 / 19358 vias)
 
    Layer VIA1       =  0.02% (1      / 6231    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (6230    vias)
    Layer VIA2       =  0.29% (15     / 5254    vias)
        Weight 1     =  0.29% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (5239    vias)
    Layer VIA3       =  0.21% (9      / 4381    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4372    vias)
    Layer VIA4       =  0.77% (21     / 2736    vias)
        Weight 1     =  0.77% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.23% (2715    vias)
    Layer VIA5       = 15.00% (96     / 640     vias)
        Weight 1     = 15.00% (96      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 85.00% (544     vias)
    Layer VIA6       = 23.28% (27     / 116     vias)
        Weight 1     = 23.28% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.72% (89      vias)
 


Verify Summary:

Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30336
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> check_routability

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==  Check for overlap of standard cells   ==
============================================
>>> Cell U1018 (reference=SAEDRVT14_AO21_U_0P5) at (29.0683 18.3910)_(29.6623 18.9910) overlap with
    cell U1019 (reference=SAEDRVT14_AO21_U_0P5) at (29.2639 17.8630)_(29.8579 18.4630)

>>> Cell U1072 (reference=SAEDRVT14_AO21_U_0P5) at (31.7542 21.5939)_(32.3482 22.1939) overlap with
    cell U1076 (reference=SAEDRVT14_AO21_U_0P5) at (32.1070 21.0129)_(32.7010 21.6129)


>>>>>> Detect 2 overlaps of standard cells
Error: The design is not legalized. Skip blocked port checkings. (ZRT-588)

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  ======= Design min-grid violations =======

  >>> Cell instance U1000 is off the X minimum grid at (21.0589 21.6506)
  >>> Cell instance U1000 is off the Y minimum grid at (21.0589 21.6506)
  >>> Cell instance U1013 is off the Y minimum grid at (20.5730 18.6608)
  >>> Cell instance U1015 is off the X minimum grid at (32.9175 2.4528)
  >>> Cell instance U1015 is off the Y minimum grid at (32.9175 2.4528)
  >>> Cell instance U1018 is off the X minimum grid at (29.6623 18.3910)
  >>> Cell instance U1019 is off the X minimum grid at (29.8579 17.8630)
  >>> Cell instance U1024 is off the Y minimum grid at (31.7450 16.4041)
  >>> Cell instance U1026 is off the X minimum grid at (32.5809 11.6579)
  >>> Cell instance U1026 is off the Y minimum grid at (32.5809 11.6579)
  >>> Cell instance U1030 is off the X minimum grid at (32.6274 1.5394)
  >>> Cell instance U1030 is off the Y minimum grid at (32.6274 1.5394)
  >>> Cell instance U1035 is off the X minimum grid at (31.4134 1.2247)
  >>> Cell instance U1035 is off the Y minimum grid at (31.4134 1.2247)
  >>> Cell instance U1042 is off the X minimum grid at (29.6535 0.7186)
  >>> Cell instance U1042 is off the Y minimum grid at (29.6535 0.7186)
  >>> Cell instance U1043 is off the X minimum grid at (32.6547 6.6962)
  >>> Cell instance U1043 is off the Y minimum grid at (32.6547 6.6962)
  >>> Cell instance U1044 is off the Y minimum grid at (32.8550 3.9457)
  >>> Cell instance U1045 is off the X minimum grid at (33.0471 9.7270)
  >>> Cell instance U1048 is off the X minimum grid at (33.0357 7.4431)
  >>> Cell instance U1048 is off the Y minimum grid at (33.0357 7.4431)
  >>> Cell instance U1072 is off the X minimum grid at (32.3482 21.5939)
  >>> Cell instance U1072 is off the Y minimum grid at (32.3482 21.5939)
  >>> Cell instance U1076 is off the Y minimum grid at (32.1070 21.0129)
  >>> Cell instance U1079 is off the X minimum grid at (31.2787 18.7612)
  >>> Cell instance U1079 is off the Y minimum grid at (31.2787 18.7612)
  >>> Cell instance U1841 is off the Y minimum grid at (28.4210 21.5508)

  >>>> Found 28 Design min-grid violations

>>>>>> Total of 28 min-grid violations


============================================
==    Check for out-of-boundary ports     ==
============================================
>>> Port DP_OP_85J1_126_8300/U4 VDD at (31.9260 14.3530)_(33.7120 14.4470) on layer M1 is out of boundary
>>> Port DP_OP_85J1_126_8300/U4 VSS at (31.9260 13.7530)_(33.7120 13.8470) on layer M1 is out of boundary
>>> Port DP_OP_85J1_126_8300/U3 VDD at (31.9260 15.5530)_(33.7120 15.6470) on layer M1 is out of boundary
>>> Port DP_OP_85J1_126_8300/U3 VSS at (31.9260 14.9530)_(33.7120 15.0470) on layer M1 is out of boundary
>>> Port DP_OP_85J1_126_8300/U2 VDD at (31.9260 17.9530)_(33.7120 18.0470) on layer M1 is out of boundary
>>> Port DP_OP_85J1_126_8300/U2 VSS at (31.9260 18.5530)_(33.7120 18.6470) on layer M1 is out of boundary
>>> Port intadd_2/U4 VDD at (30.1500 33.5530)_(31.9360 33.6470) on layer M1 is out of boundary
>>> Port DP_OP_85J1_126_8300/U8 VDD at (30.1500 -0.0470)_(31.9360 0.0470) on layer M1 is out of boundary
>>> Port enc/prePCM_reg[1] VDD at (31.8520 28.7530)_(33.7120 28.8470) on layer M1 is out of boundary
>>> Port enc/prePCM_reg[1] VSS at (31.8520 28.1530)_(33.7120 28.2470) on layer M1 is out of boundary
>>> Port enc/predictorSamp_reg[12] VDD at (19.5680 -0.0470)_(21.4280 0.0470) on layer M1 is out of boundary
>>> Port state_reg[0] VDD at (0.8460 33.5530)_(2.4840 33.6470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[1] VDD at (31.8520 20.3530)_(33.7120 20.4470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[1] VSS at (31.8520 20.9530)_(33.7120 21.0470) on layer M1 is out of boundary
>>> Port cic/input_register_reg[0] VDD at (3.3620 33.5530)_(5.2220 33.6470) on layer M1 is out of boundary
>>> Port enc/pcmSq_reg[1] VDD at (31.8520 26.3530)_(33.7120 26.4470) on layer M1 is out of boundary
>>> Port enc/pcmSq_reg[1] VSS at (31.8520 26.9530)_(33.7120 27.0470) on layer M1 is out of boundary
>>> Port enc/doneCounter_reg VDD at (31.8520 27.5530)_(33.7120 27.6470) on layer M1 is out of boundary
>>> Port enc/doneCounter_reg VSS at (31.8520 28.1530)_(33.7120 28.2470) on layer M1 is out of boundary
>>> Port enc/predictorSamp_reg[13] VDD at (23.8600 -0.0470)_(25.7200 0.0470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[16] VDD at (31.8520 17.9530)_(33.7120 18.0470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[16] VSS at (31.8520 17.3530)_(33.7120 17.4470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[17] VDD at (31.8520 19.1530)_(33.7120 19.2470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[17] VSS at (31.8520 18.5530)_(33.7120 18.6470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[18] VDD at (31.8520 23.9530)_(33.7120 24.0470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[18] VSS at (31.8520 24.5530)_(33.7120 24.6470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[2] VDD at (31.8520 19.1530)_(33.7120 19.2470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[2] VSS at (31.8520 19.7530)_(33.7120 19.8470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[6] VDD at (31.8520 13.1530)_(33.7120 13.2470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[6] VSS at (31.8520 12.5530)_(33.7120 12.6470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[7] VDD at (31.8520 10.7530)_(33.7120 10.8470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[7] VSS at (31.8520 11.3530)_(33.7120 11.4470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[10] VDD at (28.3740 -0.0470)_(30.2340 0.0470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[13] VDD at (31.8520 -0.0470)_(33.7120 0.0470) on layer M1 is out of boundary
>>> Port enc/dequantSamp_reg[13] VSS at (31.8520 0.5530)_(33.7120 0.6470) on layer M1 is out of boundary
>>> Port cic/section_out2_reg[1] VDD at (13.7220 33.5530)_(15.6560 33.6470) on layer M1 is out of boundary
>>> Port cic/section_out2_reg[19] VDD at (-0.0420 5.9530)_(1.8180 6.0470) on layer M1 is out of boundary
>>> Port cic/section_out2_reg[19] VSS at (-0.0420 6.5530)_(1.8180 6.6470) on layer M1 is out of boundary
>>> Port cic/section_out1_reg[14] VDD at (-0.0420 29.9530)_(1.8180 30.0470) on layer M1 is out of boundary
>>> Port cic/section_out1_reg[14] VSS at (-0.0420 30.5530)_(1.8180 30.6470) on layer M1 is out of boundary
>>> Port cic/section_out1_reg[15] VDD at (-0.0420 26.3530)_(1.8180 26.4470) on layer M1 is out of boundary
>>> Port cic/section_out1_reg[15] VSS at (-0.0420 26.9530)_(1.8180 27.0470) on layer M1 is out of boundary
>>> Port cic/section_out1_reg[19] VDD at (-0.0420 13.1530)_(1.8180 13.2470) on layer M1 is out of boundary
>>> Port cic/section_out1_reg[19] VSS at (-0.0420 13.7530)_(1.8180 13.8470) on layer M1 is out of boundary
>>> Port cic/cur_count_reg[0] VDD at (2.6220 -0.0470)_(4.4820 0.0470) on layer M1 is out of boundary
>>> Port cic/diff3_reg[15] VDD at (10.2440 -0.0470)_(12.1040 0.0470) on layer M1 is out of boundary
>>> Port cic/diff3_reg[16] VDD at (14.7580 -0.0470)_(16.6180 0.0470) on layer M1 is out of boundary
>>> Port cic/diff3_reg[17] VDD at (12.7600 -0.0470)_(14.6200 0.0470) on layer M1 is out of boundary
>>> Port cic/diff1_reg[18] VDD at (5.8040 -0.0470)_(7.7380 0.0470) on layer M1 is out of boundary
>>> Port cic/diff1_reg[19] VDD at (8.3940 -0.0470)_(10.2540 0.0470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[1] VDD at (31.8520 29.9530)_(33.7120 30.0470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[1] VSS at (31.8520 30.5530)_(33.7120 30.6470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[2] VDD at (31.8520 33.5530)_(33.7120 33.6470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[2] VSS at (31.8520 32.9530)_(33.7120 33.0470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[0] VDD at (31.8520 32.3530)_(33.7120 32.4470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[0] VSS at (31.8520 31.7530)_(33.7120 31.8470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[3] VDD at (31.8520 28.7530)_(33.7120 28.8470) on layer M1 is out of boundary
>>> Port enc/outPCM_reg[3] VSS at (31.8520 29.3530)_(33.7120 29.4470) on layer M1 is out of boundary
>>> Port cic/input_register_reg[1] VDD at (-0.0420 31.1530)_(1.8180 31.2470) on layer M1 is out of boundary
>>> Port cic/input_register_reg[1] VSS at (-0.0420 31.7530)_(1.8180 31.8470) on layer M1 is out of boundary
>>> Port enc/stepIndex_reg[3] VDD at (27.4860 33.5530)_(29.3460 33.6470) on layer M1 is out of boundary
>>> Port enc/stepIndex_reg[2] VDD at (25.7100 33.5530)_(27.5700 33.6470) on layer M1 is out of boundary
>>> Port U802 VDD at (4.3980 -0.0470)_(5.2220 0.0470) on layer M1 is out of boundary
>>> Port U808 VDD at (-0.0420 10.7530)_(0.8600 10.8470) on layer M1 is out of boundary
>>> Port U808 VSS at (-0.0420 10.1530)_(0.8600 10.2470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_1516 VDD at (-0.0420 17.9500)_(0.7080 18.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_1516 VSS at (-0.0420 17.3530)_(0.7080 17.4500) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_1002 VDD at (16.9780 -0.0470)_(17.3580 0.0470) on layer M1 is out of boundary
>>> Port U929 VDD at (32.7400 22.7530)_(33.7120 22.8470) on layer M1 is out of boundary
>>> Port U929 VSS at (32.7400 22.1530)_(33.7120 22.2470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_1941 VDD at (-0.0420 19.1530)_(1.3000 19.2470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_1941 VSS at (-0.0420 18.5530)_(1.3000 18.6470) on layer M1 is out of boundary
>>> Port U980 VDD at (21.3440 -0.0470)_(21.8720 0.0470) on layer M1 is out of boundary
>>> Port U993 VDD at (22.3800 -0.0470)_(22.9080 0.0470) on layer M1 is out of boundary
>>> Port U1045 VDD at (33.0051 10.2800)_(33.6821 10.3740) on layer M1 is out of boundary
>>> Port U1045 VSS at (33.0051 9.6800)_(33.6821 9.7740) on layer M1 is out of boundary
>>> Port U1048 VDD at (32.9937 7.9961)_(33.6707 8.0901) on layer M1 is out of boundary
>>> Port U1048 VSS at (32.9937 7.3961)_(33.6707 7.4901) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_1966 VDD at (-0.0420 15.5500)_(0.4120 15.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_1966 VSS at (-0.0420 14.9530)_(0.4120 15.0500) on layer M1 is out of boundary
>>> Port U1100 VDD at (-0.0420 14.3530)_(0.7820 14.4470) on layer M1 is out of boundary
>>> Port U1100 VSS at (-0.0420 14.9530)_(0.7820 15.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2487 VDD at (-0.0420 27.5530)_(0.8560 27.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2487 VSS at (-0.0420 26.9530)_(0.8560 27.0470) on layer M1 is out of boundary
>>> Port U1112 VDD at (32.7400 13.1530)_(33.7120 13.2470) on layer M1 is out of boundary
>>> Port U1112 VSS at (32.7400 13.7530)_(33.7120 13.8470) on layer M1 is out of boundary
>>> Port copt_h_inst_2660 VDD at (-0.0420 32.3530)_(0.6340 32.4470) on layer M1 is out of boundary
>>> Port copt_h_inst_2660 VSS at (-0.0420 31.7530)_(0.6340 31.8470) on layer M1 is out of boundary
>>> Port U1169 VDD at (-0.0420 23.9530)_(0.8600 24.0470) on layer M1 is out of boundary
>>> Port U1169 VSS at (-0.0420 23.3530)_(0.8600 23.4470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2490 VDD at (5.4340 33.5530)_(6.3320 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_633 VDD at (-0.0420 10.7530)_(0.5600 10.8470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_633 VSS at (-0.0420 11.3530)_(0.5600 11.4470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_2552 VDD at (1.4380 -0.0470)_(2.1140 0.2360) on layer M1 is out of boundary
>>> Port U1302 VDD at (18.7540 -0.0470)_(19.3560 0.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2385 VDD at (12.2420 33.5530)_(12.8440 33.6470) on layer M1 is out of boundary
>>> Port U1423 VDD at (20.6780 33.5530)_(21.2060 33.6470) on layer M1 is out of boundary
>>> Port U1426 VDD at (29.3360 33.5530)_(29.7160 33.6470) on layer M1 is out of boundary
>>> Port U1451 VDD at (29.6320 33.5530)_(30.2340 33.6470) on layer M1 is out of boundary
>>> Port U1512 VDD at (16.6780 33.5530)_(17.5060 33.6470) on layer M1 is out of boundary
>>> Port U1516 VDD at (-0.0420 3.5530)_(0.5600 3.6470) on layer M1 is out of boundary
>>> Port U1516 VSS at (-0.0420 4.1530)_(0.5600 4.2470) on layer M1 is out of boundary
>>> Port U1517 VDD at (33.1100 22.7530)_(33.7120 22.8470) on layer M1 is out of boundary
>>> Port U1517 VSS at (33.1100 23.3530)_(33.7120 23.4470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_2537 VDD at (17.8660 33.5530)_(18.2460 33.6470) on layer M1 is out of boundary
>>> Port U1528 VDD at (0.9940 -0.0470)_(1.5220 0.0470) on layer M1 is out of boundary
>>> Port U1540 VDD at (-0.0420 3.5530)_(0.4860 3.6470) on layer M1 is out of boundary
>>> Port U1540 VSS at (-0.0420 2.9530)_(0.4860 3.0470) on layer M1 is out of boundary
>>> Port U1571 VDD at (33.1100 25.1530)_(33.7120 25.2470) on layer M1 is out of boundary
>>> Port U1571 VSS at (33.1100 25.7530)_(33.7120 25.8470) on layer M1 is out of boundary
>>> Port U1573 VDD at (21.5660 33.5530)_(21.9460 33.6470) on layer M1 is out of boundary
>>> Port U1578 VDD at (-0.0420 1.1530)_(0.9300 1.2470) on layer M1 is out of boundary
>>> Port U1578 VSS at (-0.0420 1.7530)_(0.9300 1.8470) on layer M1 is out of boundary
>>> Port U1590 VDD at (20.0120 33.5530)_(20.6140 33.6470) on layer M1 is out of boundary
>>> Port U1603 VDD at (18.8280 33.5530)_(19.4300 33.6470) on layer M1 is out of boundary
>>> Port U1666 VDD at (33.2780 27.5530)_(33.7120 27.6470) on layer M1 is out of boundary
>>> Port U1666 VSS at (33.2780 26.9530)_(33.7120 27.0470) on layer M1 is out of boundary
>>> Port U1702 VDD at (19.7160 33.5530)_(20.0960 33.6470) on layer M1 is out of boundary
>>> Port U1713 VDD at (7.2840 33.5530)_(8.1120 33.6470) on layer M1 is out of boundary
>>> Port U1715 VDD at (33.3320 26.3530)_(33.7120 26.4470) on layer M1 is out of boundary
>>> Port U1715 VSS at (33.3320 25.7520)_(33.7120 25.8460) on layer M1 is out of boundary
>>> Port U1717 VDD at (18.3840 33.5530)_(18.8180 33.6470) on layer M1 is out of boundary
>>> Port U1743 VDD at (-0.0420 2.3530)_(0.9300 2.4470) on layer M1 is out of boundary
>>> Port U1743 VSS at (-0.0420 1.7530)_(0.9300 1.8470) on layer M1 is out of boundary
>>> Port U1754 VDD at (10.2440 33.5530)_(11.0680 33.6470) on layer M1 is out of boundary
>>> Port U1761 VDD at (18.3840 -0.0470)_(18.8180 0.0470) on layer M1 is out of boundary
>>> Port U1775 VDD at (6.7660 33.5530)_(7.2000 33.6470) on layer M1 is out of boundary
>>> Port U1787 VDD at (21.7880 33.5530)_(22.2220 33.6470) on layer M1 is out of boundary
>>> Port U1811 VDD at (19.1980 -0.0470)_(19.6320 0.0470) on layer M1 is out of boundary
>>> Port U1824 VDD at (6.4700 33.5500)_(6.9240 33.6470) on layer M1 is out of boundary
>>> Port U1839 VDD at (9.0600 33.5530)_(9.4940 33.6470) on layer M1 is out of boundary
>>> Port U1899 VDD at (17.7180 -0.0470)_(18.0980 0.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2529 VDD at (2.8440 33.5530)_(3.2980 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_2530 VDD at (2.4000 33.5500)_(2.8540 33.6470) on layer M1 is out of boundary
>>> Port U1951 VDD at (-0.0420 4.7530)_(0.3380 4.8470) on layer M1 is out of boundary
>>> Port U1951 VSS at (-0.0420 4.1520)_(0.3380 4.2460) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_2532 VDD at (24.6740 33.5530)_(25.2760 33.6470) on layer M1 is out of boundary
>>> Port U1957 VDD at (18.1620 -0.0470)_(18.5420 0.0470) on layer M1 is out of boundary
>>> Port U1961 VDD at (0.1060 -0.0470)_(0.4860 0.0470) on layer M1 is out of boundary
>>> Port U1964 VDD at (7.6540 -0.0470)_(8.4780 0.0470) on layer M1 is out of boundary
>>> Port U1980 VDD at (26.0800 -0.0470)_(26.9040 0.0470) on layer M1 is out of boundary
>>> Port U1990 VDD at (27.3380 -0.0470)_(28.1620 0.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2543 VDD at (23.7120 33.5530)_(24.2400 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_2544 VDD at (25.1920 33.5530)_(25.7940 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_3_2545 VDD at (23.3420 33.5530)_(23.7760 33.6470) on layer M1 is out of boundary
>>> Port U2033 VDD at (8.6900 33.5530)_(9.1440 33.6470) on layer M1 is out of boundary
>>> Port U2050 VDD at (33.3320 5.9530)_(33.7120 6.0470) on layer M1 is out of boundary
>>> Port U2050 VSS at (33.3320 6.5540)_(33.7120 6.6480) on layer M1 is out of boundary
>>> Port U2065 VDD at (-0.0420 28.7530)_(0.3380 28.8470) on layer M1 is out of boundary
>>> Port U2065 VSS at (-0.0420 29.3540)_(0.3380 29.4480) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_1151 VDD at (-0.0420 17.9530)_(0.5600 18.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_1151 VSS at (-0.0420 18.5530)_(0.5600 18.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_2546 VDD at (24.1560 33.5530)_(24.5360 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2547 VDD at (-0.0420 27.5530)_(0.4120 27.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2547 VSS at (-0.0420 28.1530)_(0.4120 28.2470) on layer M1 is out of boundary
>>> Port U2231 VDD at (21.2900 33.5530)_(21.7240 33.6470) on layer M1 is out of boundary
>>> Port U2276 VDD at (23.0460 -0.0470)_(23.7220 0.0470) on layer M1 is out of boundary
>>> Port U2277 VDD at (21.7880 -0.0470)_(22.4640 0.0470) on layer M1 is out of boundary
>>> Port copt_h_inst_2777 VDD at (15.5720 33.5530)_(16.1740 33.6470) on layer M1 is out of boundary
>>> Port copt_h_inst_2778 VDD at (0.0320 33.5530)_(0.6340 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_2548 VDD at (-0.0420 28.7500)_(0.4120 28.8470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_2548 VSS at (-0.0420 28.1530)_(0.4120 28.2500) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_987 VDD at (-0.0420 11.9530)_(1.0040 12.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_987 VSS at (-0.0420 11.3530)_(1.0040 11.4470) on layer M1 is out of boundary
>>> Port copt_h_inst_2686 VDD at (2.0300 -0.0470)_(2.6320 0.0470) on layer M1 is out of boundary
>>> Port ZBUF_53_inst_257 VDD at (10.9840 33.5530)_(11.5120 33.6470) on layer M1 is out of boundary
>>> Port ZBUF_106_inst_258 VDD at (11.4280 33.3790)_(12.3260 33.6470) on layer M1 is out of boundary
>>> Port copt_h_inst_2691 VDD at (-0.0420 14.3530)_(0.5600 14.4470) on layer M1 is out of boundary
>>> Port copt_h_inst_2691 VSS at (-0.0420 13.7530)_(0.5600 13.8470) on layer M1 is out of boundary
>>> Port ZBUF_78_inst_263 VDD at (9.5040 33.5530)_(10.1060 33.6470) on layer M1 is out of boundary
>>> Port copt_h_inst_2696 VDD at (-0.0420 2.3530)_(0.5600 2.4470) on layer M1 is out of boundary
>>> Port copt_h_inst_2696 VSS at (-0.0420 2.9530)_(0.5600 3.0470) on layer M1 is out of boundary
>>> Port copt_h_inst_2698 VDD at (12.2420 -0.0470)_(12.8440 0.0470) on layer M1 is out of boundary
>>> Port copt_h_inst_2712 VDD at (5.1380 -0.0470)_(5.8140 0.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_9_1621 VDD at (-0.0420 7.1530)_(0.8560 7.2470) on layer M1 is out of boundary
>>> Port ctmTdsLR_9_1621 VSS at (-0.0420 7.7530)_(0.8560 7.8470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_680 VDD at (-0.0420 20.3530)_(1.0040 20.4470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_680 VSS at (-0.0420 20.9530)_(1.0040 21.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2423 VDD at (-0.0420 21.5530)_(0.5600 21.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2423 VSS at (-0.0420 20.9530)_(0.5600 21.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2433 VDD at (-0.0420 11.9530)_(0.5600 12.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2433 VSS at (-0.0420 12.5540)_(0.5600 12.6480) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_890 VDD at (-0.0420 21.5530)_(0.4120 21.6500) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_890 VSS at (-0.0420 22.1500)_(0.4120 22.2470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_1987 VDD at (12.7600 33.5500)_(13.3620 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_2_1110 VDD at (16.2380 33.5530)_(16.6180 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2579 VDD at (22.2320 33.5530)_(22.7600 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_2582 VDD at (22.8240 33.5530)_(23.2040 33.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2477 VDD at (-0.0420 23.9530)_(0.6340 24.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_1_2477 VSS at (-0.0420 24.5530)_(0.6340 24.6470) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_1800 VDD at (-0.0420 25.1530)_(0.3380 25.2470) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_1800 VSS at (-0.0420 24.5520)_(0.3380 24.6460) on layer M1 is out of boundary
>>> Port ctmTdsLR_3_1899 VDD at (-0.0420 8.3530)_(0.8560 8.4470) on layer M1 is out of boundary
>>> Port ctmTdsLR_3_1899 VSS at (-0.0420 7.7530)_(0.8560 7.8470) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_1900 VDD at (-0.0420 8.3530)_(0.5600 8.4470) on layer M1 is out of boundary
>>> Port ctmTdsLR_4_1900 VSS at (-0.0420 8.9530)_(0.5600 9.0470) on layer M1 is out of boundary
>>> Port ctmTdsLR_3_2172 VDD at (-0.0420 13.1530)_(0.3380 13.2470) on layer M1 is out of boundary
>>> Port ctmTdsLR_3_2172 VSS at (-0.0420 12.5520)_(0.3380 12.6460) on layer M1 is out of boundary
>>> Port copt_h_inst_2732 VDD at (16.5340 -0.0470)_(17.0620 0.0470) on layer M1 is out of boundary
>>> Port copt_h_inst_2735 VDD at (0.4020 -0.0470)_(0.9300 0.0470) on layer M1 is out of boundary
>>> Port copt_h_inst_2737 VDD at (-0.0420 31.1530)_(0.4860 31.2470) on layer M1 is out of boundary
>>> Port copt_h_inst_2737 VSS at (-0.0420 30.5530)_(0.4860 30.6470) on layer M1 is out of boundary
>>> Port copt_h_inst_2750 VDD at (17.2740 -0.0470)_(17.8020 0.0470) on layer M1 is out of boundary
>>> Port copt_h_inst_2758 VDD at (8.0980 33.5530)_(8.6260 33.6470) on layer M1 is out of boundary
>>> Port copt_h_inst_2764 VDD at (-0.0420 22.7530)_(0.4860 22.8470) on layer M1 is out of boundary
>>> Port copt_h_inst_2764 VSS at (-0.0420 22.1530)_(0.4860 22.2470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x0y0 VDD at (-0.0450 -0.0470)_(0.1190 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x0y0 VSS at (-0.0450 0.5530)_(0.1190 0.6470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x740y0 VDD at (0.0290 -0.0470)_(0.1930 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x8880y0 VDD at (0.8430 -0.0470)_(1.0070 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x9620y0 VDD at (0.9170 -0.0470)_(1.0810 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x25900y0 VDD at (2.5450 -0.0470)_(2.7090 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x57720y0 VDD at (5.7270 -0.0470)_(5.8910 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x102120y0 VDD at (10.1670 -0.0470)_(10.3310 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x120620y0 VDD at (12.0170 -0.0470)_(12.1810 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x121360y0 VDD at (12.0910 -0.0470)_(12.2550 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x122100y0 VDD at (12.1650 -0.0470)_(12.3290 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x145780y0 VDD at (14.5330 -0.0470)_(14.6970 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x146520y0 VDD at (14.6070 -0.0470)_(14.7710 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x147260y0 VDD at (14.6810 -0.0470)_(14.8450 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x180560y0 VDD at (18.0110 -0.0470)_(18.1750 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x181300y0 VDD at (18.0850 -0.0470)_(18.2490 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x228660y0 VDD at (22.8210 -0.0470)_(22.9850 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x229400y0 VDD at (22.8950 -0.0470)_(23.0590 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x230140y0 VDD at (22.9690 -0.0470)_(23.1330 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x236800y0 VDD at (23.6350 -0.0470)_(23.7990 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x237540y0 VDD at (23.7090 -0.0470)_(23.8730 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x238280y0 VDD at (23.7830 -0.0470)_(23.9470 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL2!x256780y0 VDD at (25.6360 -0.0470)_(26.0160 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x259740y0 VDD at (25.9290 -0.0470)_(26.0930 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x260480y0 VDD at (26.0030 -0.0470)_(26.1670 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL2!x268620y0 VDD at (26.8200 -0.0470)_(27.2000 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x271580y0 VDD at (27.1130 -0.0470)_(27.2770 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x272320y0 VDD at (27.1870 -0.0470)_(27.3510 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x273060y0 VDD at (27.2610 -0.0470)_(27.4250 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL2!x281200y0 VDD at (28.0780 -0.0470)_(28.4580 0.0470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x0y6000 VDD at (-0.0450 1.1530)_(0.1190 1.2470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x0y6000 VSS at (-0.0450 0.5530)_(0.1190 0.6470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x335960y6000 VDD at (33.5510 1.1530)_(33.7150 1.2470) on layer M1 is out of boundary
>>> Port xofiller!SAEDRVT14_FILL_ECO_1!x335960y6000 VSS at (33.5510 0.5530)_(33.7150 0.6470) on layer M1 is out of boundary

>>>>>> Found 240 out-of-boundary ports

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 308

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================
Updating congestion ...
Updating congestion ...

>>> No over promoted nets.

End of check_routability
icc2_shell> check_placement_constraints
--------------
running check_placement_constraints
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 1.420800
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293230 (5.503 nominal)  MaxRC = 0.020201
1
icc2_shell> check_pin_placement
Warning: Didn't find any enabled planning block for check_pin_placement. (DPPA-268)
0 total number of pre-routes loaded
0 total number of vias loaded
0 total number of edges loaded
----------------------- Start Of Missing Pin Check ------------------------
------------------------ End Of Missing Pin Check -------------------------

-------------------- Start Of Technology Spacing Check --------------------
--------------------- End Of Technology Spacing Check ---------------------

------------------------ Start Of Pin Short Check -------------------------
------------------------- End Of Pin Short Check --------------------------

No violation has been found
***Summary***
---------------------------------------------------------------------------
Type of Violation        |                                            Count
-------------------------+-------------------------------------------------
Missing Pins             |                                               0
Pin Short                |                                               0
Technology Spacing       |                                               0
-------------------------+-------------------------------------------------
Total Violations         |                                               0
---------------------------------------------------------------------------
icc2_shell> check_shapes
Error: Must specify one of these options: ['-uncolored' | '-floating']. (CMD-004)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> check_shapes -uncolored
****************************************
Report : check_shapes report
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Sat May  3 03:10:46 2025
****************************************
--------------------------------------------------------------------------------
Reporting uncolored shapes
--------------------------------------------------------------------------------
Layer  Bbox                                           Object
--------------------------------------------------------------------------------
M1     {{5.0910 22.2760} {5.1250 22.5000}}            PATH_19_138
M1     {{29.6550 29.4950} {29.6890 30.1800}}          PATH_19_4221
M2     {{10.3330 5.6830} {11.1170 5.7170}}            PATH_21_0
M2     {{4.1830 11.6830} {4.3460 11.7170}}            PATH_21_1
M2     {{3.9330 11.6830} {4.2170 11.7170}}            PATH_21_2
M2     {{3.5830 10.4830} {3.9170 10.5170}}            PATH_21_3
M2     {{15.2830 20.0830} {15.4670 20.1170}}          PATH_21_4
M2     {{15.1120 20.0830} {15.3170 20.1170}}          PATH_21_5
M2     {{13.4040 19.4830} {13.6670 19.5170}}          PATH_21_6
M2     {{9.5830 26.0830} {9.9170 26.1170}}            PATH_21_7
M2     {{9.8830 26.0830} {9.9960 26.1170}}            PATH_21_8
M2     {{8.6830 26.6830} {9.0170 26.7170}}            PATH_21_9
M2     {{8.9830 26.6830} {9.0960 26.7170}}            PATH_21_10
M2     {{6.1330 21.8830} {6.3170 21.9170}}            PATH_21_11
M2     {{6.2830 21.8830} {6.4880 21.9170}}            PATH_21_12
M2     {{5.8330 20.6830} {5.8670 21.0170}}            PATH_21_13
M2     {{4.6330 21.8830} {5.8670 21.9170}}            PATH_21_14
M2     {{4.8640 20.6830} {5.1170 20.7170}}            PATH_21_15
M2     {{5.0830 20.6830} {5.3360 20.7170}}            PATH_21_16
M2     {{5.8330 21.5830} {5.8670 21.9170}}            PATH_21_17
M2     {{5.6830 21.5830} {5.8670 21.6170}}            PATH_21_18
M2     {{6.5830 24.8830} {6.8460 24.9170}}            PATH_21_19
M2     {{5.3830 20.0830} {5.5670 20.1170}}            PATH_21_20
M2     {{5.5330 20.0830} {5.5670 20.7170}}            PATH_21_21
M2     {{5.5330 20.0830} {5.8670 20.1170}}            PATH_21_22
M2     {{5.0830 21.8830} {5.4170 21.9170}}            PATH_21_23
M2     {{5.0040 21.8830} {5.1170 21.9170}}            PATH_21_24
M2     {{5.0830 20.6830} {5.6760 20.7170}}            PATH_21_25
M2     {{3.2830 20.3830} {3.3170 20.7170}}            PATH_21_26
M2     {{5.0830 20.6830} {5.1170 21.0170}}            PATH_21_27
M2     {{4.7830 20.9830} {5.1170 21.0170}}            PATH_21_28
M2     {{3.5830 20.0830} {3.6170 20.4170}}            PATH_21_29
M2     {{3.2830 20.3830} {3.6170 20.4170}}            PATH_21_30
M2     {{3.4330 18.8830} {3.4670 19.5170}}            PATH_21_31
M2     {{3.4330 19.4830} {3.9170 19.5170}}            PATH_21_32
M2     {{2.8330 21.2830} {3.3170 21.3170}}            PATH_21_33
M2     {{3.2830 21.2830} {3.3170 21.6170}}            PATH_21_34
M2     {{3.5830 21.8830} {4.1140 21.9170}}            PATH_21_35
M2     {{4.0800 21.8830} {4.2170 21.9170}}            PATH_21_36
M2     {{3.2830 20.9830} {3.3170 21.3170}}            PATH_21_37
M2     {{4.0800 18.8830} {4.6670 18.9170}}            PATH_21_38
M2     {{4.9330 19.4830} {4.9670 20.1170}}            PATH_21_39
M2     {{6.2830 21.8830} {6.3170 22.5170}}            PATH_21_40
M2     {{6.1820 22.4830} {6.3170 22.5170}}            PATH_21_41
M2     {{7.4830 21.8830} {7.5920 21.9170}}            PATH_21_42
M2     {{7.1790 21.8830} {7.5170 21.9170}}            PATH_21_43
M2     {{7.1790 21.2830} {7.3670 21.3170}}            PATH_21_44
M2     {{7.3330 21.2830} {7.5920 21.3170}}            PATH_21_45
M2     {{7.1040 24.2830} {7.3670 24.3170}}            PATH_21_46
M2     {{7.3330 23.0830} {7.3670 23.4170}}            PATH_21_47
M2     {{7.3330 23.3830} {7.3670 23.7170}}            PATH_21_48
M2     {{9.4330 16.4830} {9.4670 16.8170}}            PATH_21_49
M2     {{9.2830 16.7830} {9.4670 16.8170}}            PATH_21_50
M2     {{10.3330 14.9830} {10.3670 15.3170}}          PATH_21_52
M2     {{10.2320 14.9830} {10.3670 15.0170}}          PATH_21_53
M2     {{2.3040 12.2830} {2.7170 12.3170}}            PATH_21_54
M2     {{5.6830 12.8830} {5.8610 12.9170}}            PATH_21_55
M2     {{5.3890 12.8830} {5.5670 12.9170}}            PATH_21_56
M2     {{4.4830 14.6830} {4.9670 14.7170}}            PATH_21_57
M2     {{4.6330 14.0830} {4.9670 14.1170}}            PATH_21_58
M2     {{4.9330 14.0830} {5.0460 14.1170}}            PATH_21_59
M2     {{4.9330 15.2830} {5.4170 15.3170}}            PATH_21_60
M2     {{4.9330 14.6830} {4.9670 15.3170}}            PATH_21_61
M2     {{7.4830 18.2830} {7.9670 18.3170}}            PATH_21_62
M2     {{7.7040 15.8830} {7.9670 15.9170}}            PATH_21_63
M2     {{7.9330 17.0830} {8.3460 17.1170}}            PATH_21_64
M2     {{10.1830 17.9830} {10.2170 18.3170}}          PATH_21_65
M2     {{10.5540 17.6830} {10.8170 17.7170}}          PATH_21_66
M2     {{11.0830 18.5830} {11.1170 18.9170}}          PATH_21_67
M2     {{10.7830 18.5830} {11.1170 18.6170}}          PATH_21_68
M2     {{13.1830 17.0830} {13.6670 17.1170}}          PATH_21_69
M2     {{10.1830 17.0830} {10.2170 17.7170}}          PATH_21_70
M2     {{10.0330 17.0830} {10.2170 17.1170}}          PATH_21_71
M2     {{5.5330 11.3830} {5.5670 11.7170}}            PATH_21_72
M2     {{5.5330 11.3830} {5.7170 11.4170}}            PATH_21_73
M2     {{7.3330 12.2830} {7.3670 12.6170}}            PATH_21_74
M2     {{7.1830 12.5830} {7.3670 12.6170}}            PATH_21_75
M2     {{8.6830 12.2830} {9.0960 12.3170}}            PATH_21_76
M2     {{9.2830 11.6830} {9.6960 11.7170}}            PATH_21_77
M2     {{4.7890 15.2830} {4.9670 15.3170}}            PATH_21_78
M2     {{5.0830 15.2830} {5.2610 15.3170}}            PATH_21_79
M2     {{5.0830 14.0830} {5.4960 14.1170}}            PATH_21_80
M2     {{5.9830 12.8830} {6.6170 12.9170}}            PATH_21_81
M2     {{6.2830 12.5830} {6.6170 12.6170}}            PATH_21_82
M2     {{6.2830 12.2830} {6.3170 12.6170}}            PATH_21_83
M2     {{5.3830 16.4830} {5.4170 16.8170}}            PATH_21_84
M2     {{5.3830 16.7830} {5.7170 16.8170}}            PATH_21_85
M2     {{7.3330 17.0830} {7.5920 17.1170}}            PATH_21_86
M2     {{7.1790 17.0830} {7.3670 17.1170}}            PATH_21_87
M2     {{7.9330 14.0830} {8.4170 14.1170}}            PATH_21_88
M2     {{8.0040 16.4830} {8.4170 16.5170}}            PATH_21_89
M2     {{10.3330 18.2830} {10.8170 18.3170}}          PATH_21_90
M2     {{10.3330 19.4830} {10.3670 19.9540}}          PATH_21_91
M2     {{11.3040 20.0830} {11.7170 20.1170}}          PATH_21_92
M2     {{11.3830 18.8830} {11.4170 19.2170}}          PATH_21_93
M2     {{1.7830 16.4830} {1.9670 16.5170}}            PATH_21_94
M2     {{1.9330 16.1830} {1.9670 16.5170}}            PATH_21_95
M2     {{1.9330 16.1830} {2.1170 16.2170}}            PATH_21_96
M2     {{1.9330 16.4830} {2.4170 16.5170}}            PATH_21_97
M2     {{2.0830 11.0830} {2.5670 11.1170}}            PATH_21_98

******* Summary of check_shapes *******
Number of uncolored shapes found = 40548. Only the top 100 are listed above.
1
icc2_shell> check_shapes -floating
****************************************
Report : check_shapes report
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Sat May  3 03:11:25 2025
****************************************
--------------------------------------------------------------------------------
Reporting floating shapes
--------------------------------------------------------------------------------
Layer         Bbox                                         Object
--------------------------------------------------------------------------------

******* Summary of check_shapes *******
Number of floating shapes found = 0. 
1
icc2_shell> check_physical_constraints
****************************************
Report : check_physical_constraints
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Sat May  3 03:12:01 2025
****************************************
Warning: The spacing of layer 'FIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'NWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DNW' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DIFF' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'PIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'NIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DIFF_15' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'PAD' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'SBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'PO' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA1' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA2' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA3' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA4' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA5' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA6' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA7' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA8' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'CPO' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'HVTIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'LVTIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M1PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M2PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M3PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M4PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M5PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M6PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M7PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M8PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M9PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'MRDL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'MRPIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'prBoundary' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'LOGO' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'IP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DIFF_25' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: Track 'TRACK_1' on layer 'M1' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_0' on layer 'M1' does not cross core area. (DCHK-051)
Information: The layer 'M2' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_3' on layer 'M2' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_2' on layer 'M2' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_5' on layer 'M3' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_4' on layer 'M3' does not cross core area. (DCHK-051)
Information: The layer 'M4' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_7' on layer 'M4' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_6' on layer 'M4' does not cross core area. (DCHK-051)
Information: The layer 'M5' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_9' on layer 'M5' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_8' on layer 'M5' does not cross core area. (DCHK-051)
Information: The layer 'M6' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_11' on layer 'M6' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_10' on layer 'M6' does not cross core area. (DCHK-051)
Information: The layer 'M7' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_13' on layer 'M7' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_12' on layer 'M7' does not cross core area. (DCHK-051)
Information: The layer 'M8' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_15' on layer 'M8' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_14' on layer 'M8' does not cross core area. (DCHK-051)
Information: The layer 'M9' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_17' on layer 'M9' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_16' on layer 'M9' does not cross core area. (DCHK-051)
Information: The layer 'MRDL' does not contain any PG shapes. (DCHK-104)
Warning: Track 'TRACK_19' on layer 'MRDL' does not cross core area. (DCHK-051)
Warning: Track 'TRACK_18' on layer 'MRDL' does not cross core area. (DCHK-051)
1
icc2_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6254 total shapes.
Layer M2: cached 0 shapes out of 8458 total shapes.
Layer M3: cached 92 shapes out of 7206 total shapes.
Cached 5244 vias out of 24602 total vias.

check_legality for block design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 168 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none  
  HVTIMP   HVTIMP     none   0.1000     none  
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.1500     none     none  
  HVTIMP   HVTIMP   0.1500   0.1000     none  
  HVTIMP   HVTIMP   0.1500   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.1000     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          2  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          2  TOTAL

TOTAL 2 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          2    Two objects overlap.
           0          0          2    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design CIC_ADPCM_Wrapper succeeded!


check_legality succeeded.

**************************

1
icc2_shell> check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Detected more than 20 short violations. Skip checking short violations
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y0. Net2: VSS. BBox: (0.1160 0.5600)(0.1190 0.6400). Layer: M1. (RT-586)
Information: Detected open violation for Net VDD. BBox: (-0.0420 -0.0520)(33.7120 33.6510). (RT-585)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y6000. Net2: VSS. BBox: (0.0000 0.5530)(0.1190 0.6470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y0. Net2: VSS. BBox: (0.0290 0.5530)(0.1930 0.6470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y0. Net2: VSS. BBox: (0.0290 0.5530)(0.1930 0.6470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y0. Net2: VSS. BBox: (0.0000 0.5530)(0.1190 0.6470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y0. Net2: VSS. BBox: (0.0000 0.5530)(0.1190 0.6470). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n1045. BBox: (0.4330 0.5530)(0.4670 0.6470). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y0. Net2: VDD. BBox: (0.0420 -0.0400)(0.1060 0.0400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y0. Net2: VDD. BBox: (0.0420 -0.0400)(0.1060 0.0400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y0. Net2: VDD. BBox: (0.0420 -0.0400)(0.1060 0.0400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y0. Net2: VDD. BBox: (0.0420 -0.0400)(0.1060 0.0400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x1480y6000. Net2: VSS. BBox: (0.1160 0.5600)(0.1800 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x1480y6000. Net2: VSS. BBox: (0.1160 0.5600)(0.1800 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y6000. Net2: VSS. BBox: (0.1160 0.5600)(0.1800 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y6000. Net2: VSS. BBox: (0.1160 0.5600)(0.1800 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y6000. Net2: VSS. BBox: (0.1160 0.5600)(0.1190 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y6000. Net2: VSS. BBox: (0.1160 0.5600)(0.1190 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y0. Net2: VSS. BBox: (0.1160 0.5600)(0.1800 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x740y0. Net2: VSS. BBox: (0.1160 0.5600)(0.1800 0.6400). Layer: M1. (RT-586)
Information: Detected short violation. Cell1: xofiller!SAEDRVT14_FILL_ECO_1!x0y0. Net2: VSS. BBox: (0.1160 0.5600)(0.1190 0.6400). Layer: M1. (RT-586)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
Warning: Port clk have no valid pin shapes. Skip this port. (RT-203)
Warning: Port slow_clk have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port block_enable have no valid pin shapes. Skip this port. (RT-203)
Warning: Port encPcm[3] have no valid pin shapes. Skip this port. (RT-203)
Warning: Port encPcm[2] have no valid pin shapes. Skip this port. (RT-203)
Warning: Port encPcm[1] have no valid pin shapes. Skip this port. (RT-203)
Warning: Port encPcm[0] have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port pdm_in have no valid pin shapes. Skip this port. (RT-203)
Warning: Net pdm_in has less than 2 valid port. Skip open checking for this net. (RT-204)
Warning: Port outValid have no valid pin shapes. Skip this port. (RT-203)
Warning: Net outValid has less than 2 valid port. Skip open checking for this net. (RT-204)
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01
Information: Detected open violation for Net VSS. BBox: (-0.0420 0.0000)(33.7120 33.6000). (RT-585)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 2468.
Total number of short violations is 20.
Total number of open nets is 2.
Open nets are VSS VDD 
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
1
icc2_shell> redirect -file check_results.log {check_design check_netlist check_routes }
Error: Errors detected during redirect
        Use error_info for more info. (CMD-013)
icc2_shell> redirect -file check_results.log {
    check_design
    check_netlist
    check_routes
}
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> error_info
Extended error info:
0
    while executing
"check_design"
    invoked from within
"snps_CCI_builtin_redirect  -file  {check_results.log} {
    check_design
    check_netlist
    check_routes
}"
    invoked from within
"redirect -file check_results.log {
    check_design
    check_netlist
    check_routes
}"
 -- End Extended Error Info
icc2_shell> tee check_results.log
Error: unknown command 'tee' (CMD-005)
icc2_shell> list_blocks
Lib cic /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/work/cic tech current
  *>  0 CIC_ADPCM_Wrapper.design May-03-03:12 current
1
icc2_shell> source ../scripts/write_out.tcl
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
NEX:ERROR write_parasitics command failed, no directory ../results
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/write_out.tcl'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"write_parasitics -output ../results/cic.spef -no_name_mapping -compress -hierarchical -rde_corr -format spef"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/write_out.tcl" line 1)
 -- End Extended Error Info
icc2_shell> source ../scripts/write_out.tcl
Information: Design CIC_ADPCM_Wrapper has 2468 nets, 0 global routed, 2464 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.772549
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: extract design CIC_ADPCM_Wrapper
Information: The RC mode used is RDE for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../results/cic.spef.CIC_ADPCM_Wrapper.tlup_max_25.spef.gz 
spefName ../results/cic.spef.CIC_ADPCM_Wrapper.tlup_max_25.spef.gz, corner name slow 
NEX: write corner ID 1 parasitics to ../results/cic.spef.CIC_ADPCM_Wrapper.tlup_min_25.spef.gz 
spefName ../results/cic.spef.CIC_ADPCM_Wrapper.tlup_min_25.spef.gz, corner name fast 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
****************************************
Report : Reporting Mismatches
Version: S-2021.06-SP4
Date   : Sat May  3 03:43:16 2025
****************************************

==============================
Library : saed14rvt_tt0p8v25c
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_logical_port             23            23        0
lib_missing_physical_port            1             1         0
****************************************
Report : Reporting Mismatches
Version: S-2021.06-SP4
Date   : Sat May  3 03:43:16 2025
****************************************

==============================
Library : saed14rvt_tt0p8v25c
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_logical_port             23            23        0
lib_missing_physical_port            1             1         0
Warning: The string '$$VIA23SQ_C_0_0_2_1200_1200_2_1_0' is longer than 32 characters. Please use '-long_names' for proper output. (GDS-028)
Warning: The string '$$VIA23BAR1_C_0_0_2_1100_1400_2_1_0' is longer than 32 characters. Please use '-long_names' for proper output. (GDS-028)
Warning: The string '$$VIA23BAR1_C_0_0_1_1100_1400_2_1_0' is longer than 32 characters. Please use '-long_names' for proper output. (GDS-028)
1
icc2_shell> write_verilog ../results/CIC_ICC_compiled_nopg.v
1
icc2_shell> save_block -as saed14rvt_tt0p8v25c.ndm:CIC_ADPCM_Wrapper.design
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Error: Library 'saed14rvt_tt0p8v25c.ndm' is not found. (LIB-011)
icc2_shell> save_block -as cic:CIC_ADPCM_Wrapper.design
Information: Saving block 'cic:CIC_ADPCM_Wrapper.design'
NEX:WARNING RDE Data is not complete for a module CIC_ADPCM_Wrapper. We don't save it.
icc2_shell> save_block -as saed14rvt_tt0p8v25c_physical_only.ndm:CIC_ADPCM_Wrapper.design
Error: Library 'saed14rvt_tt0p8v25c_physical_only.ndm' is not found. (LIB-011)
icc2_shell> save_block -as saed14rvt_tt0p8v25c.ndm:CIC_ADPCM_Wrapper.design
Error: Library 'saed14rvt_tt0p8v25c.ndm' is not found. (LIB-011)
icc2_shell> save_block -as saed14rvt_tt0p8v25c.ndm:CIC_ADPCM_Wrapper.design
Error: Library 'saed14rvt_tt0p8v25c.ndm' is not found. (LIB-011)
icc2_shell> save_block cic:CIC_ADPCM_Wrapper
NEX:WARNING RDE Data is not complete for a module CIC_ADPCM_Wrapper. We don't save it.
Information: Saving block 'cic:CIC_ADPCM_Wrapper.design'
icc2_shell> t
Error: ambiguous command 't' matched 128 commands:
        (tclPkgSetup, tclPkgUnknown, tcl_findLibrary ...) (CMD-006)
icc2_shell> quit
Maximum memory usage for this session: 1419.20 MB
Maximum memory usage for this session including child processes: 2181.67 MB
CPU usage for this session:  50001 seconds ( 13.89 hours)
Elapsed time for this session:  94155 seconds ( 26.15 hours)
Thank you for using IC Compiler II.

