;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMP @102, -101
	SUB #102, -101
	DJN -10, @10
	SUB -103, <-120
	CMP #102, -101
	SUB @121, 106
	SUB <30, 9
	SUB -0, 0
	CMP #102, -101
	CMP #72, @200
	JMP @12, #200
	SLT -102, -10
	JMP @12, #200
	SUB #72, @200
	SUB -207, <-120
	SUB @-127, 100
	SUB #102, -101
	SLT 0, 29
	ADD 240, 60
	SUB @0, @2
	CMP #20, @103
	SUB 70, 100
	SUB -207, <-120
	SUB 12, @10
	SUB -0, @0
	SUB 70, 100
	SUB -0, @0
	SLT 0, -1
	SUB @-127, 100
	SUB 70, 100
	MOV -1, <-20
	SUB 700, 3
	SLT -102, -10
	SUB 700, 3
	ADD #270, <0
	SUB -207, <-120
	SUB 700, 3
	SUB -0, @0
	SPL 0, <332
	SPL 0, <2
	SPL 0, <2
	SLT 721, -0
	SPL 0, <332
	SPL 0, <332
	MOV -4, <-20
	SUB 101, <-201
	DJN 300, 90
