// Seed: 2605850509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  if ((1)) begin : LABEL_0
    id_6(
        id_1
    );
    always @(*) id_4 <= 1;
  end else begin : LABEL_0
    begin : LABEL_0
      initial
        if (id_2) id_5 <= 1'b0;
        else if (1'h0) if (id_3 - 1) #1 id_3 = 1;
    end
    wire id_7;
  end
  assign id_5 = !0 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  reg id_4;
  always id_4 <= 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
  supply1 id_5 = 1;
  assign id_2 = id_2;
  wire id_6, id_7, id_8, id_9, id_10;
endmodule
