# do test_vga.do 
# /share/jinz/MIPS/mips_sram_s3/syn_srcVGA_course611VGA_test_pong
# /usr/local/3rdparty/csce611/Altera_Sim_Lib
# /usr/local/3rdparty/csce611/Altera_Sim_Lib/verilog_libs
# /usr/local/3rdparty/csce611/Altera_Sim_Lib/vhdl_libs
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 6.6b Compiler 2010.05 May 21 2010
# -- Compiling module Display
# -- Compiling module VGA_Sync1
# ** Warning: ../VGA_Sync.v(60): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../VGA_Sync.v(82): [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../VGA_Sync.v(91): [RDGN] - Redundant digits in numeric literal.
# -- Compiling module TestBench
# 
# Top level modules:
# 	Display
# 	VGA_Sync1
# 	TestBench
# Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity test_vga
# -- Loading package std_logic_unsigned
# -- Compiling architecture struct of test_vga
# -- Compiling entity display_if
# -- Compiling architecture struct of display_if
# -- Compiling entity vmem8192x15
# -- Compiling architecture vmem8192x15 of vmem8192x15
# -- Compiling entity vga_pll
# -- Compiling architecture syn of vga_pll
# vsim -L altera_mf_ver -L cycloneii_ver -L lpm_ver -L altera_mf -L cycloneii -L lpm -voptargs=+acc -t ps work.TestBench 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.6b May 21 2010 Linux 2.6.31-22-generic
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.TestBench(fast)
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.display_if(struct)#1
# Loading work.Display(fast)
# Loading work.vmem8192x15(vmem8192x15)#1
# Loading work.vga_pll(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading std.textio(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_stratixii_pll(vital_pll)#2
# Loading altera_mf.arm_m_cntr(behave)#1
# Loading altera_mf.arm_n_cntr(behave)#1
# Loading altera_mf.arm_scale_cntr(behave)#1
# Loading work.VGA_Sync1(fast)
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /TestBench/Display_IF/u_3/altpll_component/cycloneii_altpll/m3
# ** Warning: Illegal value 'X' detected on ARESET input
#    Time: 0 ps  Iteration: 2  Instance: /TestBench/Display_IF/u_3/altpll_component/cycloneii_altpll/m3
# ** Note: Cyclone II PLL was reset
#    Time: 0 ps  Iteration: 3  Instance: /TestBench/Display_IF/u_3/altpll_component/cycloneii_altpll/m3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 38817 ps  Iteration: 6  Instance: /TestBench/Display_IF/u_3/altpll_component/cycloneii_altpll/m3
# modelsim.ini
# test_vga.do
# transcript
# vsim.wlf
# work
