// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2044[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<184>;
	.reg .b16 	%rs<265>;
	.reg .b32 	%r<2551>;
	.reg .f32 	%f<721>;
	.reg .b64 	%rd<162>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r105, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd45, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r112, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r112, 33407;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r113, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r113, 66815;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r106, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r114, %r2, 9;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r115, %r114, %r1;
	or.b32  	%r116, %r115, %r4;
	mul.wide.u32 	%rd50, %r116, 4;
	add.s64 	%rd5, %rd4, %rd50;
	mov.u32 	%r117, 1;
	st.global.u32 	[%rd5], %r117;
	setp.gt.u32 	%p3, %r106, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r107, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r107, %r106;
	setp.gt.s32 	%p5, %r107, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r108, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r118, %r107, %r106;
	and.b32  	%r119, %r118, 255;
	setp.ne.s32 	%p7, %r119, 0;
	setp.gt.u32 	%p8, %r108, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r109, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r109, %r108;
	setp.gt.s32 	%p11, %r109, 1023;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	not.b32 	%r120, %r108;
	add.s32 	%r121, %r120, %r109;
	and.b32  	%r122, %r121, 3;
	setp.eq.s32 	%p13, %r122, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r110, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r110, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r111, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r110, %r111;
	setp.lt.s32 	%p16, %r111, 385;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass188
	bfe.u32 	%r59, %r1, 2, 1;
	shr.u32 	%r60, %r1, 4;
	shl.b32 	%r129, %r60, 1;
	shl.b32 	%r130, %r59, 2;
	shl.b32 	%r131, %r1, 3;
	and.b32  	%r132, %r131, 24;
	or.b32  	%r133, %r130, %r132;
	or.b32  	%r134, %r129, %r133;
	bfe.u32 	%r135, %r1, 3, 1;
	or.b32  	%r62, %r135, %r134;
	shl.b32 	%r63, %r62, 1;
	or.b32  	%r136, %r63, -255;
	cvt.rn.f32.s32 	%f46, %r136;
	mov.f32 	%f47, 0f44008000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f720, 0f3F800000;
	mov.f32 	%f713, %f720;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L611
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r144, %f74;
	and.b32  	%r145, %r144, -2147483648;
	or.b32  	%r146, %r145, 1056964608;
	mov.b32 	%f75, %r146;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r147, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r148, %r147, 1;
	setp.eq.b32 	%p26, %r148, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r149, %r147, 2;
	setp.eq.s32 	%p27, %r149, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f713, %f99, %f100;
$L__BB0_15:                             // %L615
	or.b32  	%r150, %r63, -191;
	cvt.rn.f32.s32 	%f104, %r150;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f714, %f720;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L629
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r158, %f132;
	and.b32  	%r159, %r158, -2147483648;
	or.b32  	%r160, %r159, 1056964608;
	mov.b32 	%f133, %r160;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r161, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r162, %r161, 1;
	setp.eq.b32 	%p37, %r162, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r163, %r161, 2;
	setp.eq.s32 	%p38, %r163, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f714, %f157, %f158;
$L__BB0_17:                             // %L633
	or.b32  	%r167, %r63, -127;
	cvt.rn.f32.s32 	%f163, %r167;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f715, %f720;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L709
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r175, %f191;
	and.b32  	%r176, %r175, -2147483648;
	or.b32  	%r177, %r176, 1056964608;
	mov.b32 	%f192, %r177;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r178, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r179, %r178, 1;
	setp.eq.b32 	%p48, %r179, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r180, %r178, 2;
	setp.eq.s32 	%p49, %r180, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f715, %f216, %f217;
$L__BB0_19:                             // %L713
	or.b32  	%r181, %r63, -63;
	cvt.rn.f32.s32 	%f221, %r181;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f716, %f720;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L727
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r189, %f249;
	and.b32  	%r190, %r189, -2147483648;
	or.b32  	%r191, %r190, 1056964608;
	mov.b32 	%f250, %r191;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r192, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r193, %r192, 1;
	setp.eq.b32 	%p59, %r193, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r194, %r192, 2;
	setp.eq.s32 	%p60, %r194, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f716, %f274, %f275;
$L__BB0_21:                             // %L731
	or.b32  	%r198, %r63, 1;
	cvt.rn.f32.s32 	%f280, %r198;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f717, %f720;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L807
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r206, %f308;
	and.b32  	%r207, %r206, -2147483648;
	or.b32  	%r208, %r207, 1056964608;
	mov.b32 	%f309, %r208;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r209, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r210, %r209, 1;
	setp.eq.b32 	%p70, %r210, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r211, %r209, 2;
	setp.eq.s32 	%p71, %r211, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f717, %f333, %f334;
$L__BB0_23:                             // %L811
	or.b32  	%r212, %r63, 65;
	cvt.rn.f32.s32 	%f338, %r212;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f718, %f720;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L825
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r220, %f366;
	and.b32  	%r221, %r220, -2147483648;
	or.b32  	%r222, %r221, 1056964608;
	mov.b32 	%f367, %r222;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r223, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r224, %r223, 1;
	setp.eq.b32 	%p81, %r224, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r225, %r223, 2;
	setp.eq.s32 	%p82, %r225, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f718, %f391, %f392;
$L__BB0_25:                             // %L829
	or.b32  	%r229, %r63, 129;
	cvt.rn.f32.s32 	%f397, %r229;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f719, %f720;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L905
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r237, %f425;
	and.b32  	%r238, %r237, -2147483648;
	or.b32  	%r239, %r238, 1056964608;
	mov.b32 	%f426, %r239;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r240, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r241, %r240, 1;
	setp.eq.b32 	%p92, %r241, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r242, %r240, 2;
	setp.eq.s32 	%p93, %r242, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f719, %f450, %f451;
$L__BB0_27:                             // %L909
	or.b32  	%r243, %r63, 193;
	cvt.rn.f32.s32 	%f455, %r243;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L923
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r251, %f483;
	and.b32  	%r252, %r251, -2147483648;
	or.b32  	%r253, %r252, 1056964608;
	mov.b32 	%f484, %r253;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r254, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r255, %r254, 1;
	setp.eq.b32 	%p103, %r255, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r256, %r254, 2;
	setp.eq.s32 	%p104, %r256, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f720, %f508, %f509;
$L__BB0_29:                             // %L927
	setp.le.s32 	%p148, %r107, %r106;
	mov.u32 	%r2522, 0;
	@%p148 bra 	$L__BB0_40;
// %bb.30:                              // %L1522.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r137, %f51;
	mov.b32 	%r151, %f109;
	mov.b32 	%r168, %f168;
	mov.b32 	%r182, %f226;
	mov.b32 	%r199, %f285;
	mov.b32 	%r213, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r138, %r137, -2147483648;
	and.b32  	%r152, %r151, -2147483648;
	and.b32  	%r169, %r168, -2147483648;
	and.b32  	%r183, %r182, -2147483648;
	and.b32  	%r200, %r199, -2147483648;
	and.b32  	%r214, %r213, -2147483648;
	mov.b32 	%r230, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r139, %r138, 1056964608;
	or.b32  	%r153, %r152, 1056964608;
	or.b32  	%r170, %r169, 1056964608;
	or.b32  	%r184, %r183, 1056964608;
	or.b32  	%r201, %r200, 1056964608;
	or.b32  	%r215, %r214, 1056964608;
	and.b32  	%r231, %r230, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r139;
	mov.b32 	%f110, %r153;
	mov.b32 	%f169, %r170;
	mov.b32 	%f227, %r184;
	mov.b32 	%f286, %r201;
	mov.b32 	%f344, %r215;
	or.b32  	%r232, %r231, 1056964608;
	mov.b32 	%r244, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r232;
	and.b32  	%r245, %r244, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r246, %r245, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r246;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	cvt.rzi.s32.f32 	%r140, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r154, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r171, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r185, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r202, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r216, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	shl.b32 	%r54, %r2, 6;
	and.b32  	%r55, %r1, 2;
	add.s32 	%r141, %r140, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r155, %r154, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r172, %r171, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r186, %r185, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r203, %r202, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r217, %r216, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r233, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	shl.b32 	%r51, %r1, 1;
	and.b32  	%r56, %r1, 16;
	or.b32  	%r123, %r55, %r54;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r142, %r141, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r156, %r155, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r173, %r172, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r187, %r186, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r204, %r203, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r218, %r217, 1;
	add.s32 	%r234, %r233, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	shl.b32 	%r49, %r1, 2;
	and.b32  	%r52, %r51, 8;
	or.b32  	%r124, %r123, %r56;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r142, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r156, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r173, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r187, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r204, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r218, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r235, %r234, 1;
	cvt.rzi.s32.f32 	%r247, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r50, %r49, 4;
	or.b32  	%r125, %r124, %r52;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r143, %r141, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r157, %r155, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r174, %r172, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r188, %r186, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r205, %r203, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r219, %r217, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r235, 1;
	add.s32 	%r248, %r247, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	and.b32  	%r53, %r49, 32;
	or.b32  	%r126, %r125, %r50;
	setp.eq.s32 	%p22, %r143, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r157, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r174, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r188, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r205, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r219, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r236, %r234, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r249, %r248, 1;
	or.b32  	%r127, %r126, %r53;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r236, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r249, 1;
	bfe.u32 	%r128, %r127, 1, 10;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r250, %r248, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd51, %r128, 4;
	mul.f32 	%f102, %f713, %f43;
	mov.f32 	%f103, 0f42800000;
	mul.f32 	%f160, %f714, %f5;
	mul.f32 	%f219, %f715, %f10;
	mul.f32 	%f277, %f716, %f16;
	mul.f32 	%f336, %f717, %f21;
	mul.f32 	%f394, %f718, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r250, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd52, %rd1, %rd51;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f719, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r57, [%rd52];
	shr.u32 	%r58, %r1, 1;
	shr.u32 	%r61, %r1, 3;
	mov.b32 	%r166, %f162;
	mov.b32 	%r165, %f3;
	mov.b32 	%r197, %f279;
	mov.b32 	%r196, %f14;
	mov.b32 	%r228, %f396;
	mov.b32 	%r227, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r164, %r166, %r165;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r195, %r197, %r196;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r226, %r228, %r227;
	// end inline asm
	mul.f32 	%f510, %f720, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r259, %f512;
	mov.b32 	%r258, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r257, %r259, %r258;
	// end inline asm
	mul.lo.s32 	%r296, %r62, 63;
	and.b32  	%r297, %r296, 127;
	cvt.rn.f32.s32 	%f513, %r297;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r298, %f515;
	and.b32  	%r299, %r298, -2147483648;
	or.b32  	%r300, %r299, 1056964608;
	mov.b32 	%f516, %r300;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r301, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r302, %r301, 1;
	setp.eq.b32 	%p108, %r302, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r303, %r301, 2;
	setp.eq.s32 	%p109, %r303, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r304, %r301, 1;
	and.b32  	%r305, %r304, 2;
	setp.eq.s32 	%p110, %r305, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r306, %r296, 96;
	and.b32  	%r307, %r306, 127;
	cvt.rn.f32.s32 	%f547, %r307;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r308, %f549;
	and.b32  	%r309, %r308, -2147483648;
	or.b32  	%r310, %r309, 1056964608;
	mov.b32 	%f550, %r310;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r311, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r312, %r311, 1;
	setp.eq.b32 	%p115, %r312, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r313, %r311, 2;
	setp.eq.s32 	%p116, %r313, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r314, %r311, 1;
	and.b32  	%r315, %r314, 2;
	setp.eq.s32 	%p117, %r315, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r261, %f546;
	mov.b32 	%r262, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r260, %r262, %r261;
	// end inline asm
	mov.b32 	%r264, %f543;
	mov.b32 	%r265, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r263, %r265, %r264;
	// end inline asm
	and.b32  	%r316, %r61, 2;
	and.b32  	%r317, %r58, 4;
	or.b32  	%r318, %r59, %r316;
	or.b32  	%r319, %r318, %r317;
	and.b32  	%r320, %r51, 6;
	mul.lo.s32 	%r321, %r319, %r320;
	and.b32  	%r322, %r321, 14;
	cvt.rn.f32.s32 	%f580, %r322;
	mov.f32 	%f581, 0f41000000;
	div.approx.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f582, %f582;
	mov.b32 	%r323, %f583;
	and.b32  	%r324, %r323, -2147483648;
	or.b32  	%r325, %r324, 1056964608;
	mov.b32 	%f584, %r325;
	add.f32 	%f585, %f583, %f584;
	cvt.rzi.f32.f32 	%f586, %f585;
	abs.f32 	%f587, %f583;
	setp.gt.f32 	%p120, %f587, 0f4B000000;
	selp.f32 	%f588, %f583, %f586, %p120;
	cvt.rzi.f32.f32 	%f589, %f583;
	setp.lt.f32 	%p121, %f587, 0f3F000000;
	selp.f32 	%f590, %f589, %f588, %p121;
	cvt.rzi.s32.f32 	%r326, %f590;
	fma.rn.f32 	%f591, %f590, 0fBF000000, %f582;
	mul.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f592, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f594, %f592, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f595, %f593, %f592, 0fC0A55DF6;
	fma.rn.f32 	%f596, %f594, %f592, 0f4081E0CF;
	fma.rn.f32 	%f597, %f592, %f591, 0f00000000;
	fma.rn.f32 	%f598, %f596, %f592, 0fC09DE9E6;
	fma.rn.f32 	%f599, %f595, %f597, 0f00000000;
	fma.rn.f32 	%f600, %f598, %f592, 0f3F800000;
	fma.rn.f32 	%f601, %f591, 0f40490FDB, %f599;
	and.b32  	%r327, %r326, 1;
	setp.eq.b32 	%p122, %r327, 1;
	selp.f32 	%f602, %f600, %f601, %p122;
	selp.f32 	%f603, %f601, %f600, %p122;
	and.b32  	%r328, %r326, 2;
	setp.eq.s32 	%p123, %r328, 0;
	neg.f32 	%f604, %f602;
	selp.f32 	%f605, %f602, %f604, %p123;
	add.s32 	%r329, %r326, 1;
	and.b32  	%r330, %r329, 2;
	setp.eq.s32 	%p124, %r330, 0;
	sub.f32 	%f606, %f71, %f603;
	selp.f32 	%f607, %f603, %f606, %p124;
	cvt.rzi.f32.f32 	%f608, %f582;
	setp.eq.f32 	%p125, %f608, %f582;
	mul.f32 	%f609, %f582, 0f00000000;
	selp.f32 	%f610, %f609, %f605, %p125;
	abs.f32 	%f611, %f582;
	setp.gt.f32 	%p126, %f611, 0f4B800000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32 	%f613, %f612, %f607, %p126;
	or.b32  	%r331, %r51, 8;
	mul.lo.s32 	%r332, %r319, %r331;
	and.b32  	%r333, %r332, 14;
	cvt.rn.f32.s32 	%f614, %r333;
	div.approx.f32 	%f615, %f614, %f581;
	add.f32 	%f616, %f615, %f615;
	mov.b32 	%r334, %f616;
	and.b32  	%r335, %r334, -2147483648;
	or.b32  	%r336, %r335, 1056964608;
	mov.b32 	%f617, %r336;
	add.f32 	%f618, %f616, %f617;
	cvt.rzi.f32.f32 	%f619, %f618;
	abs.f32 	%f620, %f616;
	setp.gt.f32 	%p127, %f620, 0f4B000000;
	selp.f32 	%f621, %f616, %f619, %p127;
	cvt.rzi.f32.f32 	%f622, %f616;
	setp.lt.f32 	%p128, %f620, 0f3F000000;
	selp.f32 	%f623, %f622, %f621, %p128;
	cvt.rzi.s32.f32 	%r337, %f623;
	fma.rn.f32 	%f624, %f623, 0fBF000000, %f615;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f626, %f625, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f627, %f625, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f626, %f625, 0fC0A55DF6;
	fma.rn.f32 	%f629, %f627, %f625, 0f4081E0CF;
	fma.rn.f32 	%f630, %f625, %f624, 0f00000000;
	fma.rn.f32 	%f631, %f629, %f625, 0fC09DE9E6;
	fma.rn.f32 	%f632, %f628, %f630, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f625, 0f3F800000;
	fma.rn.f32 	%f634, %f624, 0f40490FDB, %f632;
	and.b32  	%r338, %r337, 1;
	setp.eq.b32 	%p129, %r338, 1;
	selp.f32 	%f635, %f633, %f634, %p129;
	selp.f32 	%f636, %f634, %f633, %p129;
	and.b32  	%r339, %r337, 2;
	setp.eq.s32 	%p130, %r339, 0;
	neg.f32 	%f637, %f635;
	selp.f32 	%f638, %f635, %f637, %p130;
	add.s32 	%r340, %r337, 1;
	and.b32  	%r341, %r340, 2;
	setp.eq.s32 	%p131, %r341, 0;
	sub.f32 	%f639, %f71, %f636;
	selp.f32 	%f640, %f636, %f639, %p131;
	cvt.rzi.f32.f32 	%f641, %f615;
	setp.eq.f32 	%p132, %f641, %f615;
	mul.f32 	%f642, %f615, 0f00000000;
	selp.f32 	%f643, %f642, %f638, %p132;
	abs.f32 	%f644, %f615;
	setp.gt.f32 	%p133, %f644, 0f4B800000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32 	%f646, %f645, %f640, %p133;
	mov.b32 	%r267, %f613;
	mov.b32 	%r268, %f646;
	// begin inline asm
	cvt.rn.f16x2.f32 %r266, %r268, %r267;
	// end inline asm
	mov.b32 	%r270, %f610;
	mov.b32 	%r271, %f643;
	// begin inline asm
	cvt.rn.f16x2.f32 %r269, %r271, %r270;
	// end inline asm
	xor.b32  	%r291, %r270, -2147483648;
	xor.b32  	%r292, %r271, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r272, %r292, %r291;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r275, %r268, %r267;
	// end inline asm
	cvt.rn.f32.s32 	%f647, %r321;
	div.approx.f32 	%f648, %f647, %f103;
	add.f32 	%f649, %f648, %f648;
	mov.b32 	%r342, %f649;
	and.b32  	%r343, %r342, -2147483648;
	or.b32  	%r344, %r343, 1056964608;
	mov.b32 	%f650, %r344;
	add.f32 	%f651, %f649, %f650;
	cvt.rzi.f32.f32 	%f652, %f651;
	abs.f32 	%f653, %f649;
	setp.gt.f32 	%p134, %f653, 0f4B000000;
	selp.f32 	%f654, %f649, %f652, %p134;
	cvt.rzi.f32.f32 	%f655, %f649;
	setp.lt.f32 	%p135, %f653, 0f3F000000;
	selp.f32 	%f656, %f655, %f654, %p135;
	cvt.rzi.s32.f32 	%r345, %f656;
	fma.rn.f32 	%f657, %f656, 0fBF000000, %f648;
	mul.f32 	%f658, %f657, %f657;
	fma.rn.f32 	%f659, %f658, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f660, %f658, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f661, %f659, %f658, 0fC0A55DF6;
	fma.rn.f32 	%f662, %f660, %f658, 0f4081E0CF;
	fma.rn.f32 	%f663, %f658, %f657, 0f00000000;
	fma.rn.f32 	%f664, %f662, %f658, 0fC09DE9E6;
	fma.rn.f32 	%f665, %f661, %f663, 0f00000000;
	fma.rn.f32 	%f666, %f664, %f658, 0f3F800000;
	fma.rn.f32 	%f667, %f657, 0f40490FDB, %f665;
	and.b32  	%r346, %r345, 1;
	setp.eq.b32 	%p136, %r346, 1;
	selp.f32 	%f668, %f666, %f667, %p136;
	selp.f32 	%f669, %f667, %f666, %p136;
	and.b32  	%r347, %r345, 2;
	setp.eq.s32 	%p137, %r347, 0;
	neg.f32 	%f670, %f668;
	selp.f32 	%f671, %f668, %f670, %p137;
	add.s32 	%r348, %r345, 1;
	and.b32  	%r349, %r348, 2;
	setp.eq.s32 	%p138, %r349, 0;
	sub.f32 	%f672, %f71, %f669;
	selp.f32 	%f673, %f669, %f672, %p138;
	cvt.rzi.f32.f32 	%f674, %f648;
	setp.eq.f32 	%p139, %f674, %f648;
	mul.f32 	%f675, %f648, 0f00000000;
	selp.f32 	%f676, %f675, %f671, %p139;
	mov.b32 	%r350, %f676;
	abs.f32 	%f677, %f648;
	setp.gt.f32 	%p140, %f677, 0f4B800000;
	add.f32 	%f678, %f676, 0f3F800000;
	selp.f32 	%f679, %f678, %f673, %p140;
	shl.b32 	%r351, %r319, 3;
	add.s32 	%r352, %r321, %r351;
	cvt.rn.f32.s32 	%f680, %r352;
	div.approx.f32 	%f681, %f680, %f103;
	add.f32 	%f682, %f681, %f681;
	mov.b32 	%r353, %f682;
	and.b32  	%r354, %r353, -2147483648;
	or.b32  	%r355, %r354, 1056964608;
	mov.b32 	%f683, %r355;
	add.f32 	%f684, %f682, %f683;
	cvt.rzi.f32.f32 	%f685, %f684;
	abs.f32 	%f686, %f682;
	setp.gt.f32 	%p141, %f686, 0f4B000000;
	selp.f32 	%f687, %f682, %f685, %p141;
	cvt.rzi.f32.f32 	%f688, %f682;
	setp.lt.f32 	%p142, %f686, 0f3F000000;
	selp.f32 	%f689, %f688, %f687, %p142;
	cvt.rzi.s32.f32 	%r356, %f689;
	fma.rn.f32 	%f690, %f689, 0fBF000000, %f681;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f692, %f691, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f693, %f691, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f694, %f692, %f691, 0fC0A55DF6;
	fma.rn.f32 	%f695, %f693, %f691, 0f4081E0CF;
	fma.rn.f32 	%f696, %f691, %f690, 0f00000000;
	fma.rn.f32 	%f697, %f695, %f691, 0fC09DE9E6;
	fma.rn.f32 	%f698, %f694, %f696, 0f00000000;
	fma.rn.f32 	%f699, %f697, %f691, 0f3F800000;
	fma.rn.f32 	%f700, %f690, 0f40490FDB, %f698;
	and.b32  	%r357, %r356, 1;
	setp.eq.b32 	%p143, %r357, 1;
	selp.f32 	%f701, %f699, %f700, %p143;
	selp.f32 	%f702, %f700, %f699, %p143;
	and.b32  	%r358, %r356, 2;
	setp.eq.s32 	%p144, %r358, 0;
	neg.f32 	%f703, %f701;
	selp.f32 	%f704, %f701, %f703, %p144;
	add.s32 	%r359, %r356, 1;
	and.b32  	%r360, %r359, 2;
	setp.eq.s32 	%p145, %r360, 0;
	sub.f32 	%f705, %f71, %f702;
	selp.f32 	%f706, %f702, %f705, %p145;
	cvt.rzi.f32.f32 	%f707, %f681;
	setp.eq.f32 	%p146, %f707, %f681;
	mul.f32 	%f708, %f681, 0f00000000;
	selp.f32 	%f709, %f708, %f704, %p146;
	mov.b32 	%r361, %f709;
	abs.f32 	%f710, %f681;
	setp.gt.f32 	%p147, %f710, 0f4B800000;
	add.f32 	%f711, %f709, 0f3F800000;
	selp.f32 	%f712, %f711, %f706, %p147;
	mov.b32 	%r280, %f712;
	mov.b32 	%r279, %f679;
	// begin inline asm
	cvt.rn.f16x2.f32 %r278, %r280, %r279;
	// end inline asm
	xor.b32  	%r283, %r361, -2147483648;
	xor.b32  	%r282, %r350, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r281, %r283, %r282;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r284, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r287, %r271, %r270;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r290, %r292, %r291;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r293, %r268, %r267;
	// end inline asm
	and.b32  	%r363, %r49, 12;
	and.b32  	%r21, %r49, 16;
	add.s32 	%r364, %r2, %r110;
	shl.b32 	%r22, %r364, 5;
	and.b32  	%r23, %r49, 28;
	and.b32  	%r24, %r1, 8;
	shl.b32 	%r365, %r1, 4;
	or.b32  	%r366, %r24, %r365;
	shr.u32 	%r367, %r366, 2;
	and.b32  	%r368, %r367, 14;
	or.b32  	%r369, %r368, %r21;
	and.b32  	%r25, %r1, 4;
	and.b32  	%r370, %r4, 32;
	shr.u32 	%r371, %r3, 1;
	or.b32  	%r26, %r370, %r371;
	or.b32  	%r372, %r52, %r54;
	or.b32  	%r373, %r372, %r50;
	or.b32  	%r374, %r373, %r53;
	or.b32  	%r375, %r374, %r55;
	or.b32  	%r376, %r375, %r56;
	bfe.u32 	%r377, %r376, 1, 5;
	mul.lo.s32 	%r378, %r377, 65;
	add.s32 	%r379, %r26, %r378;
	or.b32  	%r27, %r26, 8;
	add.s32 	%r380, %r27, %r378;
	or.b32  	%r28, %r26, 16;
	add.s32 	%r381, %r28, %r378;
	or.b32  	%r29, %r26, 24;
	add.s32 	%r382, %r29, %r378;
	shl.b32 	%r383, %r3, 1;
	or.b32  	%r384, %r383, %r60;
	mul.lo.s32 	%r385, %r384, 65;
	add.s32 	%r386, %r385, %r21;
	add.s32 	%r387, %r386, %r368;
	mul.wide.u32 	%rd53, %r387, 4;
	mov.u64 	%rd54, shmem;
	add.s64 	%rd55, %rd54, 33408;
	add.s64 	%rd6, %rd55, %rd53;
	cvt.u64.u32 	%rd56, %r369;
	cvt.u64.u32 	%rd57, %r385;
	add.s64 	%rd58, %rd57, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd7, %rd55, %rd59;
	cvt.u64.u32 	%rd60, %r386;
	cvt.u64.u32 	%rd61, %r368;
	add.s64 	%rd62, %rd60, %rd61;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd8, %rd55, %rd63;
	shl.b32 	%r388, %r108, 16;
	add.s32 	%r389, %r388, -196608;
	shl.b32 	%r390, %r3, 2;
	and.b32  	%r391, %r54, 1984;
	or.b32  	%r392, %r61, %r390;
	or.b32  	%r393, %r392, %r391;
	shl.b32 	%r394, %r393, 5;
	or.b32  	%r30, %r394, %r363;
	cvt.s64.s32 	%rd9, %r389;
	or.b32  	%r31, %r30, %r21;
	bfe.s32 	%r395, %r3, 2, 1;
	and.b32  	%r396, %r395, 260;
	shr.u32 	%r397, %r56, 4;
	shr.u32 	%r398, %r3, 3;
	and.b32  	%r399, %r3, 1;
	neg.s32 	%r400, %r399;
	and.b32  	%r401, %r400, 1040;
	bfe.s32 	%r402, %r3, 1, 1;
	and.b32  	%r403, %r402, 520;
	add.s32 	%r404, %r401, %r369;
	mad.lo.s32 	%r405, %r397, 65, %r404;
	add.s32 	%r406, %r405, %r396;
	mad.lo.s32 	%r407, %r398, 130, %r406;
	add.s32 	%r408, %r407, %r403;
	mul.wide.u32 	%rd64, %r408, 4;
	add.s64 	%rd10, %rd54, %rd64;
	add.s32 	%r409, %r408, 32;
	mul.wide.u32 	%rd65, %r409, 4;
	add.s64 	%rd11, %rd54, %rd65;
	add.s32 	%r410, %r408, 1;
	mul.wide.u32 	%rd66, %r410, 4;
	add.s64 	%rd12, %rd54, %rd66;
	add.s32 	%r411, %r408, 33;
	mul.wide.u32 	%rd67, %r411, 4;
	add.s64 	%rd13, %rd54, %rd67;
	add.s32 	%r412, %r408, 2081;
	mul.wide.u32 	%rd68, %r412, 4;
	add.s64 	%rd14, %rd54, %rd68;
	add.s32 	%r413, %r408, 2113;
	mul.wide.u32 	%rd69, %r413, 4;
	add.s64 	%rd15, %rd54, %rd69;
	add.s32 	%r414, %r408, 2082;
	mul.wide.u32 	%rd70, %r414, 4;
	add.s64 	%rd16, %rd54, %rd70;
	add.s32 	%r415, %r408, 2114;
	mul.wide.u32 	%rd71, %r415, 4;
	add.s64 	%rd17, %rd54, %rd71;
	add.s32 	%r416, %r408, 4162;
	mul.wide.u32 	%rd72, %r416, 4;
	add.s64 	%rd18, %rd54, %rd72;
	add.s32 	%r417, %r408, 4194;
	mul.wide.u32 	%rd73, %r417, 4;
	add.s64 	%rd19, %rd54, %rd73;
	add.s32 	%r418, %r408, 4163;
	mul.wide.u32 	%rd74, %r418, 4;
	add.s64 	%rd20, %rd54, %rd74;
	add.s32 	%r419, %r408, 4195;
	mul.wide.u32 	%rd75, %r419, 4;
	add.s64 	%rd21, %rd54, %rd75;
	add.s32 	%r420, %r408, 6243;
	mul.wide.u32 	%rd76, %r420, 4;
	add.s64 	%rd22, %rd54, %rd76;
	add.s32 	%r421, %r408, 6275;
	mul.wide.u32 	%rd77, %r421, 4;
	add.s64 	%rd23, %rd54, %rd77;
	add.s32 	%r422, %r408, 6244;
	mul.wide.u32 	%rd78, %r422, 4;
	add.s64 	%rd24, %rd54, %rd78;
	add.s32 	%r423, %r408, 6276;
	mul.wide.u32 	%rd79, %r423, 4;
	add.s64 	%rd25, %rd54, %rd79;
	setp.eq.s32 	%p149, %r55, 0;
	selp.b32 	%r32, 0, 65, %p149;
	and.b32  	%r424, %r1, 1;
	neg.s32 	%r425, %r424;
	and.b32  	%r33, %r425, 130;
	cvt.u64.u32 	%rd80, %r21;
	add.s64 	%rd81, %rd80, %rd57;
	add.s64 	%rd82, %rd81, %rd61;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd83, %rd55;
	add.s64 	%rd26, %rd84, 8324;
	add.s64 	%rd27, %rd84, 16648;
	add.s64 	%rd28, %rd84, 24972;
	mul.wide.u32 	%rd85, %r382, 4;
	add.s64 	%rd29, %rd55, %rd85;
	mul.wide.u32 	%rd86, %r381, 4;
	add.s64 	%rd30, %rd55, %rd86;
	mul.wide.u32 	%rd87, %r380, 4;
	add.s64 	%rd31, %rd55, %rd87;
	mul.wide.u32 	%rd88, %r379, 4;
	add.s64 	%rd32, %rd55, %rd88;
	mov.u16 	%rs236, 25600;
	mov.u16 	%rs238, 21504;
	mov.u16 	%rs246, 18432;
	mov.u16 	%rs260, -14592;
	mov.u32 	%r2524, %r2522;
	mov.u32 	%r2525, %r2522;
	mov.u32 	%r2541, %r2522;
	mov.u32 	%r2540, %r2522;
	mov.u32 	%r2539, %r2522;
	mov.u32 	%r2538, %r2522;
	mov.u32 	%r2530, %r2522;
	mov.u32 	%r2531, %r2522;
	mov.u32 	%r2532, %r2522;
	mov.u32 	%r2533, %r2522;
	mov.u32 	%r2544, %r2522;
	mov.u32 	%r2545, %r2522;
	mov.u32 	%r46, %r2522;
	bra.uni 	$L__BB0_31;
$L__BB0_39:                             // %pass10254
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r2516, %r2523, %r31;
	or.b32  	%r2517, %r2516, 196608;
	cvt.s64.s32 	%rd142, %r2517;
	add.s64 	%rd143, %rd142, %rd9;
	shr.u64 	%rd144, %rd143, 39;
	add.s64 	%rd145, %rd143, %rd144;
	shr.s64 	%rd146, %rd145, 25;
	setp.lt.s64 	%p178, %rd143, 0;
	and.b64  	%rd147, %rd145, -33554432;
	setp.ne.s64 	%p179, %rd147, %rd143;
	and.pred  	%p180, %p178, %p179;
	selp.u64 	%rd148, 1, 0, %p180;
	sub.s64 	%rd149, %rd148, %rd146;
	shl.b64 	%rd150, %rd149, 25;
	add.s64 	%rd151, %rd150, %rd143;
	shl.b64 	%rd152, %rd151, 2;
	add.s64 	%rd153, %rd3, %rd152;
	st.global.v4.u32 	[%rd153], {%r101, %r103, %r102, %r104};
	setp.ne.s32 	%p181, %r46, 32512;
	add.s32 	%r46, %r46, 256;
	add.s32 	%r2518, %r46, %r106;
	setp.lt.s32 	%p182, %r2518, %r107;
	and.pred  	%p183, %p181, %p182;
	@%p183 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_40;
$L__BB0_31:                             // %L1522
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p150, %r24, 0;
	or.b32  	%r491, %r46, %r53;
	or.b32  	%r492, %r491, %r1;
	and.b32  	%r493, %r492, 32560;
	or.b32  	%r494, %r493, %r3;
	add.s32 	%r495, %r494, %r106;
	mul.lo.s32 	%r496, %r495, 12288;
	or.b32  	%r497, %r23, %r496;
	add.s32 	%r498, %r497, %r22;
	mul.hi.s32 	%r499, %r498, 715827883;
	shr.u32 	%r500, %r499, 31;
	shr.s32 	%r501, %r499, 26;
	add.s32 	%r502, %r501, %r500;
	setp.lt.s32 	%p151, %r498, 0;
	mul.lo.s32 	%r503, %r502, 402653184;
	setp.ne.s32 	%p152, %r503, %r498;
	and.pred  	%p153, %p151, %p152;
	selp.s32 	%r504, -1, 0, %p153;
	add.s32 	%r505, %r502, %r504;
	mad.lo.s32 	%r506, %r505, -402653184, %r498;
	mul.wide.s32 	%rd89, %r506, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.v4.u32 	{%r507, %r508, %r509, %r510}, [%rd90];
	or.b32  	%r511, %r494, 64;
	add.s32 	%r512, %r511, %r106;
	mul.lo.s32 	%r513, %r512, 12288;
	or.b32  	%r514, %r23, %r513;
	add.s32 	%r515, %r514, %r22;
	mul.hi.s32 	%r516, %r515, 715827883;
	shr.u32 	%r517, %r516, 31;
	shr.s32 	%r518, %r516, 26;
	add.s32 	%r519, %r518, %r517;
	setp.lt.s32 	%p154, %r515, 0;
	mul.lo.s32 	%r520, %r519, 402653184;
	setp.ne.s32 	%p155, %r520, %r515;
	and.pred  	%p156, %p154, %p155;
	selp.s32 	%r521, -1, 0, %p156;
	add.s32 	%r522, %r519, %r521;
	mad.lo.s32 	%r523, %r522, -402653184, %r515;
	mul.wide.s32 	%rd91, %r523, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.v4.u32 	{%r524, %r525, %r526, %r527}, [%rd92];
	or.b32  	%r528, %r494, 128;
	add.s32 	%r529, %r528, %r106;
	mul.lo.s32 	%r530, %r529, 12288;
	or.b32  	%r531, %r23, %r530;
	add.s32 	%r532, %r531, %r22;
	mul.hi.s32 	%r533, %r532, 715827883;
	shr.u32 	%r534, %r533, 31;
	shr.s32 	%r535, %r533, 26;
	add.s32 	%r536, %r535, %r534;
	setp.lt.s32 	%p157, %r532, 0;
	mul.lo.s32 	%r537, %r536, 402653184;
	setp.ne.s32 	%p158, %r537, %r532;
	and.pred  	%p159, %p157, %p158;
	selp.s32 	%r538, -1, 0, %p159;
	add.s32 	%r539, %r536, %r538;
	mad.lo.s32 	%r540, %r539, -402653184, %r532;
	mul.wide.s32 	%rd93, %r540, 4;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.v4.u32 	{%r541, %r542, %r543, %r544}, [%rd94];
	or.b32  	%r545, %r494, 192;
	add.s32 	%r546, %r545, %r106;
	mul.lo.s32 	%r547, %r546, 12288;
	or.b32  	%r548, %r23, %r547;
	add.s32 	%r549, %r548, %r22;
	mul.hi.s32 	%r550, %r549, 715827883;
	shr.u32 	%r551, %r550, 31;
	shr.s32 	%r552, %r550, 26;
	add.s32 	%r553, %r552, %r551;
	setp.lt.s32 	%p160, %r549, 0;
	mul.lo.s32 	%r554, %r553, 402653184;
	setp.ne.s32 	%p161, %r554, %r549;
	and.pred  	%p162, %p160, %p161;
	selp.s32 	%r555, -1, 0, %p162;
	add.s32 	%r556, %r553, %r555;
	mad.lo.s32 	%r557, %r556, -402653184, %r549;
	mul.wide.s32 	%rd95, %r557, 4;
	add.s64 	%rd96, %rd2, %rd95;
	ld.global.v4.u32 	{%r558, %r559, %r560, %r561}, [%rd96];
	selp.b32 	%r562, %r509, %r507, %p150;
	shfl.sync.bfly.b32	%r563, %r562, 8, 31, -1;
	selp.b32 	%r427, %r507, %r563, %p150;
	selp.b32 	%r428, %r563, %r509, %p150;
	selp.b32 	%r564, %r510, %r508, %p150;
	shfl.sync.bfly.b32	%r565, %r564, 8, 31, -1;
	selp.b32 	%r435, %r508, %r565, %p150;
	selp.b32 	%r436, %r565, %r510, %p150;
	selp.b32 	%r566, %r526, %r524, %p150;
	shfl.sync.bfly.b32	%r567, %r566, 8, 31, -1;
	selp.b32 	%r443, %r524, %r567, %p150;
	selp.b32 	%r444, %r567, %r526, %p150;
	selp.b32 	%r568, %r527, %r525, %p150;
	shfl.sync.bfly.b32	%r569, %r568, 8, 31, -1;
	selp.b32 	%r451, %r525, %r569, %p150;
	selp.b32 	%r452, %r569, %r527, %p150;
	selp.b32 	%r570, %r543, %r541, %p150;
	shfl.sync.bfly.b32	%r571, %r570, 8, 31, -1;
	selp.b32 	%r459, %r541, %r571, %p150;
	selp.b32 	%r460, %r571, %r543, %p150;
	selp.b32 	%r572, %r544, %r542, %p150;
	shfl.sync.bfly.b32	%r573, %r572, 8, 31, -1;
	selp.b32 	%r467, %r542, %r573, %p150;
	selp.b32 	%r468, %r573, %r544, %p150;
	selp.b32 	%r574, %r560, %r558, %p150;
	shfl.sync.bfly.b32	%r575, %r574, 8, 31, -1;
	selp.b32 	%r475, %r558, %r575, %p150;
	selp.b32 	%r476, %r575, %r560, %p150;
	selp.b32 	%r576, %r561, %r559, %p150;
	shfl.sync.bfly.b32	%r577, %r576, 8, 31, -1;
	selp.b32 	%r483, %r559, %r577, %p150;
	selp.b32 	%r484, %r577, %r561, %p150;
	mov.u32 	%r485, 21520;
	// begin inline asm
	prmt.b32 %r426, %r427, %r428, %r485;
	// end inline asm
	mov.u32 	%r489, 30258;
	// begin inline asm
	prmt.b32 %r430, %r427, %r428, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r434, %r435, %r436, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r438, %r435, %r436, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r442, %r443, %r444, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r446, %r443, %r444, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r450, %r451, %r452, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r454, %r451, %r452, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r458, %r459, %r460, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r462, %r459, %r460, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r466, %r467, %r468, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r470, %r467, %r468, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r474, %r475, %r476, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r478, %r475, %r476, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r482, %r483, %r484, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r486, %r483, %r484, %r489;
	// end inline asm
	st.shared.u32 	[%rd10], %r426;
	st.shared.u32 	[%rd11], %r430;
	st.shared.u32 	[%rd12], %r434;
	st.shared.u32 	[%rd13], %r438;
	st.shared.u32 	[%rd14], %r442;
	st.shared.u32 	[%rd15], %r446;
	st.shared.u32 	[%rd16], %r450;
	st.shared.u32 	[%rd17], %r454;
	st.shared.u32 	[%rd18], %r458;
	st.shared.u32 	[%rd19], %r462;
	st.shared.u32 	[%rd20], %r466;
	st.shared.u32 	[%rd21], %r470;
	st.shared.u32 	[%rd22], %r474;
	st.shared.u32 	[%rd23], %r478;
	st.shared.u32 	[%rd24], %r482;
	st.shared.u32 	[%rd25], %r486;
	bar.sync 	0;
	or.b32  	%r578, %r46, %r25;
	or.b32  	%r47, %r578, %r61;
	shr.u32 	%r2537, %r47, 6;
	mov.u64 	%rd158, %rd32;
	mov.u64 	%rd159, %rd31;
	mov.u64 	%rd160, %rd30;
	mov.u64 	%rd161, %rd29;
	mov.u32 	%r2542, %r2532;
	mov.u32 	%r2543, %r2533;
	mov.u32 	%r2546, %r2522;
	mov.u32 	%r2547, %r2531;
	mov.u32 	%r2548, %r2530;
	mov.u32 	%r2549, %r2525;
	mov.u32 	%r2550, %r2524;
$L__BB0_32:                             // %pass5622
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2533, %r2545;
	mov.u32 	%r2532, %r2544;
	mov.u32 	%r2531, %r2543;
	mov.u32 	%r2530, %r2542;
	mov.u32 	%r2524, %r2541;
	mov.u32 	%r2525, %r2540;
	mov.u32 	%r2541, %r2539;
	mov.u32 	%r2540, %r2538;
	add.s32 	%r2391, %r47, %r2546;
	bfe.s32 	%r2392, %r2391, 2, 1;
	and.b32  	%r2393, %r2392, 260;
	and.b32  	%r2394, %r2537, 3;
	mul.lo.s32 	%r2395, %r2394, 2081;
	and.b32  	%r2396, %r2391, 1;
	neg.s32 	%r2397, %r2396;
	and.b32  	%r2398, %r2397, 1040;
	bfe.s32 	%r2399, %r2391, 1, 1;
	and.b32  	%r2400, %r2399, 520;
	or.b32  	%r2401, %r26, %r2398;
	add.s32 	%r2402, %r2401, %r32;
	add.s32 	%r2403, %r2402, %r2393;
	add.s32 	%r2404, %r2403, %r2395;
	add.s32 	%r2405, %r2404, %r33;
	add.s32 	%r2406, %r2405, %r2400;
	mul.wide.u32 	%rd97, %r2406, 4;
	add.s64 	%rd99, %rd54, %rd97;
	ld.shared.u32 	%r2539, [%rd99];
	// begin inline asm
	mov.b32 %r584, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r595, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r583, %r2539, -2004318072;
	mov.u32 	%r582, 983055;
	// begin inline asm
	lop3.b32 %r581, %r582, %r583, %r584, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r585, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r586, %r584, %r585;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r589, %r581, %r586;
	// end inline asm
	mov.u32 	%r593, 15728880;
	// begin inline asm
	lop3.b32 %r592, %r593, %r583, %r595, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r596, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r597, %r595, %r596;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r600, %r592, %r597;
	// end inline asm
	shr.u32 	%r605, %r583, 8;
	// begin inline asm
	lop3.b32 %r603, %r582, %r605, %r584, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r607, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r608, %r584, %r607;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r611, %r603, %r608;
	// end inline asm
	// begin inline asm
	lop3.b32 %r614, %r593, %r605, %r595, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r618, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r619, %r595, %r618;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r622, %r614, %r619;
	// end inline asm
	// begin inline asm
	mov.b32 %r630, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r641, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r629, %r2550, -2004318072;
	// begin inline asm
	lop3.b32 %r627, %r582, %r629, %r630, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r631, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r632, %r630, %r631;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r635, %r627, %r632;
	// end inline asm
	// begin inline asm
	lop3.b32 %r638, %r593, %r629, %r641, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r642, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r643, %r641, %r642;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r646, %r638, %r643;
	// end inline asm
	shr.u32 	%r651, %r629, 8;
	// begin inline asm
	lop3.b32 %r649, %r582, %r651, %r630, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r653, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r654, %r630, %r653;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r657, %r649, %r654;
	// end inline asm
	// begin inline asm
	lop3.b32 %r660, %r593, %r651, %r641, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r664, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r665, %r641, %r664;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r668, %r660, %r665;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r673, %r164, %r635, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r679, %r164, %r646, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r685, %r164, %r657, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r691, %r164, %r668, %r2522;
	// end inline asm
	// begin inline asm
	mov.b32 %r700, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r711, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r699, %r2524, -2004318072;
	// begin inline asm
	lop3.b32 %r697, %r582, %r699, %r700, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r701, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r702, %r700, %r701;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r705, %r697, %r702;
	// end inline asm
	// begin inline asm
	lop3.b32 %r708, %r593, %r699, %r711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r712, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r713, %r711, %r712;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r716, %r708, %r713;
	// end inline asm
	shr.u32 	%r721, %r699, 8;
	// begin inline asm
	lop3.b32 %r719, %r582, %r721, %r700, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r723, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r724, %r700, %r723;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r727, %r719, %r724;
	// end inline asm
	// begin inline asm
	lop3.b32 %r730, %r593, %r721, %r711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r734, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r735, %r711, %r734;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r738, %r730, %r735;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r741, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r743, %r741, %r705, %r673;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r747, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r749, %r747, %r716, %r679;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r753, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r755, %r753, %r727, %r685;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r759, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r761, %r759, %r738, %r691;
	// end inline asm
	// begin inline asm
	mov.b32 %r770, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r781, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r769, %r2541, -2004318072;
	// begin inline asm
	lop3.b32 %r767, %r582, %r769, %r770, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r771, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r772, %r770, %r771;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r775, %r767, %r772;
	// end inline asm
	// begin inline asm
	lop3.b32 %r778, %r593, %r769, %r781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r782, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r783, %r781, %r782;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r786, %r778, %r783;
	// end inline asm
	shr.u32 	%r791, %r769, 8;
	// begin inline asm
	lop3.b32 %r789, %r582, %r791, %r770, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r793, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r794, %r770, %r793;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r797, %r789, %r794;
	// end inline asm
	// begin inline asm
	lop3.b32 %r800, %r593, %r791, %r781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r804, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r805, %r781, %r804;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r808, %r800, %r805;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r813, %r226, %r775, %r743;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r819, %r226, %r786, %r749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r825, %r226, %r797, %r755;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r831, %r226, %r808, %r761;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r835, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r866, %r835, %r589, %r813;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r841, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r863, %r841, %r600, %r819;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r847, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r875, %r847, %r611, %r825;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r853, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r872, %r853, %r622, %r831;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r859, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r861, %r859, %r863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r864, %r260, %r866, %r861;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r868, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r870, %r868, %r872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r873, %r260, %r875, %r870;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r877, %r263, %r866;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r880, %r260, %r863, %r877;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r884, %r263, %r875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r887, %r260, %r872, %r884;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r918, %r915}, {%r266, %r272, %r269, %r275}, {%r864, %r880}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r927, %r924}, {%r266, %r272, %r269, %r275}, {%r873, %r887}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r911, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r913, %r911, %r915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r916, %r278, %r918, %r913;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r920, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r922, %r920, %r924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r925, %r278, %r927, %r922;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r929, %r281, %r918;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r932, %r278, %r915, %r929;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r936, %r281, %r927;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r939, %r278, %r924, %r936;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r943, %r944}, {%r284, %r290, %r287, %r293}, {%r916, %r932}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r953, %r954}, {%r284, %r290, %r287, %r293}, {%r925, %r939}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r963, %r57, %r943;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r966, %r57, %r944;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r969, %r57, %r953;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r972, %r57, %r954;
	// end inline asm
	// begin inline asm
	mov.b32 %r975, {%rs260, %rs260};
	// end inline asm
	mov.u16 	%rs51, 18176;
	// begin inline asm
	mov.b32 %r976, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r977, %r963, %r975;
	// end inline asm
	// begin inline asm
	min.f16x2 %r980, %r977, %r976;
	// end inline asm
	// begin inline asm
	mov.b32 %r983, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r984, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r985, %r966, %r983;
	// end inline asm
	// begin inline asm
	min.f16x2 %r988, %r985, %r984;
	// end inline asm
	// begin inline asm
	mov.b32 %r991, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r992, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r993, %r969, %r991;
	// end inline asm
	// begin inline asm
	min.f16x2 %r996, %r993, %r992;
	// end inline asm
	// begin inline asm
	mov.b32 %r999, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1000, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1001, %r972, %r999;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1004, %r1001, %r1000;
	// end inline asm
	mov.u16 	%rs65, 26112;
	// begin inline asm
	mov.b32 %r1010, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1008, %r980, %r1010;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1011, %r988, %r1010;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1014, %r996, %r1010;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1017, %r1004, %r1010;
	// end inline asm
	mov.u32 	%r1023, 25152;
	// begin inline asm
	prmt.b32 %r1020, %r1008, %r1014, %r1023;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1024, %r1011, %r1017, %r1023;
	// end inline asm
	shl.b32 	%r1031, %r1024, 4;
	mov.u32 	%r1029, 252645135;
	// begin inline asm
	lop3.b32 %r1028, %r1029, %r1020, %r1031, 202;
	// end inline asm
	st.shared.u32 	[%rd158], %r1028;
	or.b32  	%r2407, %r27, %r2398;
	add.s32 	%r2408, %r2407, %r32;
	add.s32 	%r2409, %r2408, %r2393;
	add.s32 	%r2410, %r2409, %r2395;
	add.s32 	%r2411, %r2410, %r33;
	add.s32 	%r2412, %r2411, %r2400;
	mul.wide.u32 	%rd100, %r2412, 4;
	add.s64 	%rd101, %rd54, %rd100;
	ld.shared.u32 	%r2538, [%rd101];
	// begin inline asm
	mov.b32 %r1037, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1048, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1036, %r2538, -2004318072;
	// begin inline asm
	lop3.b32 %r1034, %r582, %r1036, %r1037, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1038, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1039, %r1037, %r1038;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1042, %r1034, %r1039;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1045, %r593, %r1036, %r1048, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1049, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1050, %r1048, %r1049;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1053, %r1045, %r1050;
	// end inline asm
	shr.u32 	%r1058, %r1036, 8;
	// begin inline asm
	lop3.b32 %r1056, %r582, %r1058, %r1037, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1060, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1061, %r1037, %r1060;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1064, %r1056, %r1061;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1067, %r593, %r1058, %r1048, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1071, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1072, %r1048, %r1071;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1075, %r1067, %r1072;
	// end inline asm
	// begin inline asm
	mov.b32 %r1083, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1094, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1082, %r2549, -2004318072;
	// begin inline asm
	lop3.b32 %r1080, %r582, %r1082, %r1083, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1084, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1085, %r1083, %r1084;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1088, %r1080, %r1085;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1091, %r593, %r1082, %r1094, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1095, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1096, %r1094, %r1095;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1099, %r1091, %r1096;
	// end inline asm
	shr.u32 	%r1104, %r1082, 8;
	// begin inline asm
	lop3.b32 %r1102, %r582, %r1104, %r1083, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1106, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1107, %r1083, %r1106;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1110, %r1102, %r1107;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1113, %r593, %r1104, %r1094, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1117, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1118, %r1094, %r1117;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1121, %r1113, %r1118;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1126, %r164, %r1088, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1132, %r164, %r1099, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1138, %r164, %r1110, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1144, %r164, %r1121, %r2522;
	// end inline asm
	// begin inline asm
	mov.b32 %r1153, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1164, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1152, %r2525, -2004318072;
	// begin inline asm
	lop3.b32 %r1150, %r582, %r1152, %r1153, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1154, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1155, %r1153, %r1154;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1158, %r1150, %r1155;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1161, %r593, %r1152, %r1164, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1165, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1166, %r1164, %r1165;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1169, %r1161, %r1166;
	// end inline asm
	shr.u32 	%r1174, %r1152, 8;
	// begin inline asm
	lop3.b32 %r1172, %r582, %r1174, %r1153, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1176, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1177, %r1153, %r1176;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1180, %r1172, %r1177;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1183, %r593, %r1174, %r1164, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1187, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1188, %r1164, %r1187;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1191, %r1183, %r1188;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1194, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1196, %r1194, %r1158, %r1126;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1200, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1202, %r1200, %r1169, %r1132;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1206, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1208, %r1206, %r1180, %r1138;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1212, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1214, %r1212, %r1191, %r1144;
	// end inline asm
	// begin inline asm
	mov.b32 %r1223, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1234, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1222, %r2540, -2004318072;
	// begin inline asm
	lop3.b32 %r1220, %r582, %r1222, %r1223, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1224, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1225, %r1223, %r1224;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1228, %r1220, %r1225;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1231, %r593, %r1222, %r1234, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1235, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1236, %r1234, %r1235;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1239, %r1231, %r1236;
	// end inline asm
	shr.u32 	%r1244, %r1222, 8;
	// begin inline asm
	lop3.b32 %r1242, %r582, %r1244, %r1223, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1246, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1247, %r1223, %r1246;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1250, %r1242, %r1247;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1253, %r593, %r1244, %r1234, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1257, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1258, %r1234, %r1257;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1261, %r1253, %r1258;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1266, %r226, %r1228, %r1196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1272, %r226, %r1239, %r1202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1278, %r226, %r1250, %r1208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1284, %r226, %r1261, %r1214;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1288, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1319, %r1288, %r1042, %r1266;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1294, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1316, %r1294, %r1053, %r1272;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1300, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1328, %r1300, %r1064, %r1278;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1306, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1325, %r1306, %r1075, %r1284;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1312, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1314, %r1312, %r1316;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1317, %r260, %r1319, %r1314;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1321, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1323, %r1321, %r1325;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1326, %r260, %r1328, %r1323;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1330, %r263, %r1319;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1333, %r260, %r1316, %r1330;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1337, %r263, %r1328;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1340, %r260, %r1325, %r1337;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1371, %r1368}, {%r266, %r272, %r269, %r275}, {%r1317, %r1333}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1380, %r1377}, {%r266, %r272, %r269, %r275}, {%r1326, %r1340}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1364, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1366, %r1364, %r1368;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1369, %r278, %r1371, %r1366;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1373, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1375, %r1373, %r1377;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1378, %r278, %r1380, %r1375;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1382, %r281, %r1371;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1385, %r278, %r1368, %r1382;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1389, %r281, %r1380;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1392, %r278, %r1377, %r1389;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1396, %r1397}, {%r284, %r290, %r287, %r293}, {%r1369, %r1385}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1406, %r1407}, {%r284, %r290, %r287, %r293}, {%r1378, %r1392}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1416, %r57, %r1396;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1419, %r57, %r1397;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1422, %r57, %r1406;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1425, %r57, %r1407;
	// end inline asm
	// begin inline asm
	mov.b32 %r1428, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1429, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1430, %r1416, %r1428;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1433, %r1430, %r1429;
	// end inline asm
	// begin inline asm
	mov.b32 %r1436, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1437, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1438, %r1419, %r1436;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1441, %r1438, %r1437;
	// end inline asm
	// begin inline asm
	mov.b32 %r1444, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1445, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1446, %r1422, %r1444;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1449, %r1446, %r1445;
	// end inline asm
	// begin inline asm
	mov.b32 %r1452, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1453, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1454, %r1425, %r1452;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1457, %r1454, %r1453;
	// end inline asm
	// begin inline asm
	mov.b32 %r1463, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1461, %r1433, %r1463;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1464, %r1441, %r1463;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1467, %r1449, %r1463;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1470, %r1457, %r1463;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1473, %r1461, %r1467, %r1023;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1477, %r1464, %r1470, %r1023;
	// end inline asm
	shl.b32 	%r1484, %r1477, 4;
	// begin inline asm
	lop3.b32 %r1481, %r1029, %r1473, %r1484, 202;
	// end inline asm
	st.shared.u32 	[%rd159], %r1481;
	add.s32 	%r2413, %r28, %r2398;
	add.s32 	%r2414, %r2413, %r32;
	add.s32 	%r2415, %r2414, %r2393;
	add.s32 	%r2416, %r2415, %r2395;
	add.s32 	%r2417, %r2416, %r33;
	add.s32 	%r2418, %r2417, %r2400;
	mul.wide.u32 	%rd102, %r2418, 4;
	add.s64 	%rd103, %rd54, %rd102;
	ld.shared.u32 	%r2544, [%rd103];
	// begin inline asm
	mov.b32 %r1490, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1501, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1489, %r2544, -2004318072;
	// begin inline asm
	lop3.b32 %r1487, %r582, %r1489, %r1490, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1491, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1492, %r1490, %r1491;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1495, %r1487, %r1492;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1498, %r593, %r1489, %r1501, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1502, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1503, %r1501, %r1502;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1506, %r1498, %r1503;
	// end inline asm
	shr.u32 	%r1511, %r1489, 8;
	// begin inline asm
	lop3.b32 %r1509, %r582, %r1511, %r1490, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1513, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1514, %r1490, %r1513;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1517, %r1509, %r1514;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1520, %r593, %r1511, %r1501, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1524, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1525, %r1501, %r1524;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1528, %r1520, %r1525;
	// end inline asm
	// begin inline asm
	mov.b32 %r1536, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1547, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1535, %r2548, -2004318072;
	// begin inline asm
	lop3.b32 %r1533, %r582, %r1535, %r1536, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1537, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1538, %r1536, %r1537;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1541, %r1533, %r1538;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1544, %r593, %r1535, %r1547, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1548, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1549, %r1547, %r1548;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1552, %r1544, %r1549;
	// end inline asm
	shr.u32 	%r1557, %r1535, 8;
	// begin inline asm
	lop3.b32 %r1555, %r582, %r1557, %r1536, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1559, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1560, %r1536, %r1559;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1563, %r1555, %r1560;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1566, %r593, %r1557, %r1547, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1570, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1571, %r1547, %r1570;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1574, %r1566, %r1571;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1579, %r164, %r1541, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1585, %r164, %r1552, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1591, %r164, %r1563, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1597, %r164, %r1574, %r2522;
	// end inline asm
	// begin inline asm
	mov.b32 %r1606, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1617, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1605, %r2530, -2004318072;
	// begin inline asm
	lop3.b32 %r1603, %r582, %r1605, %r1606, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1607, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1608, %r1606, %r1607;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1611, %r1603, %r1608;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1614, %r593, %r1605, %r1617, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1618, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1619, %r1617, %r1618;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1622, %r1614, %r1619;
	// end inline asm
	shr.u32 	%r1627, %r1605, 8;
	// begin inline asm
	lop3.b32 %r1625, %r582, %r1627, %r1606, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1629, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1630, %r1606, %r1629;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1633, %r1625, %r1630;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1636, %r593, %r1627, %r1617, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1640, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1641, %r1617, %r1640;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1644, %r1636, %r1641;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1647, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1649, %r1647, %r1611, %r1579;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1653, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r1653, %r1622, %r1585;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1659, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1661, %r1659, %r1633, %r1591;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1665, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1667, %r1665, %r1644, %r1597;
	// end inline asm
	// begin inline asm
	mov.b32 %r1676, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1687, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1675, %r2532, -2004318072;
	// begin inline asm
	lop3.b32 %r1673, %r582, %r1675, %r1676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1677, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1678, %r1676, %r1677;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1681, %r1673, %r1678;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1684, %r593, %r1675, %r1687, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1688, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1689, %r1687, %r1688;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1692, %r1684, %r1689;
	// end inline asm
	shr.u32 	%r1697, %r1675, 8;
	// begin inline asm
	lop3.b32 %r1695, %r582, %r1697, %r1676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1699, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1700, %r1676, %r1699;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1703, %r1695, %r1700;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1706, %r593, %r1697, %r1687, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1710, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1711, %r1687, %r1710;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1714, %r1706, %r1711;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r226, %r1681, %r1649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1725, %r226, %r1692, %r1655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1731, %r226, %r1703, %r1661;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1737, %r226, %r1714, %r1667;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1741, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r1741, %r1495, %r1719;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1747, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r1747, %r1506, %r1725;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1753, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1781, %r1753, %r1517, %r1731;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1759, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r1759, %r1528, %r1737;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1765, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1767, %r1765, %r1769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1770, %r260, %r1772, %r1767;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1774, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1776, %r1774, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1779, %r260, %r1781, %r1776;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1783, %r263, %r1772;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1786, %r260, %r1769, %r1783;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1790, %r263, %r1781;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1793, %r260, %r1778, %r1790;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1824, %r1821}, {%r266, %r272, %r269, %r275}, {%r1770, %r1786}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1833, %r1830}, {%r266, %r272, %r269, %r275}, {%r1779, %r1793}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1817, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1819, %r1817, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1822, %r278, %r1824, %r1819;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1826, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1828, %r1826, %r1830;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1831, %r278, %r1833, %r1828;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1835, %r281, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1838, %r278, %r1821, %r1835;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1842, %r281, %r1833;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1845, %r278, %r1830, %r1842;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1849, %r1850}, {%r284, %r290, %r287, %r293}, {%r1822, %r1838}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1859, %r1860}, {%r284, %r290, %r287, %r293}, {%r1831, %r1845}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1869, %r57, %r1849;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1872, %r57, %r1850;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1875, %r57, %r1859;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1878, %r57, %r1860;
	// end inline asm
	// begin inline asm
	mov.b32 %r1881, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1882, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1883, %r1869, %r1881;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1886, %r1883, %r1882;
	// end inline asm
	// begin inline asm
	mov.b32 %r1889, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1890, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1891, %r1872, %r1889;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1894, %r1891, %r1890;
	// end inline asm
	// begin inline asm
	mov.b32 %r1897, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1898, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1899, %r1875, %r1897;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1902, %r1899, %r1898;
	// end inline asm
	// begin inline asm
	mov.b32 %r1905, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r1906, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1907, %r1878, %r1905;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1910, %r1907, %r1906;
	// end inline asm
	// begin inline asm
	mov.b32 %r1916, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1914, %r1886, %r1916;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1917, %r1894, %r1916;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1920, %r1902, %r1916;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1923, %r1910, %r1916;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1926, %r1914, %r1920, %r1023;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1930, %r1917, %r1923, %r1023;
	// end inline asm
	shl.b32 	%r1937, %r1930, 4;
	// begin inline asm
	lop3.b32 %r1934, %r1029, %r1926, %r1937, 202;
	// end inline asm
	st.shared.u32 	[%rd160], %r1934;
	add.s32 	%r2419, %r29, %r2398;
	add.s32 	%r2420, %r2419, %r32;
	add.s32 	%r2421, %r2420, %r2393;
	add.s32 	%r2422, %r2421, %r2395;
	add.s32 	%r2423, %r2422, %r33;
	add.s32 	%r2424, %r2423, %r2400;
	mul.wide.u32 	%rd104, %r2424, 4;
	add.s64 	%rd105, %rd54, %rd104;
	ld.shared.u32 	%r2545, [%rd105];
	// begin inline asm
	mov.b32 %r1943, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r1954, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1942, %r2545, -2004318072;
	// begin inline asm
	lop3.b32 %r1940, %r582, %r1942, %r1943, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1944, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1945, %r1943, %r1944;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1948, %r1940, %r1945;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1951, %r593, %r1942, %r1954, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1955, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1956, %r1954, %r1955;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1959, %r1951, %r1956;
	// end inline asm
	shr.u32 	%r1964, %r1942, 8;
	// begin inline asm
	lop3.b32 %r1962, %r582, %r1964, %r1943, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1966, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1967, %r1943, %r1966;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1970, %r1962, %r1967;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1973, %r593, %r1964, %r1954, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1977, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1978, %r1954, %r1977;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1981, %r1973, %r1978;
	// end inline asm
	// begin inline asm
	mov.b32 %r1989, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r2000, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r1988, %r2547, -2004318072;
	// begin inline asm
	lop3.b32 %r1986, %r582, %r1988, %r1989, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1990, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1991, %r1989, %r1990;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1994, %r1986, %r1991;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1997, %r593, %r1988, %r2000, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2001, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2002, %r2000, %r2001;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2005, %r1997, %r2002;
	// end inline asm
	shr.u32 	%r2010, %r1988, 8;
	// begin inline asm
	lop3.b32 %r2008, %r582, %r2010, %r1989, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2012, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2013, %r1989, %r2012;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2016, %r2008, %r2013;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2019, %r593, %r2010, %r2000, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2023, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2024, %r2000, %r2023;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2027, %r2019, %r2024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2032, %r164, %r1994, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2038, %r164, %r2005, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2044, %r164, %r2016, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2050, %r164, %r2027, %r2522;
	// end inline asm
	// begin inline asm
	mov.b32 %r2059, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r2070, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r2058, %r2531, -2004318072;
	// begin inline asm
	lop3.b32 %r2056, %r582, %r2058, %r2059, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2060, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2061, %r2059, %r2060;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2064, %r2056, %r2061;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2067, %r593, %r2058, %r2070, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2071, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2072, %r2070, %r2071;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2075, %r2067, %r2072;
	// end inline asm
	shr.u32 	%r2080, %r2058, 8;
	// begin inline asm
	lop3.b32 %r2078, %r582, %r2080, %r2059, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2082, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2083, %r2059, %r2082;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2086, %r2078, %r2083;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2089, %r593, %r2080, %r2070, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2093, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2094, %r2070, %r2093;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2097, %r2089, %r2094;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2100, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2102, %r2100, %r2064, %r2032;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2106, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2108, %r2106, %r2075, %r2038;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2112, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2114, %r2112, %r2086, %r2044;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2118, %r195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2120, %r2118, %r2097, %r2050;
	// end inline asm
	// begin inline asm
	mov.b32 %r2129, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	mov.b32 %r2140, {%rs238, %rs238};
	// end inline asm
	xor.b32  	%r2128, %r2533, -2004318072;
	// begin inline asm
	lop3.b32 %r2126, %r582, %r2128, %r2129, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2130, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2131, %r2129, %r2130;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2134, %r2126, %r2131;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2137, %r593, %r2128, %r2140, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2141, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2142, %r2140, %r2141;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2145, %r2137, %r2142;
	// end inline asm
	shr.u32 	%r2150, %r2128, 8;
	// begin inline asm
	lop3.b32 %r2148, %r582, %r2150, %r2129, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2152, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2153, %r2129, %r2152;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2156, %r2148, %r2153;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2159, %r593, %r2150, %r2140, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2163, {%rs246, %rs246};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2164, %r2140, %r2163;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2167, %r2159, %r2164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2172, %r226, %r2134, %r2102;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2178, %r226, %r2145, %r2108;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2184, %r226, %r2156, %r2114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2190, %r226, %r2167, %r2120;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2194, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2225, %r2194, %r1948, %r2172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2200, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2222, %r2200, %r1959, %r2178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2206, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2234, %r2206, %r1970, %r2184;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2212, %r257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2231, %r2212, %r1981, %r2190;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2218, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2220, %r2218, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2223, %r260, %r2225, %r2220;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2227, %r263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r2227, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r260, %r2234, %r2229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2236, %r263, %r2225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2239, %r260, %r2222, %r2236;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2243, %r263, %r2234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2246, %r260, %r2231, %r2243;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2277, %r2274}, {%r266, %r272, %r269, %r275}, {%r2223, %r2239}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2286, %r2283}, {%r266, %r272, %r269, %r275}, {%r2232, %r2246}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2270, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2272, %r2270, %r2274;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2275, %r278, %r2277, %r2272;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2279, %r281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2281, %r2279, %r2283;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2284, %r278, %r2286, %r2281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2288, %r281, %r2277;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2291, %r278, %r2274, %r2288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2295, %r281, %r2286;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2298, %r278, %r2283, %r2295;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2302, %r2303}, {%r284, %r290, %r287, %r293}, {%r2275, %r2291}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2312, %r2313}, {%r284, %r290, %r287, %r293}, {%r2284, %r2298}, {%r2522, %r2522};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2322, %r57, %r2302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2325, %r57, %r2303;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2328, %r57, %r2312;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2331, %r57, %r2313;
	// end inline asm
	// begin inline asm
	mov.b32 %r2334, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2335, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2336, %r2322, %r2334;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2339, %r2336, %r2335;
	// end inline asm
	// begin inline asm
	mov.b32 %r2342, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2343, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2344, %r2325, %r2342;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2347, %r2344, %r2343;
	// end inline asm
	// begin inline asm
	mov.b32 %r2350, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2351, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2352, %r2328, %r2350;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2355, %r2352, %r2351;
	// end inline asm
	// begin inline asm
	mov.b32 %r2358, {%rs260, %rs260};
	// end inline asm
	// begin inline asm
	mov.b32 %r2359, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2360, %r2331, %r2358;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2363, %r2360, %r2359;
	// end inline asm
	// begin inline asm
	mov.b32 %r2369, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2367, %r2339, %r2369;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2370, %r2347, %r2369;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2373, %r2355, %r2369;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2376, %r2363, %r2369;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2379, %r2367, %r2373, %r1023;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2383, %r2370, %r2376, %r1023;
	// end inline asm
	shl.b32 	%r2390, %r2383, 4;
	// begin inline asm
	lop3.b32 %r2387, %r1029, %r2379, %r2390, 202;
	// end inline asm
	st.shared.u32 	[%rd161], %r2387;
	add.s32 	%r2546, %r2546, 64;
	add.s64 	%rd161, %rd161, 8324;
	add.s64 	%rd160, %rd160, 8324;
	add.s64 	%rd159, %rd159, 8324;
	add.s64 	%rd158, %rd158, 8324;
	add.s32 	%r2537, %r2537, 1;
	setp.eq.s32 	%p163, %r2546, 256;
	mov.u32 	%r2542, %r2532;
	mov.u32 	%r2543, %r2533;
	mov.u32 	%r2547, %r2531;
	mov.u32 	%r2548, %r2530;
	mov.u32 	%r2549, %r2525;
	mov.u32 	%r2550, %r2524;
	@%p163 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit10758
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2430, [%rd6];
	ld.shared.u32 	%r2431, [%rd7+128];
	ld.shared.u32 	%r2438, [%rd8+4];
	ld.shared.u32 	%r2439, [%rd7+132];
	ld.shared.u32 	%r2446, [%rd6+8324];
	ld.shared.u32 	%r2447, [%rd26+128];
	ld.shared.u32 	%r2454, [%rd26+4];
	ld.shared.u32 	%r2455, [%rd26+132];
	ld.shared.u32 	%r2462, [%rd6+16648];
	ld.shared.u32 	%r2463, [%rd27+128];
	ld.shared.u32 	%r2470, [%rd27+4];
	ld.shared.u32 	%r2471, [%rd27+132];
	ld.shared.u32 	%r2478, [%rd6+24972];
	ld.shared.u32 	%r2479, [%rd28+128];
	ld.shared.u32 	%r2486, [%rd28+4];
	ld.shared.u32 	%r2487, [%rd28+132];
	// begin inline asm
	prmt.b32 %r2425, %r2430, %r2431, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2429, %r2430, %r2431, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2433, %r2438, %r2439, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2437, %r2438, %r2439, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2441, %r2446, %r2447, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2445, %r2446, %r2447, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2449, %r2454, %r2455, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2453, %r2454, %r2455, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2457, %r2462, %r2463, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2461, %r2462, %r2463, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2465, %r2470, %r2471, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2469, %r2470, %r2471, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2473, %r2478, %r2479, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2477, %r2478, %r2479, %r489;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2481, %r2486, %r2487, %r485;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2485, %r2486, %r2487, %r489;
	// end inline asm
	selp.b32 	%r2489, %r2429, %r2425, %p150;
	shfl.sync.bfly.b32	%r91, %r2489, 8, 31, -1;
	selp.b32 	%r2490, %r2437, %r2433, %p150;
	shfl.sync.bfly.b32	%r92, %r2490, 8, 31, -1;
	selp.b32 	%r2491, %r2445, %r2441, %p150;
	shfl.sync.bfly.b32	%r2492, %r2491, 8, 31, -1;
	selp.b32 	%r2493, %r2453, %r2449, %p150;
	shfl.sync.bfly.b32	%r2494, %r2493, 8, 31, -1;
	selp.b32 	%r2495, %r2461, %r2457, %p150;
	shfl.sync.bfly.b32	%r2496, %r2495, 8, 31, -1;
	selp.b32 	%r2497, %r2469, %r2465, %p150;
	shfl.sync.bfly.b32	%r2498, %r2497, 8, 31, -1;
	selp.b32 	%r2499, %r2477, %r2473, %p150;
	shfl.sync.bfly.b32	%r2500, %r2499, 8, 31, -1;
	selp.b32 	%r2501, %r2485, %r2481, %p150;
	shfl.sync.bfly.b32	%r2502, %r2501, 8, 31, -1;
	and.b32  	%r2503, %r46, 32512;
	setp.eq.s32 	%p165, %r2503, 0;
	shl.b32 	%r2523, %r46, 10;
	@%p165 bra 	$L__BB0_35;
// %bb.34:                              // %pass9960
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r2504, %r92, %r2437, %p150;
	selp.b32 	%r2505, %r2433, %r92, %p150;
	selp.b32 	%r2506, %r91, %r2429, %p150;
	selp.b32 	%r2507, %r2425, %r91, %p150;
	or.b32  	%r2509, %r2523, %r30;
	or.b32  	%r2510, %r2509, %r21;
	cvt.s64.s32 	%rd106, %r2510;
	add.s64 	%rd107, %rd106, %rd9;
	shr.u64 	%rd108, %rd107, 39;
	add.s64 	%rd109, %rd107, %rd108;
	shr.s64 	%rd110, %rd109, 25;
	setp.lt.s64 	%p167, %rd107, 0;
	and.b64  	%rd111, %rd109, -33554432;
	setp.ne.s64 	%p168, %rd111, %rd107;
	and.pred  	%p169, %p167, %p168;
	selp.u64 	%rd112, 1, 0, %p169;
	sub.s64 	%rd113, %rd112, %rd110;
	shl.b64 	%rd114, %rd113, 25;
	add.s64 	%rd115, %rd114, %rd107;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd3, %rd116;
	st.global.v4.u32 	[%rd117], {%r2507, %r2505, %r2506, %r2504};
$L__BB0_35:                             // %pass9973
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r85, %r46, 64;
	setp.lt.u32 	%p170, %r85, 192;
	@%p170 bra 	$L__BB0_37;
// %bb.36:                              // %pass10058
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r93, %r2441, %r2492, %p150;
	selp.b32 	%r94, %r2492, %r2445, %p150;
	selp.b32 	%r95, %r2449, %r2494, %p150;
	selp.b32 	%r96, %r2494, %r2453, %p150;
	shl.b32 	%r2511, %r85, 10;
	or.b32  	%r2512, %r31, %r2511;
	cvt.s64.s32 	%rd118, %r2512;
	add.s64 	%rd119, %rd118, %rd9;
	shr.u64 	%rd120, %rd119, 39;
	add.s64 	%rd121, %rd119, %rd120;
	shr.s64 	%rd122, %rd121, 25;
	setp.lt.s64 	%p171, %rd119, 0;
	and.b64  	%rd123, %rd121, -33554432;
	setp.ne.s64 	%p172, %rd123, %rd119;
	and.pred  	%p173, %p171, %p172;
	selp.u64 	%rd124, 1, 0, %p173;
	sub.s64 	%rd125, %rd124, %rd122;
	shl.b64 	%rd126, %rd125, 25;
	add.s64 	%rd127, %rd126, %rd119;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd129, %rd3, %rd128;
	st.global.v4.u32 	[%rd129], {%r93, %r95, %r94, %r96};
$L__BB0_37:                             // %pass10071
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r86, %r46, 128;
	selp.b32 	%r101, %r2473, %r2500, %p150;
	selp.b32 	%r102, %r2500, %r2477, %p150;
	selp.b32 	%r103, %r2481, %r2502, %p150;
	selp.b32 	%r104, %r2502, %r2485, %p150;
	setp.lt.u32 	%p174, %r86, 192;
	@%p174 bra 	$L__BB0_39;
// %bb.38:                              // %pass10156
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r97, %r2457, %r2496, %p150;
	selp.b32 	%r98, %r2496, %r2461, %p150;
	selp.b32 	%r99, %r2465, %r2498, %p150;
	selp.b32 	%r100, %r2498, %r2469, %p150;
	shl.b32 	%r2513, %r86, 10;
	or.b32  	%r2514, %r31, %r2513;
	cvt.s64.s32 	%rd130, %r2514;
	add.s64 	%rd131, %rd130, %rd9;
	shr.u64 	%rd132, %rd131, 39;
	add.s64 	%rd133, %rd131, %rd132;
	shr.s64 	%rd134, %rd133, 25;
	setp.lt.s64 	%p175, %rd131, 0;
	and.b64  	%rd135, %rd133, -33554432;
	setp.ne.s64 	%p176, %rd135, %rd131;
	and.pred  	%p177, %p175, %p176;
	selp.u64 	%rd136, 1, 0, %p177;
	sub.s64 	%rd137, %rd136, %rd134;
	shl.b64 	%rd138, %rd137, 25;
	add.s64 	%rd139, %rd138, %rd131;
	shl.b64 	%rd140, %rd139, 2;
	add.s64 	%rd141, %rd3, %rd140;
	st.global.v4.u32 	[%rd141], {%r97, %r99, %r98, %r100};
	bra.uni 	$L__BB0_39;
$L__BB0_40:                             // %L21943
	st.global.u32 	[%rd5], %r2522;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r2521, 2;
	st.global.u32 	[%rd5], %r2521;
	mov.u64 	%rd156, exception2044;
	cvta.global.u64 	%rd157, %rd156;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd157;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r2520, 3;
	st.global.u32 	[%rd5], %r2520;
	mov.u64 	%rd154, exception2044;
	cvta.global.u64 	%rd155, %rd154;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd155;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd46, exception1;
	cvta.global.u64 	%rd47, %rd46;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd48, exception1;
	cvta.global.u64 	%rd49, %rd48;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd49;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r105;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
