WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250072 cumulative IPC: 4 (Simulation time: 00 hr 00 min 09 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250072 cumulative IPC: 4 (Simulation time: 00 hr 00 min 09 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 23020313 heartbeat IPC: 0.4344 cumulative IPC: 0.2297 (Simulation time: 00 hr 01 min 25 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 21770242 cumulative IPC: 0.2297 (Simulation time: 00 hr 01 min 25 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 21770242 cumulative IPC: 0.2297 (Simulation time: 00 hr 01 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/libquantum_1210B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2297 instructions: 5000002 cycles: 21770242
CPU 0 Branch Prediction Accuracy: 87.15% MPKI: 27.01 Average ROB Occupancy at Mispredict: 3.196
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 27
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     195159 HIT:      63774 MISS:     131385
LLC LOAD         ACCESS:     131377 HIT:          0 MISS:     131377
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      63774 HIT:      63774 MISS:          0
LLC TRANSLATION  ACCESS:          8 HIT:          0 MISS:          8
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 293 cycles
cpu0_DTLB TOTAL        ACCESS:     653180 HIT:     634926 MISS:      18254
cpu0_DTLB LOAD         ACCESS:     653180 HIT:     634926 MISS:      18254
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.34 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     656298 HIT:     283269 MISS:     373029
cpu0_L1D LOAD         ACCESS:     519192 HIT:     146171 MISS:     373021
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     135049 HIT:     135049 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:       2057 HIT:       2049 MISS:          8
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 113.1 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     195032 HIT:      63648 MISS:     131384
cpu0_L2C LOAD         ACCESS:     131376 HIT:          0 MISS:     131376
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      63648 HIT:      63648 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          8 HIT:          0 MISS:          8
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 314 cycles
cpu0_STLB TOTAL        ACCESS:       2053 HIT:          0 MISS:       2053
cpu0_STLB LOAD         ACCESS:       2053 HIT:          0 MISS:       2053
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      64815
  ROW_BUFFER_MISS:      66570
 AVG DBUS CONGESTED CYCLE: 4.025
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      56465
  FULL:       7328
