<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p796" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_796{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_796{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_796{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_796{left:69px;bottom:720px;letter-spacing:-0.08px;}
#t5_796{left:154px;bottom:720px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t6_796{left:69px;bottom:696px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_796{left:69px;bottom:679px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t8_796{left:69px;bottom:662px;letter-spacing:-0.21px;word-spacing:-0.85px;}
#t9_796{left:357px;bottom:662px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#ta_796{left:69px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_796{left:69px;bottom:621px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_796{left:69px;bottom:467px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#td_796{left:69px;bottom:450px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_796{left:69px;bottom:433px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tf_796{left:69px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_796{left:69px;bottom:392px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_796{left:214px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#ti_796{left:309px;bottom:1086px;letter-spacing:0.13px;}
#tj_796{left:78px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.07px;}
#tk_796{left:204px;bottom:1063px;letter-spacing:-0.11px;}
#tl_796{left:465px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tm_796{left:591px;bottom:1063px;letter-spacing:-0.11px;}
#tn_796{left:78px;bottom:1039px;letter-spacing:-0.18px;}
#to_796{left:204px;bottom:1039px;letter-spacing:-0.14px;}
#tp_796{left:465px;bottom:1039px;letter-spacing:-0.14px;}
#tq_796{left:591px;bottom:1039px;letter-spacing:-0.14px;}
#tr_796{left:78px;bottom:1014px;letter-spacing:-0.18px;}
#ts_796{left:204px;bottom:1014px;letter-spacing:-0.12px;}
#tt_796{left:465px;bottom:1014px;letter-spacing:-0.14px;}
#tu_796{left:591px;bottom:1014px;letter-spacing:-0.14px;}
#tv_796{left:78px;bottom:990px;letter-spacing:-0.18px;}
#tw_796{left:204px;bottom:990px;letter-spacing:-0.15px;}
#tx_796{left:465px;bottom:990px;letter-spacing:-0.15px;}
#ty_796{left:591px;bottom:990px;letter-spacing:-0.15px;}
#tz_796{left:78px;bottom:965px;letter-spacing:-0.18px;}
#t10_796{left:204px;bottom:965px;letter-spacing:-0.15px;}
#t11_796{left:465px;bottom:965px;letter-spacing:-0.14px;}
#t12_796{left:591px;bottom:965px;letter-spacing:-0.14px;}
#t13_796{left:78px;bottom:941px;letter-spacing:-0.18px;}
#t14_796{left:204px;bottom:941px;letter-spacing:-0.15px;}
#t15_796{left:465px;bottom:941px;letter-spacing:-0.14px;}
#t16_796{left:591px;bottom:941px;letter-spacing:-0.14px;}
#t17_796{left:78px;bottom:917px;letter-spacing:-0.18px;}
#t18_796{left:204px;bottom:917px;letter-spacing:-0.14px;}
#t19_796{left:465px;bottom:917px;letter-spacing:-0.15px;}
#t1a_796{left:591px;bottom:917px;letter-spacing:-0.14px;}
#t1b_796{left:78px;bottom:892px;letter-spacing:-0.18px;}
#t1c_796{left:204px;bottom:892px;letter-spacing:-0.13px;}
#t1d_796{left:465px;bottom:892px;letter-spacing:-0.13px;}
#t1e_796{left:591px;bottom:892px;letter-spacing:-0.15px;}
#t1f_796{left:78px;bottom:868px;letter-spacing:-0.19px;}
#t1g_796{left:204px;bottom:868px;letter-spacing:-0.13px;}
#t1h_796{left:465px;bottom:868px;letter-spacing:-0.13px;}
#t1i_796{left:591px;bottom:868px;letter-spacing:-0.14px;}
#t1j_796{left:78px;bottom:843px;letter-spacing:-0.18px;}
#t1k_796{left:204px;bottom:843px;letter-spacing:-0.15px;}
#t1l_796{left:465px;bottom:843px;letter-spacing:-0.16px;}
#t1m_796{left:591px;bottom:843px;letter-spacing:-0.14px;}
#t1n_796{left:78px;bottom:819px;letter-spacing:-0.18px;}
#t1o_796{left:204px;bottom:819px;letter-spacing:-0.15px;}
#t1p_796{left:465px;bottom:819px;letter-spacing:-0.16px;}
#t1q_796{left:591px;bottom:819px;letter-spacing:-0.14px;}
#t1r_796{left:78px;bottom:794px;letter-spacing:-0.17px;}
#t1s_796{left:204px;bottom:794px;letter-spacing:-0.19px;}
#t1t_796{left:465px;bottom:794px;letter-spacing:-0.17px;}
#t1u_796{left:591px;bottom:794px;letter-spacing:-0.13px;}
#t1v_796{left:78px;bottom:770px;letter-spacing:-0.17px;}
#t1w_796{left:204px;bottom:770px;letter-spacing:-0.19px;}
#t1x_796{left:465px;bottom:770px;letter-spacing:-0.17px;}
#t1y_796{left:591px;bottom:770px;letter-spacing:-0.14px;}
#t1z_796{left:294px;bottom:577px;letter-spacing:0.12px;word-spacing:0.03px;}
#t20_796{left:389px;bottom:577px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t21_796{left:76px;bottom:554px;letter-spacing:-0.13px;}
#t22_796{left:170px;bottom:554px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t23_796{left:304px;bottom:554px;letter-spacing:-0.13px;}
#t24_796{left:495px;bottom:554px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t25_796{left:76px;bottom:529px;letter-spacing:-0.14px;}
#t26_796{left:170px;bottom:529px;letter-spacing:-0.18px;}
#t27_796{left:304px;bottom:529px;letter-spacing:-0.15px;}
#t28_796{left:495px;bottom:529px;letter-spacing:-0.14px;}
#t29_796{left:76px;bottom:505px;letter-spacing:-0.14px;}
#t2a_796{left:170px;bottom:505px;letter-spacing:-0.18px;}
#t2b_796{left:304px;bottom:505px;letter-spacing:-0.15px;}
#t2c_796{left:495px;bottom:505px;letter-spacing:-0.14px;}

.s1_796{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_796{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_796{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_796{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_796{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_796{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_796{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts796" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg796Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg796" style="-webkit-user-select: none;"><object width="935" height="1210" data="796/796.svg" type="image/svg+xml" id="pdf796" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_796" class="t s1_796">20-82 </span><span id="t2_796" class="t s1_796">Vol. 3B </span>
<span id="t3_796" class="t s2_796">PERFORMANCE MONITORING </span>
<span id="t4_796" class="t s3_796">20.5.2.2 </span><span id="t5_796" class="t s3_796">Offcore Response Event </span>
<span id="t6_796" class="t s4_796">Event number 0B7H support offcore response monitoring using an associated configuration MSR, MSR_OFF- </span>
<span id="t7_796" class="t s4_796">CORE_RSP0 (address 1A6H) in conjunction with UMASK value 01H or MSR_OFFCORE_RSP1 (address 1A7H) in </span>
<span id="t8_796" class="t s4_796">conjunction with UMASK value 02H. Table </span><span id="t9_796" class="t s4_796">20-62 lists the event code, mask value and additional off-core configura- </span>
<span id="ta_796" class="t s4_796">tion MSR that must be programmed to count off-core response events using IA32_PMCx. </span>
<span id="tb_796" class="t s4_796">In the Silvermont microarchitecture, each MSR_OFFCORE_RSPx is shared by two processor cores. </span>
<span id="tc_796" class="t s4_796">The layout of MSR_OFFCORE_RSP0 and MSR_OFFCORE_RSP1 are shown in Figure 20-40 and Figure 20-41. Bits </span>
<span id="td_796" class="t s4_796">15:0 specifies the request type of a transaction request to the uncore. Bits 30:16 specifies supplier information, </span>
<span id="te_796" class="t s4_796">bits 37:31 specifies snoop response information. </span>
<span id="tf_796" class="t s4_796">Additionally, MSR_OFFCORE_RSP0 provides bit 38 to enable measurement of average latency of specific type of </span>
<span id="tg_796" class="t s4_796">offcore transaction requests using two programmable counter simultaneously, see Section 20.5.2.3 for details. </span>
<span id="th_796" class="t s5_796">Table 20-61. </span><span id="ti_796" class="t s5_796">PEBS Record Format for the Silvermont Microarchitecture </span>
<span id="tj_796" class="t s6_796">Byte Offset </span><span id="tk_796" class="t s6_796">Field </span><span id="tl_796" class="t s6_796">Byte Offset </span><span id="tm_796" class="t s6_796">Field </span>
<span id="tn_796" class="t s7_796">00H </span><span id="to_796" class="t s7_796">R/EFLAGS </span><span id="tp_796" class="t s7_796">60H </span><span id="tq_796" class="t s7_796">R10 </span>
<span id="tr_796" class="t s7_796">08H </span><span id="ts_796" class="t s7_796">R/EIP </span><span id="tt_796" class="t s7_796">68H </span><span id="tu_796" class="t s7_796">R11 </span>
<span id="tv_796" class="t s7_796">10H </span><span id="tw_796" class="t s7_796">R/EAX </span><span id="tx_796" class="t s7_796">70H </span><span id="ty_796" class="t s7_796">R12 </span>
<span id="tz_796" class="t s7_796">18H </span><span id="t10_796" class="t s7_796">R/EBX </span><span id="t11_796" class="t s7_796">78H </span><span id="t12_796" class="t s7_796">R13 </span>
<span id="t13_796" class="t s7_796">20H </span><span id="t14_796" class="t s7_796">R/ECX </span><span id="t15_796" class="t s7_796">80H </span><span id="t16_796" class="t s7_796">R14 </span>
<span id="t17_796" class="t s7_796">28H </span><span id="t18_796" class="t s7_796">R/EDX </span><span id="t19_796" class="t s7_796">88H </span><span id="t1a_796" class="t s7_796">R15 </span>
<span id="t1b_796" class="t s7_796">30H </span><span id="t1c_796" class="t s7_796">R/ESI </span><span id="t1d_796" class="t s7_796">90H </span><span id="t1e_796" class="t s7_796">IA32_PERF_GLOBAL_STATUS </span>
<span id="t1f_796" class="t s7_796">38H </span><span id="t1g_796" class="t s7_796">R/EDI </span><span id="t1h_796" class="t s7_796">98H </span><span id="t1i_796" class="t s7_796">Reserved </span>
<span id="t1j_796" class="t s7_796">40H </span><span id="t1k_796" class="t s7_796">R/EBP </span><span id="t1l_796" class="t s7_796">A0H </span><span id="t1m_796" class="t s7_796">Reserved </span>
<span id="t1n_796" class="t s7_796">48H </span><span id="t1o_796" class="t s7_796">R/ESP </span><span id="t1p_796" class="t s7_796">A8H </span><span id="t1q_796" class="t s7_796">Reserved </span>
<span id="t1r_796" class="t s7_796">50H </span><span id="t1s_796" class="t s7_796">R8 </span><span id="t1t_796" class="t s7_796">B0H </span><span id="t1u_796" class="t s7_796">EventingRIP </span>
<span id="t1v_796" class="t s7_796">58H </span><span id="t1w_796" class="t s7_796">R9 </span><span id="t1x_796" class="t s7_796">B8H </span><span id="t1y_796" class="t s7_796">Reserved </span>
<span id="t1z_796" class="t s5_796">Table 20-62. </span><span id="t20_796" class="t s5_796">OffCore Response Event Encoding </span>
<span id="t21_796" class="t s6_796">Counter </span><span id="t22_796" class="t s6_796">Event code </span><span id="t23_796" class="t s6_796">UMask </span><span id="t24_796" class="t s6_796">Required Off-core Response MSR </span>
<span id="t25_796" class="t s7_796">PMC0-1 </span><span id="t26_796" class="t s7_796">B7H </span><span id="t27_796" class="t s7_796">01H </span><span id="t28_796" class="t s7_796">MSR_OFFCORE_RSP0 (address 1A6H) </span>
<span id="t29_796" class="t s7_796">PMC0-1 </span><span id="t2a_796" class="t s7_796">B7H </span><span id="t2b_796" class="t s7_796">02H </span><span id="t2c_796" class="t s7_796">MSR_OFFCORE_RSP1 (address 1A7H) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
