<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv50_pm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv50_pm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_bios.h&quot;</span>
<span class="cp">#include &quot;nouveau_hw.h&quot;</span>
<span class="cp">#include &quot;nouveau_pm.h&quot;</span>
<span class="cp">#include &quot;nouveau_hwsq.h&quot;</span>
<span class="cp">#include &quot;nv50_display.h&quot;</span>

<span class="k">enum</span> <span class="n">clk_src</span> <span class="p">{</span>
	<span class="n">clk_src_crystal</span><span class="p">,</span>
	<span class="n">clk_src_href</span><span class="p">,</span>
	<span class="n">clk_src_hclk</span><span class="p">,</span>
	<span class="n">clk_src_hclkm3</span><span class="p">,</span>
	<span class="n">clk_src_hclkm3d2</span><span class="p">,</span>
	<span class="n">clk_src_host</span><span class="p">,</span>
	<span class="n">clk_src_nvclk</span><span class="p">,</span>
	<span class="n">clk_src_sclk</span><span class="p">,</span>
	<span class="n">clk_src_mclk</span><span class="p">,</span>
	<span class="n">clk_src_vdec</span><span class="p">,</span>
	<span class="n">clk_src_dom6</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">read_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">enum</span> <span class="n">clk_src</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x50</span>: <span class="cm">/* it exists, but only has bit 31, not the dividers.. */</span>
	<span class="k">case</span> <span class="mh">0x84</span>:
	<span class="k">case</span> <span class="mh">0x86</span>:
	<span class="k">case</span> <span class="mh">0x98</span>:
	<span class="k">case</span> <span class="mh">0xa0</span>:
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004700</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x92</span>:
	<span class="k">case</span> <span class="mh">0x94</span>:
	<span class="k">case</span> <span class="mh">0x96</span>:
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004800</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mh">0x00000000</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_pll_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">coef</span><span class="p">,</span> <span class="n">ref</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_crystal</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">rsel</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e18c</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">P</span><span class="p">,</span> <span class="n">N</span><span class="p">,</span> <span class="n">M</span><span class="p">,</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x50</span>:
	<span class="k">case</span> <span class="mh">0xa0</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x4020</span>:
		<span class="k">case</span> <span class="mh">0x4028</span>: <span class="n">id</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">rsel</span> <span class="o">&amp;</span> <span class="mh">0x00000004</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x4008</span>: <span class="n">id</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">rsel</span> <span class="o">&amp;</span> <span class="mh">0x00000008</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x4030</span>: <span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ref: bad pll 0x%06x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">coef</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e81c</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">*</span> <span class="mh">0x0c</span><span class="p">));</span>
		<span class="n">ref</span> <span class="o">*=</span>  <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x01000000</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">P</span>    <span class="o">=</span>  <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">N</span>    <span class="o">=</span> <span class="p">((</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">M</span>    <span class="o">=</span> <span class="p">((</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x84</span>:
	<span class="k">case</span> <span class="mh">0x86</span>:
	<span class="k">case</span> <span class="mh">0x92</span>:
		<span class="n">coef</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e81c</span><span class="p">);</span>
		<span class="n">P</span>    <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">N</span>    <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">M</span>    <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x94</span>:
	<span class="k">case</span> <span class="mh">0x96</span>:
	<span class="k">case</span> <span class="mh">0x98</span>:
		<span class="n">rsel</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c050</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x4020</span>: <span class="n">rsel</span> <span class="o">=</span> <span class="p">(</span><span class="n">rsel</span> <span class="o">&amp;</span> <span class="mh">0x00000003</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x4008</span>: <span class="n">rsel</span> <span class="o">=</span> <span class="p">(</span><span class="n">rsel</span> <span class="o">&amp;</span> <span class="mh">0x0000000c</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x4028</span>: <span class="n">rsel</span> <span class="o">=</span> <span class="p">(</span><span class="n">rsel</span> <span class="o">&amp;</span> <span class="mh">0x00001800</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x4030</span>: <span class="n">rsel</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ref: bad pll 0x%06x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">rsel</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>: <span class="n">id</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_crystal</span><span class="p">);</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">);</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">coef</span> <span class="o">=</span>  <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e81c</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">*</span> <span class="mh">0x28</span><span class="p">));</span>
		<span class="n">P</span>    <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e824</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">*</span> <span class="mh">0x28</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">P</span>   <span class="o">+=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">N</span>    <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">M</span>    <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">M</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">ref</span> <span class="o">*</span> <span class="n">N</span> <span class="o">/</span> <span class="n">M</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_pll_ref</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">src</span><span class="p">,</span> <span class="n">mast</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x004028</span>:
		<span class="n">src</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00200000</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x004020</span>:
		<span class="n">src</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00400000</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x004008</span>:
		<span class="n">src</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00010000</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x004030</span>:
		<span class="n">src</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x02000000</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x00e810</span>:
		<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_crystal</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;bad pll 0x%06x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">src</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">read_pll_src</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mast</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">coef</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ref</span> <span class="o">=</span> <span class="n">read_pll_ref</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N1</span><span class="p">,</span> <span class="n">N2</span><span class="p">,</span> <span class="n">M1</span><span class="p">,</span> <span class="n">M2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">base</span> <span class="o">==</span> <span class="mh">0x004028</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00100000</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* wtf, appears to only disable post-divider on nva0 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0xa0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_dom6</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">N2</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0xff000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">M2</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">N1</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">M1</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">M1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">ref</span> <span class="o">*</span> <span class="n">N1</span> <span class="o">/</span> <span class="n">M1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x40000100</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x40000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">M2</span><span class="p">)</span>
				<span class="n">clk</span> <span class="o">=</span> <span class="n">clk</span> <span class="o">*</span> <span class="n">N2</span> <span class="o">/</span> <span class="n">M2</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">clk_src</span> <span class="n">src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mast</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">P</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">src</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">clk_src_crystal</span>:
		<span class="k">return</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">crystal</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_href</span>:
		<span class="k">return</span> <span class="mi">100000</span><span class="p">;</span> <span class="cm">/* PCIE reference clock */</span>
	<span class="k">case</span> <span class="n">clk_src_hclk</span>:
		<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">)</span> <span class="o">*</span> <span class="mi">27778</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_hclkm3</span>:
		<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclk</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_hclkm3d2</span>:
		<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclk</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_host</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x30000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x00000000</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">);</span>
		<span class="k">case</span> <span class="mh">0x10000000</span>: <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x20000000</span>: <span class="cm">/* !0x50 */</span>
		<span class="k">case</span> <span class="mh">0x30000000</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclk</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_nvclk</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00100000</span><span class="p">))</span>
			<span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004028</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00000003</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x00000000</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_crystal</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000001</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_dom6</span><span class="p">);</span>
		<span class="k">case</span> <span class="mh">0x00000002</span>: <span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000003</span>: <span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004028</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_sclk</span>:
		<span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00000030</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x00000000</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00000080</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_host</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_crystal</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000010</span>: <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000020</span>: <span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004028</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x00000030</span>: <span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_mclk</span>:
		<span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00000200</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x0000c000</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mh">0x00000000</span>:
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_crystal</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x00008000</span>:
			<span class="k">case</span> <span class="mh">0x0000c000</span>:
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_vdec</span>:
		<span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00000700</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x84</span>:
		<span class="k">case</span> <span class="mh">0x86</span>:
		<span class="k">case</span> <span class="mh">0x92</span>:
		<span class="k">case</span> <span class="mh">0x94</span>:
		<span class="k">case</span> <span class="mh">0x96</span>:
		<span class="k">case</span> <span class="mh">0xa0</span>:
			<span class="k">switch</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00000c00</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mh">0x00000000</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xa0</span><span class="p">)</span> <span class="cm">/* wtf?? */</span>
					<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_nvclk</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_crystal</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x00000400</span>:
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x00000800</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x01000000</span><span class="p">)</span>
					<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004028</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
				<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004030</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x00000c00</span>:
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_nvclk</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x98</span>:
			<span class="k">switch</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x00000c00</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mh">0x00000000</span>:
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_nvclk</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x00000400</span>:
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x00000800</span>:
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclkm3d2</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x00000c00</span>:
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_mclk</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">clk_src_dom6</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x50</span>:
		<span class="k">case</span> <span class="mh">0xa0</span>:
			<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e810</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x84</span>:
		<span class="k">case</span> <span class="mh">0x86</span>:
		<span class="k">case</span> <span class="mh">0x92</span>:
		<span class="k">case</span> <span class="mh">0x94</span>:
		<span class="k">case</span> <span class="mh">0x96</span>:
		<span class="k">case</span> <span class="mh">0x98</span>:
			<span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00000007</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="mh">0x0c000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mh">0x00000000</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">);</span>
			<span class="k">case</span> <span class="mh">0x04000000</span>: <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x08000000</span>: <span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclk</span><span class="p">);</span>
			<span class="k">case</span> <span class="mh">0x0c000000</span>:
				<span class="k">return</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclkm3</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknown clock source %d 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">mast</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_pm_clocks_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xaa</span> <span class="o">||</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xac</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span>   <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_nvclk</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_sclk</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_mclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x50</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_vdec</span><span class="p">);</span>
		<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">dom6</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_dom6</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="n">eclk_hwsq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="n">mclk_hwsq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mscript</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mmast</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcoef</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">calc_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pll_lims</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span>
	 <span class="n">u32</span> <span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">N1</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">M1</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">log2P</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_pll_vals</span> <span class="n">coef</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">get_pll_limits</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">pll</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco2</span><span class="p">.</span><span class="n">maxfreq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">refclk</span> <span class="o">=</span> <span class="n">read_pll_ref</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">refclk</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_calc_pll_mnp</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">coef</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="o">*</span><span class="n">N1</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">N1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">M1</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">M1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">log2P</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">log2P</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">calc_div</span><span class="p">(</span><span class="n">u32</span> <span class="n">src</span><span class="p">,</span> <span class="n">u32</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clk0</span> <span class="o">=</span> <span class="n">src</span><span class="p">,</span> <span class="n">clk1</span> <span class="o">=</span> <span class="n">src</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="o">*</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">*</span><span class="n">div</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">;</span> <span class="p">(</span><span class="o">*</span><span class="n">div</span><span class="p">)</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk0</span> <span class="o">&lt;=</span> <span class="n">target</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">clk1</span> <span class="o">=</span> <span class="n">clk0</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="o">*</span><span class="n">div</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">clk0</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">target</span> <span class="o">-</span> <span class="n">clk0</span> <span class="o">&lt;=</span> <span class="n">clk1</span> <span class="o">-</span> <span class="n">target</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk0</span><span class="p">;</span>
	<span class="p">(</span><span class="o">*</span><span class="n">div</span><span class="p">)</span><span class="o">--</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">clk1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">clk_same</span><span class="p">(</span><span class="n">u32</span> <span class="n">a</span><span class="p">,</span> <span class="n">u32</span> <span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">a</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">==</span> <span class="p">(</span><span class="n">b</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_precharge</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x1002d4</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x1002d0</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh_auto</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x100210</span><span class="p">,</span> <span class="n">enable</span> <span class="o">?</span> <span class="mh">0x80000000</span> <span class="o">:</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh_self</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x1002dc</span><span class="p">,</span> <span class="n">enable</span> <span class="o">?</span> <span class="mh">0x00000001</span> <span class="o">:</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">u32</span> <span class="n">nsec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nsec</span> <span class="o">&gt;</span> <span class="mi">1000</span><span class="p">)</span>
		<span class="n">hwsq_usec</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="p">(</span><span class="n">nsec</span> <span class="o">+</span> <span class="mi">500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">mclk_mrg</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002c0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002e0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_mrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_rank_B</span><span class="p">)</span>
			<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x1002c8</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x1002c0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_rank_B</span><span class="p">)</span>
			<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x1002e8</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x1002e0</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_clock_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">);</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mmast</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mmast</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xc0000000</span><span class="p">;</span> <span class="cm">/* get MCLK_2 from HREF */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mmast</span> <span class="o">|=</span>  <span class="mh">0x0000c000</span><span class="p">;</span> <span class="cm">/* use MCLK_2 as MPLL_BYPASS clock */</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0xc040</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mmast</span><span class="p">);</span>
	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x4008</span><span class="p">,</span> <span class="n">ctrl</span> <span class="o">|</span> <span class="mh">0x00000200</span><span class="p">);</span> <span class="cm">/* bypass MPLL */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mctrl</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x400c</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mcoef</span><span class="p">);</span>
	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x4008</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_timing_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="mh">0x100220</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">!=</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">calc_mclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">,</span>
	  <span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtc_mask</span> <span class="o">=</span> <span class="n">nv50_display_active_crtcs</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="n">exec</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">,</span>
		<span class="p">.</span><span class="n">precharge</span> <span class="o">=</span> <span class="n">mclk_precharge</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span> <span class="o">=</span> <span class="n">mclk_refresh</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh_auto</span> <span class="o">=</span> <span class="n">mclk_refresh_auto</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh_self</span> <span class="o">=</span> <span class="n">mclk_refresh_self</span><span class="p">,</span>
		<span class="p">.</span><span class="n">wait</span> <span class="o">=</span> <span class="n">mclk_wait</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mrg</span> <span class="o">=</span> <span class="n">mclk_mrg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mrs</span> <span class="o">=</span> <span class="n">mclk_mrs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_set</span> <span class="o">=</span> <span class="n">mclk_clock_set</span><span class="p">,</span>
		<span class="p">.</span><span class="n">timing_set</span> <span class="o">=</span> <span class="n">mclk_timing_set</span><span class="p">,</span>
		<span class="p">.</span><span class="n">priv</span> <span class="o">=</span> <span class="n">info</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_lims</span> <span class="n">pll</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N</span><span class="p">,</span> <span class="n">M</span><span class="p">,</span> <span class="n">P</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* use pcie refclock if possible, otherwise use mpll */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mctrl</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x81ff0200</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk_same</span><span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mctrl</span> <span class="o">|=</span> <span class="mh">0x00000200</span> <span class="o">|</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">log2p_bias</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4008</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mctrl</span> <span class="o">|=</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">P</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mctrl</span> <span class="o">|=</span> <span class="n">pll</span><span class="p">.</span><span class="n">log2p_bias</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mcoef</span>  <span class="o">=</span> <span class="p">(</span><span class="n">N</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* build the ucode which will reclock the memory for us */</span>
	<span class="n">hwsq_init</span><span class="p">(</span><span class="n">hwsq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwsq_op5f</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="n">crtc_mask</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span> <span class="cm">/* wait for scanout */</span>
		<span class="n">hwsq_op5f</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="n">crtc_mask</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span> <span class="cm">/* wait for vblank */</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x92</span><span class="p">)</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x611200</span><span class="p">,</span> <span class="mh">0x00003300</span><span class="p">);</span> <span class="cm">/* disable scanout */</span>
	<span class="n">hwsq_setf</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* disable bus access */</span>
	<span class="n">hwsq_op5f</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span> <span class="cm">/* no idea :s */</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_mem_exec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exec</span><span class="p">,</span> <span class="n">perflvl</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">hwsq_setf</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* enable bus access */</span>
	<span class="n">hwsq_op5f</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span> <span class="cm">/* no idea, reverse of 0x00, 0x01? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x92</span><span class="p">)</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x611200</span><span class="p">,</span> <span class="mh">0x00003330</span><span class="p">);</span> <span class="cm">/* enable scanout */</span>
	<span class="n">hwsq_fini</span><span class="p">(</span><span class="n">hwsq</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="o">*</span>
<span class="nf">nv50_pm_clocks_pre</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_lims</span> <span class="n">pll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">out</span><span class="p">,</span> <span class="n">mast</span><span class="p">,</span> <span class="n">divs</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N</span><span class="p">,</span> <span class="n">M</span><span class="p">,</span> <span class="n">P1</span><span class="p">,</span> <span class="n">P2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xaa</span> <span class="o">||</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xac</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENODEV</span><span class="p">);</span>

	<span class="n">info</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span> <span class="o">=</span> <span class="n">perflvl</span><span class="p">;</span>

	<span class="cm">/* memory: build hwsq ucode which we&#39;ll use to reclock memory.</span>
<span class="cm">	 *         use pcie refclock if possible, otherwise use mpll */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_mclk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">perflvl</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mscript</span> <span class="o">=</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memscript</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">divs</span> <span class="o">=</span> <span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">mast</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mmast</span><span class="p">;</span>

	<span class="cm">/* start building HWSQ script for engine reclocking */</span>
	<span class="n">hwsq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eclk_hwsq</span><span class="p">;</span>
	<span class="n">hwsq_init</span><span class="p">(</span><span class="n">hwsq</span><span class="p">);</span>
	<span class="n">hwsq_setf</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* disable bus access */</span>
	<span class="n">hwsq_op5f</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span> <span class="cm">/* wait for access disabled? */</span>

	<span class="cm">/* vdec/dom6: switch to &quot;safe&quot; clocks temporarily */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mast</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000c00</span><span class="p">;</span>
		<span class="n">divs</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000700</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">dom6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mast</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0c000000</span><span class="p">;</span>
		<span class="n">divs</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000007</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="n">mast</span><span class="p">);</span>

	<span class="cm">/* vdec: avoid modifying xpll until we know exactly how the other</span>
<span class="cm">	 * clock domains work, i suspect at least some of them can also be</span>
<span class="cm">	 * tied to xpll...</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* see how close we can get using nvclk as a source */</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">calc_div</span><span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P1</span><span class="p">);</span>

		<span class="cm">/* see how close we can get using xpll/hclk as a source */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x98</span><span class="p">)</span>
			<span class="n">out</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004030</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">out</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclkm3d2</span><span class="p">);</span>
		<span class="n">out</span> <span class="o">=</span> <span class="n">calc_div</span><span class="p">(</span><span class="n">out</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P2</span><span class="p">);</span>

		<span class="cm">/* select whichever gets us closest */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">abs</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span> <span class="o">-</span> <span class="n">clk</span><span class="p">)</span> <span class="o">&lt;=</span>
		    <span class="n">abs</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span> <span class="o">-</span> <span class="n">out</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x98</span><span class="p">)</span>
				<span class="n">mast</span> <span class="o">|=</span> <span class="mh">0x00000c00</span><span class="p">;</span>
			<span class="n">divs</span> <span class="o">|=</span> <span class="n">P1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">mast</span> <span class="o">|=</span> <span class="mh">0x00000800</span><span class="p">;</span>
			<span class="n">divs</span> <span class="o">|=</span> <span class="n">P2</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* dom6: nfi what this is, but we&#39;re limited to various combinations</span>
<span class="cm">	 * of the host clock frequency</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">dom6</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk_same</span><span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">dom6</span><span class="p">,</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_href</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">mast</span> <span class="o">|=</span> <span class="mh">0x00000000</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk_same</span><span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">dom6</span><span class="p">,</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclk</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">mast</span> <span class="o">|=</span> <span class="mh">0x08000000</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">clk</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_src_hclk</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">clk</span> <span class="o">=</span> <span class="n">calc_div</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">dom6</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P1</span><span class="p">);</span>

			<span class="n">mast</span> <span class="o">|=</span> <span class="mh">0x0c000000</span><span class="p">;</span>
			<span class="n">divs</span> <span class="o">|=</span> <span class="n">P1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* vdec/dom6: complete switch to new clocks */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x92</span>:
	<span class="k">case</span> <span class="mh">0x94</span>:
	<span class="k">case</span> <span class="mh">0x96</span>:
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x004800</span><span class="p">,</span> <span class="n">divs</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x004700</span><span class="p">,</span> <span class="n">divs</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="n">mast</span><span class="p">);</span>

	<span class="cm">/* core/shader: make sure sclk/nvclk are disconnected from their</span>
<span class="cm">	 * PLLs (nvclk to dom6, sclk to hclk)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0x92</span><span class="p">)</span>
		<span class="n">mast</span> <span class="o">=</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x001000b0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00100080</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mast</span> <span class="o">=</span> <span class="p">(</span><span class="n">mast</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x000000b3</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00000081</span><span class="p">;</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="n">mast</span><span class="p">);</span>

	<span class="cm">/* core: for the moment at least, always use nvpll */</span>
	<span class="n">clk</span> <span class="o">=</span> <span class="n">calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4028</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">ctrl</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004028</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xc03f0100</span><span class="p">;</span>
	<span class="n">mast</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00100000</span><span class="p">;</span>
	<span class="n">mast</span> <span class="o">|=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x004028</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">P1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">P1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">ctrl</span><span class="p">);</span>
	<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00402c</span><span class="p">,</span> <span class="p">(</span><span class="n">N</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M</span><span class="p">);</span>

	<span class="cm">/* shader: tie to nvclk if possible, otherwise use spll.  have to be</span>
<span class="cm">	 * very careful that the shader clock is at least twice the core, or</span>
<span class="cm">	 * some chipsets will be very unhappy.  i expect most or all of these</span>
<span class="cm">	 * cases will be handled by tying to nvclk, but it&#39;s possible there&#39;s</span>
<span class="cm">	 * corners</span>
<span class="cm">	 */</span>
	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xc03f0100</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">P1</span><span class="o">--</span> <span class="o">&amp;&amp;</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">==</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">,</span> <span class="p">(</span><span class="n">P1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">P1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">ctrl</span><span class="p">);</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="mh">0x00000020</span> <span class="o">|</span> <span class="n">mast</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4020</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="mh">0x80000000</span><span class="p">;</span>

		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">,</span> <span class="p">(</span><span class="n">P1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">P1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">ctrl</span><span class="p">);</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x004024</span><span class="p">,</span> <span class="p">(</span><span class="n">N</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M</span><span class="p">);</span>
		<span class="n">hwsq_wr32</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="mh">0x00000030</span> <span class="o">|</span> <span class="n">mast</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">hwsq_setf</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* enable bus access */</span>
	<span class="n">hwsq_op5f</span><span class="p">(</span><span class="n">hwsq</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span> <span class="cm">/* wait for access enabled? */</span>
	<span class="n">hwsq_fini</span><span class="p">(</span><span class="n">hwsq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">info</span><span class="p">;</span>
<span class="nl">error:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="n">ret</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">prog_hwsq</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">hwsq_ucode</span> <span class="o">*</span><span class="n">hwsq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hwsq_data</span><span class="p">,</span> <span class="n">hwsq_kick</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0x94</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwsq_data</span> <span class="o">=</span> <span class="mh">0x001400</span><span class="p">;</span>
		<span class="n">hwsq_kick</span> <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">hwsq_data</span> <span class="o">=</span> <span class="mh">0x080000</span><span class="p">;</span>
		<span class="n">hwsq_kick</span> <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* upload hwsq ucode */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001098</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001304</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x92</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001318</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">hwsq</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">hwsq_data</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">hwsq</span><span class="o">-&gt;</span><span class="n">ptr</span><span class="p">.</span><span class="n">u32</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001098</span><span class="p">,</span> <span class="mh">0x00000018</span><span class="p">,</span> <span class="mh">0x00000018</span><span class="p">);</span>

	<span class="cm">/* launch, and wait for completion */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00130c</span><span class="p">,</span> <span class="n">hwsq_kick</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001308</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;hwsq ucode exec timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;0x001308: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001308</span><span class="p">));</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">hwsq</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;0x%06x: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="mh">0x1400</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span>
				 <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001400</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)));</span>
		<span class="p">}</span>

		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_pm_clocks_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv50_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bit_entry</span> <span class="n">M</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="cm">/* halt and idle execution engines */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002504</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002504</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">resume</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00251c</span><span class="p">,</span> <span class="mh">0x0000003f</span><span class="p">,</span> <span class="mh">0x0000003f</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">resume</span><span class="p">;</span>

	<span class="cm">/* program memory clock, if necessary - must come before engine clock</span>
<span class="cm">	 * reprogramming due to how we construct the hwsq scripts in pre()</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">.</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* execute some scripts that do ??? from the vbios.. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bit_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="sc">&#39;M&#39;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">M</span><span class="p">.</span><span class="n">version</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">M</span><span class="p">.</span><span class="n">length</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span>
				<span class="n">nouveau_bios_init_exec</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">M</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">5</span><span class="p">]));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">M</span><span class="p">.</span><span class="n">length</span> <span class="o">&gt;=</span> <span class="mi">8</span><span class="p">)</span>
				<span class="n">nouveau_bios_init_exec</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">M</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">7</span><span class="p">]));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">M</span><span class="p">.</span><span class="n">length</span> <span class="o">&gt;=</span> <span class="mi">10</span><span class="p">)</span>
				<span class="n">nouveau_bios_init_exec</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">M</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">9</span><span class="p">]));</span>
			<span class="n">nouveau_bios_init_exec</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mscript</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">prog_hwsq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mclk_hwsq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">resume</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* program engine clocks */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">prog_hwsq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eclk_hwsq</span><span class="p">);</span>

<span class="nl">resume:</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002504</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">pwm_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">ctrl</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">indx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">line</span> <span class="o">==</span> <span class="mh">0x04</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">ctrl</span> <span class="o">=</span> <span class="mh">0x00e100</span><span class="p">;</span>
		<span class="o">*</span><span class="n">line</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="o">*</span><span class="n">indx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">line</span> <span class="o">==</span> <span class="mh">0x09</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">ctrl</span> <span class="o">=</span> <span class="mh">0x00e100</span><span class="p">;</span>
		<span class="o">*</span><span class="n">line</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
		<span class="o">*</span><span class="n">indx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">line</span> <span class="o">==</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">ctrl</span> <span class="o">=</span> <span class="mh">0x00e28c</span><span class="p">;</span>
		<span class="o">*</span><span class="n">line</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="o">*</span><span class="n">indx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknown pwm ctrl for gpio %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">*</span><span class="n">line</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_pm_pwm_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">divs</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">duty</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">id</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">pwm_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">line</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">line</span><span class="p">))</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">divs</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e114</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="o">*</span><span class="n">duty</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e118</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_pm_pwm_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">u32</span> <span class="n">divs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">duty</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">id</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">pwm_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">line</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="mh">0x00010001</span> <span class="o">&lt;&lt;</span> <span class="n">line</span><span class="p">,</span> <span class="mh">0x00000001</span> <span class="o">&lt;&lt;</span> <span class="n">line</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e114</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="n">divs</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e118</span> <span class="o">+</span> <span class="p">(</span><span class="n">id</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="n">duty</span> <span class="o">|</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
