<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>GDB (API): /home/stan/gdb/src/gdb/arm-tdep.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">GDB (API)
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">/home/stan/gdb/src/gdb/arm-tdep.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm-tdep_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Common target dependent code for GDB on ARM systems.</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">   Copyright (C) 1988-2013 Free Software Foundation, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"></span>
<a name="l00005"></a>00005 <span class="comment">   This file is part of GDB.</span>
<a name="l00006"></a>00006 <span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">   This program is free software; you can redistribute it and/or modify</span>
<a name="l00008"></a>00008 <span class="comment">   it under the terms of the GNU General Public License as published by</span>
<a name="l00009"></a>00009 <span class="comment">   the Free Software Foundation; either version 3 of the License, or</span>
<a name="l00010"></a>00010 <span class="comment">   (at your option) any later version.</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   This program is distributed in the hope that it will be useful,</span>
<a name="l00013"></a>00013 <span class="comment">   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00014"></a>00014 <span class="comment">   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00015"></a>00015 <span class="comment">   GNU General Public License for more details.</span>
<a name="l00016"></a>00016 <span class="comment"></span>
<a name="l00017"></a>00017 <span class="comment">   You should have received a copy of the GNU General Public License</span>
<a name="l00018"></a>00018 <span class="comment">   along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#include &quot;<a class="code" href="defs_8h.html">defs.h</a>&quot;</span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="preprocessor">#include &lt;ctype.h&gt;</span>              <span class="comment">/* XXX for isupper ().  */</span>
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="preprocessor">#include &quot;<a class="code" href="frame_8h.html">frame.h</a>&quot;</span>
<a name="l00025"></a>00025 <span class="preprocessor">#include &quot;<a class="code" href="inferior_8h.html">inferior.h</a>&quot;</span>
<a name="l00026"></a>00026 <span class="preprocessor">#include &quot;<a class="code" href="gdbcmd_8h.html">gdbcmd.h</a>&quot;</span>
<a name="l00027"></a>00027 <span class="preprocessor">#include &quot;<a class="code" href="gdbcore_8h.html">gdbcore.h</a>&quot;</span>
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;<a class="code" href="gdb__string_8h.html">gdb_string.h</a>&quot;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;dis-asm.h&quot;</span>            <span class="comment">/* For register styles.  */</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;<a class="code" href="regcache_8h.html">regcache.h</a>&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;<a class="code" href="reggroups_8h.html">reggroups.h</a>&quot;</span>
<a name="l00032"></a>00032 <span class="preprocessor">#include &quot;<a class="code" href="doublest_8h.html">doublest.h</a>&quot;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="value_8h.html">value.h</a>&quot;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="arch-utils_8h.html">arch-utils.h</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="osabi_8h.html">osabi.h</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="frame-unwind_8h.html">frame-unwind.h</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="frame-base_8h.html">frame-base.h</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="trad-frame_8h.html">trad-frame.h</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="objfiles_8h.html">objfiles.h</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="dwarf2-frame_8h.html">dwarf2-frame.h</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="gdbtypes_8h.html">gdbtypes.h</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="prologue-value_8h.html">prologue-value.h</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="remote_8h.html">remote.h</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="target-descriptions_8h.html">target-descriptions.h</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="user-regs_8h.html">user-regs.h</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="observer_8h.html">observer.h</a>&quot;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="arm-tdep_8h.html">arm-tdep.h</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="sim-arm_8h.html">gdb/sim-arm.h</a>&quot;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;elf-bfd.h&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;coff/internal.h&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;elf/arm.h&quot;</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="gdb__assert_8h.html">gdb_assert.h</a>&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;<a class="code" href="vec_8h.html">vec.h</a>&quot;</span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="record_8h.html">record.h</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="record-full_8h.html">record-full.h</a>&quot;</span>
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="arm-with-m_8c.html">features/arm-with-m.c</a>&quot;</span>
<a name="l00062"></a>00062 <span class="preprocessor">#include &quot;<a class="code" href="arm-with-m-fpa-layout_8c.html">features/arm-with-m-fpa-layout.c</a>&quot;</span>
<a name="l00063"></a>00063 <span class="preprocessor">#include &quot;<a class="code" href="arm-with-m-vfp-d16_8c.html">features/arm-with-m-vfp-d16.c</a>&quot;</span>
<a name="l00064"></a>00064 <span class="preprocessor">#include &quot;<a class="code" href="arm-with-iwmmxt_8c.html">features/arm-with-iwmmxt.c</a>&quot;</span>
<a name="l00065"></a>00065 <span class="preprocessor">#include &quot;<a class="code" href="arm-with-vfpv2_8c.html">features/arm-with-vfpv2.c</a>&quot;</span>
<a name="l00066"></a>00066 <span class="preprocessor">#include &quot;<a class="code" href="arm-with-vfpv3_8c.html">features/arm-with-vfpv3.c</a>&quot;</span>
<a name="l00067"></a>00067 <span class="preprocessor">#include &quot;<a class="code" href="arm-with-neon_8c.html">features/arm-with-neon.c</a>&quot;</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="keyword">static</span> <span class="keywordtype">int</span> arm_debug;
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="comment">/* Macros for setting and testing a bit in a minimal symbol that marks</span>
<a name="l00072"></a>00072 <span class="comment">   it as Thumb function.  The MSB of the minimal symbol&#39;s &quot;info&quot; field</span>
<a name="l00073"></a>00073 <span class="comment">   is used for this purpose.</span>
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">   MSYMBOL_SET_SPECIAL  Actually sets the &quot;special&quot; bit.</span>
<a name="l00076"></a>00076 <span class="comment">   MSYMBOL_IS_SPECIAL   Tests the &quot;special&quot; bit in a minimal symbol.  */</span>
<a name="l00077"></a>00077 
<a name="l00078"></a><a class="code" href="arm-tdep_8c.html#a87fe930eb1f79e9855b17b0ac8cd1edb">00078</a> <span class="preprocessor">#define MSYMBOL_SET_SPECIAL(msym)                               \</span>
<a name="l00079"></a>00079 <span class="preprocessor">        MSYMBOL_TARGET_FLAG_1 (msym) = 1</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>
<a name="l00081"></a><a class="code" href="arm-tdep_8c.html#a8b51ffc37c6c25b9a1ff15d8a0fd16e7">00081</a> <span class="preprocessor">#define MSYMBOL_IS_SPECIAL(msym)                                \</span>
<a name="l00082"></a>00082 <span class="preprocessor">        MSYMBOL_TARGET_FLAG_1 (msym)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="comment">/* Per-objfile data used for mapping symbols.  */</span>
<a name="l00085"></a>00085 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>objfile_data *arm_objfile_data_key;
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="keyword">struct </span>arm_mapping_symbol
<a name="l00088"></a>00088 {
<a name="l00089"></a>00089   bfd_vma value;
<a name="l00090"></a>00090   <span class="keywordtype">char</span> <a class="code" href="structtype.html">type</a>;
<a name="l00091"></a>00091 };
<a name="l00092"></a><a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">00092</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>arm_mapping_symbol <a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>;
<a name="l00093"></a>00093 <a class="code" href="vec_8h.html#abc2d38563a8b5bed340654cf06060f11">DEF_VEC_O</a>(<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>);
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="keyword">struct </span>arm_per_objfile
<a name="l00096"></a>00096 {
<a name="l00097"></a>00097   <a class="code" href="vec_8h.html#ab084f6f29fcf16a6b15d15feb653d414">VEC</a>(<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>) **section_maps;
<a name="l00098"></a>00098 };
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="comment">/* The list of available &quot;set arm ...&quot; and &quot;show arm ...&quot; commands.  */</span>
<a name="l00101"></a>00101 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structcmd__list__element.html">cmd_list_element</a> *setarmcmdlist = NULL;
<a name="l00102"></a>00102 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structcmd__list__element.html">cmd_list_element</a> *showarmcmdlist = NULL;
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="comment">/* The type of floating-point to use.  Keep this in sync with enum</span>
<a name="l00105"></a>00105 <span class="comment">   arm_float_model, and the help string in _initialize_arm_tdep.  */</span>
<a name="l00106"></a>00106 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> fp_model_strings[] =
<a name="l00107"></a>00107 {
<a name="l00108"></a>00108   <span class="stringliteral">&quot;auto&quot;</span>,
<a name="l00109"></a>00109   <span class="stringliteral">&quot;softfpa&quot;</span>,
<a name="l00110"></a>00110   <span class="stringliteral">&quot;fpa&quot;</span>,
<a name="l00111"></a>00111   <span class="stringliteral">&quot;softvfp&quot;</span>,
<a name="l00112"></a>00112   <span class="stringliteral">&quot;vfp&quot;</span>,
<a name="l00113"></a>00113   NULL
<a name="l00114"></a>00114 };
<a name="l00115"></a>00115 
<a name="l00116"></a>00116 <span class="comment">/* A variable that can be configured by the user.  */</span>
<a name="l00117"></a>00117 <span class="keyword">static</span> <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7e">arm_float_model</a> arm_fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea15c02589ecdd678d73fc153c80b02921">ARM_FLOAT_AUTO</a>;
<a name="l00118"></a>00118 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *current_fp_model = <span class="stringliteral">&quot;auto&quot;</span>;
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="comment">/* The ABI to use.  Keep this in sync with arm_abi_kind.  */</span>
<a name="l00121"></a>00121 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> arm_abi_strings[] =
<a name="l00122"></a>00122 {
<a name="l00123"></a>00123   <span class="stringliteral">&quot;auto&quot;</span>,
<a name="l00124"></a>00124   <span class="stringliteral">&quot;APCS&quot;</span>,
<a name="l00125"></a>00125   <span class="stringliteral">&quot;AAPCS&quot;</span>,
<a name="l00126"></a>00126   NULL
<a name="l00127"></a>00127 };
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 <span class="comment">/* A variable that can be configured by the user.  */</span>
<a name="l00130"></a>00130 <span class="keyword">static</span> <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29c">arm_abi_kind</a> arm_abi_global = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29caf454f26f905a90207985b78fe87c7c52">ARM_ABI_AUTO</a>;
<a name="l00131"></a>00131 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *arm_abi_string = <span class="stringliteral">&quot;auto&quot;</span>;
<a name="l00132"></a>00132 
<a name="l00133"></a>00133 <span class="comment">/* The execution mode to assume.  */</span>
<a name="l00134"></a>00134 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> arm_mode_strings[] =
<a name="l00135"></a>00135   {
<a name="l00136"></a>00136     <span class="stringliteral">&quot;auto&quot;</span>,
<a name="l00137"></a>00137     <span class="stringliteral">&quot;arm&quot;</span>,
<a name="l00138"></a>00138     <span class="stringliteral">&quot;thumb&quot;</span>,
<a name="l00139"></a>00139     NULL
<a name="l00140"></a>00140   };
<a name="l00141"></a>00141 
<a name="l00142"></a>00142 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *arm_fallback_mode_string = <span class="stringliteral">&quot;auto&quot;</span>;
<a name="l00143"></a>00143 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *arm_force_mode_string = <span class="stringliteral">&quot;auto&quot;</span>;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145 <span class="comment">/* Internal override of the execution mode.  -1 means no override,</span>
<a name="l00146"></a>00146 <span class="comment">   0 means override to ARM mode, 1 means override to Thumb mode.</span>
<a name="l00147"></a>00147 <span class="comment">   The effect is the same as if arm_force_mode has been set by the</span>
<a name="l00148"></a>00148 <span class="comment">   user (except the internal override has precedence over a user&#39;s</span>
<a name="l00149"></a>00149 <span class="comment">   arm_force_mode override).  */</span>
<a name="l00150"></a>00150 <span class="keyword">static</span> <span class="keywordtype">int</span> arm_override_mode = -1;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="comment">/* Number of different reg name sets (options).  */</span>
<a name="l00153"></a>00153 <span class="keyword">static</span> <span class="keywordtype">int</span> num_disassembly_options;
<a name="l00154"></a>00154 
<a name="l00155"></a>00155 <span class="comment">/* The standard register names, and all the valid aliases for them.  Note</span>
<a name="l00156"></a>00156 <span class="comment">   that `fp&#39;, `sp&#39; and `pc&#39; are not added in this alias list, because they</span>
<a name="l00157"></a>00157 <span class="comment">   have been added as builtin user registers in</span>
<a name="l00158"></a>00158 <span class="comment">   std-regs.c:_initialize_frame_reg.  */</span>
<a name="l00159"></a>00159 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct</span>
<a name="l00160"></a>00160 {
<a name="l00161"></a><a class="code" href="arm-tdep_8c.html#a8f8f80d37794cde9472343e4487ba3eb">00161</a>   <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="aarch64-tdep_8c.html#acc128f98d9ceca227038c771308eff39">name</a>;
<a name="l00162"></a><a class="code" href="arm-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">00162</a>   <span class="keywordtype">int</span> <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>;
<a name="l00163"></a>00163 } arm_register_aliases[] = {
<a name="l00164"></a>00164   <span class="comment">/* Basic register numbers.  */</span>
<a name="l00165"></a>00165   { <span class="stringliteral">&quot;r0&quot;</span>, 0 },
<a name="l00166"></a>00166   { <span class="stringliteral">&quot;r1&quot;</span>, 1 },
<a name="l00167"></a>00167   { <span class="stringliteral">&quot;r2&quot;</span>, 2 },
<a name="l00168"></a>00168   { <span class="stringliteral">&quot;r3&quot;</span>, 3 },
<a name="l00169"></a>00169   { <span class="stringliteral">&quot;r4&quot;</span>, 4 },
<a name="l00170"></a>00170   { <span class="stringliteral">&quot;r5&quot;</span>, 5 },
<a name="l00171"></a>00171   { <span class="stringliteral">&quot;r6&quot;</span>, 6 },
<a name="l00172"></a>00172   { <span class="stringliteral">&quot;r7&quot;</span>, 7 },
<a name="l00173"></a>00173   { <span class="stringliteral">&quot;r8&quot;</span>, 8 },
<a name="l00174"></a>00174   { <span class="stringliteral">&quot;r9&quot;</span>, 9 },
<a name="l00175"></a>00175   { <span class="stringliteral">&quot;r10&quot;</span>, 10 },
<a name="l00176"></a>00176   { <span class="stringliteral">&quot;r11&quot;</span>, 11 },
<a name="l00177"></a>00177   { <span class="stringliteral">&quot;r12&quot;</span>, 12 },
<a name="l00178"></a>00178   { <span class="stringliteral">&quot;r13&quot;</span>, 13 },
<a name="l00179"></a>00179   { <span class="stringliteral">&quot;r14&quot;</span>, 14 },
<a name="l00180"></a>00180   { <span class="stringliteral">&quot;r15&quot;</span>, 15 },
<a name="l00181"></a>00181   <span class="comment">/* Synonyms (argument and variable registers).  */</span>
<a name="l00182"></a>00182   { <span class="stringliteral">&quot;a1&quot;</span>, 0 },
<a name="l00183"></a>00183   { <span class="stringliteral">&quot;a2&quot;</span>, 1 },
<a name="l00184"></a>00184   { <span class="stringliteral">&quot;a3&quot;</span>, 2 },
<a name="l00185"></a>00185   { <span class="stringliteral">&quot;a4&quot;</span>, 3 },
<a name="l00186"></a>00186   { <span class="stringliteral">&quot;v1&quot;</span>, 4 },
<a name="l00187"></a>00187   { <span class="stringliteral">&quot;v2&quot;</span>, 5 },
<a name="l00188"></a>00188   { <span class="stringliteral">&quot;v3&quot;</span>, 6 },
<a name="l00189"></a>00189   { <span class="stringliteral">&quot;v4&quot;</span>, 7 },
<a name="l00190"></a>00190   { <span class="stringliteral">&quot;v5&quot;</span>, 8 },
<a name="l00191"></a>00191   { <span class="stringliteral">&quot;v6&quot;</span>, 9 },
<a name="l00192"></a>00192   { <span class="stringliteral">&quot;v7&quot;</span>, 10 },
<a name="l00193"></a>00193   { <span class="stringliteral">&quot;v8&quot;</span>, 11 },
<a name="l00194"></a>00194   <span class="comment">/* Other platform-specific names for r9.  */</span>
<a name="l00195"></a>00195   { <span class="stringliteral">&quot;sb&quot;</span>, 9 },
<a name="l00196"></a>00196   { <span class="stringliteral">&quot;tr&quot;</span>, 9 },
<a name="l00197"></a>00197   <span class="comment">/* Special names.  */</span>
<a name="l00198"></a>00198   { <span class="stringliteral">&quot;ip&quot;</span>, 12 },
<a name="l00199"></a>00199   { <span class="stringliteral">&quot;lr&quot;</span>, 14 },
<a name="l00200"></a>00200   <span class="comment">/* Names used by GCC (not listed in the ARM EABI).  */</span>
<a name="l00201"></a>00201   { <span class="stringliteral">&quot;sl&quot;</span>, 10 },
<a name="l00202"></a>00202   <span class="comment">/* A special name from the older ATPCS.  */</span>
<a name="l00203"></a>00203   { <span class="stringliteral">&quot;wr&quot;</span>, 7 },
<a name="l00204"></a>00204 };
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> arm_register_names[] =
<a name="l00207"></a>00207 {<span class="stringliteral">&quot;r0&quot;</span>,  <span class="stringliteral">&quot;r1&quot;</span>,  <span class="stringliteral">&quot;r2&quot;</span>,  <span class="stringliteral">&quot;r3&quot;</span>,     <span class="comment">/*  0  1  2  3 */</span>
<a name="l00208"></a>00208  <span class="stringliteral">&quot;r4&quot;</span>,  <span class="stringliteral">&quot;r5&quot;</span>,  <span class="stringliteral">&quot;r6&quot;</span>,  <span class="stringliteral">&quot;r7&quot;</span>,     <span class="comment">/*  4  5  6  7 */</span>
<a name="l00209"></a>00209  <span class="stringliteral">&quot;r8&quot;</span>,  <span class="stringliteral">&quot;r9&quot;</span>,  <span class="stringliteral">&quot;r10&quot;</span>, <span class="stringliteral">&quot;r11&quot;</span>,    <span class="comment">/*  8  9 10 11 */</span>
<a name="l00210"></a>00210  <span class="stringliteral">&quot;r12&quot;</span>, <span class="stringliteral">&quot;sp&quot;</span>,  <span class="stringliteral">&quot;lr&quot;</span>,  <span class="stringliteral">&quot;pc&quot;</span>,     <span class="comment">/* 12 13 14 15 */</span>
<a name="l00211"></a>00211  <span class="stringliteral">&quot;f0&quot;</span>,  <span class="stringliteral">&quot;f1&quot;</span>,  <span class="stringliteral">&quot;f2&quot;</span>,  <span class="stringliteral">&quot;f3&quot;</span>,     <span class="comment">/* 16 17 18 19 */</span>
<a name="l00212"></a>00212  <span class="stringliteral">&quot;f4&quot;</span>,  <span class="stringliteral">&quot;f5&quot;</span>,  <span class="stringliteral">&quot;f6&quot;</span>,  <span class="stringliteral">&quot;f7&quot;</span>,     <span class="comment">/* 20 21 22 23 */</span>
<a name="l00213"></a>00213  <span class="stringliteral">&quot;fps&quot;</span>, <span class="stringliteral">&quot;cpsr&quot;</span> };               <span class="comment">/* 24 25       */</span>
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 <span class="comment">/* Valid register name styles.  */</span>
<a name="l00216"></a>00216 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> **valid_disassembly_styles;
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 <span class="comment">/* Disassembly style to use. Default to &quot;std&quot; register names.  */</span>
<a name="l00219"></a>00219 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *disassembly_style;
<a name="l00220"></a>00220 
<a name="l00221"></a>00221 <span class="comment">/* This is used to keep the bfd arch_info in sync with the disassembly</span>
<a name="l00222"></a>00222 <span class="comment">   style.  */</span>
<a name="l00223"></a>00223 <span class="keyword">static</span> <span class="keywordtype">void</span> set_disassembly_style_sfunc(<span class="keywordtype">char</span> *, <span class="keywordtype">int</span>,
<a name="l00224"></a>00224                                          <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *);
<a name="l00225"></a>00225 <span class="keyword">static</span> <span class="keywordtype">void</span> set_disassembly_style (<span class="keywordtype">void</span>);
<a name="l00226"></a>00226 
<a name="l00227"></a>00227 <span class="keyword">static</span> <span class="keywordtype">void</span> convert_from_extended (<span class="keyword">const</span> <span class="keyword">struct</span> floatformat *, <span class="keyword">const</span> <span class="keywordtype">void</span> *,
<a name="l00228"></a>00228                                    <span class="keywordtype">void</span> *, <span class="keywordtype">int</span>);
<a name="l00229"></a>00229 <span class="keyword">static</span> <span class="keywordtype">void</span> convert_to_extended (<span class="keyword">const</span> <span class="keyword">struct</span> floatformat *, <span class="keywordtype">void</span> *,
<a name="l00230"></a>00230                                  <span class="keyword">const</span> <span class="keywordtype">void</span> *, <span class="keywordtype">int</span>);
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 <span class="keyword">static</span> <span class="keyword">enum</span> <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7">register_status</a> arm_neon_quad_read (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l00233"></a>00233                                                 <span class="keyword">struct</span> regcache *regcache,
<a name="l00234"></a>00234                                                 <span class="keywordtype">int</span> <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>, <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf);
<a name="l00235"></a>00235 <span class="keyword">static</span> <span class="keywordtype">void</span> arm_neon_quad_write (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l00236"></a>00236                                  <span class="keyword">struct</span> regcache *regcache,
<a name="l00237"></a>00237                                  <span class="keywordtype">int</span> <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>, <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf);
<a name="l00238"></a>00238 
<a name="l00239"></a>00239 <span class="keyword">static</span> <span class="keywordtype">int</span> thumb_insn_size (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1);
<a name="l00240"></a>00240 
<a name="l00241"></a>00241 <span class="keyword">struct </span>arm_prologue_cache
<a name="l00242"></a>00242 {
<a name="l00243"></a>00243   <span class="comment">/* The stack pointer at the time this frame was created; i.e. the</span>
<a name="l00244"></a>00244 <span class="comment">     caller&#39;s stack pointer when this function was called.  It is used</span>
<a name="l00245"></a>00245 <span class="comment">     to identify this frame.  */</span>
<a name="l00246"></a>00246   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prev_sp;
<a name="l00247"></a>00247 
<a name="l00248"></a>00248   <span class="comment">/* The frame base for this frame is just prev_sp - frame size.</span>
<a name="l00249"></a>00249 <span class="comment">     FRAMESIZE is the distance from the frame pointer to the</span>
<a name="l00250"></a>00250 <span class="comment">     initial stack pointer.  */</span>
<a name="l00251"></a>00251 
<a name="l00252"></a>00252   <span class="keywordtype">int</span> framesize;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254   <span class="comment">/* The register used to hold the frame pointer for this frame.  */</span>
<a name="l00255"></a>00255   <span class="keywordtype">int</span> framereg;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257   <span class="comment">/* Saved register offsets.  */</span>
<a name="l00258"></a>00258   <span class="keyword">struct </span><a class="code" href="structtrad__frame__saved__reg.html">trad_frame_saved_reg</a> *saved_regs;
<a name="l00259"></a>00259 };
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> arm_analyze_prologue (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l00262"></a>00262                                        <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prologue_start,
<a name="l00263"></a>00263                                        <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prologue_end,
<a name="l00264"></a>00264                                        <span class="keyword">struct</span> arm_prologue_cache *cache);
<a name="l00265"></a>00265 
<a name="l00266"></a>00266 <span class="comment">/* Architecture version for displaced stepping.  This effects the behaviour of</span>
<a name="l00267"></a>00267 <span class="comment">   certain instructions, and really should not be hard-wired.  */</span>
<a name="l00268"></a>00268 
<a name="l00269"></a><a class="code" href="arm-tdep_8c.html#ad380da441612a6da8729527e63592bfb">00269</a> <span class="preprocessor">#define DISPLACED_STEPPING_ARCH_VERSION         5</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>
<a name="l00271"></a>00271 <span class="comment">/* Addresses for calling Thumb functions have the bit 0 set.</span>
<a name="l00272"></a>00272 <span class="comment">   Here are some macros to test, set, or clear bit 0 of addresses.  */</span>
<a name="l00273"></a><a class="code" href="arm-tdep_8c.html#a71af00619da0a9a58fe114120b1fdc26">00273</a> <span class="preprocessor">#define IS_THUMB_ADDR(addr)     ((addr) &amp; 1)</span>
<a name="l00274"></a><a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define MAKE_THUMB_ADDR(addr)   ((addr) | 1)</span>
<a name="l00275"></a><a class="code" href="arm-tdep_8c.html#a3e367f8d0e90bd945ad174920bfb048c">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define UNMAKE_THUMB_ADDR(addr) ((addr) &amp; ~1)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>
<a name="l00277"></a>00277 <span class="comment">/* Set to true if the 32-bit mode is in use.  */</span>
<a name="l00278"></a>00278 
<a name="l00279"></a><a class="code" href="armnbsd-nat_8c.html#a77dfd4d77596fabb416e373c5631335c">00279</a> <span class="keywordtype">int</span> <a class="code" href="arm-linux-nat_8c.html#a77dfd4d77596fabb416e373c5631335c">arm_apcs_32</a> = 1;
<a name="l00280"></a>00280 
<a name="l00281"></a>00281 <span class="comment">/* Return the bit mask in ARM_PS_REGNUM that indicates Thumb mode.  */</span>
<a name="l00282"></a>00282 
<a name="l00283"></a>00283 <span class="keywordtype">int</span>
<a name="l00284"></a><a class="code" href="arm-tdep_8h.html#a1423642f8460a42ad90701baba34324e">00284</a> <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (<span class="keyword">struct</span> gdbarch *gdbarch)
<a name="l00285"></a>00285 {
<a name="l00286"></a>00286   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;is_m)
<a name="l00287"></a>00287     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8h.html#a05efb0555f91b7eff533bd1684515468">XPSR_T</a>;
<a name="l00288"></a>00288   <span class="keywordflow">else</span>
<a name="l00289"></a>00289     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8h.html#ac98746dc439cc8703506264a31b6b6ca">CPSR_T</a>;
<a name="l00290"></a>00290 }
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 <span class="comment">/* Determine if FRAME is executing in Thumb mode.  */</span>
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 <span class="keywordtype">int</span>
<a name="l00295"></a><a class="code" href="arm-tdep_8h.html#af771cd70b92a36a72d01814c8d40506a">00295</a> <a class="code" href="arm-tdep_8c.html#af771cd70b92a36a72d01814c8d40506a">arm_frame_is_thumb</a> (<span class="keyword">struct</span> frame_info *frame)
<a name="l00296"></a>00296 {
<a name="l00297"></a>00297   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> cpsr;
<a name="l00298"></a>00298   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> t_bit = <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (<a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (frame));
<a name="l00299"></a>00299 
<a name="l00300"></a>00300   <span class="comment">/* Every ARM frame unwinder can unwind the T bit of the CPSR, either</span>
<a name="l00301"></a>00301 <span class="comment">     directly (from a signal frame or dummy frame) or by interpreting</span>
<a name="l00302"></a>00302 <span class="comment">     the saved LR (from a prologue or DWARF frame).  So consult it and</span>
<a name="l00303"></a>00303 <span class="comment">     trust the unwinders.  */</span>
<a name="l00304"></a>00304   cpsr = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l00305"></a>00305 
<a name="l00306"></a>00306   <span class="keywordflow">return</span> (cpsr &amp; t_bit) != 0;
<a name="l00307"></a>00307 }
<a name="l00308"></a>00308 
<a name="l00309"></a>00309 <span class="comment">/* Callback for VEC_lower_bound.  */</span>
<a name="l00310"></a>00310 
<a name="l00311"></a>00311 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span>
<a name="l00312"></a>00312 arm_compare_mapping_symbols (<span class="keyword">const</span> <span class="keyword">struct</span> arm_mapping_symbol *lhs,
<a name="l00313"></a>00313                              <span class="keyword">const</span> <span class="keyword">struct</span> arm_mapping_symbol *rhs)
<a name="l00314"></a>00314 {
<a name="l00315"></a>00315   <span class="keywordflow">return</span> lhs-&gt;value &lt; rhs-&gt;value;
<a name="l00316"></a>00316 }
<a name="l00317"></a>00317 
<a name="l00318"></a>00318 <span class="comment">/* Search for the mapping symbol covering MEMADDR.  If one is found,</span>
<a name="l00319"></a>00319 <span class="comment">   return its type.  Otherwise, return 0.  If START is non-NULL,</span>
<a name="l00320"></a>00320 <span class="comment">   set *START to the location of the mapping symbol.  */</span>
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 <span class="keyword">static</span> <span class="keywordtype">char</span>
<a name="l00323"></a>00323 arm_find_mapping_symbol (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> <a class="code" href="exec_8h.html#ab268c3184bf49615e16de006a296a542">memaddr</a>, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> *start)
<a name="l00324"></a>00324 {
<a name="l00325"></a>00325   <span class="keyword">struct </span><a class="code" href="structobj__section.html">obj_section</a> *sec;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327   <span class="comment">/* If there are mapping symbols, consult them.  */</span>
<a name="l00328"></a>00328   sec = <a class="code" href="objfiles_8c.html#a458f94deb438e6e7908997a9b496674d">find_pc_section</a> (memaddr);
<a name="l00329"></a>00329   <span class="keywordflow">if</span> (sec != NULL)
<a name="l00330"></a>00330     {
<a name="l00331"></a>00331       <span class="keyword">struct </span>arm_per_objfile *data;
<a name="l00332"></a>00332       <a class="code" href="vec_8h.html#ab084f6f29fcf16a6b15d15feb653d414">VEC</a>(<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>) *map;
<a name="l00333"></a>00333       <span class="keyword">struct </span>arm_mapping_symbol map_key = { memaddr - <a class="code" href="objfiles_8h.html#add2e3fffc531c5f6789a03324308ccf6">obj_section_addr</a> (sec),
<a name="l00334"></a>00334                                             0 };
<a name="l00335"></a>00335       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> idx;
<a name="l00336"></a>00336 
<a name="l00337"></a>00337       data = objfile_data (sec-&gt;<a class="code" href="structobj__section.html#a3dba4273f49b43a5e8c64bd29ac39ef1">objfile</a>, arm_objfile_data_key);
<a name="l00338"></a>00338       <span class="keywordflow">if</span> (data != NULL)
<a name="l00339"></a>00339         {
<a name="l00340"></a>00340           map = data-&gt;section_maps[sec-&gt;<a class="code" href="structobj__section.html#ad233927d4d1037bde66ab9628ae82345">the_bfd_section</a>-&gt;index];
<a name="l00341"></a>00341           <span class="keywordflow">if</span> (!<a class="code" href="vec_8h.html#ac9981d313a5e114db0e05b7b9cd16319">VEC_empty</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, map))
<a name="l00342"></a>00342             {
<a name="l00343"></a>00343               <span class="keyword">struct </span>arm_mapping_symbol *map_sym;
<a name="l00344"></a>00344 
<a name="l00345"></a>00345               idx = <a class="code" href="vec_8h.html#a52a22061d595a36750b2f660e6d22c4a">VEC_lower_bound</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, map, &amp;map_key,
<a name="l00346"></a>00346                                      arm_compare_mapping_symbols);
<a name="l00347"></a>00347 
<a name="l00348"></a>00348               <span class="comment">/* VEC_lower_bound finds the earliest ordered insertion</span>
<a name="l00349"></a>00349 <span class="comment">                 point.  If the following symbol starts at this exact</span>
<a name="l00350"></a>00350 <span class="comment">                 address, we use that; otherwise, the preceding</span>
<a name="l00351"></a>00351 <span class="comment">                 mapping symbol covers this address.  */</span>
<a name="l00352"></a>00352               <span class="keywordflow">if</span> (idx &lt; <a class="code" href="vec_8h.html#a844523bba6d0565ef73a0f4a63e48d19">VEC_length</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, map))
<a name="l00353"></a>00353                 {
<a name="l00354"></a>00354                   map_sym = <a class="code" href="vec_8h.html#a49c128c353995ea8fca27be70829ca52">VEC_index</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, map, idx);
<a name="l00355"></a>00355                   <span class="keywordflow">if</span> (map_sym-&gt;value == map_key.value)
<a name="l00356"></a>00356                     {
<a name="l00357"></a>00357                       <span class="keywordflow">if</span> (start)
<a name="l00358"></a>00358                         *start = map_sym-&gt;value + <a class="code" href="objfiles_8h.html#add2e3fffc531c5f6789a03324308ccf6">obj_section_addr</a> (sec);
<a name="l00359"></a>00359                       <span class="keywordflow">return</span> map_sym-&gt;type;
<a name="l00360"></a>00360                     }
<a name="l00361"></a>00361                 }
<a name="l00362"></a>00362 
<a name="l00363"></a>00363               <span class="keywordflow">if</span> (idx &gt; 0)
<a name="l00364"></a>00364                 {
<a name="l00365"></a>00365                   map_sym = <a class="code" href="vec_8h.html#a49c128c353995ea8fca27be70829ca52">VEC_index</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, map, idx - 1);
<a name="l00366"></a>00366                   <span class="keywordflow">if</span> (start)
<a name="l00367"></a>00367                     *start = map_sym-&gt;value + <a class="code" href="objfiles_8h.html#add2e3fffc531c5f6789a03324308ccf6">obj_section_addr</a> (sec);
<a name="l00368"></a>00368                   <span class="keywordflow">return</span> map_sym-&gt;type;
<a name="l00369"></a>00369                 }
<a name="l00370"></a>00370             }
<a name="l00371"></a>00371         }
<a name="l00372"></a>00372     }
<a name="l00373"></a>00373 
<a name="l00374"></a>00374   <span class="keywordflow">return</span> 0;
<a name="l00375"></a>00375 }
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 <span class="comment">/* Determine if the program counter specified in MEMADDR is in a Thumb</span>
<a name="l00378"></a>00378 <span class="comment">   function.  This function should be called for addresses unrelated to</span>
<a name="l00379"></a>00379 <span class="comment">   any executing frame; otherwise, prefer arm_frame_is_thumb.  */</span>
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 <span class="keywordtype">int</span>
<a name="l00382"></a><a class="code" href="arm-tdep_8h.html#a1e4e45c411550e1d5a75e129a75ec23c">00382</a> <a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> memaddr)
<a name="l00383"></a>00383 {
<a name="l00384"></a>00384   <span class="keyword">struct </span><a class="code" href="structbound__minimal__symbol.html">bound_minimal_symbol</a> sym;
<a name="l00385"></a>00385   <span class="keywordtype">char</span> <a class="code" href="structtype.html">type</a>;
<a name="l00386"></a>00386   <span class="keyword">struct </span>displaced_step_closure* dsc
<a name="l00387"></a>00387     = <a class="code" href="inferior_8h.html#a0c80e763c52e893a26788832a97c86d0">get_displaced_step_closure_by_addr</a>(memaddr);
<a name="l00388"></a>00388 
<a name="l00389"></a>00389   <span class="comment">/* If checking the mode of displaced instruction in copy area, the mode</span>
<a name="l00390"></a>00390 <span class="comment">     should be determined by instruction on the original address.  */</span>
<a name="l00391"></a>00391   <span class="keywordflow">if</span> (dsc)
<a name="l00392"></a>00392     {
<a name="l00393"></a>00393       <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l00394"></a>00394         <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l00395"></a>00395                             <span class="stringliteral">&quot;displaced: check mode of %.8lx instead of %.8lx\n&quot;</span>,
<a name="l00396"></a>00396                             (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) dsc-&gt;insn_addr,
<a name="l00397"></a>00397                             (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) memaddr);
<a name="l00398"></a>00398       memaddr = dsc-&gt;insn_addr;
<a name="l00399"></a>00399     }
<a name="l00400"></a>00400 
<a name="l00401"></a>00401   <span class="comment">/* If bit 0 of the address is set, assume this is a Thumb address.  */</span>
<a name="l00402"></a>00402   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a71af00619da0a9a58fe114120b1fdc26">IS_THUMB_ADDR</a> (memaddr))
<a name="l00403"></a>00403     <span class="keywordflow">return</span> 1;
<a name="l00404"></a>00404 
<a name="l00405"></a>00405   <span class="comment">/* Respect internal mode override if active.  */</span>
<a name="l00406"></a>00406   <span class="keywordflow">if</span> (arm_override_mode != -1)
<a name="l00407"></a>00407     <span class="keywordflow">return</span> arm_override_mode;
<a name="l00408"></a>00408 
<a name="l00409"></a>00409   <span class="comment">/* If the user wants to override the symbol table, let him.  */</span>
<a name="l00410"></a>00410   <span class="keywordflow">if</span> (strcmp (arm_force_mode_string, <span class="stringliteral">&quot;arm&quot;</span>) == 0)
<a name="l00411"></a>00411     <span class="keywordflow">return</span> 0;
<a name="l00412"></a>00412   <span class="keywordflow">if</span> (strcmp (arm_force_mode_string, <span class="stringliteral">&quot;thumb&quot;</span>) == 0)
<a name="l00413"></a>00413     <span class="keywordflow">return</span> 1;
<a name="l00414"></a>00414 
<a name="l00415"></a>00415   <span class="comment">/* ARM v6-M and v7-M are always in Thumb mode.  */</span>
<a name="l00416"></a>00416   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;is_m)
<a name="l00417"></a>00417     <span class="keywordflow">return</span> 1;
<a name="l00418"></a>00418 
<a name="l00419"></a>00419   <span class="comment">/* If there are mapping symbols, consult them.  */</span>
<a name="l00420"></a>00420   type = arm_find_mapping_symbol (memaddr, NULL);
<a name="l00421"></a>00421   <span class="keywordflow">if</span> (type)
<a name="l00422"></a>00422     <span class="keywordflow">return</span> type == <span class="charliteral">&#39;t&#39;</span>;
<a name="l00423"></a>00423 
<a name="l00424"></a>00424   <span class="comment">/* Thumb functions have a &quot;special&quot; bit set in minimal symbols.  */</span>
<a name="l00425"></a>00425   sym = <a class="code" href="minsyms_8c.html#ad4b48b6ef6c913138a8ac33f8c3cfeb2">lookup_minimal_symbol_by_pc</a> (memaddr);
<a name="l00426"></a>00426   <span class="keywordflow">if</span> (sym.<a class="code" href="structbound__minimal__symbol.html#aabff08898c1d96d6c68a95f35b635214">minsym</a>)
<a name="l00427"></a>00427     <span class="keywordflow">return</span> (<a class="code" href="arm-tdep_8c.html#a8b51ffc37c6c25b9a1ff15d8a0fd16e7">MSYMBOL_IS_SPECIAL</a> (sym.<a class="code" href="structbound__minimal__symbol.html#aabff08898c1d96d6c68a95f35b635214">minsym</a>));
<a name="l00428"></a>00428 
<a name="l00429"></a>00429   <span class="comment">/* If the user wants to override the fallback mode, let them.  */</span>
<a name="l00430"></a>00430   <span class="keywordflow">if</span> (strcmp (arm_fallback_mode_string, <span class="stringliteral">&quot;arm&quot;</span>) == 0)
<a name="l00431"></a>00431     <span class="keywordflow">return</span> 0;
<a name="l00432"></a>00432   <span class="keywordflow">if</span> (strcmp (arm_fallback_mode_string, <span class="stringliteral">&quot;thumb&quot;</span>) == 0)
<a name="l00433"></a>00433     <span class="keywordflow">return</span> 1;
<a name="l00434"></a>00434 
<a name="l00435"></a>00435   <span class="comment">/* If we couldn&#39;t find any symbol, but we&#39;re talking to a running</span>
<a name="l00436"></a>00436 <span class="comment">     target, then trust the current value of $cpsr.  This lets</span>
<a name="l00437"></a>00437 <span class="comment">     &quot;display/i $pc&quot; always show the correct mode (though if there is</span>
<a name="l00438"></a>00438 <span class="comment">     a symbol table we will not reach here, so it still may not be</span>
<a name="l00439"></a>00439 <span class="comment">     displayed in the mode it will be executed).  */</span>
<a name="l00440"></a>00440   <span class="keywordflow">if</span> (<a class="code" href="target_8h.html#aa9a1009541e63ce36c030b1bd55d292d">target_has_registers</a>)
<a name="l00441"></a>00441     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8c.html#af771cd70b92a36a72d01814c8d40506a">arm_frame_is_thumb</a> (<a class="code" href="frame_8c.html#a5ab254510728049878a232ed1b889820">get_current_frame</a> ());
<a name="l00442"></a>00442 
<a name="l00443"></a>00443   <span class="comment">/* Otherwise we&#39;re out of luck; we assume ARM.  */</span>
<a name="l00444"></a>00444   <span class="keywordflow">return</span> 0;
<a name="l00445"></a>00445 }
<a name="l00446"></a>00446 
<a name="l00447"></a>00447 <span class="comment">/* Remove useless bits from addresses in a running program.  */</span>
<a name="l00448"></a>00448 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l00449"></a>00449 arm_addr_bits_remove (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> val)
<a name="l00450"></a>00450 {
<a name="l00451"></a>00451   <span class="comment">/* On M-profile devices, do not strip the low bit from EXC_RETURN</span>
<a name="l00452"></a>00452 <span class="comment">     (the magic exception return address).  */</span>
<a name="l00453"></a>00453   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;is_m
<a name="l00454"></a>00454       &amp;&amp; (val &amp; 0xfffffff0) == 0xfffffff0)
<a name="l00455"></a>00455     <span class="keywordflow">return</span> val;
<a name="l00456"></a>00456 
<a name="l00457"></a>00457   <span class="keywordflow">if</span> (<a class="code" href="arm-linux-nat_8c.html#a77dfd4d77596fabb416e373c5631335c">arm_apcs_32</a>)
<a name="l00458"></a>00458     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8c.html#a3e367f8d0e90bd945ad174920bfb048c">UNMAKE_THUMB_ADDR</a> (val);
<a name="l00459"></a>00459   <span class="keywordflow">else</span>
<a name="l00460"></a>00460     <span class="keywordflow">return</span> (val &amp; 0x03fffffc);
<a name="l00461"></a>00461 }
<a name="l00462"></a>00462 
<a name="l00463"></a>00463 <span class="comment">/* Return 1 if PC is the start of a compiler helper function which</span>
<a name="l00464"></a>00464 <span class="comment">   can be safely ignored during prologue skipping.  IS_THUMB is true</span>
<a name="l00465"></a>00465 <span class="comment">   if the function is known to be a Thumb function due to the way it</span>
<a name="l00466"></a>00466 <span class="comment">   is being called.  */</span>
<a name="l00467"></a>00467 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00468"></a>00468 skip_prologue_function (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc, <span class="keywordtype">int</span> is_thumb)
<a name="l00469"></a>00469 {
<a name="l00470"></a>00470   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l00471"></a>00471   <span class="keyword">struct </span><a class="code" href="structbound__minimal__symbol.html">bound_minimal_symbol</a> msym;
<a name="l00472"></a>00472 
<a name="l00473"></a>00473   msym = <a class="code" href="minsyms_8c.html#ad4b48b6ef6c913138a8ac33f8c3cfeb2">lookup_minimal_symbol_by_pc</a> (pc);
<a name="l00474"></a>00474   <span class="keywordflow">if</span> (msym.minsym != NULL
<a name="l00475"></a>00475       &amp;&amp; <a class="code" href="symtab_8h.html#abee697b9e3bb4f4d164ad920a87ab854">SYMBOL_VALUE_ADDRESS</a> (msym.minsym) == pc
<a name="l00476"></a>00476       &amp;&amp; <a class="code" href="symtab_8h.html#a956b56288511a18b855d8a263d60e87f">SYMBOL_LINKAGE_NAME</a> (msym.minsym) != NULL)
<a name="l00477"></a>00477     {
<a name="l00478"></a>00478       <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="aarch64-tdep_8c.html#acc128f98d9ceca227038c771308eff39">name</a> = <a class="code" href="symtab_8h.html#a956b56288511a18b855d8a263d60e87f">SYMBOL_LINKAGE_NAME</a> (msym.minsym);
<a name="l00479"></a>00479 
<a name="l00480"></a>00480       <span class="comment">/* The GNU linker&#39;s Thumb call stub to foo is named</span>
<a name="l00481"></a>00481 <span class="comment">         __foo_from_thumb.  */</span>
<a name="l00482"></a>00482       <span class="keywordflow">if</span> (<a class="code" href="gdb__string_8h.html#a55c8e1e0e5f3578988a2feb0d417ad1c">strstr</a> (name, <span class="stringliteral">&quot;_from_thumb&quot;</span>) != NULL)
<a name="l00483"></a>00483         name += 2;
<a name="l00484"></a>00484 
<a name="l00485"></a>00485       <span class="comment">/* On soft-float targets, __truncdfsf2 is called to convert promoted</span>
<a name="l00486"></a>00486 <span class="comment">         arguments to their argument types in non-prototyped</span>
<a name="l00487"></a>00487 <span class="comment">         functions.  */</span>
<a name="l00488"></a>00488       <span class="keywordflow">if</span> (strncmp (name, <span class="stringliteral">&quot;__truncdfsf2&quot;</span>, strlen (<span class="stringliteral">&quot;__truncdfsf2&quot;</span>)) == 0)
<a name="l00489"></a>00489         <span class="keywordflow">return</span> 1;
<a name="l00490"></a>00490       <span class="keywordflow">if</span> (strncmp (name, <span class="stringliteral">&quot;__aeabi_d2f&quot;</span>, strlen (<span class="stringliteral">&quot;__aeabi_d2f&quot;</span>)) == 0)
<a name="l00491"></a>00491         <span class="keywordflow">return</span> 1;
<a name="l00492"></a>00492 
<a name="l00493"></a>00493       <span class="comment">/* Internal functions related to thread-local storage.  */</span>
<a name="l00494"></a>00494       <span class="keywordflow">if</span> (strncmp (name, <span class="stringliteral">&quot;__tls_get_addr&quot;</span>, strlen (<span class="stringliteral">&quot;__tls_get_addr&quot;</span>)) == 0)
<a name="l00495"></a>00495         <span class="keywordflow">return</span> 1;
<a name="l00496"></a>00496       <span class="keywordflow">if</span> (strncmp (name, <span class="stringliteral">&quot;__aeabi_read_tp&quot;</span>, strlen (<span class="stringliteral">&quot;__aeabi_read_tp&quot;</span>)) == 0)
<a name="l00497"></a>00497         <span class="keywordflow">return</span> 1;
<a name="l00498"></a>00498     }
<a name="l00499"></a>00499   <span class="keywordflow">else</span>
<a name="l00500"></a>00500     {
<a name="l00501"></a>00501       <span class="comment">/* If we run against a stripped glibc, we may be unable to identify</span>
<a name="l00502"></a>00502 <span class="comment">         special functions by name.  Check for one important case,</span>
<a name="l00503"></a>00503 <span class="comment">         __aeabi_read_tp, by comparing the *code* against the default</span>
<a name="l00504"></a>00504 <span class="comment">         implementation (this is hand-written ARM assembler in glibc).  */</span>
<a name="l00505"></a>00505 
<a name="l00506"></a>00506       <span class="keywordflow">if</span> (!is_thumb
<a name="l00507"></a>00507           &amp;&amp; <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 4, byte_order_for_code)
<a name="l00508"></a>00508              == 0xe3e00a0f <span class="comment">/* mov r0, #0xffff0fff */</span>
<a name="l00509"></a>00509           &amp;&amp; <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + 4, 4, byte_order_for_code)
<a name="l00510"></a>00510              == 0xe240f01f) <span class="comment">/* sub pc, r0, #31 */</span>
<a name="l00511"></a>00511         <span class="keywordflow">return</span> 1;
<a name="l00512"></a>00512     }
<a name="l00513"></a>00513 
<a name="l00514"></a>00514   <span class="keywordflow">return</span> 0;
<a name="l00515"></a>00515 }
<a name="l00516"></a>00516 
<a name="l00517"></a>00517 <span class="comment">/* Support routines for instruction parsing.  */</span>
<a name="l00518"></a><a class="code" href="arm-tdep_8c.html#ad2a03438748d2505b38f50806f3b8854">00518</a> <span class="preprocessor">#define submask(x) ((1L &lt;&lt; ((x) + 1)) - 1)</span>
<a name="l00519"></a><a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define bit(obj,st) (((obj) &gt;&gt; (st)) &amp; 1)</span>
<a name="l00520"></a><a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define bits(obj,st,fn) (((obj) &gt;&gt; (st)) &amp; submask ((fn) - (st)))</span>
<a name="l00521"></a><a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define sbits(obj,st,fn) \</span>
<a name="l00522"></a>00522 <span class="preprocessor">  ((long) (bits(obj,st,fn) | ((long) bit(obj,fn) * ~ submask (fn - st))))</span>
<a name="l00523"></a><a class="code" href="arm-tdep_8c.html#a9b2747fcc88d38bdd7d8ccbbfd20d1ca">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define BranchDest(addr,instr) \</span>
<a name="l00524"></a>00524 <span class="preprocessor">  ((CORE_ADDR) (((unsigned long) (addr)) + 8 + (sbits (instr, 0, 23) &lt;&lt; 2)))</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span>
<a name="l00526"></a>00526 <span class="comment">/* Extract the immediate from instruction movw/movt of encoding T.  INSN1 is</span>
<a name="l00527"></a>00527 <span class="comment">   the first 16-bit of instruction, and INSN2 is the second 16-bit of</span>
<a name="l00528"></a>00528 <span class="comment">   instruction.  */</span>
<a name="l00529"></a><a class="code" href="arm-tdep_8c.html#a7902265b4207ed66d113378a460c415d">00529</a> <span class="preprocessor">#define EXTRACT_MOVW_MOVT_IMM_T(insn1, insn2) \</span>
<a name="l00530"></a>00530 <span class="preprocessor">  ((bits ((insn1), 0, 3) &lt;&lt; 12)               \</span>
<a name="l00531"></a>00531 <span class="preprocessor">   | (bits ((insn1), 10, 10) &lt;&lt; 11)           \</span>
<a name="l00532"></a>00532 <span class="preprocessor">   | (bits ((insn2), 12, 14) &lt;&lt; 8)            \</span>
<a name="l00533"></a>00533 <span class="preprocessor">   | bits ((insn2), 0, 7))</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span>
<a name="l00535"></a>00535 <span class="comment">/* Extract the immediate from instruction movw/movt of encoding A.  INSN is</span>
<a name="l00536"></a>00536 <span class="comment">   the 32-bit instruction.  */</span>
<a name="l00537"></a><a class="code" href="arm-tdep_8c.html#a7d3d02c15a85b3a34dd0f3ff2111e828">00537</a> <span class="preprocessor">#define EXTRACT_MOVW_MOVT_IMM_A(insn) \</span>
<a name="l00538"></a>00538 <span class="preprocessor">  ((bits ((insn), 16, 19) &lt;&lt; 12) \</span>
<a name="l00539"></a>00539 <span class="preprocessor">   | bits ((insn), 0, 11))</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span>
<a name="l00541"></a>00541 <span class="comment">/* Decode immediate value; implements ThumbExpandImmediate pseudo-op.  */</span>
<a name="l00542"></a>00542 
<a name="l00543"></a>00543 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>
<a name="l00544"></a>00544 thumb_expand_immediate (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm)
<a name="l00545"></a>00545 {
<a name="l00546"></a>00546   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> count = imm &gt;&gt; 7;
<a name="l00547"></a>00547 
<a name="l00548"></a>00548   <span class="keywordflow">if</span> (count &lt; 8)
<a name="l00549"></a>00549     <span class="keywordflow">switch</span> (count / 2)
<a name="l00550"></a>00550       {
<a name="l00551"></a>00551       <span class="keywordflow">case</span> 0:
<a name="l00552"></a>00552         <span class="keywordflow">return</span> imm &amp; 0xff;
<a name="l00553"></a>00553       <span class="keywordflow">case</span> 1:
<a name="l00554"></a>00554         <span class="keywordflow">return</span> (imm &amp; 0xff) | ((imm &amp; 0xff) &lt;&lt; 16);
<a name="l00555"></a>00555       <span class="keywordflow">case</span> 2:
<a name="l00556"></a>00556         <span class="keywordflow">return</span> ((imm &amp; 0xff) &lt;&lt; 8) | ((imm &amp; 0xff) &lt;&lt; 24);
<a name="l00557"></a>00557       <span class="keywordflow">case</span> 3:
<a name="l00558"></a>00558         <span class="keywordflow">return</span> (imm &amp; 0xff) | ((imm &amp; 0xff) &lt;&lt; 8)
<a name="l00559"></a>00559                 | ((imm &amp; 0xff) &lt;&lt; 16) | ((imm &amp; 0xff) &lt;&lt; 24);
<a name="l00560"></a>00560       }
<a name="l00561"></a>00561 
<a name="l00562"></a>00562   <span class="keywordflow">return</span> (0x80 | (imm &amp; 0x7f)) &lt;&lt; (32 - count);
<a name="l00563"></a>00563 }
<a name="l00564"></a>00564 
<a name="l00565"></a>00565 <span class="comment">/* Return 1 if the 16-bit Thumb instruction INST might change</span>
<a name="l00566"></a>00566 <span class="comment">   control flow, 0 otherwise.  */</span>
<a name="l00567"></a>00567 
<a name="l00568"></a>00568 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00569"></a>00569 thumb_instruction_changes_pc (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst)
<a name="l00570"></a>00570 {
<a name="l00571"></a>00571   <span class="keywordflow">if</span> ((inst &amp; 0xff00) == 0xbd00)        <span class="comment">/* pop {rlist, pc} */</span>
<a name="l00572"></a>00572     <span class="keywordflow">return</span> 1;
<a name="l00573"></a>00573 
<a name="l00574"></a>00574   <span class="keywordflow">if</span> ((inst &amp; 0xf000) == 0xd000)        <span class="comment">/* conditional branch */</span>
<a name="l00575"></a>00575     <span class="keywordflow">return</span> 1;
<a name="l00576"></a>00576 
<a name="l00577"></a>00577   <span class="keywordflow">if</span> ((inst &amp; 0xf800) == 0xe000)        <span class="comment">/* unconditional branch */</span>
<a name="l00578"></a>00578     <span class="keywordflow">return</span> 1;
<a name="l00579"></a>00579 
<a name="l00580"></a>00580   <span class="keywordflow">if</span> ((inst &amp; 0xff00) == 0x4700)        <span class="comment">/* bx REG, blx REG */</span>
<a name="l00581"></a>00581     <span class="keywordflow">return</span> 1;
<a name="l00582"></a>00582 
<a name="l00583"></a>00583   <span class="keywordflow">if</span> ((inst &amp; 0xff87) == 0x4687)        <span class="comment">/* mov pc, REG */</span>
<a name="l00584"></a>00584     <span class="keywordflow">return</span> 1;
<a name="l00585"></a>00585 
<a name="l00586"></a>00586   <span class="keywordflow">if</span> ((inst &amp; 0xf500) == 0xb100)        <span class="comment">/* CBNZ or CBZ.  */</span>
<a name="l00587"></a>00587     <span class="keywordflow">return</span> 1;
<a name="l00588"></a>00588 
<a name="l00589"></a>00589   <span class="keywordflow">return</span> 0;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 <span class="comment">/* Return 1 if the 32-bit Thumb instruction in INST1 and INST2</span>
<a name="l00593"></a>00593 <span class="comment">   might change control flow, 0 otherwise.  */</span>
<a name="l00594"></a>00594 
<a name="l00595"></a>00595 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00596"></a>00596 thumb2_instruction_changes_pc (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst2)
<a name="l00597"></a>00597 {
<a name="l00598"></a>00598   <span class="keywordflow">if</span> ((inst1 &amp; 0xf800) == 0xf000 &amp;&amp; (inst2 &amp; 0x8000) == 0x8000)
<a name="l00599"></a>00599     {
<a name="l00600"></a>00600       <span class="comment">/* Branches and miscellaneous control instructions.  */</span>
<a name="l00601"></a>00601 
<a name="l00602"></a>00602       <span class="keywordflow">if</span> ((inst2 &amp; 0x1000) != 0 || (inst2 &amp; 0xd001) == 0xc000)
<a name="l00603"></a>00603         {
<a name="l00604"></a>00604           <span class="comment">/* B, BL, BLX.  */</span>
<a name="l00605"></a>00605           <span class="keywordflow">return</span> 1;
<a name="l00606"></a>00606         }
<a name="l00607"></a>00607       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst1 == 0xf3de &amp;&amp; (inst2 &amp; 0xff00) == 0x3f00)
<a name="l00608"></a>00608         {
<a name="l00609"></a>00609           <span class="comment">/* SUBS PC, LR, #imm8.  */</span>
<a name="l00610"></a>00610           <span class="keywordflow">return</span> 1;
<a name="l00611"></a>00611         }
<a name="l00612"></a>00612       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst2 &amp; 0xd000) == 0x8000 &amp;&amp; (inst1 &amp; 0x0380) != 0x0380)
<a name="l00613"></a>00613         {
<a name="l00614"></a>00614           <span class="comment">/* Conditional branch.  */</span>
<a name="l00615"></a>00615           <span class="keywordflow">return</span> 1;
<a name="l00616"></a>00616         }
<a name="l00617"></a>00617 
<a name="l00618"></a>00618       <span class="keywordflow">return</span> 0;
<a name="l00619"></a>00619     }
<a name="l00620"></a>00620 
<a name="l00621"></a>00621   <span class="keywordflow">if</span> ((inst1 &amp; 0xfe50) == 0xe810)
<a name="l00622"></a>00622     {
<a name="l00623"></a>00623       <span class="comment">/* Load multiple or RFE.  */</span>
<a name="l00624"></a>00624 
<a name="l00625"></a>00625       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l00626"></a>00626         {
<a name="l00627"></a>00627           <span class="comment">/* LDMIA or POP */</span>
<a name="l00628"></a>00628           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 15))
<a name="l00629"></a>00629             <span class="keywordflow">return</span> 1;
<a name="l00630"></a>00630         }
<a name="l00631"></a>00631       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l00632"></a>00632         {
<a name="l00633"></a>00633           <span class="comment">/* LDMDB */</span>
<a name="l00634"></a>00634           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 15))
<a name="l00635"></a>00635             <span class="keywordflow">return</span> 1;
<a name="l00636"></a>00636         }
<a name="l00637"></a>00637       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l00638"></a>00638         {
<a name="l00639"></a>00639           <span class="comment">/* RFEIA */</span>
<a name="l00640"></a>00640           <span class="keywordflow">return</span> 1;
<a name="l00641"></a>00641         }
<a name="l00642"></a>00642       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l00643"></a>00643         {
<a name="l00644"></a>00644           <span class="comment">/* RFEDB */</span>
<a name="l00645"></a>00645           <span class="keywordflow">return</span> 1;
<a name="l00646"></a>00646         }
<a name="l00647"></a>00647 
<a name="l00648"></a>00648       <span class="keywordflow">return</span> 0;
<a name="l00649"></a>00649     }
<a name="l00650"></a>00650 
<a name="l00651"></a>00651   <span class="keywordflow">if</span> ((inst1 &amp; 0xffef) == 0xea4f &amp;&amp; (inst2 &amp; 0xfff0) == 0x0f00)
<a name="l00652"></a>00652     {
<a name="l00653"></a>00653       <span class="comment">/* MOV PC or MOVS PC.  */</span>
<a name="l00654"></a>00654       <span class="keywordflow">return</span> 1;
<a name="l00655"></a>00655     }
<a name="l00656"></a>00656 
<a name="l00657"></a>00657   <span class="keywordflow">if</span> ((inst1 &amp; 0xff70) == 0xf850 &amp;&amp; (inst2 &amp; 0xf000) == 0xf000)
<a name="l00658"></a>00658     {
<a name="l00659"></a>00659       <span class="comment">/* LDR PC.  */</span>
<a name="l00660"></a>00660       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 3) == 15)
<a name="l00661"></a>00661         <span class="keywordflow">return</span> 1;
<a name="l00662"></a>00662       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7))
<a name="l00663"></a>00663         <span class="keywordflow">return</span> 1;
<a name="l00664"></a>00664       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 11))
<a name="l00665"></a>00665         <span class="keywordflow">return</span> 1;
<a name="l00666"></a>00666       <span class="keywordflow">if</span> ((inst2 &amp; 0x0fc0) == 0x0000)
<a name="l00667"></a>00667         <span class="keywordflow">return</span> 1;       
<a name="l00668"></a>00668 
<a name="l00669"></a>00669       <span class="keywordflow">return</span> 0;
<a name="l00670"></a>00670     }
<a name="l00671"></a>00671 
<a name="l00672"></a>00672   <span class="keywordflow">if</span> ((inst1 &amp; 0xfff0) == 0xe8d0 &amp;&amp; (inst2 &amp; 0xfff0) == 0xf000)
<a name="l00673"></a>00673     {
<a name="l00674"></a>00674       <span class="comment">/* TBB.  */</span>
<a name="l00675"></a>00675       <span class="keywordflow">return</span> 1;
<a name="l00676"></a>00676     }
<a name="l00677"></a>00677 
<a name="l00678"></a>00678   <span class="keywordflow">if</span> ((inst1 &amp; 0xfff0) == 0xe8d0 &amp;&amp; (inst2 &amp; 0xfff0) == 0xf010)
<a name="l00679"></a>00679     {
<a name="l00680"></a>00680       <span class="comment">/* TBH.  */</span>
<a name="l00681"></a>00681       <span class="keywordflow">return</span> 1;
<a name="l00682"></a>00682     }
<a name="l00683"></a>00683 
<a name="l00684"></a>00684   <span class="keywordflow">return</span> 0;
<a name="l00685"></a>00685 }
<a name="l00686"></a>00686 
<a name="l00687"></a>00687 <span class="comment">/* Analyze a Thumb prologue, looking for a recognizable stack frame</span>
<a name="l00688"></a>00688 <span class="comment">   and frame pointer.  Scan until we encounter a store that could</span>
<a name="l00689"></a>00689 <span class="comment">   clobber the stack frame unexpectedly, or an unknown instruction.</span>
<a name="l00690"></a>00690 <span class="comment">   Return the last address which is definitely safe to skip for an</span>
<a name="l00691"></a>00691 <span class="comment">   initial breakpoint.  */</span>
<a name="l00692"></a>00692 
<a name="l00693"></a>00693 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l00694"></a>00694 thumb_analyze_prologue (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l00695"></a>00695                         <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> start, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> limit,
<a name="l00696"></a>00696                         <span class="keyword">struct</span> arm_prologue_cache *cache)
<a name="l00697"></a>00697 {
<a name="l00698"></a>00698   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l00699"></a>00699   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l00700"></a>00700   <span class="keywordtype">int</span> i;
<a name="l00701"></a>00701   <a class="code" href="structprologue__value.html">pv_t</a> regs[16];
<a name="l00702"></a>00702   <span class="keyword">struct </span>pv_area *stack;
<a name="l00703"></a>00703   <span class="keyword">struct </span>cleanup *back_to;
<a name="l00704"></a>00704   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l00705"></a>00705   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> unrecognized_pc = 0;
<a name="l00706"></a>00706 
<a name="l00707"></a>00707   <span class="keywordflow">for</span> (i = 0; i &lt; 16; i++)
<a name="l00708"></a>00708     regs[i] = <a class="code" href="prologue-value_8c.html#a34b5d4a01cdf3fdb23cc9b69a407acc2">pv_register</a> (i, 0);
<a name="l00709"></a>00709   stack = <a class="code" href="prologue-value_8c.html#a962e98d46aef2ed10288f8ae28b713f0">make_pv_area</a> (<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>, <a class="code" href="gdbarch_8c.html#a3ee335ac98782b6633ab7fc235182cc9">gdbarch_addr_bit</a> (gdbarch));
<a name="l00710"></a>00710   back_to = <a class="code" href="prologue-value_8c.html#aa46c9e6e63a97230bb9be62b15d2cb96">make_cleanup_free_pv_area</a> (stack);
<a name="l00711"></a>00711 
<a name="l00712"></a>00712   <span class="keywordflow">while</span> (start &lt; limit)
<a name="l00713"></a>00713     {
<a name="l00714"></a>00714       <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn;
<a name="l00715"></a>00715 
<a name="l00716"></a>00716       insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (start, 2, byte_order_for_code);
<a name="l00717"></a>00717 
<a name="l00718"></a>00718       <span class="keywordflow">if</span> ((insn &amp; 0xfe00) == 0xb400)            <span class="comment">/* push { rlist } */</span>
<a name="l00719"></a>00719         {
<a name="l00720"></a>00720           <span class="keywordtype">int</span> regno;
<a name="l00721"></a>00721           <span class="keywordtype">int</span> mask;
<a name="l00722"></a>00722 
<a name="l00723"></a>00723           <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>]))
<a name="l00724"></a>00724             <span class="keywordflow">break</span>;
<a name="l00725"></a>00725 
<a name="l00726"></a>00726           <span class="comment">/* Bits 0-7 contain a mask for registers R0-R7.  Bit 8 says</span>
<a name="l00727"></a>00727 <span class="comment">             whether to save LR (R14).  */</span>
<a name="l00728"></a>00728           mask = (insn &amp; 0xff) | ((insn &amp; 0x100) &lt;&lt; 6);
<a name="l00729"></a>00729 
<a name="l00730"></a>00730           <span class="comment">/* Calculate offsets of saved R0-R7 and LR.  */</span>
<a name="l00731"></a>00731           <span class="keywordflow">for</span> (regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>; regno &gt;= 0; regno--)
<a name="l00732"></a>00732             <span class="keywordflow">if</span> (mask &amp; (1 &lt;&lt; regno))
<a name="l00733"></a>00733               {
<a name="l00734"></a>00734                 regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM],
<a name="l00735"></a>00735                                                        -4);
<a name="l00736"></a>00736                 <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, regs[ARM_SP_REGNUM], 4, regs[regno]);
<a name="l00737"></a>00737               }
<a name="l00738"></a>00738         }
<a name="l00739"></a>00739       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff00) == 0xb000)       <span class="comment">/* add sp, #simm  OR  </span>
<a name="l00740"></a>00740 <span class="comment">                                                   sub sp, #simm */</span>
<a name="l00741"></a>00741         {
<a name="l00742"></a>00742           offset = (insn &amp; 0x7f) &lt;&lt; 2;          <span class="comment">/* get scaled offset */</span>
<a name="l00743"></a>00743           <span class="keywordflow">if</span> (insn &amp; 0x80)                      <span class="comment">/* Check for SUB.  */</span>
<a name="l00744"></a>00744             regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM],
<a name="l00745"></a>00745                                                    -offset);
<a name="l00746"></a>00746           <span class="keywordflow">else</span>
<a name="l00747"></a>00747             regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM],
<a name="l00748"></a>00748                                                    offset);
<a name="l00749"></a>00749         }
<a name="l00750"></a>00750       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0xa800)       <span class="comment">/* add Rd, sp, #imm */</span>
<a name="l00751"></a>00751         regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10)] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM],
<a name="l00752"></a>00752                                                     (insn &amp; 0xff) &lt;&lt; 2);
<a name="l00753"></a>00753       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfe00) == 0x1c00        <span class="comment">/* add Rd, Rn, #imm */</span>
<a name="l00754"></a>00754                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5)], ARM_SP_REGNUM))
<a name="l00755"></a>00755         regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 2)] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5)],
<a name="l00756"></a>00756                                                    <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 6, 8));
<a name="l00757"></a>00757       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0x3000        <span class="comment">/* add Rd, #imm */</span>
<a name="l00758"></a>00758                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10)], ARM_SP_REGNUM))
<a name="l00759"></a>00759         regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10)] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10)],
<a name="l00760"></a>00760                                                     <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 7));
<a name="l00761"></a>00761       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfe00) == 0x1800        <span class="comment">/* add Rd, Rn, Rm */</span>
<a name="l00762"></a>00762                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 6, 8)], ARM_SP_REGNUM)
<a name="l00763"></a>00763                &amp;&amp; <a class="code" href="prologue-value_8c.html#ae54ca4de092a4d35d4e583fb7fbd838c">pv_is_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5)]))
<a name="l00764"></a>00764         regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 2)] = <a class="code" href="prologue-value_8c.html#a9bd6922d20b5d35a25036c73b6d572ce">pv_add</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5)],
<a name="l00765"></a>00765                                           regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 6, 8)]);
<a name="l00766"></a>00766       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff00) == 0x4400        <span class="comment">/* add Rd, Rm */</span>
<a name="l00767"></a>00767                &amp;&amp; <a class="code" href="prologue-value_8c.html#ae54ca4de092a4d35d4e583fb7fbd838c">pv_is_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 6)]))
<a name="l00768"></a>00768         {
<a name="l00769"></a>00769           <span class="keywordtype">int</span> rd = (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 7) &lt;&lt; 3) + <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 2);
<a name="l00770"></a>00770           <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 6);
<a name="l00771"></a>00771           regs[rd] = <a class="code" href="prologue-value_8c.html#a9bd6922d20b5d35a25036c73b6d572ce">pv_add</a> (regs[rd], regs[rm]);
<a name="l00772"></a>00772         }
<a name="l00773"></a>00773       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff00) == 0x4600)       <span class="comment">/* mov hi, lo or mov lo, hi */</span>
<a name="l00774"></a>00774         {
<a name="l00775"></a>00775           <span class="keywordtype">int</span> dst_reg = (insn &amp; 0x7) + ((insn &amp; 0x80) &gt;&gt; 4);
<a name="l00776"></a>00776           <span class="keywordtype">int</span> src_reg = (insn &amp; 0x78) &gt;&gt; 3;
<a name="l00777"></a>00777           regs[dst_reg] = regs[src_reg];
<a name="l00778"></a>00778         }
<a name="l00779"></a>00779       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0x9000)       <span class="comment">/* str rd, [sp, #off] */</span>
<a name="l00780"></a>00780         {
<a name="l00781"></a>00781           <span class="comment">/* Handle stores to the stack.  Normally pushes are used,</span>
<a name="l00782"></a>00782 <span class="comment">             but with GCC -mtpcs-frame, there may be other stores</span>
<a name="l00783"></a>00783 <span class="comment">             in the prologue to create the frame.  */</span>
<a name="l00784"></a>00784           <span class="keywordtype">int</span> regno = (insn &gt;&gt; 8) &amp; 0x7;
<a name="l00785"></a>00785           <a class="code" href="structprologue__value.html">pv_t</a> addr;
<a name="l00786"></a>00786 
<a name="l00787"></a>00787           offset = (insn &amp; 0xff) &lt;&lt; 2;
<a name="l00788"></a>00788           addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM], offset);
<a name="l00789"></a>00789 
<a name="l00790"></a>00790           <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, addr))
<a name="l00791"></a>00791             <span class="keywordflow">break</span>;
<a name="l00792"></a>00792 
<a name="l00793"></a>00793           <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, addr, 4, regs[regno]);
<a name="l00794"></a>00794         }
<a name="l00795"></a>00795       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0x6000)       <span class="comment">/* str rd, [rn, #off] */</span>
<a name="l00796"></a>00796         {
<a name="l00797"></a>00797           <span class="keywordtype">int</span> rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 2);
<a name="l00798"></a>00798           <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5);
<a name="l00799"></a>00799           <a class="code" href="structprologue__value.html">pv_t</a> addr;
<a name="l00800"></a>00800 
<a name="l00801"></a>00801           offset = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 6, 10) &lt;&lt; 2;
<a name="l00802"></a>00802           addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[rn], offset);
<a name="l00803"></a>00803 
<a name="l00804"></a>00804           <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, addr))
<a name="l00805"></a>00805             <span class="keywordflow">break</span>;
<a name="l00806"></a>00806 
<a name="l00807"></a>00807           <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, addr, 4, regs[rd]);
<a name="l00808"></a>00808         }
<a name="l00809"></a>00809       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (((insn &amp; 0xf800) == 0x7000       <span class="comment">/* strb Rd, [Rn, #off] */</span>
<a name="l00810"></a>00810                 || (insn &amp; 0xf800) == 0x8000)   <span class="comment">/* strh Rd, [Rn, #off] */</span>
<a name="l00811"></a>00811                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5)], ARM_SP_REGNUM))
<a name="l00812"></a>00812         <span class="comment">/* Ignore stores of argument registers to the stack.  */</span>
<a name="l00813"></a>00813         ;
<a name="l00814"></a>00814       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0xc800        <span class="comment">/* ldmia Rn!, { registers } */</span>
<a name="l00815"></a>00815                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10)], ARM_SP_REGNUM))
<a name="l00816"></a>00816         <span class="comment">/* Ignore block loads from the stack, potentially copying</span>
<a name="l00817"></a>00817 <span class="comment">           parameters from memory.  */</span>
<a name="l00818"></a>00818         ;
<a name="l00819"></a>00819       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0x9800        <span class="comment">/* ldr Rd, [Rn, #immed] */</span>
<a name="l00820"></a>00820                || ((insn &amp; 0xf800) == 0x6800    <span class="comment">/* ldr Rd, [sp, #immed] */</span>
<a name="l00821"></a>00821                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5)], ARM_SP_REGNUM)))
<a name="l00822"></a>00822         <span class="comment">/* Similarly ignore single loads from the stack.  */</span>
<a name="l00823"></a>00823         ;
<a name="l00824"></a>00824       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffc0) == 0x0000        <span class="comment">/* lsls Rd, Rm, #0 */</span>
<a name="l00825"></a>00825                || (insn &amp; 0xffc0) == 0x1c00)    <span class="comment">/* add Rd, Rn, #0 */</span>
<a name="l00826"></a>00826         <span class="comment">/* Skip register copies, i.e. saves to another register</span>
<a name="l00827"></a>00827 <span class="comment">           instead of the stack.  */</span>
<a name="l00828"></a>00828         ;
<a name="l00829"></a>00829       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0x2000)       <span class="comment">/* movs Rd, #imm */</span>
<a name="l00830"></a>00830         <span class="comment">/* Recognize constant loads; even with small stacks these are necessary</span>
<a name="l00831"></a>00831 <span class="comment">           on Thumb.  */</span>
<a name="l00832"></a>00832         regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10)] = <a class="code" href="prologue-value_8c.html#a1d35dc4423d652ac8f7cbdfb94df117b">pv_constant</a> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 7));
<a name="l00833"></a>00833       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0x4800)       <span class="comment">/* ldr Rd, [pc, #imm] */</span>
<a name="l00834"></a>00834         {
<a name="l00835"></a>00835           <span class="comment">/* Constant pool loads, for the same reason.  */</span>
<a name="l00836"></a>00836           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> constant;
<a name="l00837"></a>00837           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> loc;
<a name="l00838"></a>00838 
<a name="l00839"></a>00839           loc = start + 4 + <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 7) * 4;
<a name="l00840"></a>00840           constant = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 4, byte_order);
<a name="l00841"></a>00841           regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10)] = <a class="code" href="prologue-value_8c.html#a1d35dc4423d652ac8f7cbdfb94df117b">pv_constant</a> (constant);
<a name="l00842"></a>00842         }
<a name="l00843"></a>00843       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (thumb_insn_size (insn) == 4) <span class="comment">/* 32-bit Thumb-2 instructions.  */</span>
<a name="l00844"></a>00844         {
<a name="l00845"></a>00845           <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst2;
<a name="l00846"></a>00846 
<a name="l00847"></a>00847           inst2 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (start + 2, 2,
<a name="l00848"></a>00848                                                 byte_order_for_code);
<a name="l00849"></a>00849 
<a name="l00850"></a>00850           <span class="keywordflow">if</span> ((insn &amp; 0xf800) == 0xf000 &amp;&amp; (inst2 &amp; 0xe800) == 0xe800)
<a name="l00851"></a>00851             {
<a name="l00852"></a>00852               <span class="comment">/* BL, BLX.  Allow some special function calls when</span>
<a name="l00853"></a>00853 <span class="comment">                 skipping the prologue; GCC generates these before</span>
<a name="l00854"></a>00854 <span class="comment">                 storing arguments to the stack.  */</span>
<a name="l00855"></a>00855               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> nextpc;
<a name="l00856"></a>00856               <span class="keywordtype">int</span> j1, j2, imm1, imm2;
<a name="l00857"></a>00857 
<a name="l00858"></a>00858               imm1 = <a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (insn, 0, 10);
<a name="l00859"></a>00859               imm2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 10);
<a name="l00860"></a>00860               j1 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 13);
<a name="l00861"></a>00861               j2 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 11);
<a name="l00862"></a>00862 
<a name="l00863"></a>00863               offset = ((imm1 &lt;&lt; 12) + (imm2 &lt;&lt; 1));
<a name="l00864"></a>00864               offset ^= ((!j2) &lt;&lt; 22) | ((!j1) &lt;&lt; 23);
<a name="l00865"></a>00865 
<a name="l00866"></a>00866               nextpc = start + 4 + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l00867"></a>00867               <span class="comment">/* For BLX make sure to clear the low bits.  */</span>
<a name="l00868"></a>00868               <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 12) == 0)
<a name="l00869"></a>00869                 nextpc = nextpc &amp; 0xfffffffc;
<a name="l00870"></a>00870 
<a name="l00871"></a>00871               <span class="keywordflow">if</span> (!skip_prologue_function (gdbarch, nextpc,
<a name="l00872"></a>00872                                            <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 12) != 0))
<a name="l00873"></a>00873                 <span class="keywordflow">break</span>;
<a name="l00874"></a>00874             }
<a name="l00875"></a>00875 
<a name="l00876"></a>00876           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffd0) == 0xe900    <span class="comment">/* stmdb Rn{!},</span>
<a name="l00877"></a>00877 <span class="comment">                                                   { registers } */</span>
<a name="l00878"></a>00878                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00879"></a>00879             {
<a name="l00880"></a>00880               <a class="code" href="structprologue__value.html">pv_t</a> addr = regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)];
<a name="l00881"></a>00881               <span class="keywordtype">int</span> regno;
<a name="l00882"></a>00882 
<a name="l00883"></a>00883               <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, addr))
<a name="l00884"></a>00884                 <span class="keywordflow">break</span>;
<a name="l00885"></a>00885 
<a name="l00886"></a>00886               <span class="comment">/* Calculate offsets of saved registers.  */</span>
<a name="l00887"></a>00887               <span class="keywordflow">for</span> (regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>; regno &gt;= 0; regno--)
<a name="l00888"></a>00888                 <span class="keywordflow">if</span> (inst2 &amp; (1 &lt;&lt; regno))
<a name="l00889"></a>00889                   {
<a name="l00890"></a>00890                     addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (addr, -4);
<a name="l00891"></a>00891                     <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, addr, 4, regs[regno]);
<a name="l00892"></a>00892                   }
<a name="l00893"></a>00893 
<a name="l00894"></a>00894               <span class="keywordflow">if</span> (insn &amp; 0x0020)
<a name="l00895"></a>00895                 regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)] = addr;
<a name="l00896"></a>00896             }
<a name="l00897"></a>00897 
<a name="l00898"></a>00898           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff50) == 0xe940    <span class="comment">/* strd Rt, Rt2,</span>
<a name="l00899"></a>00899 <span class="comment">                                                   [Rn, #+/-imm]{!} */</span>
<a name="l00900"></a>00900                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00901"></a>00901             {
<a name="l00902"></a>00902               <span class="keywordtype">int</span> regno1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 15);
<a name="l00903"></a>00903               <span class="keywordtype">int</span> regno2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11);
<a name="l00904"></a>00904               <a class="code" href="structprologue__value.html">pv_t</a> addr = regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)];
<a name="l00905"></a>00905 
<a name="l00906"></a>00906               offset = inst2 &amp; 0xff;
<a name="l00907"></a>00907               <span class="keywordflow">if</span> (insn &amp; 0x0080)
<a name="l00908"></a>00908                 addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (addr, offset);
<a name="l00909"></a>00909               <span class="keywordflow">else</span>
<a name="l00910"></a>00910                 addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (addr, -offset);
<a name="l00911"></a>00911 
<a name="l00912"></a>00912               <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, addr))
<a name="l00913"></a>00913                 <span class="keywordflow">break</span>;
<a name="l00914"></a>00914 
<a name="l00915"></a>00915               <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, addr, 4, regs[regno1]);
<a name="l00916"></a>00916               <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (addr, 4),
<a name="l00917"></a>00917                              4, regs[regno2]);
<a name="l00918"></a>00918 
<a name="l00919"></a>00919               <span class="keywordflow">if</span> (insn &amp; 0x0020)
<a name="l00920"></a>00920                 regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)] = addr;
<a name="l00921"></a>00921             }
<a name="l00922"></a>00922 
<a name="l00923"></a>00923           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfff0) == 0xf8c0    <span class="comment">/* str Rt,[Rn,+/-#imm]{!} */</span>
<a name="l00924"></a>00924                    &amp;&amp; (inst2 &amp; 0x0c00) == 0x0c00
<a name="l00925"></a>00925                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00926"></a>00926             {
<a name="l00927"></a>00927               <span class="keywordtype">int</span> regno = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 15);
<a name="l00928"></a>00928               <a class="code" href="structprologue__value.html">pv_t</a> addr = regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)];
<a name="l00929"></a>00929 
<a name="l00930"></a>00930               offset = inst2 &amp; 0xff;
<a name="l00931"></a>00931               <span class="keywordflow">if</span> (inst2 &amp; 0x0200)
<a name="l00932"></a>00932                 addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (addr, offset);
<a name="l00933"></a>00933               <span class="keywordflow">else</span>
<a name="l00934"></a>00934                 addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (addr, -offset);
<a name="l00935"></a>00935 
<a name="l00936"></a>00936               <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, addr))
<a name="l00937"></a>00937                 <span class="keywordflow">break</span>;
<a name="l00938"></a>00938 
<a name="l00939"></a>00939               <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, addr, 4, regs[regno]);
<a name="l00940"></a>00940 
<a name="l00941"></a>00941               <span class="keywordflow">if</span> (inst2 &amp; 0x0100)
<a name="l00942"></a>00942                 regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)] = addr;
<a name="l00943"></a>00943             }
<a name="l00944"></a>00944 
<a name="l00945"></a>00945           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfff0) == 0xf8c0    <span class="comment">/* str.w Rt,[Rn,#imm] */</span>
<a name="l00946"></a>00946                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00947"></a>00947             {
<a name="l00948"></a>00948               <span class="keywordtype">int</span> regno = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 15);
<a name="l00949"></a>00949               <a class="code" href="structprologue__value.html">pv_t</a> addr;
<a name="l00950"></a>00950 
<a name="l00951"></a>00951               offset = inst2 &amp; 0xfff;
<a name="l00952"></a>00952               addr = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], offset);
<a name="l00953"></a>00953 
<a name="l00954"></a>00954               <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, addr))
<a name="l00955"></a>00955                 <span class="keywordflow">break</span>;
<a name="l00956"></a>00956 
<a name="l00957"></a>00957               <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, addr, 4, regs[regno]);
<a name="l00958"></a>00958             }
<a name="l00959"></a>00959 
<a name="l00960"></a>00960           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffd0) == 0xf880    <span class="comment">/* str{bh}.w Rt,[Rn,#imm] */</span>
<a name="l00961"></a>00961                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00962"></a>00962             <span class="comment">/* Ignore stores of argument registers to the stack.  */</span>
<a name="l00963"></a>00963             ;
<a name="l00964"></a>00964 
<a name="l00965"></a>00965           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffd0) == 0xf800    <span class="comment">/* str{bh} Rt,[Rn,#+/-imm] */</span>
<a name="l00966"></a>00966                    &amp;&amp; (inst2 &amp; 0x0d00) == 0x0c00
<a name="l00967"></a>00967                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00968"></a>00968             <span class="comment">/* Ignore stores of argument registers to the stack.  */</span>
<a name="l00969"></a>00969             ;
<a name="l00970"></a>00970 
<a name="l00971"></a>00971           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffd0) == 0xe890    <span class="comment">/* ldmia Rn[!],</span>
<a name="l00972"></a>00972 <span class="comment">                                                   { registers } */</span>
<a name="l00973"></a>00973                    &amp;&amp; (inst2 &amp; 0x8000) == 0x0000
<a name="l00974"></a>00974                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00975"></a>00975             <span class="comment">/* Ignore block loads from the stack, potentially copying</span>
<a name="l00976"></a>00976 <span class="comment">               parameters from memory.  */</span>
<a name="l00977"></a>00977             ;
<a name="l00978"></a>00978 
<a name="l00979"></a>00979           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffb0) == 0xe950    <span class="comment">/* ldrd Rt, Rt2,</span>
<a name="l00980"></a>00980 <span class="comment">                                                   [Rn, #+/-imm] */</span>
<a name="l00981"></a>00981                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00982"></a>00982             <span class="comment">/* Similarly ignore dual loads from the stack.  */</span>
<a name="l00983"></a>00983             ;
<a name="l00984"></a>00984 
<a name="l00985"></a>00985           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfff0) == 0xf850    <span class="comment">/* ldr Rt,[Rn,#+/-imm] */</span>
<a name="l00986"></a>00986                    &amp;&amp; (inst2 &amp; 0x0d00) == 0x0c00
<a name="l00987"></a>00987                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00988"></a>00988             <span class="comment">/* Similarly ignore single loads from the stack.  */</span>
<a name="l00989"></a>00989             ;
<a name="l00990"></a>00990 
<a name="l00991"></a>00991           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfff0) == 0xf8d0    <span class="comment">/* ldr.w Rt,[Rn,#imm] */</span>
<a name="l00992"></a>00992                    &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], ARM_SP_REGNUM))
<a name="l00993"></a>00993             <span class="comment">/* Similarly ignore single loads from the stack.  */</span>
<a name="l00994"></a>00994             ;
<a name="l00995"></a>00995 
<a name="l00996"></a>00996           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfbf0) == 0xf100    <span class="comment">/* add.w Rd, Rn, #imm */</span>
<a name="l00997"></a>00997                    &amp;&amp; (inst2 &amp; 0x8000) == 0x0000)
<a name="l00998"></a>00998             {
<a name="l00999"></a>00999               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm = ((<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 10, 10) &lt;&lt; 11)
<a name="l01000"></a>01000                                   | (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 14) &lt;&lt; 8)
<a name="l01001"></a>01001                                   | <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 7));
<a name="l01002"></a>01002 
<a name="l01003"></a>01003               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11)]
<a name="l01004"></a>01004                 = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)],
<a name="l01005"></a>01005                                    thumb_expand_immediate (imm));
<a name="l01006"></a>01006             }
<a name="l01007"></a>01007 
<a name="l01008"></a>01008           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfbf0) == 0xf200    <span class="comment">/* addw Rd, Rn, #imm */</span>
<a name="l01009"></a>01009                    &amp;&amp; (inst2 &amp; 0x8000) == 0x0000)
<a name="l01010"></a>01010             {
<a name="l01011"></a>01011               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm = ((<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 10, 10) &lt;&lt; 11)
<a name="l01012"></a>01012                                   | (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 14) &lt;&lt; 8)
<a name="l01013"></a>01013                                   | <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 7));
<a name="l01014"></a>01014 
<a name="l01015"></a>01015               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11)]
<a name="l01016"></a>01016                 = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], imm);
<a name="l01017"></a>01017             }
<a name="l01018"></a>01018 
<a name="l01019"></a>01019           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfbf0) == 0xf1a0    <span class="comment">/* sub.w Rd, Rn, #imm */</span>
<a name="l01020"></a>01020                    &amp;&amp; (inst2 &amp; 0x8000) == 0x0000)
<a name="l01021"></a>01021             {
<a name="l01022"></a>01022               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm = ((<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 10, 10) &lt;&lt; 11)
<a name="l01023"></a>01023                                   | (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 14) &lt;&lt; 8)
<a name="l01024"></a>01024                                   | <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 7));
<a name="l01025"></a>01025 
<a name="l01026"></a>01026               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11)]
<a name="l01027"></a>01027                 = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)],
<a name="l01028"></a>01028                                    - (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) thumb_expand_immediate (imm));
<a name="l01029"></a>01029             }
<a name="l01030"></a>01030 
<a name="l01031"></a>01031           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfbf0) == 0xf2a0    <span class="comment">/* subw Rd, Rn, #imm */</span>
<a name="l01032"></a>01032                    &amp;&amp; (inst2 &amp; 0x8000) == 0x0000)
<a name="l01033"></a>01033             {
<a name="l01034"></a>01034               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm = ((<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 10, 10) &lt;&lt; 11)
<a name="l01035"></a>01035                                   | (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 14) &lt;&lt; 8)
<a name="l01036"></a>01036                                   | <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 7));
<a name="l01037"></a>01037 
<a name="l01038"></a>01038               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11)]
<a name="l01039"></a>01039                 = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3)], - (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) imm);
<a name="l01040"></a>01040             }
<a name="l01041"></a>01041 
<a name="l01042"></a>01042           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfbff) == 0xf04f)   <span class="comment">/* mov.w Rd, #const */</span>
<a name="l01043"></a>01043             {
<a name="l01044"></a>01044               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm = ((<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 10, 10) &lt;&lt; 11)
<a name="l01045"></a>01045                                   | (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 14) &lt;&lt; 8)
<a name="l01046"></a>01046                                   | <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 7));
<a name="l01047"></a>01047 
<a name="l01048"></a>01048               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11)]
<a name="l01049"></a>01049                 = <a class="code" href="prologue-value_8c.html#a1d35dc4423d652ac8f7cbdfb94df117b">pv_constant</a> (thumb_expand_immediate (imm));
<a name="l01050"></a>01050             }
<a name="l01051"></a>01051 
<a name="l01052"></a>01052           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfbf0) == 0xf240)   <span class="comment">/* movw Rd, #const */</span>
<a name="l01053"></a>01053             {
<a name="l01054"></a>01054               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm
<a name="l01055"></a>01055                 = <a class="code" href="arm-tdep_8c.html#a7902265b4207ed66d113378a460c415d">EXTRACT_MOVW_MOVT_IMM_T</a> (insn, inst2);
<a name="l01056"></a>01056 
<a name="l01057"></a>01057               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11)] = <a class="code" href="prologue-value_8c.html#a1d35dc4423d652ac8f7cbdfb94df117b">pv_constant</a> (imm);
<a name="l01058"></a>01058             }
<a name="l01059"></a>01059 
<a name="l01060"></a>01060           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xea5f               <span class="comment">/* mov.w Rd,Rm */</span>
<a name="l01061"></a>01061                    &amp;&amp; (inst2 &amp; 0xf0f0) == 0)
<a name="l01062"></a>01062             {
<a name="l01063"></a>01063               <span class="keywordtype">int</span> dst_reg = (inst2 &amp; 0x0f00) &gt;&gt; 8;
<a name="l01064"></a>01064               <span class="keywordtype">int</span> src_reg = inst2 &amp; 0xf;
<a name="l01065"></a>01065               regs[dst_reg] = regs[src_reg];
<a name="l01066"></a>01066             }
<a name="l01067"></a>01067 
<a name="l01068"></a>01068           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff7f) == 0xf85f)   <span class="comment">/* ldr.w Rt,&lt;label&gt; */</span>
<a name="l01069"></a>01069             {
<a name="l01070"></a>01070               <span class="comment">/* Constant pool loads.  */</span>
<a name="l01071"></a>01071               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> constant;
<a name="l01072"></a>01072               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> loc;
<a name="l01073"></a>01073 
<a name="l01074"></a>01074               offset = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 11);
<a name="l01075"></a>01075               <span class="keywordflow">if</span> (insn &amp; 0x0080)
<a name="l01076"></a>01076                 loc = start + 4 + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01077"></a>01077               <span class="keywordflow">else</span>
<a name="l01078"></a>01078                 loc = start + 4 - <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01079"></a>01079 
<a name="l01080"></a>01080               constant = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 4, byte_order);
<a name="l01081"></a>01081               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 15)] = <a class="code" href="prologue-value_8c.html#a1d35dc4423d652ac8f7cbdfb94df117b">pv_constant</a> (constant);
<a name="l01082"></a>01082             }
<a name="l01083"></a>01083 
<a name="l01084"></a>01084           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff7f) == 0xe95f)   <span class="comment">/* ldrd Rt,Rt2,&lt;label&gt; */</span>
<a name="l01085"></a>01085             {
<a name="l01086"></a>01086               <span class="comment">/* Constant pool loads.  */</span>
<a name="l01087"></a>01087               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> constant;
<a name="l01088"></a>01088               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> loc;
<a name="l01089"></a>01089 
<a name="l01090"></a>01090               offset = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 7) &lt;&lt; 2;
<a name="l01091"></a>01091               <span class="keywordflow">if</span> (insn &amp; 0x0080)
<a name="l01092"></a>01092                 loc = start + 4 + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01093"></a>01093               <span class="keywordflow">else</span>
<a name="l01094"></a>01094                 loc = start + 4 - <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01095"></a>01095 
<a name="l01096"></a>01096               constant = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 4, byte_order);
<a name="l01097"></a>01097               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 12, 15)] = <a class="code" href="prologue-value_8c.html#a1d35dc4423d652ac8f7cbdfb94df117b">pv_constant</a> (constant);
<a name="l01098"></a>01098 
<a name="l01099"></a>01099               constant = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc + 4, 4, byte_order);
<a name="l01100"></a>01100               regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 8, 11)] = <a class="code" href="prologue-value_8c.html#a1d35dc4423d652ac8f7cbdfb94df117b">pv_constant</a> (constant);
<a name="l01101"></a>01101             }
<a name="l01102"></a>01102 
<a name="l01103"></a>01103           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (thumb2_instruction_changes_pc (insn, inst2))
<a name="l01104"></a>01104             {
<a name="l01105"></a>01105               <span class="comment">/* Don&#39;t scan past anything that might change control flow.  */</span>
<a name="l01106"></a>01106               <span class="keywordflow">break</span>;
<a name="l01107"></a>01107             }
<a name="l01108"></a>01108           <span class="keywordflow">else</span>
<a name="l01109"></a>01109             {
<a name="l01110"></a>01110               <span class="comment">/* The optimizer might shove anything into the prologue,</span>
<a name="l01111"></a>01111 <span class="comment">                 so we just skip what we don&#39;t recognize.  */</span>
<a name="l01112"></a>01112               unrecognized_pc = start;
<a name="l01113"></a>01113             }
<a name="l01114"></a>01114 
<a name="l01115"></a>01115           start += 2;
<a name="l01116"></a>01116         }
<a name="l01117"></a>01117       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (thumb_instruction_changes_pc (insn))
<a name="l01118"></a>01118         {
<a name="l01119"></a>01119           <span class="comment">/* Don&#39;t scan past anything that might change control flow.  */</span>
<a name="l01120"></a>01120           <span class="keywordflow">break</span>;
<a name="l01121"></a>01121         }
<a name="l01122"></a>01122       <span class="keywordflow">else</span>
<a name="l01123"></a>01123         {
<a name="l01124"></a>01124           <span class="comment">/* The optimizer might shove anything into the prologue,</span>
<a name="l01125"></a>01125 <span class="comment">             so we just skip what we don&#39;t recognize.  */</span>
<a name="l01126"></a>01126           unrecognized_pc = start;
<a name="l01127"></a>01127         }
<a name="l01128"></a>01128 
<a name="l01129"></a>01129       start += 2;
<a name="l01130"></a>01130     }
<a name="l01131"></a>01131 
<a name="l01132"></a>01132   <span class="keywordflow">if</span> (arm_debug)
<a name="l01133"></a>01133     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;Prologue scan stopped at %s\n&quot;</span>,
<a name="l01134"></a>01134                         <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (gdbarch, start));
<a name="l01135"></a>01135 
<a name="l01136"></a>01136   <span class="keywordflow">if</span> (unrecognized_pc == 0)
<a name="l01137"></a>01137     unrecognized_pc = start;
<a name="l01138"></a>01138 
<a name="l01139"></a>01139   <span class="keywordflow">if</span> (cache == NULL)
<a name="l01140"></a>01140     {
<a name="l01141"></a>01141       <a class="code" href="cleanups_8c.html#a8b313a4f1c613973ea444e5fa54976f8">do_cleanups</a> (back_to);
<a name="l01142"></a>01142       <span class="keywordflow">return</span> unrecognized_pc;
<a name="l01143"></a>01143     }
<a name="l01144"></a>01144 
<a name="l01145"></a>01145   <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2d61cc387db61543e459f6b8592cf8d1">ARM_FP_REGNUM</a>], ARM_SP_REGNUM))
<a name="l01146"></a>01146     {
<a name="l01147"></a>01147       <span class="comment">/* Frame pointer is fp.  Frame size is constant.  */</span>
<a name="l01148"></a>01148       cache-&gt;framereg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2d61cc387db61543e459f6b8592cf8d1">ARM_FP_REGNUM</a>;
<a name="l01149"></a>01149       cache-&gt;framesize = -regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2d61cc387db61543e459f6b8592cf8d1">ARM_FP_REGNUM</a>].<a class="code" href="structprologue__value.html#a2dd1a03b2edadea2ade3c7d2aec24d22">k</a>;
<a name="l01150"></a>01150     }
<a name="l01151"></a>01151   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2fd7103401ce28eece79041cba673e61">THUMB_FP_REGNUM</a>], ARM_SP_REGNUM))
<a name="l01152"></a>01152     {
<a name="l01153"></a>01153       <span class="comment">/* Frame pointer is r7.  Frame size is constant.  */</span>
<a name="l01154"></a>01154       cache-&gt;framereg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2fd7103401ce28eece79041cba673e61">THUMB_FP_REGNUM</a>;
<a name="l01155"></a>01155       cache-&gt;framesize = -regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2fd7103401ce28eece79041cba673e61">THUMB_FP_REGNUM</a>].<a class="code" href="structprologue__value.html#a2dd1a03b2edadea2ade3c7d2aec24d22">k</a>;
<a name="l01156"></a>01156     }
<a name="l01157"></a>01157   <span class="keywordflow">else</span>
<a name="l01158"></a>01158     {
<a name="l01159"></a>01159       <span class="comment">/* Try the stack pointer... this is a bit desperate.  */</span>
<a name="l01160"></a>01160       cache-&gt;framereg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>;
<a name="l01161"></a>01161       cache-&gt;framesize = -regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>].<a class="code" href="structprologue__value.html#a2dd1a03b2edadea2ade3c7d2aec24d22">k</a>;
<a name="l01162"></a>01162     }
<a name="l01163"></a>01163 
<a name="l01164"></a>01164   <span class="keywordflow">for</span> (i = 0; i &lt; 16; i++)
<a name="l01165"></a>01165     <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af2ee40cc8963d3782b9a8f95dc0ca7d0">pv_area_find_reg</a> (stack, gdbarch, i, &amp;offset))
<a name="l01166"></a>01166       cache-&gt;saved_regs[i].addr = <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01167"></a>01167 
<a name="l01168"></a>01168   <a class="code" href="cleanups_8c.html#a8b313a4f1c613973ea444e5fa54976f8">do_cleanups</a> (back_to);
<a name="l01169"></a>01169   <span class="keywordflow">return</span> unrecognized_pc;
<a name="l01170"></a>01170 }
<a name="l01171"></a>01171 
<a name="l01172"></a>01172 
<a name="l01173"></a>01173 <span class="comment">/* Try to analyze the instructions starting from PC, which load symbol</span>
<a name="l01174"></a>01174 <span class="comment">   __stack_chk_guard.  Return the address of instruction after loading this</span>
<a name="l01175"></a>01175 <span class="comment">   symbol, set the dest register number to *BASEREG, and set the size of</span>
<a name="l01176"></a>01176 <span class="comment">   instructions for loading symbol in OFFSET.  Return 0 if instructions are</span>
<a name="l01177"></a>01177 <span class="comment">   not recognized.  */</span>
<a name="l01178"></a>01178 
<a name="l01179"></a>01179 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l01180"></a>01180 arm_analyze_load_stack_chk_guard(<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc, <span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l01181"></a>01181                                  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> *destreg, <span class="keywordtype">int</span> *offset)
<a name="l01182"></a>01182 {
<a name="l01183"></a>01183   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l01184"></a>01184   <span class="keywordtype">int</span> is_thumb = <a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, pc);
<a name="l01185"></a>01185   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> low, high, address;
<a name="l01186"></a>01186 
<a name="l01187"></a>01187   address = 0;
<a name="l01188"></a>01188   <span class="keywordflow">if</span> (is_thumb)
<a name="l01189"></a>01189     {
<a name="l01190"></a>01190       <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn1
<a name="l01191"></a>01191         = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 2, byte_order_for_code);
<a name="l01192"></a>01192 
<a name="l01193"></a>01193       <span class="keywordflow">if</span> ((insn1 &amp; 0xf800) == 0x4800) <span class="comment">/* ldr Rd, #immed */</span>
<a name="l01194"></a>01194         {
<a name="l01195"></a>01195           *destreg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 8, 10);
<a name="l01196"></a>01196           *offset = 2;
<a name="l01197"></a>01197           address = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 7);
<a name="l01198"></a>01198         }
<a name="l01199"></a>01199       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn1 &amp; 0xfbf0) == 0xf240) <span class="comment">/* movw Rd, #const */</span>
<a name="l01200"></a>01200         {
<a name="l01201"></a>01201           <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn2
<a name="l01202"></a>01202             = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + 2, 2, byte_order_for_code);
<a name="l01203"></a>01203 
<a name="l01204"></a>01204           low = <a class="code" href="arm-tdep_8c.html#a7902265b4207ed66d113378a460c415d">EXTRACT_MOVW_MOVT_IMM_T</a> (insn1, insn2);
<a name="l01205"></a>01205 
<a name="l01206"></a>01206           insn1
<a name="l01207"></a>01207             = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + 4, 2, byte_order_for_code);
<a name="l01208"></a>01208           insn2
<a name="l01209"></a>01209             = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + 6, 2, byte_order_for_code);
<a name="l01210"></a>01210 
<a name="l01211"></a>01211           <span class="comment">/* movt Rd, #const */</span>
<a name="l01212"></a>01212           <span class="keywordflow">if</span> ((insn1 &amp; 0xfbc0) == 0xf2c0)
<a name="l01213"></a>01213             {
<a name="l01214"></a>01214               high = <a class="code" href="arm-tdep_8c.html#a7902265b4207ed66d113378a460c415d">EXTRACT_MOVW_MOVT_IMM_T</a> (insn1, insn2);
<a name="l01215"></a>01215               *destreg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 8, 11);
<a name="l01216"></a>01216               *offset = 8;
<a name="l01217"></a>01217               address = (high &lt;&lt; 16 | low);
<a name="l01218"></a>01218             }
<a name="l01219"></a>01219         }
<a name="l01220"></a>01220     }
<a name="l01221"></a>01221   <span class="keywordflow">else</span>
<a name="l01222"></a>01222     {
<a name="l01223"></a>01223       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> insn
<a name="l01224"></a>01224         = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 4, byte_order_for_code);
<a name="l01225"></a>01225 
<a name="l01226"></a>01226       <span class="keywordflow">if</span> ((insn &amp; 0x0e5f0000) == 0x041f0000) <span class="comment">/* ldr Rd, #immed */</span>
<a name="l01227"></a>01227         {
<a name="l01228"></a>01228           address = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 11);
<a name="l01229"></a>01229           *destreg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l01230"></a>01230           *offset = 4;
<a name="l01231"></a>01231         }
<a name="l01232"></a>01232       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0x0ff00000) == 0x03000000) <span class="comment">/* movw Rd, #const */</span>
<a name="l01233"></a>01233         {
<a name="l01234"></a>01234           low = <a class="code" href="arm-tdep_8c.html#a7d3d02c15a85b3a34dd0f3ff2111e828">EXTRACT_MOVW_MOVT_IMM_A</a> (insn);
<a name="l01235"></a>01235 
<a name="l01236"></a>01236           insn
<a name="l01237"></a>01237             = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + 4, 4, byte_order_for_code);
<a name="l01238"></a>01238 
<a name="l01239"></a>01239           <span class="keywordflow">if</span> ((insn &amp; 0x0ff00000) == 0x03400000) <span class="comment">/* movt Rd, #const */</span>
<a name="l01240"></a>01240             {
<a name="l01241"></a>01241               high = <a class="code" href="arm-tdep_8c.html#a7d3d02c15a85b3a34dd0f3ff2111e828">EXTRACT_MOVW_MOVT_IMM_A</a> (insn);
<a name="l01242"></a>01242               *destreg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l01243"></a>01243               *offset = 8;
<a name="l01244"></a>01244               address = (high &lt;&lt; 16 | low);
<a name="l01245"></a>01245             }
<a name="l01246"></a>01246         }
<a name="l01247"></a>01247     }
<a name="l01248"></a>01248 
<a name="l01249"></a>01249   <span class="keywordflow">return</span> address;
<a name="l01250"></a>01250 }
<a name="l01251"></a>01251 
<a name="l01252"></a>01252 <span class="comment">/* Try to skip a sequence of instructions used for stack protector.  If PC</span>
<a name="l01253"></a>01253 <span class="comment">   points to the first instruction of this sequence, return the address of</span>
<a name="l01254"></a>01254 <span class="comment">   first instruction after this sequence, otherwise, return original PC.</span>
<a name="l01255"></a>01255 <span class="comment"></span>
<a name="l01256"></a>01256 <span class="comment">   On arm, this sequence of instructions is composed of mainly three steps,</span>
<a name="l01257"></a>01257 <span class="comment">     Step 1: load symbol __stack_chk_guard,</span>
<a name="l01258"></a>01258 <span class="comment">     Step 2: load from address of __stack_chk_guard,</span>
<a name="l01259"></a>01259 <span class="comment">     Step 3: store it to somewhere else.</span>
<a name="l01260"></a>01260 <span class="comment"></span>
<a name="l01261"></a>01261 <span class="comment">   Usually, instructions on step 2 and step 3 are the same on various ARM</span>
<a name="l01262"></a>01262 <span class="comment">   architectures.  On step 2, it is one instruction &#39;ldr Rx, [Rn, #0]&#39;, and</span>
<a name="l01263"></a>01263 <span class="comment">   on step 3, it is also one instruction &#39;str Rx, [r7, #immd]&#39;.  However,</span>
<a name="l01264"></a>01264 <span class="comment">   instructions in step 1 vary from different ARM architectures.  On ARMv7,</span>
<a name="l01265"></a>01265 <span class="comment">   they are,</span>
<a name="l01266"></a>01266 <span class="comment"></span>
<a name="l01267"></a>01267 <span class="comment">        movw    Rn, #:lower16:__stack_chk_guard</span>
<a name="l01268"></a>01268 <span class="comment">        movt    Rn, #:upper16:__stack_chk_guard</span>
<a name="l01269"></a>01269 <span class="comment"></span>
<a name="l01270"></a>01270 <span class="comment">   On ARMv5t, it is,</span>
<a name="l01271"></a>01271 <span class="comment"></span>
<a name="l01272"></a>01272 <span class="comment">        ldr     Rn, .Label</span>
<a name="l01273"></a>01273 <span class="comment">        ....</span>
<a name="l01274"></a>01274 <span class="comment">        .Lable:</span>
<a name="l01275"></a>01275 <span class="comment">        .word   __stack_chk_guard</span>
<a name="l01276"></a>01276 <span class="comment"></span>
<a name="l01277"></a>01277 <span class="comment">   Since ldr/str is a very popular instruction, we can&#39;t use them as</span>
<a name="l01278"></a>01278 <span class="comment">   &#39;fingerprint&#39; or &#39;signature&#39; of stack protector sequence.  Here we choose</span>
<a name="l01279"></a>01279 <span class="comment">   sequence {movw/movt, ldr}/ldr/str plus symbol __stack_chk_guard, if not</span>
<a name="l01280"></a>01280 <span class="comment">   stripped, as the &#39;fingerprint&#39; of a stack protector cdoe sequence.  */</span>
<a name="l01281"></a>01281 
<a name="l01282"></a>01282 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l01283"></a>01283 arm_skip_stack_protector(<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc, <span class="keyword">struct</span> gdbarch *gdbarch)
<a name="l01284"></a>01284 {
<a name="l01285"></a>01285   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l01286"></a>01286   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> basereg;
<a name="l01287"></a>01287   <span class="keyword">struct </span><a class="code" href="structbound__minimal__symbol.html">bound_minimal_symbol</a> stack_chk_guard;
<a name="l01288"></a>01288   <span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01289"></a>01289   <span class="keywordtype">int</span> is_thumb = <a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, pc);
<a name="l01290"></a>01290   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr;
<a name="l01291"></a>01291 
<a name="l01292"></a>01292   <span class="comment">/* Try to parse the instructions in Step 1.  */</span>
<a name="l01293"></a>01293   addr = arm_analyze_load_stack_chk_guard (pc, gdbarch,
<a name="l01294"></a>01294                                            &amp;basereg, &amp;offset);
<a name="l01295"></a>01295   <span class="keywordflow">if</span> (!addr)
<a name="l01296"></a>01296     <span class="keywordflow">return</span> pc;
<a name="l01297"></a>01297 
<a name="l01298"></a>01298   stack_chk_guard = <a class="code" href="minsyms_8c.html#ad4b48b6ef6c913138a8ac33f8c3cfeb2">lookup_minimal_symbol_by_pc</a> (addr);
<a name="l01299"></a>01299   <span class="comment">/* If name of symbol doesn&#39;t start with &#39;__stack_chk_guard&#39;, this</span>
<a name="l01300"></a>01300 <span class="comment">     instruction sequence is not for stack protector.  If symbol is</span>
<a name="l01301"></a>01301 <span class="comment">     removed, we conservatively think this sequence is for stack protector.  */</span>
<a name="l01302"></a>01302   <span class="keywordflow">if</span> (stack_chk_guard.minsym
<a name="l01303"></a>01303       &amp;&amp; strncmp (<a class="code" href="symtab_8h.html#a956b56288511a18b855d8a263d60e87f">SYMBOL_LINKAGE_NAME</a> (stack_chk_guard.minsym),
<a name="l01304"></a>01304                   <span class="stringliteral">&quot;__stack_chk_guard&quot;</span>,
<a name="l01305"></a>01305                   strlen (<span class="stringliteral">&quot;__stack_chk_guard&quot;</span>)) != 0)
<a name="l01306"></a>01306    <span class="keywordflow">return</span> pc;
<a name="l01307"></a>01307 
<a name="l01308"></a>01308   <span class="keywordflow">if</span> (is_thumb)
<a name="l01309"></a>01309     {
<a name="l01310"></a>01310       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> destreg;
<a name="l01311"></a>01311       <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn
<a name="l01312"></a>01312         = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + offset, 2, byte_order_for_code);
<a name="l01313"></a>01313 
<a name="l01314"></a>01314       <span class="comment">/* Step 2: ldr Rd, [Rn, #immed], encoding T1.  */</span>
<a name="l01315"></a>01315       <span class="keywordflow">if</span> ((insn &amp; 0xf800) != 0x6800)
<a name="l01316"></a>01316         <span class="keywordflow">return</span> pc;
<a name="l01317"></a>01317       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 5) != basereg)
<a name="l01318"></a>01318         <span class="keywordflow">return</span> pc;
<a name="l01319"></a>01319       destreg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 2);
<a name="l01320"></a>01320 
<a name="l01321"></a>01321       insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + offset + 2, 2,
<a name="l01322"></a>01322                                            byte_order_for_code);
<a name="l01323"></a>01323       <span class="comment">/* Step 3: str Rd, [Rn, #immed], encoding T1.  */</span>
<a name="l01324"></a>01324       <span class="keywordflow">if</span> ((insn &amp; 0xf800) != 0x6000)
<a name="l01325"></a>01325         <span class="keywordflow">return</span> pc;
<a name="l01326"></a>01326       <span class="keywordflow">if</span> (destreg != <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 2))
<a name="l01327"></a>01327         <span class="keywordflow">return</span> pc;
<a name="l01328"></a>01328     }
<a name="l01329"></a>01329   <span class="keywordflow">else</span>
<a name="l01330"></a>01330     {
<a name="l01331"></a>01331       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> destreg;
<a name="l01332"></a>01332       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> insn
<a name="l01333"></a>01333         = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + offset, 4, byte_order_for_code);
<a name="l01334"></a>01334 
<a name="l01335"></a>01335       <span class="comment">/* Step 2: ldr Rd, [Rn, #immed], encoding A1.  */</span>
<a name="l01336"></a>01336       <span class="keywordflow">if</span> ((insn &amp; 0x0e500000) != 0x04100000)
<a name="l01337"></a>01337         <span class="keywordflow">return</span> pc;
<a name="l01338"></a>01338       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19) != basereg)
<a name="l01339"></a>01339         <span class="keywordflow">return</span> pc;
<a name="l01340"></a>01340       destreg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l01341"></a>01341       <span class="comment">/* Step 3: str Rd, [Rn, #immed], encoding A1.  */</span>
<a name="l01342"></a>01342       insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + offset + 4,
<a name="l01343"></a>01343                                            4, byte_order_for_code);
<a name="l01344"></a>01344       <span class="keywordflow">if</span> ((insn &amp; 0x0e500000) != 0x04000000)
<a name="l01345"></a>01345         <span class="keywordflow">return</span> pc;
<a name="l01346"></a>01346       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15) != destreg)
<a name="l01347"></a>01347         <span class="keywordflow">return</span> pc;
<a name="l01348"></a>01348     }
<a name="l01349"></a>01349   <span class="comment">/* The size of total two instructions ldr/str is 4 on Thumb-2, while 8</span>
<a name="l01350"></a>01350 <span class="comment">     on arm.  */</span>
<a name="l01351"></a>01351   <span class="keywordflow">if</span> (is_thumb)
<a name="l01352"></a>01352     <span class="keywordflow">return</span> pc + offset + 4;
<a name="l01353"></a>01353   <span class="keywordflow">else</span>
<a name="l01354"></a>01354     <span class="keywordflow">return</span> pc + offset + 8;
<a name="l01355"></a>01355 }
<a name="l01356"></a>01356 
<a name="l01357"></a>01357 <span class="comment">/* Advance the PC across any function entry prologue instructions to</span>
<a name="l01358"></a>01358 <span class="comment">   reach some &quot;real&quot; code.</span>
<a name="l01359"></a>01359 <span class="comment"></span>
<a name="l01360"></a>01360 <span class="comment">   The APCS (ARM Procedure Call Standard) defines the following</span>
<a name="l01361"></a>01361 <span class="comment">   prologue:</span>
<a name="l01362"></a>01362 <span class="comment"></span>
<a name="l01363"></a>01363 <span class="comment">   mov          ip, sp</span>
<a name="l01364"></a>01364 <span class="comment">   [stmfd       sp!, {a1,a2,a3,a4}]</span>
<a name="l01365"></a>01365 <span class="comment">   stmfd        sp!, {...,fp,ip,lr,pc}</span>
<a name="l01366"></a>01366 <span class="comment">   [stfe        f7, [sp, #-12]!]</span>
<a name="l01367"></a>01367 <span class="comment">   [stfe        f6, [sp, #-12]!]</span>
<a name="l01368"></a>01368 <span class="comment">   [stfe        f5, [sp, #-12]!]</span>
<a name="l01369"></a>01369 <span class="comment">   [stfe        f4, [sp, #-12]!]</span>
<a name="l01370"></a>01370 <span class="comment">   sub fp, ip, #nn @@ nn == 20 or 4 depending on second insn.  */</span>
<a name="l01371"></a>01371 
<a name="l01372"></a>01372 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l01373"></a>01373 arm_skip_prologue (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l01374"></a>01374 {
<a name="l01375"></a>01375   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l01376"></a>01376   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> inst;
<a name="l01377"></a>01377   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> skip_pc;
<a name="l01378"></a>01378   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> func_addr, limit_pc;
<a name="l01379"></a>01379 
<a name="l01380"></a>01380   <span class="comment">/* See if we can determine the end of the prologue via the symbol table.</span>
<a name="l01381"></a>01381 <span class="comment">     If so, then return either PC, or the PC after the prologue, whichever</span>
<a name="l01382"></a>01382 <span class="comment">     is greater.  */</span>
<a name="l01383"></a>01383   <span class="keywordflow">if</span> (<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (pc, NULL, &amp;func_addr, NULL))
<a name="l01384"></a>01384     {
<a name="l01385"></a>01385       <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> post_prologue_pc
<a name="l01386"></a>01386         = <a class="code" href="symtab_8c.html#a5e411a18b63476022fe4b9420138ae44">skip_prologue_using_sal</a> (gdbarch, func_addr);
<a name="l01387"></a>01387       <span class="keyword">struct </span><a class="code" href="structsymtab.html">symtab</a> *s = <a class="code" href="symtab_8c.html#a67d3e309c557a2f51ace98f7ea662a03">find_pc_symtab</a> (func_addr);
<a name="l01388"></a>01388 
<a name="l01389"></a>01389       <span class="keywordflow">if</span> (post_prologue_pc)
<a name="l01390"></a>01390         post_prologue_pc
<a name="l01391"></a>01391           = arm_skip_stack_protector (post_prologue_pc, gdbarch);
<a name="l01392"></a>01392 
<a name="l01393"></a>01393 
<a name="l01394"></a>01394       <span class="comment">/* GCC always emits a line note before the prologue and another</span>
<a name="l01395"></a>01395 <span class="comment">         one after, even if the two are at the same address or on the</span>
<a name="l01396"></a>01396 <span class="comment">         same line.  Take advantage of this so that we do not need to</span>
<a name="l01397"></a>01397 <span class="comment">         know every instruction that might appear in the prologue.  We</span>
<a name="l01398"></a>01398 <span class="comment">         will have producer information for most binaries; if it is</span>
<a name="l01399"></a>01399 <span class="comment">         missing (e.g. for -gstabs), assuming the GNU tools.  */</span>
<a name="l01400"></a>01400       <span class="keywordflow">if</span> (post_prologue_pc
<a name="l01401"></a>01401           &amp;&amp; (s == NULL
<a name="l01402"></a>01402               || s-&gt;<a class="code" href="structsymtab.html#aefc7d92d9a47572f3004285bcb66c3f9">producer</a> == NULL
<a name="l01403"></a>01403               || strncmp (s-&gt;<a class="code" href="structsymtab.html#aefc7d92d9a47572f3004285bcb66c3f9">producer</a>, <span class="stringliteral">&quot;GNU &quot;</span>, sizeof (<span class="stringliteral">&quot;GNU &quot;</span>) - 1) == 0 
<a name="l01404"></a>01404               || strncmp (s-&gt;<a class="code" href="structsymtab.html#aefc7d92d9a47572f3004285bcb66c3f9">producer</a>, <span class="stringliteral">&quot;clang &quot;</span>, sizeof (<span class="stringliteral">&quot;clang &quot;</span>) - 1) == 0))
<a name="l01405"></a>01405         <span class="keywordflow">return</span> post_prologue_pc;
<a name="l01406"></a>01406 
<a name="l01407"></a>01407       <span class="keywordflow">if</span> (post_prologue_pc != 0)
<a name="l01408"></a>01408         {
<a name="l01409"></a>01409           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> analyzed_limit;
<a name="l01410"></a>01410 
<a name="l01411"></a>01411           <span class="comment">/* For non-GCC compilers, make sure the entire line is an</span>
<a name="l01412"></a>01412 <span class="comment">             acceptable prologue; GDB will round this function&#39;s</span>
<a name="l01413"></a>01413 <span class="comment">             return value up to the end of the following line so we</span>
<a name="l01414"></a>01414 <span class="comment">             can not skip just part of a line (and we do not want to).</span>
<a name="l01415"></a>01415 <span class="comment"></span>
<a name="l01416"></a>01416 <span class="comment">             RealView does not treat the prologue specially, but does</span>
<a name="l01417"></a>01417 <span class="comment">             associate prologue code with the opening brace; so this</span>
<a name="l01418"></a>01418 <span class="comment">             lets us skip the first line if we think it is the opening</span>
<a name="l01419"></a>01419 <span class="comment">             brace.  */</span>
<a name="l01420"></a>01420           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, func_addr))
<a name="l01421"></a>01421             analyzed_limit = thumb_analyze_prologue (gdbarch, func_addr,
<a name="l01422"></a>01422                                                      post_prologue_pc, NULL);
<a name="l01423"></a>01423           <span class="keywordflow">else</span>
<a name="l01424"></a>01424             analyzed_limit = arm_analyze_prologue (gdbarch, func_addr,
<a name="l01425"></a>01425                                                    post_prologue_pc, NULL);
<a name="l01426"></a>01426 
<a name="l01427"></a>01427           <span class="keywordflow">if</span> (analyzed_limit != post_prologue_pc)
<a name="l01428"></a>01428             <span class="keywordflow">return</span> func_addr;
<a name="l01429"></a>01429 
<a name="l01430"></a>01430           <span class="keywordflow">return</span> post_prologue_pc;
<a name="l01431"></a>01431         }
<a name="l01432"></a>01432     }
<a name="l01433"></a>01433 
<a name="l01434"></a>01434   <span class="comment">/* Can&#39;t determine prologue from the symbol table, need to examine</span>
<a name="l01435"></a>01435 <span class="comment">     instructions.  */</span>
<a name="l01436"></a>01436 
<a name="l01437"></a>01437   <span class="comment">/* Find an upper limit on the function prologue using the debug</span>
<a name="l01438"></a>01438 <span class="comment">     information.  If the debug information could not be used to provide</span>
<a name="l01439"></a>01439 <span class="comment">     that bound, then use an arbitrary large number as the upper bound.  */</span>
<a name="l01440"></a>01440   <span class="comment">/* Like arm_scan_prologue, stop no later than pc + 64.  */</span>
<a name="l01441"></a>01441   limit_pc = <a class="code" href="symtab_8c.html#a5e411a18b63476022fe4b9420138ae44">skip_prologue_using_sal</a> (gdbarch, pc);
<a name="l01442"></a>01442   <span class="keywordflow">if</span> (limit_pc == 0)
<a name="l01443"></a>01443     limit_pc = pc + 64;          <span class="comment">/* Magic.  */</span>
<a name="l01444"></a>01444 
<a name="l01445"></a>01445 
<a name="l01446"></a>01446   <span class="comment">/* Check if this is Thumb code.  */</span>
<a name="l01447"></a>01447   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, pc))
<a name="l01448"></a>01448     <span class="keywordflow">return</span> thumb_analyze_prologue (gdbarch, pc, limit_pc, NULL);
<a name="l01449"></a>01449 
<a name="l01450"></a>01450   <span class="keywordflow">for</span> (skip_pc = pc; skip_pc &lt; limit_pc; skip_pc += 4)
<a name="l01451"></a>01451     {
<a name="l01452"></a>01452       inst = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (skip_pc, 4, byte_order_for_code);
<a name="l01453"></a>01453 
<a name="l01454"></a>01454       <span class="comment">/* &quot;mov ip, sp&quot; is no longer a required part of the prologue.  */</span>
<a name="l01455"></a>01455       <span class="keywordflow">if</span> (inst == 0xe1a0c00d)                   <span class="comment">/* mov ip, sp */</span>
<a name="l01456"></a>01456         <span class="keywordflow">continue</span>;
<a name="l01457"></a>01457 
<a name="l01458"></a>01458       <span class="keywordflow">if</span> ((inst &amp; 0xfffff000) == 0xe28dc000)    <span class="comment">/* add ip, sp #n */</span>
<a name="l01459"></a>01459         <span class="keywordflow">continue</span>;
<a name="l01460"></a>01460 
<a name="l01461"></a>01461       <span class="keywordflow">if</span> ((inst &amp; 0xfffff000) == 0xe24dc000)    <span class="comment">/* sub ip, sp #n */</span>
<a name="l01462"></a>01462         <span class="keywordflow">continue</span>;
<a name="l01463"></a>01463 
<a name="l01464"></a>01464       <span class="comment">/* Some prologues begin with &quot;str lr, [sp, #-4]!&quot;.  */</span>
<a name="l01465"></a>01465       <span class="keywordflow">if</span> (inst == 0xe52de004)                   <span class="comment">/* str lr, [sp, #-4]! */</span>
<a name="l01466"></a>01466         <span class="keywordflow">continue</span>;
<a name="l01467"></a>01467 
<a name="l01468"></a>01468       <span class="keywordflow">if</span> ((inst &amp; 0xfffffff0) == 0xe92d0000)    <span class="comment">/* stmfd sp!,{a1,a2,a3,a4} */</span>
<a name="l01469"></a>01469         <span class="keywordflow">continue</span>;
<a name="l01470"></a>01470 
<a name="l01471"></a>01471       <span class="keywordflow">if</span> ((inst &amp; 0xfffff800) == 0xe92dd800)    <span class="comment">/* stmfd sp!,{fp,ip,lr,pc} */</span>
<a name="l01472"></a>01472         <span class="keywordflow">continue</span>;
<a name="l01473"></a>01473 
<a name="l01474"></a>01474       <span class="comment">/* Any insns after this point may float into the code, if it makes</span>
<a name="l01475"></a>01475 <span class="comment">         for better instruction scheduling, so we skip them only if we</span>
<a name="l01476"></a>01476 <span class="comment">         find them, but still consider the function to be frame-ful.  */</span>
<a name="l01477"></a>01477 
<a name="l01478"></a>01478       <span class="comment">/* We may have either one sfmfd instruction here, or several stfe</span>
<a name="l01479"></a>01479 <span class="comment">         insns, depending on the version of floating point code we</span>
<a name="l01480"></a>01480 <span class="comment">         support.  */</span>
<a name="l01481"></a>01481       <span class="keywordflow">if</span> ((inst &amp; 0xffbf0fff) == 0xec2d0200)    <span class="comment">/* sfmfd fn, &lt;cnt&gt;, [sp]! */</span>
<a name="l01482"></a>01482         <span class="keywordflow">continue</span>;
<a name="l01483"></a>01483 
<a name="l01484"></a>01484       <span class="keywordflow">if</span> ((inst &amp; 0xffff8fff) == 0xed6d0103)    <span class="comment">/* stfe fn, [sp, #-12]! */</span>
<a name="l01485"></a>01485         <span class="keywordflow">continue</span>;
<a name="l01486"></a>01486 
<a name="l01487"></a>01487       <span class="keywordflow">if</span> ((inst &amp; 0xfffff000) == 0xe24cb000)    <span class="comment">/* sub fp, ip, #nn */</span>
<a name="l01488"></a>01488         <span class="keywordflow">continue</span>;
<a name="l01489"></a>01489 
<a name="l01490"></a>01490       <span class="keywordflow">if</span> ((inst &amp; 0xfffff000) == 0xe24dd000)    <span class="comment">/* sub sp, sp, #nn */</span>
<a name="l01491"></a>01491         <span class="keywordflow">continue</span>;
<a name="l01492"></a>01492 
<a name="l01493"></a>01493       <span class="keywordflow">if</span> ((inst &amp; 0xffffc000) == 0xe54b0000     <span class="comment">/* strb r(0123),[r11,#-nn] */</span>
<a name="l01494"></a>01494           || (inst &amp; 0xffffc0f0) == 0xe14b00b0  <span class="comment">/* strh r(0123),[r11,#-nn] */</span>
<a name="l01495"></a>01495           || (inst &amp; 0xffffc000) == 0xe50b0000) <span class="comment">/* str  r(0123),[r11,#-nn] */</span>
<a name="l01496"></a>01496         <span class="keywordflow">continue</span>;
<a name="l01497"></a>01497 
<a name="l01498"></a>01498       <span class="keywordflow">if</span> ((inst &amp; 0xffffc000) == 0xe5cd0000     <span class="comment">/* strb r(0123),[sp,#nn] */</span>
<a name="l01499"></a>01499           || (inst &amp; 0xffffc0f0) == 0xe1cd00b0  <span class="comment">/* strh r(0123),[sp,#nn] */</span>
<a name="l01500"></a>01500           || (inst &amp; 0xffffc000) == 0xe58d0000) <span class="comment">/* str  r(0123),[sp,#nn] */</span>
<a name="l01501"></a>01501         <span class="keywordflow">continue</span>;
<a name="l01502"></a>01502 
<a name="l01503"></a>01503       <span class="comment">/* Un-recognized instruction; stop scanning.  */</span>
<a name="l01504"></a>01504       <span class="keywordflow">break</span>;
<a name="l01505"></a>01505     }
<a name="l01506"></a>01506 
<a name="l01507"></a>01507   <span class="keywordflow">return</span> skip_pc;               <span class="comment">/* End of prologue.  */</span>
<a name="l01508"></a>01508 }
<a name="l01509"></a>01509 
<a name="l01510"></a>01510 <span class="comment">/* *INDENT-OFF* */</span>
<a name="l01511"></a>01511 <span class="comment">/* Function: thumb_scan_prologue (helper function for arm_scan_prologue)</span>
<a name="l01512"></a>01512 <span class="comment">   This function decodes a Thumb function prologue to determine:</span>
<a name="l01513"></a>01513 <span class="comment">     1) the size of the stack frame</span>
<a name="l01514"></a>01514 <span class="comment">     2) which registers are saved on it</span>
<a name="l01515"></a>01515 <span class="comment">     3) the offsets of saved regs</span>
<a name="l01516"></a>01516 <span class="comment">     4) the offset from the stack pointer to the frame pointer</span>
<a name="l01517"></a>01517 <span class="comment"></span>
<a name="l01518"></a>01518 <span class="comment">   A typical Thumb function prologue would create this stack frame</span>
<a name="l01519"></a>01519 <span class="comment">   (offsets relative to FP)</span>
<a name="l01520"></a>01520 <span class="comment">     old SP -&gt;  24  stack parameters</span>
<a name="l01521"></a>01521 <span class="comment">                20  LR</span>
<a name="l01522"></a>01522 <span class="comment">                16  R7</span>
<a name="l01523"></a>01523 <span class="comment">     R7 -&gt;       0  local variables (16 bytes)</span>
<a name="l01524"></a>01524 <span class="comment">     SP -&gt;     -12  additional stack space (12 bytes)</span>
<a name="l01525"></a>01525 <span class="comment">   The frame size would thus be 36 bytes, and the frame offset would be</span>
<a name="l01526"></a>01526 <span class="comment">   12 bytes.  The frame register is R7.</span>
<a name="l01527"></a>01527 <span class="comment">   </span>
<a name="l01528"></a>01528 <span class="comment">   The comments for thumb_skip_prolog() describe the algorithm we use</span>
<a name="l01529"></a>01529 <span class="comment">   to detect the end of the prolog.  */</span>
<a name="l01530"></a>01530 <span class="comment">/* *INDENT-ON* */</span>
<a name="l01531"></a>01531 
<a name="l01532"></a>01532 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01533"></a>01533 thumb_scan_prologue (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prev_pc,
<a name="l01534"></a>01534                      <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> block_addr, <span class="keyword">struct</span> arm_prologue_cache *cache)
<a name="l01535"></a>01535 {
<a name="l01536"></a>01536   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prologue_start;
<a name="l01537"></a>01537   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prologue_end;
<a name="l01538"></a>01538 
<a name="l01539"></a>01539   <span class="keywordflow">if</span> (<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (block_addr, NULL, &amp;prologue_start,
<a name="l01540"></a>01540                                 &amp;prologue_end))
<a name="l01541"></a>01541     {
<a name="l01542"></a>01542       <span class="comment">/* See comment in arm_scan_prologue for an explanation of</span>
<a name="l01543"></a>01543 <span class="comment">         this heuristics.  */</span>
<a name="l01544"></a>01544       <span class="keywordflow">if</span> (prologue_end &gt; prologue_start + 64)
<a name="l01545"></a>01545         {
<a name="l01546"></a>01546           prologue_end = prologue_start + 64;
<a name="l01547"></a>01547         }
<a name="l01548"></a>01548     }
<a name="l01549"></a>01549   <span class="keywordflow">else</span>
<a name="l01550"></a>01550     <span class="comment">/* We&#39;re in the boondocks: we have no idea where the start of the</span>
<a name="l01551"></a>01551 <span class="comment">       function is.  */</span>
<a name="l01552"></a>01552     <span class="keywordflow">return</span>;
<a name="l01553"></a>01553 
<a name="l01554"></a>01554   prologue_end = <a class="code" href="environ_8c.html#ac6afabdc09a49a433ee19d8a9486056d">min</a> (prologue_end, prev_pc);
<a name="l01555"></a>01555 
<a name="l01556"></a>01556   thumb_analyze_prologue (gdbarch, prologue_start, prologue_end, cache);
<a name="l01557"></a>01557 }
<a name="l01558"></a>01558 
<a name="l01559"></a>01559 <span class="comment">/* Return 1 if THIS_INSTR might change control flow, 0 otherwise.  */</span>
<a name="l01560"></a>01560 
<a name="l01561"></a>01561 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l01562"></a>01562 arm_instruction_changes_pc (uint32_t this_instr)
<a name="l01563"></a>01563 {
<a name="l01564"></a>01564   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 28, 31) == <a class="code" href="arm-tdep_8h.html#a55b51ae8efa9c75445ae457e8de4c88c">INST_NV</a>)
<a name="l01565"></a>01565     <span class="comment">/* Unconditional instructions.  */</span>
<a name="l01566"></a>01566     <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 24, 27))
<a name="l01567"></a>01567       {
<a name="l01568"></a>01568       <span class="keywordflow">case</span> 0xa:
<a name="l01569"></a>01569       <span class="keywordflow">case</span> 0xb:
<a name="l01570"></a>01570         <span class="comment">/* Branch with Link and change to Thumb.  */</span>
<a name="l01571"></a>01571         <span class="keywordflow">return</span> 1;
<a name="l01572"></a>01572       <span class="keywordflow">case</span> 0xc:
<a name="l01573"></a>01573       <span class="keywordflow">case</span> 0xd:
<a name="l01574"></a>01574       <span class="keywordflow">case</span> 0xe:
<a name="l01575"></a>01575         <span class="comment">/* Coprocessor register transfer.  */</span>
<a name="l01576"></a>01576         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 12, 15) == 15)
<a name="l01577"></a>01577           <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid update to pc in instruction&quot;</span>));
<a name="l01578"></a>01578         <span class="keywordflow">return</span> 0;
<a name="l01579"></a>01579       <span class="keywordflow">default</span>:
<a name="l01580"></a>01580         <span class="keywordflow">return</span> 0;
<a name="l01581"></a>01581       }
<a name="l01582"></a>01582   <span class="keywordflow">else</span>
<a name="l01583"></a>01583     <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 25, 27))
<a name="l01584"></a>01584       {
<a name="l01585"></a>01585       <span class="keywordflow">case</span> 0x0:
<a name="l01586"></a>01586         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 23, 24) == 2 &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 20) == 0)
<a name="l01587"></a>01587           {
<a name="l01588"></a>01588             <span class="comment">/* Multiplies and extra load/stores.  */</span>
<a name="l01589"></a>01589             <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 4) == 1 &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 7) == 1)
<a name="l01590"></a>01590               <span class="comment">/* Neither multiplies nor extension load/stores are allowed</span>
<a name="l01591"></a>01591 <span class="comment">                 to modify PC.  */</span>
<a name="l01592"></a>01592               <span class="keywordflow">return</span> 0;
<a name="l01593"></a>01593 
<a name="l01594"></a>01594             <span class="comment">/* Otherwise, miscellaneous instructions.  */</span>
<a name="l01595"></a>01595 
<a name="l01596"></a>01596             <span class="comment">/* BX &lt;reg&gt;, BXJ &lt;reg&gt;, BLX &lt;reg&gt; */</span>
<a name="l01597"></a>01597             <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 4, 27) == 0x12fff1
<a name="l01598"></a>01598                 || <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 4, 27) == 0x12fff2
<a name="l01599"></a>01599                 || <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 4, 27) == 0x12fff3)
<a name="l01600"></a>01600               <span class="keywordflow">return</span> 1;
<a name="l01601"></a>01601 
<a name="l01602"></a>01602             <span class="comment">/* Other miscellaneous instructions are unpredictable if they</span>
<a name="l01603"></a>01603 <span class="comment">               modify PC.  */</span>
<a name="l01604"></a>01604             <span class="keywordflow">return</span> 0;
<a name="l01605"></a>01605           }
<a name="l01606"></a>01606         <span class="comment">/* Data processing instruction.  Fall through.  */</span>
<a name="l01607"></a>01607 
<a name="l01608"></a>01608       <span class="keywordflow">case</span> 0x1:
<a name="l01609"></a>01609         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 12, 15) == 15)
<a name="l01610"></a>01610           <span class="keywordflow">return</span> 1;
<a name="l01611"></a>01611         <span class="keywordflow">else</span>
<a name="l01612"></a>01612           <span class="keywordflow">return</span> 0;
<a name="l01613"></a>01613 
<a name="l01614"></a>01614       <span class="keywordflow">case</span> 0x2:
<a name="l01615"></a>01615       <span class="keywordflow">case</span> 0x3:
<a name="l01616"></a>01616         <span class="comment">/* Media instructions and architecturally undefined instructions.  */</span>
<a name="l01617"></a>01617         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 25, 27) == 3 &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 4) == 1)
<a name="l01618"></a>01618           <span class="keywordflow">return</span> 0;
<a name="l01619"></a>01619 
<a name="l01620"></a>01620         <span class="comment">/* Stores.  */</span>
<a name="l01621"></a>01621         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 20) == 0)
<a name="l01622"></a>01622           <span class="keywordflow">return</span> 0;
<a name="l01623"></a>01623 
<a name="l01624"></a>01624         <span class="comment">/* Loads.  */</span>
<a name="l01625"></a>01625         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 12, 15) == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l01626"></a>01626           <span class="keywordflow">return</span> 1;
<a name="l01627"></a>01627         <span class="keywordflow">else</span>
<a name="l01628"></a>01628           <span class="keywordflow">return</span> 0;
<a name="l01629"></a>01629 
<a name="l01630"></a>01630       <span class="keywordflow">case</span> 0x4:
<a name="l01631"></a>01631         <span class="comment">/* Load/store multiple.  */</span>
<a name="l01632"></a>01632         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 20) == 1 &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 15) == 1)
<a name="l01633"></a>01633           <span class="keywordflow">return</span> 1;
<a name="l01634"></a>01634         <span class="keywordflow">else</span>
<a name="l01635"></a>01635           <span class="keywordflow">return</span> 0;
<a name="l01636"></a>01636 
<a name="l01637"></a>01637       <span class="keywordflow">case</span> 0x5:
<a name="l01638"></a>01638         <span class="comment">/* Branch and branch with link.  */</span>
<a name="l01639"></a>01639         <span class="keywordflow">return</span> 1;
<a name="l01640"></a>01640 
<a name="l01641"></a>01641       <span class="keywordflow">case</span> 0x6:
<a name="l01642"></a>01642       <span class="keywordflow">case</span> 0x7:
<a name="l01643"></a>01643         <span class="comment">/* Coprocessor transfers or SWIs can not affect PC.  */</span>
<a name="l01644"></a>01644         <span class="keywordflow">return</span> 0;
<a name="l01645"></a>01645 
<a name="l01646"></a>01646       <span class="keywordflow">default</span>:
<a name="l01647"></a>01647         <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;bad value in switch&quot;</span>));
<a name="l01648"></a>01648       }
<a name="l01649"></a>01649 }
<a name="l01650"></a>01650 
<a name="l01651"></a>01651 <span class="comment">/* Analyze an ARM mode prologue starting at PROLOGUE_START and</span>
<a name="l01652"></a>01652 <span class="comment">   continuing no further than PROLOGUE_END.  If CACHE is non-NULL,</span>
<a name="l01653"></a>01653 <span class="comment">   fill it in.  Return the first address not recognized as a prologue</span>
<a name="l01654"></a>01654 <span class="comment">   instruction.</span>
<a name="l01655"></a>01655 <span class="comment"></span>
<a name="l01656"></a>01656 <span class="comment">   We recognize all the instructions typically found in ARM prologues,</span>
<a name="l01657"></a>01657 <span class="comment">   plus harmless instructions which can be skipped (either for analysis</span>
<a name="l01658"></a>01658 <span class="comment">   purposes, or a more restrictive set that can be skipped when finding</span>
<a name="l01659"></a>01659 <span class="comment">   the end of the prologue).  */</span>
<a name="l01660"></a>01660 
<a name="l01661"></a>01661 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l01662"></a>01662 arm_analyze_prologue (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l01663"></a>01663                       <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prologue_start, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prologue_end,
<a name="l01664"></a>01664                       <span class="keyword">struct</span> arm_prologue_cache *cache)
<a name="l01665"></a>01665 {
<a name="l01666"></a>01666   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l01667"></a>01667   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l01668"></a>01668   <span class="keywordtype">int</span> regno;
<a name="l01669"></a>01669   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, current_pc;
<a name="l01670"></a>01670   <a class="code" href="structprologue__value.html">pv_t</a> regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39aefb13a782da52622fafa8f2a0385763f">ARM_FPS_REGNUM</a>];
<a name="l01671"></a>01671   <span class="keyword">struct </span>pv_area *stack;
<a name="l01672"></a>01672   <span class="keyword">struct </span>cleanup *back_to;
<a name="l01673"></a>01673   <span class="keywordtype">int</span> framereg, framesize;
<a name="l01674"></a>01674   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> unrecognized_pc = 0;
<a name="l01675"></a>01675 
<a name="l01676"></a>01676   <span class="comment">/* Search the prologue looking for instructions that set up the</span>
<a name="l01677"></a>01677 <span class="comment">     frame pointer, adjust the stack pointer, and save registers.</span>
<a name="l01678"></a>01678 <span class="comment"></span>
<a name="l01679"></a>01679 <span class="comment">     Be careful, however, and if it doesn&#39;t look like a prologue,</span>
<a name="l01680"></a>01680 <span class="comment">     don&#39;t try to scan it.  If, for instance, a frameless function</span>
<a name="l01681"></a>01681 <span class="comment">     begins with stmfd sp!, then we will tell ourselves there is</span>
<a name="l01682"></a>01682 <span class="comment">     a frame, which will confuse stack traceback, as well as &quot;finish&quot; </span>
<a name="l01683"></a>01683 <span class="comment">     and other operations that rely on a knowledge of the stack</span>
<a name="l01684"></a>01684 <span class="comment">     traceback.  */</span>
<a name="l01685"></a>01685 
<a name="l01686"></a>01686   <span class="keywordflow">for</span> (regno = 0; regno &lt; <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39aefb13a782da52622fafa8f2a0385763f">ARM_FPS_REGNUM</a>; regno++)
<a name="l01687"></a>01687     regs[regno] = <a class="code" href="prologue-value_8c.html#a34b5d4a01cdf3fdb23cc9b69a407acc2">pv_register</a> (regno, 0);
<a name="l01688"></a>01688   stack = <a class="code" href="prologue-value_8c.html#a962e98d46aef2ed10288f8ae28b713f0">make_pv_area</a> (ARM_SP_REGNUM, <a class="code" href="gdbarch_8c.html#a3ee335ac98782b6633ab7fc235182cc9">gdbarch_addr_bit</a> (gdbarch));
<a name="l01689"></a>01689   back_to = <a class="code" href="prologue-value_8c.html#aa46c9e6e63a97230bb9be62b15d2cb96">make_cleanup_free_pv_area</a> (stack);
<a name="l01690"></a>01690 
<a name="l01691"></a>01691   <span class="keywordflow">for</span> (current_pc = prologue_start;
<a name="l01692"></a>01692        current_pc &lt; prologue_end;
<a name="l01693"></a>01693        current_pc += 4)
<a name="l01694"></a>01694     {
<a name="l01695"></a>01695       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> insn
<a name="l01696"></a>01696         = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (current_pc, 4, byte_order_for_code);
<a name="l01697"></a>01697 
<a name="l01698"></a>01698       <span class="keywordflow">if</span> (insn == 0xe1a0c00d)           <span class="comment">/* mov ip, sp */</span>
<a name="l01699"></a>01699         {
<a name="l01700"></a>01700           regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a1fc7a20a07c063ab36cdecdbdfee96fc">ARM_IP_REGNUM</a>] = regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>];
<a name="l01701"></a>01701           <span class="keywordflow">continue</span>;
<a name="l01702"></a>01702         }
<a name="l01703"></a>01703       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfff00000) == 0xe2800000        <span class="comment">/* add Rd, Rn, #n */</span>
<a name="l01704"></a>01704                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19)], ARM_SP_REGNUM))
<a name="l01705"></a>01705         {
<a name="l01706"></a>01706           <span class="keywordtype">unsigned</span> imm = insn &amp; 0xff;                   <span class="comment">/* immediate value */</span>
<a name="l01707"></a>01707           <span class="keywordtype">unsigned</span> rot = (insn &amp; 0xf00) &gt;&gt; 7;           <span class="comment">/* rotate amount */</span>
<a name="l01708"></a>01708           <span class="keywordtype">int</span> rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l01709"></a>01709           imm = (imm &gt;&gt; rot) | (imm &lt;&lt; (32 - rot));
<a name="l01710"></a>01710           regs[rd] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19)], imm);
<a name="l01711"></a>01711           <span class="keywordflow">continue</span>;
<a name="l01712"></a>01712         }
<a name="l01713"></a>01713       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfff00000) == 0xe2400000        <span class="comment">/* sub Rd, Rn, #n */</span>
<a name="l01714"></a>01714                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19)], ARM_SP_REGNUM))
<a name="l01715"></a>01715         {
<a name="l01716"></a>01716           <span class="keywordtype">unsigned</span> imm = insn &amp; 0xff;                   <span class="comment">/* immediate value */</span>
<a name="l01717"></a>01717           <span class="keywordtype">unsigned</span> rot = (insn &amp; 0xf00) &gt;&gt; 7;           <span class="comment">/* rotate amount */</span>
<a name="l01718"></a>01718           <span class="keywordtype">int</span> rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l01719"></a>01719           imm = (imm &gt;&gt; rot) | (imm &lt;&lt; (32 - rot));
<a name="l01720"></a>01720           regs[rd] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19)], -imm);
<a name="l01721"></a>01721           <span class="keywordflow">continue</span>;
<a name="l01722"></a>01722         }
<a name="l01723"></a>01723       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffff0fff) == 0xe52d0004)       <span class="comment">/* str Rd,</span>
<a name="l01724"></a>01724 <span class="comment">                                                           [sp, #-4]! */</span>
<a name="l01725"></a>01725         {
<a name="l01726"></a>01726           <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, regs[ARM_SP_REGNUM]))
<a name="l01727"></a>01727             <span class="keywordflow">break</span>;
<a name="l01728"></a>01728           regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM], -4);
<a name="l01729"></a>01729           <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, regs[ARM_SP_REGNUM], 4,
<a name="l01730"></a>01730                          regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15)]);
<a name="l01731"></a>01731           <span class="keywordflow">continue</span>;
<a name="l01732"></a>01732         }
<a name="l01733"></a>01733       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffff0000) == 0xe92d0000)
<a name="l01734"></a>01734         <span class="comment">/* stmfd sp!, {..., fp, ip, lr, pc}</span>
<a name="l01735"></a>01735 <span class="comment">           or</span>
<a name="l01736"></a>01736 <span class="comment">           stmfd sp!, {a1, a2, a3, a4}  */</span>
<a name="l01737"></a>01737         {
<a name="l01738"></a>01738           <span class="keywordtype">int</span> mask = insn &amp; 0xffff;
<a name="l01739"></a>01739 
<a name="l01740"></a>01740           <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, regs[ARM_SP_REGNUM]))
<a name="l01741"></a>01741             <span class="keywordflow">break</span>;
<a name="l01742"></a>01742 
<a name="l01743"></a>01743           <span class="comment">/* Calculate offsets of saved registers.  */</span>
<a name="l01744"></a>01744           <span class="keywordflow">for</span> (regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>; regno &gt;= 0; regno--)
<a name="l01745"></a>01745             <span class="keywordflow">if</span> (mask &amp; (1 &lt;&lt; regno))
<a name="l01746"></a>01746               {
<a name="l01747"></a>01747                 regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>]
<a name="l01748"></a>01748                   = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM], -4);
<a name="l01749"></a>01749                 <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, regs[ARM_SP_REGNUM], 4, regs[regno]);
<a name="l01750"></a>01750               }
<a name="l01751"></a>01751         }
<a name="l01752"></a>01752       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffff0000) == 0xe54b0000        <span class="comment">/* strb rx,[r11,#-n] */</span>
<a name="l01753"></a>01753                || (insn &amp; 0xffff00f0) == 0xe14b00b0     <span class="comment">/* strh rx,[r11,#-n] */</span>
<a name="l01754"></a>01754                || (insn &amp; 0xffffc000) == 0xe50b0000)    <span class="comment">/* str  rx,[r11,#-n] */</span>
<a name="l01755"></a>01755         {
<a name="l01756"></a>01756           <span class="comment">/* No need to add this to saved_regs -- it&#39;s just an arg reg.  */</span>
<a name="l01757"></a>01757           <span class="keywordflow">continue</span>;
<a name="l01758"></a>01758         }
<a name="l01759"></a>01759       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffff0000) == 0xe5cd0000        <span class="comment">/* strb rx,[sp,#n] */</span>
<a name="l01760"></a>01760                || (insn &amp; 0xffff00f0) == 0xe1cd00b0     <span class="comment">/* strh rx,[sp,#n] */</span>
<a name="l01761"></a>01761                || (insn &amp; 0xffffc000) == 0xe58d0000)    <span class="comment">/* str  rx,[sp,#n] */</span>
<a name="l01762"></a>01762         {
<a name="l01763"></a>01763           <span class="comment">/* No need to add this to saved_regs -- it&#39;s just an arg reg.  */</span>
<a name="l01764"></a>01764           <span class="keywordflow">continue</span>;
<a name="l01765"></a>01765         }
<a name="l01766"></a>01766       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfff00000) == 0xe8800000        <span class="comment">/* stm Rn,</span>
<a name="l01767"></a>01767 <span class="comment">                                                           { registers } */</span>
<a name="l01768"></a>01768                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19)], ARM_SP_REGNUM))
<a name="l01769"></a>01769         {
<a name="l01770"></a>01770           <span class="comment">/* No need to add this to saved_regs -- it&#39;s just arg regs.  */</span>
<a name="l01771"></a>01771           <span class="keywordflow">continue</span>;
<a name="l01772"></a>01772         }
<a name="l01773"></a>01773       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfffff000) == 0xe24cb000)       <span class="comment">/* sub fp, ip #n */</span>
<a name="l01774"></a>01774         {
<a name="l01775"></a>01775           <span class="keywordtype">unsigned</span> imm = insn &amp; 0xff;                   <span class="comment">/* immediate value */</span>
<a name="l01776"></a>01776           <span class="keywordtype">unsigned</span> rot = (insn &amp; 0xf00) &gt;&gt; 7;           <span class="comment">/* rotate amount */</span>
<a name="l01777"></a>01777           imm = (imm &gt;&gt; rot) | (imm &lt;&lt; (32 - rot));
<a name="l01778"></a>01778           regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2d61cc387db61543e459f6b8592cf8d1">ARM_FP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a1fc7a20a07c063ab36cdecdbdfee96fc">ARM_IP_REGNUM</a>], -imm);
<a name="l01779"></a>01779         }
<a name="l01780"></a>01780       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfffff000) == 0xe24dd000)       <span class="comment">/* sub sp, sp #n */</span>
<a name="l01781"></a>01781         {
<a name="l01782"></a>01782           <span class="keywordtype">unsigned</span> imm = insn &amp; 0xff;                   <span class="comment">/* immediate value */</span>
<a name="l01783"></a>01783           <span class="keywordtype">unsigned</span> rot = (insn &amp; 0xf00) &gt;&gt; 7;           <span class="comment">/* rotate amount */</span>
<a name="l01784"></a>01784           imm = (imm &gt;&gt; rot) | (imm &lt;&lt; (32 - rot));
<a name="l01785"></a>01785           regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM], -imm);
<a name="l01786"></a>01786         }
<a name="l01787"></a>01787       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffff7fff) == 0xed6d0103        <span class="comment">/* stfe f?,</span>
<a name="l01788"></a>01788 <span class="comment">                                                           [sp, -#c]! */</span>
<a name="l01789"></a>01789                &amp;&amp; <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_fpa_registers)
<a name="l01790"></a>01790         {
<a name="l01791"></a>01791           <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, regs[ARM_SP_REGNUM]))
<a name="l01792"></a>01792             <span class="keywordflow">break</span>;
<a name="l01793"></a>01793 
<a name="l01794"></a>01794           regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM], -12);
<a name="l01795"></a>01795           regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a> + ((insn &gt;&gt; 12) &amp; 0x07);
<a name="l01796"></a>01796           <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, regs[ARM_SP_REGNUM], 12, regs[regno]);
<a name="l01797"></a>01797         }
<a name="l01798"></a>01798       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffbf0fff) == 0xec2d0200        <span class="comment">/* sfmfd f0, 4,</span>
<a name="l01799"></a>01799 <span class="comment">                                                           [sp!] */</span>
<a name="l01800"></a>01800                &amp;&amp; <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_fpa_registers)
<a name="l01801"></a>01801         {
<a name="l01802"></a>01802           <span class="keywordtype">int</span> n_saved_fp_regs;
<a name="l01803"></a>01803           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fp_start_reg, fp_bound_reg;
<a name="l01804"></a>01804 
<a name="l01805"></a>01805           <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af16f8e9cb043efd0a97c592f199d4aa7">pv_area_store_would_trash</a> (stack, regs[ARM_SP_REGNUM]))
<a name="l01806"></a>01806             <span class="keywordflow">break</span>;
<a name="l01807"></a>01807 
<a name="l01808"></a>01808           <span class="keywordflow">if</span> ((insn &amp; 0x800) == 0x800)          <span class="comment">/* N0 is set */</span>
<a name="l01809"></a>01809             {
<a name="l01810"></a>01810               <span class="keywordflow">if</span> ((insn &amp; 0x40000) == 0x40000)  <span class="comment">/* N1 is set */</span>
<a name="l01811"></a>01811                 n_saved_fp_regs = 3;
<a name="l01812"></a>01812               <span class="keywordflow">else</span>
<a name="l01813"></a>01813                 n_saved_fp_regs = 1;
<a name="l01814"></a>01814             }
<a name="l01815"></a>01815           <span class="keywordflow">else</span>
<a name="l01816"></a>01816             {
<a name="l01817"></a>01817               <span class="keywordflow">if</span> ((insn &amp; 0x40000) == 0x40000)  <span class="comment">/* N1 is set */</span>
<a name="l01818"></a>01818                 n_saved_fp_regs = 2;
<a name="l01819"></a>01819               <span class="keywordflow">else</span>
<a name="l01820"></a>01820                 n_saved_fp_regs = 4;
<a name="l01821"></a>01821             }
<a name="l01822"></a>01822 
<a name="l01823"></a>01823           fp_start_reg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a> + ((insn &gt;&gt; 12) &amp; 0x7);
<a name="l01824"></a>01824           fp_bound_reg = fp_start_reg + n_saved_fp_regs;
<a name="l01825"></a>01825           <span class="keywordflow">for</span> (; fp_start_reg &lt; fp_bound_reg; fp_start_reg++)
<a name="l01826"></a>01826             {
<a name="l01827"></a>01827               regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = <a class="code" href="prologue-value_8c.html#abb868b251953ef345cda781678243e18">pv_add_constant</a> (regs[ARM_SP_REGNUM], -12);
<a name="l01828"></a>01828               <a class="code" href="prologue-value_8c.html#af1c1f51f05db124191cd6bf1a4077f3f">pv_area_store</a> (stack, regs[ARM_SP_REGNUM], 12,
<a name="l01829"></a>01829                              regs[fp_start_reg++]);
<a name="l01830"></a>01830             }
<a name="l01831"></a>01831         }
<a name="l01832"></a>01832       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff000000) == 0xeb000000 &amp;&amp; cache == NULL) <span class="comment">/* bl */</span>
<a name="l01833"></a>01833         {
<a name="l01834"></a>01834           <span class="comment">/* Allow some special function calls when skipping the</span>
<a name="l01835"></a>01835 <span class="comment">             prologue; GCC generates these before storing arguments to</span>
<a name="l01836"></a>01836 <span class="comment">             the stack.  */</span>
<a name="l01837"></a>01837           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> dest = <a class="code" href="arm-tdep_8c.html#a9b2747fcc88d38bdd7d8ccbbfd20d1ca">BranchDest</a> (current_pc, insn);
<a name="l01838"></a>01838 
<a name="l01839"></a>01839           <span class="keywordflow">if</span> (skip_prologue_function (gdbarch, dest, 0))
<a name="l01840"></a>01840             <span class="keywordflow">continue</span>;
<a name="l01841"></a>01841           <span class="keywordflow">else</span>
<a name="l01842"></a>01842             <span class="keywordflow">break</span>;
<a name="l01843"></a>01843         }
<a name="l01844"></a>01844       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf0000000) != 0xe0000000)
<a name="l01845"></a>01845         <span class="keywordflow">break</span>;                  <span class="comment">/* Condition not true, exit early.  */</span>
<a name="l01846"></a>01846       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (arm_instruction_changes_pc (insn))
<a name="l01847"></a>01847         <span class="comment">/* Don&#39;t scan past anything that might change control flow.  */</span>
<a name="l01848"></a>01848         <span class="keywordflow">break</span>;
<a name="l01849"></a>01849       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfe500000) == 0xe8100000        <span class="comment">/* ldm */</span>
<a name="l01850"></a>01850                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19)], ARM_SP_REGNUM))
<a name="l01851"></a>01851         <span class="comment">/* Ignore block loads from the stack, potentially copying</span>
<a name="l01852"></a>01852 <span class="comment">           parameters from memory.  */</span>
<a name="l01853"></a>01853         <span class="keywordflow">continue</span>;
<a name="l01854"></a>01854       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfc500000) == 0xe4100000
<a name="l01855"></a>01855                &amp;&amp; <a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19)], ARM_SP_REGNUM))
<a name="l01856"></a>01856         <span class="comment">/* Similarly ignore single loads from the stack.  */</span>
<a name="l01857"></a>01857         <span class="keywordflow">continue</span>;
<a name="l01858"></a>01858       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffff0ff0) == 0xe1a00000)
<a name="l01859"></a>01859         <span class="comment">/* MOV Rd, Rm.  Skip register copies, i.e. saves to another</span>
<a name="l01860"></a>01860 <span class="comment">           register instead of the stack.  */</span>
<a name="l01861"></a>01861         <span class="keywordflow">continue</span>;
<a name="l01862"></a>01862       <span class="keywordflow">else</span>
<a name="l01863"></a>01863         {
<a name="l01864"></a>01864           <span class="comment">/* The optimizer might shove anything into the prologue,</span>
<a name="l01865"></a>01865 <span class="comment">             so we just skip what we don&#39;t recognize.  */</span>
<a name="l01866"></a>01866           unrecognized_pc = current_pc;
<a name="l01867"></a>01867           <span class="keywordflow">continue</span>;
<a name="l01868"></a>01868         }
<a name="l01869"></a>01869     }
<a name="l01870"></a>01870 
<a name="l01871"></a>01871   <span class="keywordflow">if</span> (unrecognized_pc == 0)
<a name="l01872"></a>01872     unrecognized_pc = current_pc;
<a name="l01873"></a>01873 
<a name="l01874"></a>01874   <span class="comment">/* The frame size is just the distance from the frame register</span>
<a name="l01875"></a>01875 <span class="comment">     to the original stack pointer.  */</span>
<a name="l01876"></a>01876   <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#acb3cd4d819006186a58efb6243d43a29">pv_is_register</a> (regs[ARM_FP_REGNUM], ARM_SP_REGNUM))
<a name="l01877"></a>01877     {
<a name="l01878"></a>01878       <span class="comment">/* Frame pointer is fp.  */</span>
<a name="l01879"></a>01879       framereg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2d61cc387db61543e459f6b8592cf8d1">ARM_FP_REGNUM</a>;
<a name="l01880"></a>01880       framesize = -regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a2d61cc387db61543e459f6b8592cf8d1">ARM_FP_REGNUM</a>].<a class="code" href="structprologue__value.html#a2dd1a03b2edadea2ade3c7d2aec24d22">k</a>;
<a name="l01881"></a>01881     }
<a name="l01882"></a>01882   <span class="keywordflow">else</span>
<a name="l01883"></a>01883     {
<a name="l01884"></a>01884       <span class="comment">/* Try the stack pointer... this is a bit desperate.  */</span>
<a name="l01885"></a>01885       framereg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>;
<a name="l01886"></a>01886       framesize = -regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>].<a class="code" href="structprologue__value.html#a2dd1a03b2edadea2ade3c7d2aec24d22">k</a>;
<a name="l01887"></a>01887     }
<a name="l01888"></a>01888 
<a name="l01889"></a>01889   <span class="keywordflow">if</span> (cache)
<a name="l01890"></a>01890     {
<a name="l01891"></a>01891       cache-&gt;framereg = framereg;
<a name="l01892"></a>01892       cache-&gt;framesize = framesize;
<a name="l01893"></a>01893 
<a name="l01894"></a>01894       <span class="keywordflow">for</span> (regno = 0; regno &lt; <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39aefb13a782da52622fafa8f2a0385763f">ARM_FPS_REGNUM</a>; regno++)
<a name="l01895"></a>01895         <span class="keywordflow">if</span> (<a class="code" href="prologue-value_8c.html#af2ee40cc8963d3782b9a8f95dc0ca7d0">pv_area_find_reg</a> (stack, gdbarch, regno, &amp;offset))
<a name="l01896"></a>01896           cache-&gt;saved_regs[regno].addr = <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01897"></a>01897     }
<a name="l01898"></a>01898 
<a name="l01899"></a>01899   <span class="keywordflow">if</span> (arm_debug)
<a name="l01900"></a>01900     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;Prologue scan stopped at %s\n&quot;</span>,
<a name="l01901"></a>01901                         <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (gdbarch, unrecognized_pc));
<a name="l01902"></a>01902 
<a name="l01903"></a>01903   <a class="code" href="cleanups_8c.html#a8b313a4f1c613973ea444e5fa54976f8">do_cleanups</a> (back_to);
<a name="l01904"></a>01904   <span class="keywordflow">return</span> unrecognized_pc;
<a name="l01905"></a>01905 }
<a name="l01906"></a>01906 
<a name="l01907"></a>01907 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01908"></a>01908 arm_scan_prologue (<span class="keyword">struct</span> frame_info *this_frame,
<a name="l01909"></a>01909                    <span class="keyword">struct</span> arm_prologue_cache *cache)
<a name="l01910"></a>01910 {
<a name="l01911"></a>01911   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame);
<a name="l01912"></a>01912   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l01913"></a>01913   <span class="keywordtype">int</span> regno;
<a name="l01914"></a>01914   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prologue_start, prologue_end, current_pc;
<a name="l01915"></a>01915   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> prev_pc = <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame);
<a name="l01916"></a>01916   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> block_addr = <a class="code" href="frame_8c.html#a9035a35b7470b669f9bafee9c3961559">get_frame_address_in_block</a> (this_frame);
<a name="l01917"></a>01917   <a class="code" href="structprologue__value.html">pv_t</a> regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39aefb13a782da52622fafa8f2a0385763f">ARM_FPS_REGNUM</a>];
<a name="l01918"></a>01918   <span class="keyword">struct </span>pv_area *stack;
<a name="l01919"></a>01919   <span class="keyword">struct </span>cleanup *back_to;
<a name="l01920"></a>01920   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l01921"></a>01921 
<a name="l01922"></a>01922   <span class="comment">/* Assume there is no frame until proven otherwise.  */</span>
<a name="l01923"></a>01923   cache-&gt;framereg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>;
<a name="l01924"></a>01924   cache-&gt;framesize = 0;
<a name="l01925"></a>01925 
<a name="l01926"></a>01926   <span class="comment">/* Check for Thumb prologue.  */</span>
<a name="l01927"></a>01927   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#af771cd70b92a36a72d01814c8d40506a">arm_frame_is_thumb</a> (this_frame))
<a name="l01928"></a>01928     {
<a name="l01929"></a>01929       thumb_scan_prologue (gdbarch, prev_pc, block_addr, cache);
<a name="l01930"></a>01930       <span class="keywordflow">return</span>;
<a name="l01931"></a>01931     }
<a name="l01932"></a>01932 
<a name="l01933"></a>01933   <span class="comment">/* Find the function prologue.  If we can&#39;t find the function in</span>
<a name="l01934"></a>01934 <span class="comment">     the symbol table, peek in the stack frame to find the PC.  */</span>
<a name="l01935"></a>01935   <span class="keywordflow">if</span> (<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (block_addr, NULL, &amp;prologue_start,
<a name="l01936"></a>01936                                 &amp;prologue_end))
<a name="l01937"></a>01937     {
<a name="l01938"></a>01938       <span class="comment">/* One way to find the end of the prologue (which works well</span>
<a name="l01939"></a>01939 <span class="comment">         for unoptimized code) is to do the following:</span>
<a name="l01940"></a>01940 <span class="comment"></span>
<a name="l01941"></a>01941 <span class="comment">            struct symtab_and_line sal = find_pc_line (prologue_start, 0);</span>
<a name="l01942"></a>01942 <span class="comment"></span>
<a name="l01943"></a>01943 <span class="comment">            if (sal.line == 0)</span>
<a name="l01944"></a>01944 <span class="comment">              prologue_end = prev_pc;</span>
<a name="l01945"></a>01945 <span class="comment">            else if (sal.end &lt; prologue_end)</span>
<a name="l01946"></a>01946 <span class="comment">              prologue_end = sal.end;</span>
<a name="l01947"></a>01947 <span class="comment"></span>
<a name="l01948"></a>01948 <span class="comment">         This mechanism is very accurate so long as the optimizer</span>
<a name="l01949"></a>01949 <span class="comment">         doesn&#39;t move any instructions from the function body into the</span>
<a name="l01950"></a>01950 <span class="comment">         prologue.  If this happens, sal.end will be the last</span>
<a name="l01951"></a>01951 <span class="comment">         instruction in the first hunk of prologue code just before</span>
<a name="l01952"></a>01952 <span class="comment">         the first instruction that the scheduler has moved from</span>
<a name="l01953"></a>01953 <span class="comment">         the body to the prologue.</span>
<a name="l01954"></a>01954 <span class="comment"></span>
<a name="l01955"></a>01955 <span class="comment">         In order to make sure that we scan all of the prologue</span>
<a name="l01956"></a>01956 <span class="comment">         instructions, we use a slightly less accurate mechanism which</span>
<a name="l01957"></a>01957 <span class="comment">         may scan more than necessary.  To help compensate for this</span>
<a name="l01958"></a>01958 <span class="comment">         lack of accuracy, the prologue scanning loop below contains</span>
<a name="l01959"></a>01959 <span class="comment">         several clauses which&#39;ll cause the loop to terminate early if</span>
<a name="l01960"></a>01960 <span class="comment">         an implausible prologue instruction is encountered.</span>
<a name="l01961"></a>01961 <span class="comment"></span>
<a name="l01962"></a>01962 <span class="comment">         The expression</span>
<a name="l01963"></a>01963 <span class="comment"></span>
<a name="l01964"></a>01964 <span class="comment">              prologue_start + 64</span>
<a name="l01965"></a>01965 <span class="comment"></span>
<a name="l01966"></a>01966 <span class="comment">         is a suitable endpoint since it accounts for the largest</span>
<a name="l01967"></a>01967 <span class="comment">         possible prologue plus up to five instructions inserted by</span>
<a name="l01968"></a>01968 <span class="comment">         the scheduler.  */</span>
<a name="l01969"></a>01969 
<a name="l01970"></a>01970       <span class="keywordflow">if</span> (prologue_end &gt; prologue_start + 64)
<a name="l01971"></a>01971         {
<a name="l01972"></a>01972           prologue_end = prologue_start + 64;   <span class="comment">/* See above.  */</span>
<a name="l01973"></a>01973         }
<a name="l01974"></a>01974     }
<a name="l01975"></a>01975   <span class="keywordflow">else</span>
<a name="l01976"></a>01976     {
<a name="l01977"></a>01977       <span class="comment">/* We have no symbol information.  Our only option is to assume this</span>
<a name="l01978"></a>01978 <span class="comment">         function has a standard stack frame and the normal frame register.</span>
<a name="l01979"></a>01979 <span class="comment">         Then, we can find the value of our frame pointer on entrance to</span>
<a name="l01980"></a>01980 <span class="comment">         the callee (or at the present moment if this is the innermost frame).</span>
<a name="l01981"></a>01981 <span class="comment">         The value stored there should be the address of the stmfd + 8.  */</span>
<a name="l01982"></a>01982       <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> frame_loc;
<a name="l01983"></a>01983       <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> return_value;
<a name="l01984"></a>01984 
<a name="l01985"></a>01985       frame_loc = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame, ARM_FP_REGNUM);
<a name="l01986"></a>01986       <span class="keywordflow">if</span> (!<a class="code" href="corefile_8c.html#a699566bc75ae8b1b9a3a9963236845a8">safe_read_memory_integer</a> (frame_loc, 4, byte_order, &amp;return_value))
<a name="l01987"></a>01987         <span class="keywordflow">return</span>;
<a name="l01988"></a>01988       <span class="keywordflow">else</span>
<a name="l01989"></a>01989         {
<a name="l01990"></a>01990           prologue_start = <a class="code" href="gdbarch_8c.html#abee635dc7cb9e9793c6100971df1a859">gdbarch_addr_bits_remove</a>
<a name="l01991"></a>01991                              (gdbarch, return_value) - 8;
<a name="l01992"></a>01992           prologue_end = prologue_start + 64;   <span class="comment">/* See above.  */</span>
<a name="l01993"></a>01993         }
<a name="l01994"></a>01994     }
<a name="l01995"></a>01995 
<a name="l01996"></a>01996   <span class="keywordflow">if</span> (prev_pc &lt; prologue_end)
<a name="l01997"></a>01997     prologue_end = prev_pc;
<a name="l01998"></a>01998 
<a name="l01999"></a>01999   arm_analyze_prologue (gdbarch, prologue_start, prologue_end, cache);
<a name="l02000"></a>02000 }
<a name="l02001"></a>02001 
<a name="l02002"></a>02002 <span class="keyword">static</span> <span class="keyword">struct </span>arm_prologue_cache *
<a name="l02003"></a>02003 arm_make_prologue_cache (<span class="keyword">struct</span> frame_info *this_frame)
<a name="l02004"></a>02004 {
<a name="l02005"></a>02005   <span class="keywordtype">int</span> <a class="code" href="structreg.html">reg</a>;
<a name="l02006"></a>02006   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02007"></a>02007   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> unwound_fp;
<a name="l02008"></a>02008 
<a name="l02009"></a>02009   cache = <a class="code" href="frame_8h.html#af9f5c3008a0d58374aa310c5c63af552">FRAME_OBSTACK_ZALLOC</a> (<span class="keyword">struct</span> arm_prologue_cache);
<a name="l02010"></a>02010   cache-&gt;saved_regs = <a class="code" href="trad-frame_8c.html#a6b21318e80642c2b5e38b983f27cecec">trad_frame_alloc_saved_regs</a> (this_frame);
<a name="l02011"></a>02011 
<a name="l02012"></a>02012   arm_scan_prologue (this_frame, cache);
<a name="l02013"></a>02013 
<a name="l02014"></a>02014   unwound_fp = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame, cache-&gt;framereg);
<a name="l02015"></a>02015   <span class="keywordflow">if</span> (unwound_fp == 0)
<a name="l02016"></a>02016     <span class="keywordflow">return</span> cache;
<a name="l02017"></a>02017 
<a name="l02018"></a>02018   cache-&gt;prev_sp = unwound_fp + cache-&gt;framesize;
<a name="l02019"></a>02019 
<a name="l02020"></a>02020   <span class="comment">/* Calculate actual addresses of saved registers using offsets</span>
<a name="l02021"></a>02021 <span class="comment">     determined by arm_scan_prologue.  */</span>
<a name="l02022"></a>02022   <span class="keywordflow">for</span> (reg = 0; reg &lt; <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (<a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame)); reg++)
<a name="l02023"></a>02023     <span class="keywordflow">if</span> (<a class="code" href="trad-frame_8c.html#aa3a0e933330792e061147f62a08b7a32">trad_frame_addr_p</a> (cache-&gt;saved_regs, reg))
<a name="l02024"></a>02024       cache-&gt;saved_regs[reg].addr += cache-&gt;prev_sp;
<a name="l02025"></a>02025 
<a name="l02026"></a>02026   <span class="keywordflow">return</span> cache;
<a name="l02027"></a>02027 }
<a name="l02028"></a>02028 
<a name="l02029"></a>02029 <span class="comment">/* Our frame ID for a normal frame is the current function&#39;s starting PC</span>
<a name="l02030"></a>02030 <span class="comment">   and the caller&#39;s SP when we were called.  */</span>
<a name="l02031"></a>02031 
<a name="l02032"></a>02032 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l02033"></a>02033 arm_prologue_this_id (<span class="keyword">struct</span> frame_info *this_frame,
<a name="l02034"></a>02034                       <span class="keywordtype">void</span> **this_cache,
<a name="l02035"></a>02035                       <span class="keyword">struct</span> <a class="code" href="structframe__id.html">frame_id</a> *this_id)
<a name="l02036"></a>02036 {
<a name="l02037"></a>02037   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02038"></a>02038   <span class="keyword">struct </span><a class="code" href="structframe__id.html">frame_id</a> id;
<a name="l02039"></a>02039   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc, <a class="code" href="remote-fileio_8c.html#a7e97efb32ba66c3f1141bdbb82529d20">func</a>;
<a name="l02040"></a>02040 
<a name="l02041"></a>02041   <span class="keywordflow">if</span> (*this_cache == NULL)
<a name="l02042"></a>02042     *this_cache = arm_make_prologue_cache (this_frame);
<a name="l02043"></a>02043   cache = *this_cache;
<a name="l02044"></a>02044 
<a name="l02045"></a>02045   <span class="comment">/* This is meant to halt the backtrace at &quot;_start&quot;.  */</span>
<a name="l02046"></a>02046   pc = <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame);
<a name="l02047"></a>02047   <span class="keywordflow">if</span> (pc &lt;= <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (<a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame))-&gt;lowest_pc)
<a name="l02048"></a>02048     <span class="keywordflow">return</span>;
<a name="l02049"></a>02049 
<a name="l02050"></a>02050   <span class="comment">/* If we&#39;ve hit a wall, stop.  */</span>
<a name="l02051"></a>02051   <span class="keywordflow">if</span> (cache-&gt;prev_sp == 0)
<a name="l02052"></a>02052     <span class="keywordflow">return</span>;
<a name="l02053"></a>02053 
<a name="l02054"></a>02054   <span class="comment">/* Use function start address as part of the frame ID.  If we cannot</span>
<a name="l02055"></a>02055 <span class="comment">     identify the start address (due to missing symbol information),</span>
<a name="l02056"></a>02056 <span class="comment">     fall back to just using the current PC.  */</span>
<a name="l02057"></a>02057   func = <a class="code" href="frame_8c.html#ac64c0ce600cc134b2256c0d507f57cde">get_frame_func</a> (this_frame);
<a name="l02058"></a>02058   <span class="keywordflow">if</span> (!func)
<a name="l02059"></a>02059     func = pc;
<a name="l02060"></a>02060 
<a name="l02061"></a>02061   <span class="keywordtype">id</span> = <a class="code" href="frame_8c.html#a7f32da6ddc275b4684c301448d891f5b">frame_id_build</a> (cache-&gt;prev_sp, func);
<a name="l02062"></a>02062   *this_id = id;
<a name="l02063"></a>02063 }
<a name="l02064"></a>02064 
<a name="l02065"></a>02065 <span class="keyword">static</span> <span class="keyword">struct </span>value *
<a name="l02066"></a>02066 arm_prologue_prev_register (<span class="keyword">struct</span> frame_info *this_frame,
<a name="l02067"></a>02067                             <span class="keywordtype">void</span> **this_cache,
<a name="l02068"></a>02068                             <span class="keywordtype">int</span> prev_regnum)
<a name="l02069"></a>02069 {
<a name="l02070"></a>02070   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame);
<a name="l02071"></a>02071   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02072"></a>02072 
<a name="l02073"></a>02073   <span class="keywordflow">if</span> (*this_cache == NULL)
<a name="l02074"></a>02074     *this_cache = arm_make_prologue_cache (this_frame);
<a name="l02075"></a>02075   cache = *this_cache;
<a name="l02076"></a>02076 
<a name="l02077"></a>02077   <span class="comment">/* If we are asked to unwind the PC, then we need to return the LR</span>
<a name="l02078"></a>02078 <span class="comment">     instead.  The prologue may save PC, but it will point into this</span>
<a name="l02079"></a>02079 <span class="comment">     frame&#39;s prologue, not the next frame&#39;s resume location.  Also</span>
<a name="l02080"></a>02080 <span class="comment">     strip the saved T bit.  A valid LR may have the low bit set, but</span>
<a name="l02081"></a>02081 <span class="comment">     a valid PC never does.  */</span>
<a name="l02082"></a>02082   <span class="keywordflow">if</span> (prev_regnum == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l02083"></a>02083     {
<a name="l02084"></a>02084       <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> lr;
<a name="l02085"></a>02085 
<a name="l02086"></a>02086       lr = <a class="code" href="frame_8c.html#a294f6912118884550787fd59f2a08ff6">frame_unwind_register_unsigned</a> (this_frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>);
<a name="l02087"></a>02087       <span class="keywordflow">return</span> <a class="code" href="frame-unwind_8c.html#ac7df103c9cdd8847accaa5752e4f52ea">frame_unwind_got_constant</a> (this_frame, prev_regnum,
<a name="l02088"></a>02088                                         arm_addr_bits_remove (gdbarch, lr));
<a name="l02089"></a>02089     }
<a name="l02090"></a>02090 
<a name="l02091"></a>02091   <span class="comment">/* SP is generally not saved to the stack, but this frame is</span>
<a name="l02092"></a>02092 <span class="comment">     identified by the next frame&#39;s stack pointer at the time of the call.</span>
<a name="l02093"></a>02093 <span class="comment">     The value was already reconstructed into PREV_SP.  */</span>
<a name="l02094"></a>02094   <span class="keywordflow">if</span> (prev_regnum == ARM_SP_REGNUM)
<a name="l02095"></a>02095     <span class="keywordflow">return</span> <a class="code" href="frame-unwind_8c.html#ac7df103c9cdd8847accaa5752e4f52ea">frame_unwind_got_constant</a> (this_frame, prev_regnum, cache-&gt;prev_sp);
<a name="l02096"></a>02096 
<a name="l02097"></a>02097   <span class="comment">/* The CPSR may have been changed by the call instruction and by the</span>
<a name="l02098"></a>02098 <span class="comment">     called function.  The only bit we can reconstruct is the T bit,</span>
<a name="l02099"></a>02099 <span class="comment">     by checking the low bit of LR as of the call.  This is a reliable</span>
<a name="l02100"></a>02100 <span class="comment">     indicator of Thumb-ness except for some ARM v4T pre-interworking</span>
<a name="l02101"></a>02101 <span class="comment">     Thumb code, which could get away with a clear low bit as long as</span>
<a name="l02102"></a>02102 <span class="comment">     the called function did not use bx.  Guess that all other</span>
<a name="l02103"></a>02103 <span class="comment">     bits are unchanged; the condition flags are presumably lost,</span>
<a name="l02104"></a>02104 <span class="comment">     but the processor status is likely valid.  */</span>
<a name="l02105"></a>02105   <span class="keywordflow">if</span> (prev_regnum == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>)
<a name="l02106"></a>02106     {
<a name="l02107"></a>02107       <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> lr, cpsr;
<a name="l02108"></a>02108       <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> t_bit = <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (gdbarch);
<a name="l02109"></a>02109 
<a name="l02110"></a>02110       cpsr = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame, prev_regnum);
<a name="l02111"></a>02111       lr = <a class="code" href="frame_8c.html#a294f6912118884550787fd59f2a08ff6">frame_unwind_register_unsigned</a> (this_frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>);
<a name="l02112"></a>02112       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a71af00619da0a9a58fe114120b1fdc26">IS_THUMB_ADDR</a> (lr))
<a name="l02113"></a>02113         cpsr |= t_bit;
<a name="l02114"></a>02114       <span class="keywordflow">else</span>
<a name="l02115"></a>02115         cpsr &amp;= ~t_bit;
<a name="l02116"></a>02116       <span class="keywordflow">return</span> <a class="code" href="frame-unwind_8c.html#ac7df103c9cdd8847accaa5752e4f52ea">frame_unwind_got_constant</a> (this_frame, prev_regnum, cpsr);
<a name="l02117"></a>02117     }
<a name="l02118"></a>02118 
<a name="l02119"></a>02119   <span class="keywordflow">return</span> <a class="code" href="trad-frame_8c.html#a942094830577eeb218e28c3c84452d59">trad_frame_get_prev_register</a> (this_frame, cache-&gt;saved_regs,
<a name="l02120"></a>02120                                        prev_regnum);
<a name="l02121"></a>02121 }
<a name="l02122"></a>02122 
<a name="l02123"></a><a class="code" href="arm-tdep_8c.html#a1d919ab18ac18d0e539bfbbb1d22b813">02123</a> <span class="keyword">struct </span><a class="code" href="structframe__unwind.html">frame_unwind</a> <a class="code" href="arm-tdep_8c.html#a1d919ab18ac18d0e539bfbbb1d22b813">arm_prologue_unwind</a> = {
<a name="l02124"></a>02124   <a class="code" href="frame_8h.html#a3ca2c0bc7578bf3d337e34b2c08a6c5faeb4f7fd6d9e397d1141feb133746637a">NORMAL_FRAME</a>,
<a name="l02125"></a>02125   <a class="code" href="frame-unwind_8c.html#aa950afe60921514574c6150f0821f05c">default_frame_unwind_stop_reason</a>,
<a name="l02126"></a>02126   arm_prologue_this_id,
<a name="l02127"></a>02127   arm_prologue_prev_register,
<a name="l02128"></a>02128   NULL,
<a name="l02129"></a>02129   <a class="code" href="frame-unwind_8c.html#ade64a9807fa508622581cc779b10ff9c">default_frame_sniffer</a>
<a name="l02130"></a>02130 };
<a name="l02131"></a>02131 
<a name="l02132"></a>02132 <span class="comment">/* Maintain a list of ARM exception table entries per objfile, similar to the</span>
<a name="l02133"></a>02133 <span class="comment">   list of mapping symbols.  We only cache entries for standard ARM-defined</span>
<a name="l02134"></a>02134 <span class="comment">   personality routines; the cache will contain only the frame unwinding</span>
<a name="l02135"></a>02135 <span class="comment">   instructions associated with the entry (not the descriptors).  */</span>
<a name="l02136"></a>02136 
<a name="l02137"></a>02137 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>objfile_data *arm_exidx_data_key;
<a name="l02138"></a>02138 
<a name="l02139"></a>02139 <span class="keyword">struct </span>arm_exidx_entry
<a name="l02140"></a>02140 {
<a name="l02141"></a>02141   bfd_vma addr;
<a name="l02142"></a>02142   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *entry;
<a name="l02143"></a>02143 };
<a name="l02144"></a><a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">02144</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>arm_exidx_entry <a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>;
<a name="l02145"></a>02145 <a class="code" href="vec_8h.html#abc2d38563a8b5bed340654cf06060f11">DEF_VEC_O</a>(<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>);
<a name="l02146"></a>02146 
<a name="l02147"></a>02147 <span class="keyword">struct </span>arm_exidx_data
<a name="l02148"></a>02148 {
<a name="l02149"></a>02149   <a class="code" href="vec_8h.html#ab084f6f29fcf16a6b15d15feb653d414">VEC</a>(<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>) **section_maps;
<a name="l02150"></a>02150 };
<a name="l02151"></a>02151 
<a name="l02152"></a>02152 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l02153"></a>02153 arm_exidx_data_free (<span class="keyword">struct</span> <a class="code" href="structobjfile.html">objfile</a> *<a class="code" href="structobjfile.html">objfile</a>, <span class="keywordtype">void</span> *arg)
<a name="l02154"></a>02154 {
<a name="l02155"></a>02155   <span class="keyword">struct </span>arm_exidx_data *data = arg;
<a name="l02156"></a>02156   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l02157"></a>02157 
<a name="l02158"></a>02158   <span class="keywordflow">for</span> (i = 0; i &lt; objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>-&gt;section_count; i++)
<a name="l02159"></a>02159     <a class="code" href="vec_8h.html#af5724b2bbce65103300279f9abe7f577">VEC_free</a> (<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>, data-&gt;section_maps[i]);
<a name="l02160"></a>02160 }
<a name="l02161"></a>02161 
<a name="l02162"></a>02162 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span>
<a name="l02163"></a>02163 arm_compare_exidx_entries (<span class="keyword">const</span> <span class="keyword">struct</span> arm_exidx_entry *lhs,
<a name="l02164"></a>02164                            <span class="keyword">const</span> <span class="keyword">struct</span> arm_exidx_entry *rhs)
<a name="l02165"></a>02165 {
<a name="l02166"></a>02166   <span class="keywordflow">return</span> lhs-&gt;addr &lt; rhs-&gt;addr;
<a name="l02167"></a>02167 }
<a name="l02168"></a>02168 
<a name="l02169"></a>02169 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structobj__section.html">obj_section</a> *
<a name="l02170"></a>02170 arm_obj_section_from_vma (<span class="keyword">struct</span> objfile *objfile, bfd_vma vma)
<a name="l02171"></a>02171 {
<a name="l02172"></a>02172   <span class="keyword">struct </span><a class="code" href="structobj__section.html">obj_section</a> *osect;
<a name="l02173"></a>02173 
<a name="l02174"></a>02174   <a class="code" href="objfiles_8h.html#ad7608d3f6245108438ac6aca20412589">ALL_OBJFILE_OSECTIONS</a> (objfile, osect)
<a name="l02175"></a>02175     if (bfd_get_section_flags (objfile-&gt;obfd,
<a name="l02176"></a>02176                                osect-&gt;<a class="code" href="structobj__section.html#ad233927d4d1037bde66ab9628ae82345">the_bfd_section</a>) &amp; SEC_ALLOC)
<a name="l02177"></a>02177       {
<a name="l02178"></a>02178         bfd_vma start, <a class="code" href="go32-nat_8c.html#a854352f53b148adc24983a58a1866d66">size</a>;
<a name="l02179"></a>02179         start = bfd_get_section_vma (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, osect-&gt;<a class="code" href="structobj__section.html#ad233927d4d1037bde66ab9628ae82345">the_bfd_section</a>);
<a name="l02180"></a>02180         size = bfd_get_section_size (osect-&gt;<a class="code" href="structobj__section.html#ad233927d4d1037bde66ab9628ae82345">the_bfd_section</a>);
<a name="l02181"></a>02181 
<a name="l02182"></a>02182         <span class="keywordflow">if</span> (start &lt;= vma &amp;&amp; vma &lt; start + size)
<a name="l02183"></a>02183           <span class="keywordflow">return</span> osect;
<a name="l02184"></a>02184       }
<a name="l02185"></a>02185 
<a name="l02186"></a>02186   <span class="keywordflow">return</span> NULL;
<a name="l02187"></a>02187 }
<a name="l02188"></a>02188 
<a name="l02189"></a>02189 <span class="comment">/* Parse contents of exception table and exception index sections</span>
<a name="l02190"></a>02190 <span class="comment">   of OBJFILE, and fill in the exception table entry cache.</span>
<a name="l02191"></a>02191 <span class="comment"></span>
<a name="l02192"></a>02192 <span class="comment">   For each entry that refers to a standard ARM-defined personality</span>
<a name="l02193"></a>02193 <span class="comment">   routine, extract the frame unwinding instructions (from either</span>
<a name="l02194"></a>02194 <span class="comment">   the index or the table section).  The unwinding instructions</span>
<a name="l02195"></a>02195 <span class="comment">   are normalized by:</span>
<a name="l02196"></a>02196 <span class="comment">    - extracting them from the rest of the table data</span>
<a name="l02197"></a>02197 <span class="comment">    - converting to host endianness</span>
<a name="l02198"></a>02198 <span class="comment">    - appending the implicit 0xb0 (&quot;Finish&quot;) code</span>
<a name="l02199"></a>02199 <span class="comment"></span>
<a name="l02200"></a>02200 <span class="comment">   The extracted and normalized instructions are stored for later</span>
<a name="l02201"></a>02201 <span class="comment">   retrieval by the arm_find_exidx_entry routine.  */</span>
<a name="l02202"></a>02202  
<a name="l02203"></a>02203 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l02204"></a>02204 arm_exidx_new_objfile (<span class="keyword">struct</span> objfile *objfile)
<a name="l02205"></a>02205 {
<a name="l02206"></a>02206   <span class="keyword">struct </span>cleanup *cleanups;
<a name="l02207"></a>02207   <span class="keyword">struct </span>arm_exidx_data *data;
<a name="l02208"></a>02208   asection *exidx, *extab;
<a name="l02209"></a>02209   bfd_vma exidx_vma = 0, extab_vma = 0;
<a name="l02210"></a>02210   bfd_size_type exidx_size = 0, extab_size = 0;
<a name="l02211"></a>02211   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *exidx_data = NULL, *extab_data = NULL;
<a name="l02212"></a>02212   <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> i;
<a name="l02213"></a>02213 
<a name="l02214"></a>02214   <span class="comment">/* If we&#39;ve already touched this file, do nothing.  */</span>
<a name="l02215"></a>02215   <span class="keywordflow">if</span> (!objfile || objfile_data (objfile, arm_exidx_data_key) != NULL)
<a name="l02216"></a>02216     <span class="keywordflow">return</span>;
<a name="l02217"></a>02217   cleanups = <a class="code" href="cleanups_8c.html#a3d418f8af424aec399898c2d48b26224">make_cleanup</a> (<a class="code" href="cleanups_8c.html#a1ec2a3980c2be1f31f2142103d1f7abf">null_cleanup</a>, NULL);
<a name="l02218"></a>02218 
<a name="l02219"></a>02219   <span class="comment">/* Read contents of exception table and index.  */</span>
<a name="l02220"></a>02220   exidx = bfd_get_section_by_name (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, <span class="stringliteral">&quot;.ARM.exidx&quot;</span>);
<a name="l02221"></a>02221   <span class="keywordflow">if</span> (exidx)
<a name="l02222"></a>02222     {
<a name="l02223"></a>02223       exidx_vma = bfd_section_vma (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, exidx);
<a name="l02224"></a>02224       exidx_size = bfd_get_section_size (exidx);
<a name="l02225"></a>02225       exidx_data = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> (exidx_size);
<a name="l02226"></a>02226       <a class="code" href="cleanups_8c.html#a3d418f8af424aec399898c2d48b26224">make_cleanup</a> (<a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a>, exidx_data);
<a name="l02227"></a>02227 
<a name="l02228"></a>02228       <span class="keywordflow">if</span> (!bfd_get_section_contents (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, exidx,
<a name="l02229"></a>02229                                      exidx_data, 0, exidx_size))
<a name="l02230"></a>02230         {
<a name="l02231"></a>02231           <a class="code" href="cleanups_8c.html#a8b313a4f1c613973ea444e5fa54976f8">do_cleanups</a> (cleanups);
<a name="l02232"></a>02232           <span class="keywordflow">return</span>;
<a name="l02233"></a>02233         }
<a name="l02234"></a>02234     }
<a name="l02235"></a>02235 
<a name="l02236"></a>02236   extab = bfd_get_section_by_name (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, <span class="stringliteral">&quot;.ARM.extab&quot;</span>);
<a name="l02237"></a>02237   <span class="keywordflow">if</span> (extab)
<a name="l02238"></a>02238     {
<a name="l02239"></a>02239       extab_vma = bfd_section_vma (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, extab);
<a name="l02240"></a>02240       extab_size = bfd_get_section_size (extab);
<a name="l02241"></a>02241       extab_data = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> (extab_size);
<a name="l02242"></a>02242       <a class="code" href="cleanups_8c.html#a3d418f8af424aec399898c2d48b26224">make_cleanup</a> (<a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a>, extab_data);
<a name="l02243"></a>02243 
<a name="l02244"></a>02244       <span class="keywordflow">if</span> (!bfd_get_section_contents (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, extab,
<a name="l02245"></a>02245                                      extab_data, 0, extab_size))
<a name="l02246"></a>02246         {
<a name="l02247"></a>02247           <a class="code" href="cleanups_8c.html#a8b313a4f1c613973ea444e5fa54976f8">do_cleanups</a> (cleanups);
<a name="l02248"></a>02248           <span class="keywordflow">return</span>;
<a name="l02249"></a>02249         }
<a name="l02250"></a>02250     }
<a name="l02251"></a>02251 
<a name="l02252"></a>02252   <span class="comment">/* Allocate exception table data structure.  */</span>
<a name="l02253"></a>02253   data = <a class="code" href="gdb__obstack_8h.html#a3852d9feffb1b3682384631c1356ad3e">OBSTACK_ZALLOC</a> (&amp;objfile-&gt;<a class="code" href="structobjfile.html#aab9cedc53383f1b540f0b725edd2d9be">objfile_obstack</a>, <span class="keyword">struct</span> arm_exidx_data);
<a name="l02254"></a>02254   set_objfile_data (objfile, arm_exidx_data_key, data);
<a name="l02255"></a>02255   data-&gt;section_maps = <a class="code" href="gdb__obstack_8h.html#ade84d21769345a1fad382ba39d83eb90">OBSTACK_CALLOC</a> (&amp;objfile-&gt;<a class="code" href="structobjfile.html#aab9cedc53383f1b540f0b725edd2d9be">objfile_obstack</a>,
<a name="l02256"></a>02256                                        objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>-&gt;section_count,
<a name="l02257"></a>02257                                        <a class="code" href="vec_8h.html#ab084f6f29fcf16a6b15d15feb653d414">VEC</a>(<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>) *);
<a name="l02258"></a>02258 
<a name="l02259"></a>02259   <span class="comment">/* Fill in exception table.  */</span>
<a name="l02260"></a>02260   <span class="keywordflow">for</span> (i = 0; i &lt; exidx_size / 8; i++)
<a name="l02261"></a>02261     {
<a name="l02262"></a>02262       <span class="keyword">struct </span>arm_exidx_entry new_exidx_entry;
<a name="l02263"></a>02263       bfd_vma idx = bfd_h_get_32 (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, exidx_data + i * 8);
<a name="l02264"></a>02264       bfd_vma val = bfd_h_get_32 (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, exidx_data + i * 8 + 4);
<a name="l02265"></a>02265       bfd_vma addr = 0, <a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> = 0;
<a name="l02266"></a>02266       <span class="keywordtype">int</span> n_bytes = 0, n_words = 0;
<a name="l02267"></a>02267       <span class="keyword">struct </span><a class="code" href="structobj__section.html">obj_section</a> *sec;
<a name="l02268"></a>02268       <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *entry = NULL;
<a name="l02269"></a>02269 
<a name="l02270"></a>02270       <span class="comment">/* Extract address of start of function.  */</span>
<a name="l02271"></a>02271       idx = ((idx &amp; 0x7fffffff) ^ 0x40000000) - 0x40000000;
<a name="l02272"></a>02272       idx += exidx_vma + i * 8;
<a name="l02273"></a>02273 
<a name="l02274"></a>02274       <span class="comment">/* Find section containing function and compute section offset.  */</span>
<a name="l02275"></a>02275       sec = arm_obj_section_from_vma (objfile, idx);
<a name="l02276"></a>02276       <span class="keywordflow">if</span> (sec == NULL)
<a name="l02277"></a>02277         <span class="keywordflow">continue</span>;
<a name="l02278"></a>02278       idx -= bfd_get_section_vma (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>, sec-&gt;<a class="code" href="structobj__section.html#ad233927d4d1037bde66ab9628ae82345">the_bfd_section</a>);
<a name="l02279"></a>02279 
<a name="l02280"></a>02280       <span class="comment">/* Determine address of exception table entry.  */</span>
<a name="l02281"></a>02281       <span class="keywordflow">if</span> (val == 1)
<a name="l02282"></a>02282         {
<a name="l02283"></a>02283           <span class="comment">/* EXIDX_CANTUNWIND -- no exception table entry present.  */</span>
<a name="l02284"></a>02284         }
<a name="l02285"></a>02285       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((val &amp; 0xff000000) == 0x80000000)
<a name="l02286"></a>02286         {
<a name="l02287"></a>02287           <span class="comment">/* Exception table entry embedded in .ARM.exidx</span>
<a name="l02288"></a>02288 <span class="comment">             -- must be short form.  */</span>
<a name="l02289"></a>02289           <a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> = val;
<a name="l02290"></a>02290           n_bytes = 3;
<a name="l02291"></a>02291         }
<a name="l02292"></a>02292       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(val &amp; 0x80000000))
<a name="l02293"></a>02293         {
<a name="l02294"></a>02294           <span class="comment">/* Exception table entry in .ARM.extab.  */</span>
<a name="l02295"></a>02295           addr = ((val &amp; 0x7fffffff) ^ 0x40000000) - 0x40000000;
<a name="l02296"></a>02296           addr += exidx_vma + i * 8 + 4;
<a name="l02297"></a>02297 
<a name="l02298"></a>02298           <span class="keywordflow">if</span> (addr &gt;= extab_vma &amp;&amp; addr + 4 &lt;= extab_vma + extab_size)
<a name="l02299"></a>02299             {
<a name="l02300"></a>02300               <a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> = bfd_h_get_32 (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>,
<a name="l02301"></a>02301                                    extab_data + addr - extab_vma);
<a name="l02302"></a>02302               addr += 4;
<a name="l02303"></a>02303 
<a name="l02304"></a>02304               <span class="keywordflow">if</span> ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &amp; 0xff000000) == 0x80000000)
<a name="l02305"></a>02305                 {
<a name="l02306"></a>02306                   <span class="comment">/* Short form.  */</span>
<a name="l02307"></a>02307                   n_bytes = 3;
<a name="l02308"></a>02308                 }
<a name="l02309"></a>02309               <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &amp; 0xff000000) == 0x81000000
<a name="l02310"></a>02310                        || (<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &amp; 0xff000000) == 0x82000000)
<a name="l02311"></a>02311                 {
<a name="l02312"></a>02312                   <span class="comment">/* Long form.  */</span>
<a name="l02313"></a>02313                   n_bytes = 2;
<a name="l02314"></a>02314                   n_words = ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &gt;&gt; 16) &amp; 0xff);
<a name="l02315"></a>02315                 }
<a name="l02316"></a>02316               <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &amp; 0x80000000))
<a name="l02317"></a>02317                 {
<a name="l02318"></a>02318                   bfd_vma pers;
<a name="l02319"></a>02319                   <span class="keyword">struct </span><a class="code" href="structobj__section.html">obj_section</a> *pers_sec;
<a name="l02320"></a>02320                   <span class="keywordtype">int</span> gnu_personality = 0;
<a name="l02321"></a>02321 
<a name="l02322"></a>02322                   <span class="comment">/* Custom personality routine.  */</span>
<a name="l02323"></a>02323                   pers = ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &amp; 0x7fffffff) ^ 0x40000000) - 0x40000000;
<a name="l02324"></a>02324                   pers = <a class="code" href="arm-tdep_8c.html#a3e367f8d0e90bd945ad174920bfb048c">UNMAKE_THUMB_ADDR</a> (pers + addr - 4);
<a name="l02325"></a>02325 
<a name="l02326"></a>02326                   <span class="comment">/* Check whether we&#39;ve got one of the variants of the</span>
<a name="l02327"></a>02327 <span class="comment">                     GNU personality routines.  */</span>
<a name="l02328"></a>02328                   pers_sec = arm_obj_section_from_vma (objfile, pers);
<a name="l02329"></a>02329                   <span class="keywordflow">if</span> (pers_sec)
<a name="l02330"></a>02330                     {
<a name="l02331"></a>02331                       <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *personality[] = 
<a name="l02332"></a>02332                         {
<a name="l02333"></a>02333                           <span class="stringliteral">&quot;__gcc_personality_v0&quot;</span>,
<a name="l02334"></a>02334                           <span class="stringliteral">&quot;__gxx_personality_v0&quot;</span>,
<a name="l02335"></a>02335                           <span class="stringliteral">&quot;__gcj_personality_v0&quot;</span>,
<a name="l02336"></a>02336                           <span class="stringliteral">&quot;__gnu_objc_personality_v0&quot;</span>,
<a name="l02337"></a>02337                           NULL
<a name="l02338"></a>02338                         };
<a name="l02339"></a>02339 
<a name="l02340"></a>02340                       <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc = pers + <a class="code" href="objfiles_8h.html#a5c649cde3090dfb6687c5aedd5630b56">obj_section_offset</a> (pers_sec);
<a name="l02341"></a>02341                       <span class="keywordtype">int</span> k;
<a name="l02342"></a>02342 
<a name="l02343"></a>02343                       <span class="keywordflow">for</span> (k = 0; personality[k]; k++)
<a name="l02344"></a>02344                         <span class="keywordflow">if</span> (<a class="code" href="minsyms_8c.html#a6cb606e5e6672b5b5f2570a8232b2a15">lookup_minimal_symbol_by_pc_name</a>
<a name="l02345"></a>02345                               (pc, personality[k], objfile))
<a name="l02346"></a>02346                           {
<a name="l02347"></a>02347                             gnu_personality = 1;
<a name="l02348"></a>02348                             <span class="keywordflow">break</span>;
<a name="l02349"></a>02349                           }
<a name="l02350"></a>02350                     }
<a name="l02351"></a>02351 
<a name="l02352"></a>02352                   <span class="comment">/* If so, the next word contains a word count in the high</span>
<a name="l02353"></a>02353 <span class="comment">                     byte, followed by the same unwind instructions as the</span>
<a name="l02354"></a>02354 <span class="comment">                     pre-defined forms.  */</span>
<a name="l02355"></a>02355                   <span class="keywordflow">if</span> (gnu_personality
<a name="l02356"></a>02356                       &amp;&amp; addr + 4 &lt;= extab_vma + extab_size)
<a name="l02357"></a>02357                     {
<a name="l02358"></a>02358                       <a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> = bfd_h_get_32 (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>,
<a name="l02359"></a>02359                                            extab_data + addr - extab_vma);
<a name="l02360"></a>02360                       addr += 4;
<a name="l02361"></a>02361                       n_bytes = 3;
<a name="l02362"></a>02362                       n_words = ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &gt;&gt; 24) &amp; 0xff);
<a name="l02363"></a>02363                     }
<a name="l02364"></a>02364                 }
<a name="l02365"></a>02365             }
<a name="l02366"></a>02366         }
<a name="l02367"></a>02367 
<a name="l02368"></a>02368       <span class="comment">/* Sanity check address.  */</span>
<a name="l02369"></a>02369       <span class="keywordflow">if</span> (n_words)
<a name="l02370"></a>02370         <span class="keywordflow">if</span> (addr &lt; extab_vma || addr + 4 * n_words &gt; extab_vma + extab_size)
<a name="l02371"></a>02371           n_words = n_bytes = 0;
<a name="l02372"></a>02372 
<a name="l02373"></a>02373       <span class="comment">/* The unwind instructions reside in WORD (only the N_BYTES least</span>
<a name="l02374"></a>02374 <span class="comment">         significant bytes are valid), followed by N_WORDS words in the</span>
<a name="l02375"></a>02375 <span class="comment">         extab section starting at ADDR.  */</span>
<a name="l02376"></a>02376       <span class="keywordflow">if</span> (n_bytes || n_words)
<a name="l02377"></a>02377         {
<a name="l02378"></a>02378           <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *<a class="code" href="windows-nat_8c.html#ade66e4ccafbc33b117610bbc0d85feb0">p</a> = entry = obstack_alloc (&amp;objfile-&gt;<a class="code" href="structobjfile.html#aab9cedc53383f1b540f0b725edd2d9be">objfile_obstack</a>,
<a name="l02379"></a>02379                                                n_bytes + n_words * 4 + 1);
<a name="l02380"></a>02380 
<a name="l02381"></a>02381           <span class="keywordflow">while</span> (n_bytes--)
<a name="l02382"></a>02382             *p++ = (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a>) ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &gt;&gt; (8 * n_bytes)) &amp; 0xff);
<a name="l02383"></a>02383 
<a name="l02384"></a>02384           <span class="keywordflow">while</span> (n_words--)
<a name="l02385"></a>02385             {
<a name="l02386"></a>02386               <a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> = bfd_h_get_32 (objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>,
<a name="l02387"></a>02387                                    extab_data + addr - extab_vma);
<a name="l02388"></a>02388               addr += 4;
<a name="l02389"></a>02389 
<a name="l02390"></a>02390               *p++ = (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a>) ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &gt;&gt; 24) &amp; 0xff);
<a name="l02391"></a>02391               *p++ = (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a>) ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &gt;&gt; 16) &amp; 0xff);
<a name="l02392"></a>02392               *p++ = (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a>) ((<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &gt;&gt; 8) &amp; 0xff);
<a name="l02393"></a>02393               *p++ = (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a>) (<a class="code" href="symtab_8h.html#adc1f34651f7bbfa3ba5af27db5f53817">word</a> &amp; 0xff);
<a name="l02394"></a>02394             }
<a name="l02395"></a>02395 
<a name="l02396"></a>02396           <span class="comment">/* Implied &quot;Finish&quot; to terminate the list.  */</span>
<a name="l02397"></a>02397           *p++ = 0xb0;
<a name="l02398"></a>02398         }
<a name="l02399"></a>02399 
<a name="l02400"></a>02400       <span class="comment">/* Push entry onto vector.  They are guaranteed to always</span>
<a name="l02401"></a>02401 <span class="comment">         appear in order of increasing addresses.  */</span>
<a name="l02402"></a>02402       new_exidx_entry.addr = idx;
<a name="l02403"></a>02403       new_exidx_entry.entry = entry;
<a name="l02404"></a>02404       <a class="code" href="vec_8h.html#a8d090c0524726d00931070e0c438ba3f">VEC_safe_push</a> (<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>,
<a name="l02405"></a>02405                      data-&gt;section_maps[sec-&gt;<a class="code" href="structobj__section.html#ad233927d4d1037bde66ab9628ae82345">the_bfd_section</a>-&gt;index],
<a name="l02406"></a>02406                      &amp;new_exidx_entry);
<a name="l02407"></a>02407     }
<a name="l02408"></a>02408 
<a name="l02409"></a>02409   <a class="code" href="cleanups_8c.html#a8b313a4f1c613973ea444e5fa54976f8">do_cleanups</a> (cleanups);
<a name="l02410"></a>02410 }
<a name="l02411"></a>02411 
<a name="l02412"></a>02412 <span class="comment">/* Search for the exception table entry covering MEMADDR.  If one is found,</span>
<a name="l02413"></a>02413 <span class="comment">   return a pointer to its data.  Otherwise, return 0.  If START is non-NULL,</span>
<a name="l02414"></a>02414 <span class="comment">   set *START to the start of the region covered by this entry.  */</span>
<a name="l02415"></a>02415 
<a name="l02416"></a>02416 <span class="keyword">static</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *
<a name="l02417"></a>02417 arm_find_exidx_entry (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> memaddr, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> *start)
<a name="l02418"></a>02418 {
<a name="l02419"></a>02419   <span class="keyword">struct </span><a class="code" href="structobj__section.html">obj_section</a> *sec;
<a name="l02420"></a>02420 
<a name="l02421"></a>02421   sec = <a class="code" href="objfiles_8c.html#a458f94deb438e6e7908997a9b496674d">find_pc_section</a> (memaddr);
<a name="l02422"></a>02422   <span class="keywordflow">if</span> (sec != NULL)
<a name="l02423"></a>02423     {
<a name="l02424"></a>02424       <span class="keyword">struct </span>arm_exidx_data *data;
<a name="l02425"></a>02425       <a class="code" href="vec_8h.html#ab084f6f29fcf16a6b15d15feb653d414">VEC</a>(<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>) *map;
<a name="l02426"></a>02426       <span class="keyword">struct </span>arm_exidx_entry map_key = { memaddr - <a class="code" href="objfiles_8h.html#add2e3fffc531c5f6789a03324308ccf6">obj_section_addr</a> (sec), 0 };
<a name="l02427"></a>02427       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> idx;
<a name="l02428"></a>02428 
<a name="l02429"></a>02429       data = objfile_data (sec-&gt;<a class="code" href="structobj__section.html#a3dba4273f49b43a5e8c64bd29ac39ef1">objfile</a>, arm_exidx_data_key);
<a name="l02430"></a>02430       <span class="keywordflow">if</span> (data != NULL)
<a name="l02431"></a>02431         {
<a name="l02432"></a>02432           map = data-&gt;section_maps[sec-&gt;<a class="code" href="structobj__section.html#ad233927d4d1037bde66ab9628ae82345">the_bfd_section</a>-&gt;index];
<a name="l02433"></a>02433           <span class="keywordflow">if</span> (!<a class="code" href="vec_8h.html#ac9981d313a5e114db0e05b7b9cd16319">VEC_empty</a> (<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>, map))
<a name="l02434"></a>02434             {
<a name="l02435"></a>02435               <span class="keyword">struct </span>arm_exidx_entry *map_sym;
<a name="l02436"></a>02436 
<a name="l02437"></a>02437               idx = <a class="code" href="vec_8h.html#a52a22061d595a36750b2f660e6d22c4a">VEC_lower_bound</a> (<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>, map, &amp;map_key,
<a name="l02438"></a>02438                                      arm_compare_exidx_entries);
<a name="l02439"></a>02439 
<a name="l02440"></a>02440               <span class="comment">/* VEC_lower_bound finds the earliest ordered insertion</span>
<a name="l02441"></a>02441 <span class="comment">                 point.  If the following symbol starts at this exact</span>
<a name="l02442"></a>02442 <span class="comment">                 address, we use that; otherwise, the preceding</span>
<a name="l02443"></a>02443 <span class="comment">                 exception table entry covers this address.  */</span>
<a name="l02444"></a>02444               <span class="keywordflow">if</span> (idx &lt; <a class="code" href="vec_8h.html#a844523bba6d0565ef73a0f4a63e48d19">VEC_length</a> (<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>, map))
<a name="l02445"></a>02445                 {
<a name="l02446"></a>02446                   map_sym = <a class="code" href="vec_8h.html#a49c128c353995ea8fca27be70829ca52">VEC_index</a> (<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>, map, idx);
<a name="l02447"></a>02447                   <span class="keywordflow">if</span> (map_sym-&gt;addr == map_key.addr)
<a name="l02448"></a>02448                     {
<a name="l02449"></a>02449                       <span class="keywordflow">if</span> (start)
<a name="l02450"></a>02450                         *start = map_sym-&gt;addr + <a class="code" href="objfiles_8h.html#add2e3fffc531c5f6789a03324308ccf6">obj_section_addr</a> (sec);
<a name="l02451"></a>02451                       <span class="keywordflow">return</span> map_sym-&gt;entry;
<a name="l02452"></a>02452                     }
<a name="l02453"></a>02453                 }
<a name="l02454"></a>02454 
<a name="l02455"></a>02455               <span class="keywordflow">if</span> (idx &gt; 0)
<a name="l02456"></a>02456                 {
<a name="l02457"></a>02457                   map_sym = <a class="code" href="vec_8h.html#a49c128c353995ea8fca27be70829ca52">VEC_index</a> (<a class="code" href="arm-tdep_8c.html#aeee080bbf3296c646ddd0ca4b531c542">arm_exidx_entry_s</a>, map, idx - 1);
<a name="l02458"></a>02458                   <span class="keywordflow">if</span> (start)
<a name="l02459"></a>02459                     *start = map_sym-&gt;addr + <a class="code" href="objfiles_8h.html#add2e3fffc531c5f6789a03324308ccf6">obj_section_addr</a> (sec);
<a name="l02460"></a>02460                   <span class="keywordflow">return</span> map_sym-&gt;entry;
<a name="l02461"></a>02461                 }
<a name="l02462"></a>02462             }
<a name="l02463"></a>02463         }
<a name="l02464"></a>02464     }
<a name="l02465"></a>02465 
<a name="l02466"></a>02466   <span class="keywordflow">return</span> NULL;
<a name="l02467"></a>02467 }
<a name="l02468"></a>02468 
<a name="l02469"></a>02469 <span class="comment">/* Given the current frame THIS_FRAME, and its associated frame unwinding</span>
<a name="l02470"></a>02470 <span class="comment">   instruction list from the ARM exception table entry ENTRY, allocate and</span>
<a name="l02471"></a>02471 <span class="comment">   return a prologue cache structure describing how to unwind this frame.</span>
<a name="l02472"></a>02472 <span class="comment"></span>
<a name="l02473"></a>02473 <span class="comment">   Return NULL if the unwinding instruction list contains a &quot;spare&quot;,</span>
<a name="l02474"></a>02474 <span class="comment">   &quot;reserved&quot; or &quot;refuse to unwind&quot; instruction as defined in section</span>
<a name="l02475"></a>02475 <span class="comment">   &quot;9.3 Frame unwinding instructions&quot; of the &quot;Exception Handling ABI</span>
<a name="l02476"></a>02476 <span class="comment">   for the ARM Architecture&quot; document.  */</span>
<a name="l02477"></a>02477 
<a name="l02478"></a>02478 <span class="keyword">static</span> <span class="keyword">struct </span>arm_prologue_cache *
<a name="l02479"></a>02479 arm_exidx_fill_cache (<span class="keyword">struct</span> frame_info *this_frame, <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *entry)
<a name="l02480"></a>02480 {
<a name="l02481"></a>02481   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> vsp = 0;
<a name="l02482"></a>02482   <span class="keywordtype">int</span> vsp_valid = 0;
<a name="l02483"></a>02483 
<a name="l02484"></a>02484   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02485"></a>02485   cache = <a class="code" href="frame_8h.html#af9f5c3008a0d58374aa310c5c63af552">FRAME_OBSTACK_ZALLOC</a> (<span class="keyword">struct</span> arm_prologue_cache);
<a name="l02486"></a>02486   cache-&gt;saved_regs = <a class="code" href="trad-frame_8c.html#a6b21318e80642c2b5e38b983f27cecec">trad_frame_alloc_saved_regs</a> (this_frame);
<a name="l02487"></a>02487 
<a name="l02488"></a>02488   <span class="keywordflow">for</span> (;;)
<a name="l02489"></a>02489     {
<a name="l02490"></a>02490       <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> insn;
<a name="l02491"></a>02491 
<a name="l02492"></a>02492       <span class="comment">/* Whenever we reload SP, we actually have to retrieve its</span>
<a name="l02493"></a>02493 <span class="comment">         actual value in the current frame.  */</span>
<a name="l02494"></a>02494       <span class="keywordflow">if</span> (!vsp_valid)
<a name="l02495"></a>02495         {
<a name="l02496"></a>02496           <span class="keywordflow">if</span> (<a class="code" href="trad-frame_8c.html#a2e7a029d0bac9b83d164d3c0d9087620">trad_frame_realreg_p</a> (cache-&gt;saved_regs, ARM_SP_REGNUM))
<a name="l02497"></a>02497             {
<a name="l02498"></a>02498               <span class="keywordtype">int</span> reg = cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>].realreg;
<a name="l02499"></a>02499               vsp = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame, reg);
<a name="l02500"></a>02500             }
<a name="l02501"></a>02501           <span class="keywordflow">else</span>
<a name="l02502"></a>02502             {
<a name="l02503"></a>02503               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr = cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>].addr;
<a name="l02504"></a>02504               vsp = <a class="code" href="frame_8c.html#a4f317a79de48ff98bc500e84ff6a18c7">get_frame_memory_unsigned</a> (this_frame, addr, 4);
<a name="l02505"></a>02505             }
<a name="l02506"></a>02506 
<a name="l02507"></a>02507           vsp_valid = 1;
<a name="l02508"></a>02508         }
<a name="l02509"></a>02509 
<a name="l02510"></a>02510       <span class="comment">/* Decode next unwind instruction.  */</span>
<a name="l02511"></a>02511       insn = *entry++;
<a name="l02512"></a>02512 
<a name="l02513"></a>02513       <span class="keywordflow">if</span> ((insn &amp; 0xc0) == 0)
<a name="l02514"></a>02514         {
<a name="l02515"></a>02515           <span class="keywordtype">int</span> offset = insn &amp; 0x3f;
<a name="l02516"></a>02516           vsp += (offset &lt;&lt; 2) + 4;
<a name="l02517"></a>02517         }
<a name="l02518"></a>02518       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xc0) == 0x40)
<a name="l02519"></a>02519         {
<a name="l02520"></a>02520           <span class="keywordtype">int</span> offset = insn &amp; 0x3f;
<a name="l02521"></a>02521           vsp -= (offset &lt;&lt; 2) + 4;
<a name="l02522"></a>02522         }
<a name="l02523"></a>02523       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf0) == 0x80)
<a name="l02524"></a>02524         {
<a name="l02525"></a>02525           <span class="keywordtype">int</span> mask = ((insn &amp; 0xf) &lt;&lt; 8) | *entry++;
<a name="l02526"></a>02526           <span class="keywordtype">int</span> i;
<a name="l02527"></a>02527 
<a name="l02528"></a>02528           <span class="comment">/* The special case of an all-zero mask identifies</span>
<a name="l02529"></a>02529 <span class="comment">             &quot;Refuse to unwind&quot;.  We return NULL to fall back</span>
<a name="l02530"></a>02530 <span class="comment">             to the prologue analyzer.  */</span>
<a name="l02531"></a>02531           <span class="keywordflow">if</span> (mask == 0)
<a name="l02532"></a>02532             <span class="keywordflow">return</span> NULL;
<a name="l02533"></a>02533 
<a name="l02534"></a>02534           <span class="comment">/* Pop registers r4..r15 under mask.  */</span>
<a name="l02535"></a>02535           <span class="keywordflow">for</span> (i = 0; i &lt; 12; i++)
<a name="l02536"></a>02536             <span class="keywordflow">if</span> (mask &amp; (1 &lt;&lt; i))
<a name="l02537"></a>02537               {
<a name="l02538"></a>02538                 cache-&gt;saved_regs[4 + i].addr = vsp;
<a name="l02539"></a>02539                 vsp += 4;
<a name="l02540"></a>02540               }
<a name="l02541"></a>02541 
<a name="l02542"></a>02542           <span class="comment">/* Special-case popping SP -- we need to reload vsp.  */</span>
<a name="l02543"></a>02543           <span class="keywordflow">if</span> (mask &amp; (1 &lt;&lt; (ARM_SP_REGNUM - 4)))
<a name="l02544"></a>02544             vsp_valid = 0;
<a name="l02545"></a>02545         }
<a name="l02546"></a>02546       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf0) == 0x90)
<a name="l02547"></a>02547         {
<a name="l02548"></a>02548           <span class="keywordtype">int</span> reg = insn &amp; 0xf;
<a name="l02549"></a>02549 
<a name="l02550"></a>02550           <span class="comment">/* Reserved cases.  */</span>
<a name="l02551"></a>02551           <span class="keywordflow">if</span> (reg == ARM_SP_REGNUM || reg == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l02552"></a>02552             <span class="keywordflow">return</span> NULL;
<a name="l02553"></a>02553 
<a name="l02554"></a>02554           <span class="comment">/* Set SP from another register and mark VSP for reload.  */</span>
<a name="l02555"></a>02555           cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>] = cache-&gt;saved_regs[reg];
<a name="l02556"></a>02556           vsp_valid = 0;
<a name="l02557"></a>02557         }
<a name="l02558"></a>02558       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf0) == 0xa0)
<a name="l02559"></a>02559         {
<a name="l02560"></a>02560           <span class="keywordtype">int</span> count = insn &amp; 0x7;
<a name="l02561"></a>02561           <span class="keywordtype">int</span> pop_lr = (insn &amp; 0x8) != 0;
<a name="l02562"></a>02562           <span class="keywordtype">int</span> i;
<a name="l02563"></a>02563 
<a name="l02564"></a>02564           <span class="comment">/* Pop r4..r[4+count].  */</span>
<a name="l02565"></a>02565           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02566"></a>02566             {
<a name="l02567"></a>02567               cache-&gt;saved_regs[4 + i].addr = vsp;
<a name="l02568"></a>02568               vsp += 4;
<a name="l02569"></a>02569             }
<a name="l02570"></a>02570 
<a name="l02571"></a>02571           <span class="comment">/* If indicated by flag, pop LR as well.  */</span>
<a name="l02572"></a>02572           <span class="keywordflow">if</span> (pop_lr)
<a name="l02573"></a>02573             {
<a name="l02574"></a>02574               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>].addr = vsp;
<a name="l02575"></a>02575               vsp += 4;
<a name="l02576"></a>02576             }
<a name="l02577"></a>02577         }
<a name="l02578"></a>02578       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xb0)
<a name="l02579"></a>02579         {
<a name="l02580"></a>02580           <span class="comment">/* We could only have updated PC by popping into it; if so, it</span>
<a name="l02581"></a>02581 <span class="comment">             will show up as address.  Otherwise, copy LR into PC.  */</span>
<a name="l02582"></a>02582           <span class="keywordflow">if</span> (!<a class="code" href="trad-frame_8c.html#aa3a0e933330792e061147f62a08b7a32">trad_frame_addr_p</a> (cache-&gt;saved_regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>))
<a name="l02583"></a>02583             cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>]
<a name="l02584"></a>02584               = cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>];
<a name="l02585"></a>02585 
<a name="l02586"></a>02586           <span class="comment">/* We&#39;re done.  */</span>
<a name="l02587"></a>02587           <span class="keywordflow">break</span>;
<a name="l02588"></a>02588         }
<a name="l02589"></a>02589       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xb1)
<a name="l02590"></a>02590         {
<a name="l02591"></a>02591           <span class="keywordtype">int</span> mask = *entry++;
<a name="l02592"></a>02592           <span class="keywordtype">int</span> i;
<a name="l02593"></a>02593 
<a name="l02594"></a>02594           <span class="comment">/* All-zero mask and mask &gt;= 16 is &quot;spare&quot;.  */</span>
<a name="l02595"></a>02595           <span class="keywordflow">if</span> (mask == 0 || mask &gt;= 16)
<a name="l02596"></a>02596             <span class="keywordflow">return</span> NULL;
<a name="l02597"></a>02597 
<a name="l02598"></a>02598           <span class="comment">/* Pop r0..r3 under mask.  */</span>
<a name="l02599"></a>02599           <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++)
<a name="l02600"></a>02600             <span class="keywordflow">if</span> (mask &amp; (1 &lt;&lt; i))
<a name="l02601"></a>02601               {
<a name="l02602"></a>02602                 cache-&gt;saved_regs[i].addr = vsp;
<a name="l02603"></a>02603                 vsp += 4;
<a name="l02604"></a>02604               }
<a name="l02605"></a>02605         }
<a name="l02606"></a>02606       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xb2)
<a name="l02607"></a>02607         {
<a name="l02608"></a>02608           <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> offset = 0;
<a name="l02609"></a>02609           <span class="keywordtype">unsigned</span> shift = 0;
<a name="l02610"></a>02610 
<a name="l02611"></a>02611           <span class="keywordflow">do</span>
<a name="l02612"></a>02612             {
<a name="l02613"></a>02613               offset |= (*entry &amp; 0x7f) &lt;&lt; shift;
<a name="l02614"></a>02614               shift += 7;
<a name="l02615"></a>02615             }
<a name="l02616"></a>02616           <span class="keywordflow">while</span> (*entry++ &amp; 0x80);
<a name="l02617"></a>02617 
<a name="l02618"></a>02618           vsp += 0x204 + (offset &lt;&lt; 2);
<a name="l02619"></a>02619         }
<a name="l02620"></a>02620       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xb3)
<a name="l02621"></a>02621         {
<a name="l02622"></a>02622           <span class="keywordtype">int</span> start = *entry &gt;&gt; 4;
<a name="l02623"></a>02623           <span class="keywordtype">int</span> count = (*entry++) &amp; 0xf;
<a name="l02624"></a>02624           <span class="keywordtype">int</span> i;
<a name="l02625"></a>02625 
<a name="l02626"></a>02626           <span class="comment">/* Only registers D0..D15 are valid here.  */</span>
<a name="l02627"></a>02627           <span class="keywordflow">if</span> (start + count &gt;= 16)
<a name="l02628"></a>02628             <span class="keywordflow">return</span> NULL;
<a name="l02629"></a>02629 
<a name="l02630"></a>02630           <span class="comment">/* Pop VFP double-precision registers D[start]..D[start+count].  */</span>
<a name="l02631"></a>02631           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02632"></a>02632             {
<a name="l02633"></a>02633               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> + start + i].addr = vsp;
<a name="l02634"></a>02634               vsp += 8;
<a name="l02635"></a>02635             }
<a name="l02636"></a>02636 
<a name="l02637"></a>02637           <span class="comment">/* Add an extra 4 bytes for FSTMFDX-style stack.  */</span>
<a name="l02638"></a>02638           vsp += 4;
<a name="l02639"></a>02639         }
<a name="l02640"></a>02640       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf8) == 0xb8)
<a name="l02641"></a>02641         {
<a name="l02642"></a>02642           <span class="keywordtype">int</span> count = insn &amp; 0x7;
<a name="l02643"></a>02643           <span class="keywordtype">int</span> i;
<a name="l02644"></a>02644 
<a name="l02645"></a>02645           <span class="comment">/* Pop VFP double-precision registers D[8]..D[8+count].  */</span>
<a name="l02646"></a>02646           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02647"></a>02647             {
<a name="l02648"></a>02648               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> + 8 + i].addr = vsp;
<a name="l02649"></a>02649               vsp += 8;
<a name="l02650"></a>02650             }
<a name="l02651"></a>02651 
<a name="l02652"></a>02652           <span class="comment">/* Add an extra 4 bytes for FSTMFDX-style stack.  */</span>
<a name="l02653"></a>02653           vsp += 4;
<a name="l02654"></a>02654         }
<a name="l02655"></a>02655       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xc6)
<a name="l02656"></a>02656         {
<a name="l02657"></a>02657           <span class="keywordtype">int</span> start = *entry &gt;&gt; 4;
<a name="l02658"></a>02658           <span class="keywordtype">int</span> count = (*entry++) &amp; 0xf;
<a name="l02659"></a>02659           <span class="keywordtype">int</span> i;
<a name="l02660"></a>02660 
<a name="l02661"></a>02661           <span class="comment">/* Only registers WR0..WR15 are valid.  */</span>
<a name="l02662"></a>02662           <span class="keywordflow">if</span> (start + count &gt;= 16)
<a name="l02663"></a>02663             <span class="keywordflow">return</span> NULL;
<a name="l02664"></a>02664 
<a name="l02665"></a>02665           <span class="comment">/* Pop iwmmx registers WR[start]..WR[start+count].  */</span>
<a name="l02666"></a>02666           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02667"></a>02667             {
<a name="l02668"></a>02668               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a> + start + i].addr = vsp;
<a name="l02669"></a>02669               vsp += 8;
<a name="l02670"></a>02670             }
<a name="l02671"></a>02671         }
<a name="l02672"></a>02672       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xc7)
<a name="l02673"></a>02673         {
<a name="l02674"></a>02674           <span class="keywordtype">int</span> mask = *entry++;
<a name="l02675"></a>02675           <span class="keywordtype">int</span> i;
<a name="l02676"></a>02676 
<a name="l02677"></a>02677           <span class="comment">/* All-zero mask and mask &gt;= 16 is &quot;spare&quot;.  */</span>
<a name="l02678"></a>02678           <span class="keywordflow">if</span> (mask == 0 || mask &gt;= 16)
<a name="l02679"></a>02679             <span class="keywordflow">return</span> NULL;
<a name="l02680"></a>02680 
<a name="l02681"></a>02681           <span class="comment">/* Pop iwmmx general-purpose registers WCGR0..WCGR3 under mask.  */</span>
<a name="l02682"></a>02682           <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++)
<a name="l02683"></a>02683             <span class="keywordflow">if</span> (mask &amp; (1 &lt;&lt; i))
<a name="l02684"></a>02684               {
<a name="l02685"></a>02685                 cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9beda907143d60d6aa9f30620f4fc498">ARM_WCGR0_REGNUM</a> + i].addr = vsp;
<a name="l02686"></a>02686                 vsp += 4;
<a name="l02687"></a>02687               }
<a name="l02688"></a>02688         }
<a name="l02689"></a>02689       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf8) == 0xc0)
<a name="l02690"></a>02690         {
<a name="l02691"></a>02691           <span class="keywordtype">int</span> count = insn &amp; 0x7;
<a name="l02692"></a>02692           <span class="keywordtype">int</span> i;
<a name="l02693"></a>02693 
<a name="l02694"></a>02694           <span class="comment">/* Pop iwmmx registers WR[10]..WR[10+count].  */</span>
<a name="l02695"></a>02695           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02696"></a>02696             {
<a name="l02697"></a>02697               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a> + 10 + i].addr = vsp;
<a name="l02698"></a>02698               vsp += 8;
<a name="l02699"></a>02699             }
<a name="l02700"></a>02700         }
<a name="l02701"></a>02701       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xc8)
<a name="l02702"></a>02702         {
<a name="l02703"></a>02703           <span class="keywordtype">int</span> start = *entry &gt;&gt; 4;
<a name="l02704"></a>02704           <span class="keywordtype">int</span> count = (*entry++) &amp; 0xf;
<a name="l02705"></a>02705           <span class="keywordtype">int</span> i;
<a name="l02706"></a>02706 
<a name="l02707"></a>02707           <span class="comment">/* Only registers D0..D31 are valid.  */</span>
<a name="l02708"></a>02708           <span class="keywordflow">if</span> (start + count &gt;= 16)
<a name="l02709"></a>02709             <span class="keywordflow">return</span> NULL;
<a name="l02710"></a>02710 
<a name="l02711"></a>02711           <span class="comment">/* Pop VFP double-precision registers</span>
<a name="l02712"></a>02712 <span class="comment">             D[16+start]..D[16+start+count].  */</span>
<a name="l02713"></a>02713           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02714"></a>02714             {
<a name="l02715"></a>02715               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> + 16 + start + i].addr = vsp;
<a name="l02716"></a>02716               vsp += 8;
<a name="l02717"></a>02717             }
<a name="l02718"></a>02718         }
<a name="l02719"></a>02719       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xc9)
<a name="l02720"></a>02720         {
<a name="l02721"></a>02721           <span class="keywordtype">int</span> start = *entry &gt;&gt; 4;
<a name="l02722"></a>02722           <span class="keywordtype">int</span> count = (*entry++) &amp; 0xf;
<a name="l02723"></a>02723           <span class="keywordtype">int</span> i;
<a name="l02724"></a>02724 
<a name="l02725"></a>02725           <span class="comment">/* Pop VFP double-precision registers D[start]..D[start+count].  */</span>
<a name="l02726"></a>02726           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02727"></a>02727             {
<a name="l02728"></a>02728               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> + start + i].addr = vsp;
<a name="l02729"></a>02729               vsp += 8;
<a name="l02730"></a>02730             }
<a name="l02731"></a>02731         }
<a name="l02732"></a>02732       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xf8) == 0xd0)
<a name="l02733"></a>02733         {
<a name="l02734"></a>02734           <span class="keywordtype">int</span> count = insn &amp; 0x7;
<a name="l02735"></a>02735           <span class="keywordtype">int</span> i;
<a name="l02736"></a>02736 
<a name="l02737"></a>02737           <span class="comment">/* Pop VFP double-precision registers D[8]..D[8+count].  */</span>
<a name="l02738"></a>02738           <span class="keywordflow">for</span> (i = 0; i &lt;= count; i++)
<a name="l02739"></a>02739             {
<a name="l02740"></a>02740               cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> + 8 + i].addr = vsp;
<a name="l02741"></a>02741               vsp += 8;
<a name="l02742"></a>02742             }
<a name="l02743"></a>02743         }
<a name="l02744"></a>02744       <span class="keywordflow">else</span>
<a name="l02745"></a>02745         {
<a name="l02746"></a>02746           <span class="comment">/* Everything else is &quot;spare&quot;.  */</span>
<a name="l02747"></a>02747           <span class="keywordflow">return</span> NULL;
<a name="l02748"></a>02748         }
<a name="l02749"></a>02749     }
<a name="l02750"></a>02750 
<a name="l02751"></a>02751   <span class="comment">/* If we restore SP from a register, assume this was the frame register.</span>
<a name="l02752"></a>02752 <span class="comment">     Otherwise just fall back to SP as frame register.  */</span>
<a name="l02753"></a>02753   <span class="keywordflow">if</span> (<a class="code" href="trad-frame_8c.html#a2e7a029d0bac9b83d164d3c0d9087620">trad_frame_realreg_p</a> (cache-&gt;saved_regs, ARM_SP_REGNUM))
<a name="l02754"></a>02754     cache-&gt;framereg = cache-&gt;saved_regs[ARM_SP_REGNUM].realreg;
<a name="l02755"></a>02755   <span class="keywordflow">else</span>
<a name="l02756"></a>02756     cache-&gt;framereg = ARM_SP_REGNUM;
<a name="l02757"></a>02757 
<a name="l02758"></a>02758   <span class="comment">/* Determine offset to previous frame.  */</span>
<a name="l02759"></a>02759   cache-&gt;framesize
<a name="l02760"></a>02760     = vsp - <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame, cache-&gt;framereg);
<a name="l02761"></a>02761 
<a name="l02762"></a>02762   <span class="comment">/* We already got the previous SP.  */</span>
<a name="l02763"></a>02763   cache-&gt;prev_sp = vsp;
<a name="l02764"></a>02764 
<a name="l02765"></a>02765   <span class="keywordflow">return</span> cache;
<a name="l02766"></a>02766 }
<a name="l02767"></a>02767 
<a name="l02768"></a>02768 <span class="comment">/* Unwinding via ARM exception table entries.  Note that the sniffer</span>
<a name="l02769"></a>02769 <span class="comment">   already computes a filled-in prologue cache, which is then used</span>
<a name="l02770"></a>02770 <span class="comment">   with the same arm_prologue_this_id and arm_prologue_prev_register</span>
<a name="l02771"></a>02771 <span class="comment">   routines also used for prologue-parsing based unwinding.  */</span>
<a name="l02772"></a>02772 
<a name="l02773"></a>02773 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02774"></a>02774 arm_exidx_unwind_sniffer (<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structframe__unwind.html">frame_unwind</a> *<span class="keyword">self</span>,
<a name="l02775"></a>02775                           <span class="keyword">struct</span> frame_info *this_frame,
<a name="l02776"></a>02776                           <span class="keywordtype">void</span> **this_prologue_cache)
<a name="l02777"></a>02777 {
<a name="l02778"></a>02778   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame);
<a name="l02779"></a>02779   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l02780"></a>02780   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr_in_block, exidx_region, func_start;
<a name="l02781"></a>02781   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02782"></a>02782   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *entry;
<a name="l02783"></a>02783 
<a name="l02784"></a>02784   <span class="comment">/* See if we have an ARM exception table entry covering this address.  */</span>
<a name="l02785"></a>02785   addr_in_block = <a class="code" href="frame_8c.html#a9035a35b7470b669f9bafee9c3961559">get_frame_address_in_block</a> (this_frame);
<a name="l02786"></a>02786   entry = arm_find_exidx_entry (addr_in_block, &amp;exidx_region);
<a name="l02787"></a>02787   <span class="keywordflow">if</span> (!entry)
<a name="l02788"></a>02788     <span class="keywordflow">return</span> 0;
<a name="l02789"></a>02789 
<a name="l02790"></a>02790   <span class="comment">/* The ARM exception table does not describe unwind information</span>
<a name="l02791"></a>02791 <span class="comment">     for arbitrary PC values, but is guaranteed to be correct only</span>
<a name="l02792"></a>02792 <span class="comment">     at call sites.  We have to decide here whether we want to use</span>
<a name="l02793"></a>02793 <span class="comment">     ARM exception table information for this frame, or fall back</span>
<a name="l02794"></a>02794 <span class="comment">     to using prologue parsing.  (Note that if we have DWARF CFI,</span>
<a name="l02795"></a>02795 <span class="comment">     this sniffer isn&#39;t even called -- CFI is always preferred.)</span>
<a name="l02796"></a>02796 <span class="comment"></span>
<a name="l02797"></a>02797 <span class="comment">     Before we make this decision, however, we check whether we</span>
<a name="l02798"></a>02798 <span class="comment">     actually have *symbol* information for the current frame.</span>
<a name="l02799"></a>02799 <span class="comment">     If not, prologue parsing would not work anyway, so we might</span>
<a name="l02800"></a>02800 <span class="comment">     as well use the exception table and hope for the best.  */</span>
<a name="l02801"></a>02801   <span class="keywordflow">if</span> (<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (addr_in_block, NULL, &amp;func_start, NULL))
<a name="l02802"></a>02802     {
<a name="l02803"></a>02803       <span class="keywordtype">int</span> exc_valid = 0;
<a name="l02804"></a>02804 
<a name="l02805"></a>02805       <span class="comment">/* If the next frame is &quot;normal&quot;, we are at a call site in this</span>
<a name="l02806"></a>02806 <span class="comment">         frame, so exception information is guaranteed to be valid.  */</span>
<a name="l02807"></a>02807       <span class="keywordflow">if</span> (<a class="code" href="frame_8c.html#a80df189cf511651209609685d5380340">get_next_frame</a> (this_frame)
<a name="l02808"></a>02808           &amp;&amp; <a class="code" href="frame_8c.html#a8f965671d7b55f002c993385024a2fdb">get_frame_type</a> (<a class="code" href="frame_8c.html#a80df189cf511651209609685d5380340">get_next_frame</a> (this_frame)) == <a class="code" href="frame_8h.html#a3ca2c0bc7578bf3d337e34b2c08a6c5faeb4f7fd6d9e397d1141feb133746637a">NORMAL_FRAME</a>)
<a name="l02809"></a>02809         exc_valid = 1;
<a name="l02810"></a>02810 
<a name="l02811"></a>02811       <span class="comment">/* We also assume exception information is valid if we&#39;re currently</span>
<a name="l02812"></a>02812 <span class="comment">         blocked in a system call.  The system library is supposed to</span>
<a name="l02813"></a>02813 <span class="comment">         ensure this, so that e.g. pthread cancellation works.  */</span>
<a name="l02814"></a>02814       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#af771cd70b92a36a72d01814c8d40506a">arm_frame_is_thumb</a> (this_frame))
<a name="l02815"></a>02815         {
<a name="l02816"></a>02816           <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> insn;
<a name="l02817"></a>02817 
<a name="l02818"></a>02818           <span class="keywordflow">if</span> (<a class="code" href="corefile_8c.html#a699566bc75ae8b1b9a3a9963236845a8">safe_read_memory_integer</a> (<a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame) - 2, 2,
<a name="l02819"></a>02819                                         byte_order_for_code, &amp;insn)
<a name="l02820"></a>02820               &amp;&amp; (insn &amp; 0xff00) == 0xdf00 <span class="comment">/* svc */</span>)
<a name="l02821"></a>02821             exc_valid = 1;
<a name="l02822"></a>02822         }
<a name="l02823"></a>02823       <span class="keywordflow">else</span>
<a name="l02824"></a>02824         {
<a name="l02825"></a>02825           <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> insn;
<a name="l02826"></a>02826 
<a name="l02827"></a>02827           <span class="keywordflow">if</span> (<a class="code" href="corefile_8c.html#a699566bc75ae8b1b9a3a9963236845a8">safe_read_memory_integer</a> (<a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame) - 4, 4,
<a name="l02828"></a>02828                                         byte_order_for_code, &amp;insn)
<a name="l02829"></a>02829               &amp;&amp; (insn &amp; 0x0f000000) == 0x0f000000 <span class="comment">/* svc */</span>)
<a name="l02830"></a>02830             exc_valid = 1;
<a name="l02831"></a>02831         }
<a name="l02832"></a>02832         
<a name="l02833"></a>02833       <span class="comment">/* Bail out if we don&#39;t know that exception information is valid.  */</span>
<a name="l02834"></a>02834       <span class="keywordflow">if</span> (!exc_valid)
<a name="l02835"></a>02835         <span class="keywordflow">return</span> 0;
<a name="l02836"></a>02836 
<a name="l02837"></a>02837      <span class="comment">/* The ARM exception index does not mark the *end* of the region</span>
<a name="l02838"></a>02838 <span class="comment">        covered by the entry, and some functions will not have any entry.</span>
<a name="l02839"></a>02839 <span class="comment">        To correctly recognize the end of the covered region, the linker</span>
<a name="l02840"></a>02840 <span class="comment">        should have inserted dummy records with a CANTUNWIND marker.</span>
<a name="l02841"></a>02841 <span class="comment"></span>
<a name="l02842"></a>02842 <span class="comment">        Unfortunately, current versions of GNU ld do not reliably do</span>
<a name="l02843"></a>02843 <span class="comment">        this, and thus we may have found an incorrect entry above.</span>
<a name="l02844"></a>02844 <span class="comment">        As a (temporary) sanity check, we only use the entry if it</span>
<a name="l02845"></a>02845 <span class="comment">        lies *within* the bounds of the function.  Note that this check</span>
<a name="l02846"></a>02846 <span class="comment">        might reject perfectly valid entries that just happen to cover</span>
<a name="l02847"></a>02847 <span class="comment">        multiple functions; therefore this check ought to be removed</span>
<a name="l02848"></a>02848 <span class="comment">        once the linker is fixed.  */</span>
<a name="l02849"></a>02849       <span class="keywordflow">if</span> (func_start &gt; exidx_region)
<a name="l02850"></a>02850         <span class="keywordflow">return</span> 0;
<a name="l02851"></a>02851     }
<a name="l02852"></a>02852 
<a name="l02853"></a>02853   <span class="comment">/* Decode the list of unwinding instructions into a prologue cache.</span>
<a name="l02854"></a>02854 <span class="comment">     Note that this may fail due to e.g. a &quot;refuse to unwind&quot; code.  */</span>
<a name="l02855"></a>02855   cache = arm_exidx_fill_cache (this_frame, entry);
<a name="l02856"></a>02856   <span class="keywordflow">if</span> (!cache)
<a name="l02857"></a>02857     <span class="keywordflow">return</span> 0;
<a name="l02858"></a>02858 
<a name="l02859"></a>02859   *this_prologue_cache = cache;
<a name="l02860"></a>02860   <span class="keywordflow">return</span> 1;
<a name="l02861"></a>02861 }
<a name="l02862"></a>02862 
<a name="l02863"></a><a class="code" href="arm-tdep_8c.html#a7d907919fad79d26dcbc2c4552a9837d">02863</a> <span class="keyword">struct </span><a class="code" href="structframe__unwind.html">frame_unwind</a> <a class="code" href="arm-tdep_8c.html#a7d907919fad79d26dcbc2c4552a9837d">arm_exidx_unwind</a> = {
<a name="l02864"></a>02864   <a class="code" href="frame_8h.html#a3ca2c0bc7578bf3d337e34b2c08a6c5faeb4f7fd6d9e397d1141feb133746637a">NORMAL_FRAME</a>,
<a name="l02865"></a>02865   <a class="code" href="frame-unwind_8c.html#aa950afe60921514574c6150f0821f05c">default_frame_unwind_stop_reason</a>,
<a name="l02866"></a>02866   arm_prologue_this_id,
<a name="l02867"></a>02867   arm_prologue_prev_register,
<a name="l02868"></a>02868   NULL,
<a name="l02869"></a>02869   arm_exidx_unwind_sniffer
<a name="l02870"></a>02870 };
<a name="l02871"></a>02871 
<a name="l02872"></a>02872 <span class="keyword">static</span> <span class="keyword">struct </span>arm_prologue_cache *
<a name="l02873"></a>02873 arm_make_stub_cache (<span class="keyword">struct</span> frame_info *this_frame)
<a name="l02874"></a>02874 {
<a name="l02875"></a>02875   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02876"></a>02876 
<a name="l02877"></a>02877   cache = <a class="code" href="frame_8h.html#af9f5c3008a0d58374aa310c5c63af552">FRAME_OBSTACK_ZALLOC</a> (<span class="keyword">struct</span> arm_prologue_cache);
<a name="l02878"></a>02878   cache-&gt;saved_regs = <a class="code" href="trad-frame_8c.html#a6b21318e80642c2b5e38b983f27cecec">trad_frame_alloc_saved_regs</a> (this_frame);
<a name="l02879"></a>02879 
<a name="l02880"></a>02880   cache-&gt;prev_sp = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame, ARM_SP_REGNUM);
<a name="l02881"></a>02881 
<a name="l02882"></a>02882   <span class="keywordflow">return</span> cache;
<a name="l02883"></a>02883 }
<a name="l02884"></a>02884 
<a name="l02885"></a>02885 <span class="comment">/* Our frame ID for a stub frame is the current SP and LR.  */</span>
<a name="l02886"></a>02886 
<a name="l02887"></a>02887 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l02888"></a>02888 arm_stub_this_id (<span class="keyword">struct</span> frame_info *this_frame,
<a name="l02889"></a>02889                   <span class="keywordtype">void</span> **this_cache,
<a name="l02890"></a>02890                   <span class="keyword">struct</span> <a class="code" href="structframe__id.html">frame_id</a> *this_id)
<a name="l02891"></a>02891 {
<a name="l02892"></a>02892   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02893"></a>02893 
<a name="l02894"></a>02894   <span class="keywordflow">if</span> (*this_cache == NULL)
<a name="l02895"></a>02895     *this_cache = arm_make_stub_cache (this_frame);
<a name="l02896"></a>02896   cache = *this_cache;
<a name="l02897"></a>02897 
<a name="l02898"></a>02898   *this_id = <a class="code" href="frame_8c.html#a7f32da6ddc275b4684c301448d891f5b">frame_id_build</a> (cache-&gt;prev_sp, <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame));
<a name="l02899"></a>02899 }
<a name="l02900"></a>02900 
<a name="l02901"></a>02901 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l02902"></a>02902 arm_stub_unwind_sniffer (<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structframe__unwind.html">frame_unwind</a> *<span class="keyword">self</span>,
<a name="l02903"></a>02903                          <span class="keyword">struct</span> frame_info *this_frame,
<a name="l02904"></a>02904                          <span class="keywordtype">void</span> **this_prologue_cache)
<a name="l02905"></a>02905 {
<a name="l02906"></a>02906   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr_in_block;
<a name="l02907"></a>02907   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> <a class="code" href="go32-nat_8c.html#a36fb645a916cd19d79712e75c47b8d03">dummy</a>[4];
<a name="l02908"></a>02908 
<a name="l02909"></a>02909   addr_in_block = <a class="code" href="frame_8c.html#a9035a35b7470b669f9bafee9c3961559">get_frame_address_in_block</a> (this_frame);
<a name="l02910"></a>02910   <span class="keywordflow">if</span> (in_plt_section (addr_in_block)
<a name="l02911"></a>02911       <span class="comment">/* We also use the stub winder if the target memory is unreadable</span>
<a name="l02912"></a>02912 <span class="comment">         to avoid having the prologue unwinder trying to read it.  */</span>
<a name="l02913"></a>02913       || <a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (<a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame), dummy, 4) != 0)
<a name="l02914"></a>02914     <span class="keywordflow">return</span> 1;
<a name="l02915"></a>02915 
<a name="l02916"></a>02916   <span class="keywordflow">return</span> 0;
<a name="l02917"></a>02917 }
<a name="l02918"></a>02918 
<a name="l02919"></a><a class="code" href="arm-tdep_8c.html#ab561ad90ce61cbc0a7fddc5affd87100">02919</a> <span class="keyword">struct </span><a class="code" href="structframe__unwind.html">frame_unwind</a> <a class="code" href="arm-tdep_8c.html#ab561ad90ce61cbc0a7fddc5affd87100">arm_stub_unwind</a> = {
<a name="l02920"></a>02920   <a class="code" href="frame_8h.html#a3ca2c0bc7578bf3d337e34b2c08a6c5faeb4f7fd6d9e397d1141feb133746637a">NORMAL_FRAME</a>,
<a name="l02921"></a>02921   <a class="code" href="frame-unwind_8c.html#aa950afe60921514574c6150f0821f05c">default_frame_unwind_stop_reason</a>,
<a name="l02922"></a>02922   arm_stub_this_id,
<a name="l02923"></a>02923   arm_prologue_prev_register,
<a name="l02924"></a>02924   NULL,
<a name="l02925"></a>02925   arm_stub_unwind_sniffer
<a name="l02926"></a>02926 };
<a name="l02927"></a>02927 
<a name="l02928"></a>02928 <span class="comment">/* Put here the code to store, into CACHE-&gt;saved_regs, the addresses</span>
<a name="l02929"></a>02929 <span class="comment">   of the saved registers of frame described by THIS_FRAME.  CACHE is</span>
<a name="l02930"></a>02930 <span class="comment">   returned.  */</span>
<a name="l02931"></a>02931 
<a name="l02932"></a>02932 <span class="keyword">static</span> <span class="keyword">struct </span>arm_prologue_cache *
<a name="l02933"></a>02933 arm_m_exception_cache (<span class="keyword">struct</span> frame_info *this_frame)
<a name="l02934"></a>02934 {
<a name="l02935"></a>02935   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame);
<a name="l02936"></a>02936   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l02937"></a>02937   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02938"></a>02938   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> unwound_sp;
<a name="l02939"></a>02939   <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> xpsr;
<a name="l02940"></a>02940 
<a name="l02941"></a>02941   cache = <a class="code" href="frame_8h.html#af9f5c3008a0d58374aa310c5c63af552">FRAME_OBSTACK_ZALLOC</a> (<span class="keyword">struct</span> arm_prologue_cache);
<a name="l02942"></a>02942   cache-&gt;saved_regs = <a class="code" href="trad-frame_8c.html#a6b21318e80642c2b5e38b983f27cecec">trad_frame_alloc_saved_regs</a> (this_frame);
<a name="l02943"></a>02943 
<a name="l02944"></a>02944   unwound_sp = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame,
<a name="l02945"></a>02945                                             ARM_SP_REGNUM);
<a name="l02946"></a>02946 
<a name="l02947"></a>02947   <span class="comment">/* The hardware saves eight 32-bit words, comprising xPSR,</span>
<a name="l02948"></a>02948 <span class="comment">     ReturnAddress, LR (R14), R12, R3, R2, R1, R0.  See details in</span>
<a name="l02949"></a>02949 <span class="comment">     &quot;B1.5.6 Exception entry behavior&quot; in</span>
<a name="l02950"></a>02950 <span class="comment">     &quot;ARMv7-M Architecture Reference Manual&quot;.  */</span>
<a name="l02951"></a>02951   cache-&gt;saved_regs[0].addr = unwound_sp;
<a name="l02952"></a>02952   cache-&gt;saved_regs[1].addr = unwound_sp + 4;
<a name="l02953"></a>02953   cache-&gt;saved_regs[2].addr = unwound_sp + 8;
<a name="l02954"></a>02954   cache-&gt;saved_regs[3].addr = unwound_sp + 12;
<a name="l02955"></a>02955   cache-&gt;saved_regs[12].addr = unwound_sp + 16;
<a name="l02956"></a>02956   cache-&gt;saved_regs[14].addr = unwound_sp + 20;
<a name="l02957"></a>02957   cache-&gt;saved_regs[15].addr = unwound_sp + 24;
<a name="l02958"></a>02958   cache-&gt;saved_regs[<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>].addr = unwound_sp + 28;
<a name="l02959"></a>02959 
<a name="l02960"></a>02960   <span class="comment">/* If bit 9 of the saved xPSR is set, then there is a four-byte</span>
<a name="l02961"></a>02961 <span class="comment">     aligner between the top of the 32-byte stack frame and the</span>
<a name="l02962"></a>02962 <span class="comment">     previous context&#39;s stack pointer.  */</span>
<a name="l02963"></a>02963   cache-&gt;prev_sp = unwound_sp + 32;
<a name="l02964"></a>02964   <span class="keywordflow">if</span> (<a class="code" href="corefile_8c.html#a699566bc75ae8b1b9a3a9963236845a8">safe_read_memory_integer</a> (unwound_sp + 28, 4, byte_order, &amp;xpsr)
<a name="l02965"></a>02965       &amp;&amp; (xpsr &amp; (1 &lt;&lt; 9)) != 0)
<a name="l02966"></a>02966     cache-&gt;prev_sp += 4;
<a name="l02967"></a>02967 
<a name="l02968"></a>02968   <span class="keywordflow">return</span> cache;
<a name="l02969"></a>02969 }
<a name="l02970"></a>02970 
<a name="l02971"></a>02971 <span class="comment">/* Implementation of function hook &#39;this_id&#39; in</span>
<a name="l02972"></a>02972 <span class="comment">   &#39;struct frame_uwnind&#39;.  */</span>
<a name="l02973"></a>02973 
<a name="l02974"></a>02974 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l02975"></a>02975 arm_m_exception_this_id (<span class="keyword">struct</span> frame_info *this_frame,
<a name="l02976"></a>02976                          <span class="keywordtype">void</span> **this_cache,
<a name="l02977"></a>02977                          <span class="keyword">struct</span> <a class="code" href="structframe__id.html">frame_id</a> *this_id)
<a name="l02978"></a>02978 {
<a name="l02979"></a>02979   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l02980"></a>02980 
<a name="l02981"></a>02981   <span class="keywordflow">if</span> (*this_cache == NULL)
<a name="l02982"></a>02982     *this_cache = arm_m_exception_cache (this_frame);
<a name="l02983"></a>02983   cache = *this_cache;
<a name="l02984"></a>02984 
<a name="l02985"></a>02985   <span class="comment">/* Our frame ID for a stub frame is the current SP and LR.  */</span>
<a name="l02986"></a>02986   *this_id = <a class="code" href="frame_8c.html#a7f32da6ddc275b4684c301448d891f5b">frame_id_build</a> (cache-&gt;prev_sp,
<a name="l02987"></a>02987                              <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame));
<a name="l02988"></a>02988 }
<a name="l02989"></a>02989 
<a name="l02990"></a>02990 <span class="comment">/* Implementation of function hook &#39;prev_register&#39; in</span>
<a name="l02991"></a>02991 <span class="comment">   &#39;struct frame_uwnind&#39;.  */</span>
<a name="l02992"></a>02992 
<a name="l02993"></a>02993 <span class="keyword">static</span> <span class="keyword">struct </span>value *
<a name="l02994"></a>02994 arm_m_exception_prev_register (<span class="keyword">struct</span> frame_info *this_frame,
<a name="l02995"></a>02995                                <span class="keywordtype">void</span> **this_cache,
<a name="l02996"></a>02996                                <span class="keywordtype">int</span> prev_regnum)
<a name="l02997"></a>02997 {
<a name="l02998"></a>02998   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame);
<a name="l02999"></a>02999   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l03000"></a>03000 
<a name="l03001"></a>03001   <span class="keywordflow">if</span> (*this_cache == NULL)
<a name="l03002"></a>03002     *this_cache = arm_m_exception_cache (this_frame);
<a name="l03003"></a>03003   cache = *this_cache;
<a name="l03004"></a>03004 
<a name="l03005"></a>03005   <span class="comment">/* The value was already reconstructed into PREV_SP.  */</span>
<a name="l03006"></a>03006   <span class="keywordflow">if</span> (prev_regnum == ARM_SP_REGNUM)
<a name="l03007"></a>03007     <span class="keywordflow">return</span> <a class="code" href="frame-unwind_8c.html#ac7df103c9cdd8847accaa5752e4f52ea">frame_unwind_got_constant</a> (this_frame, prev_regnum,
<a name="l03008"></a>03008                                       cache-&gt;prev_sp);
<a name="l03009"></a>03009 
<a name="l03010"></a>03010   <span class="keywordflow">return</span> <a class="code" href="trad-frame_8c.html#a942094830577eeb218e28c3c84452d59">trad_frame_get_prev_register</a> (this_frame, cache-&gt;saved_regs,
<a name="l03011"></a>03011                                        prev_regnum);
<a name="l03012"></a>03012 }
<a name="l03013"></a>03013 
<a name="l03014"></a>03014 <span class="comment">/* Implementation of function hook &#39;sniffer&#39; in</span>
<a name="l03015"></a>03015 <span class="comment">   &#39;struct frame_uwnind&#39;.  */</span>
<a name="l03016"></a>03016 
<a name="l03017"></a>03017 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03018"></a>03018 arm_m_exception_unwind_sniffer (<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structframe__unwind.html">frame_unwind</a> *<span class="keyword">self</span>,
<a name="l03019"></a>03019                                 <span class="keyword">struct</span> frame_info *this_frame,
<a name="l03020"></a>03020                                 <span class="keywordtype">void</span> **this_prologue_cache)
<a name="l03021"></a>03021 {
<a name="l03022"></a>03022   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> this_pc = <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame);
<a name="l03023"></a>03023 
<a name="l03024"></a>03024   <span class="comment">/* No need to check is_m; this sniffer is only registered for</span>
<a name="l03025"></a>03025 <span class="comment">     M-profile architectures.  */</span>
<a name="l03026"></a>03026 
<a name="l03027"></a>03027   <span class="comment">/* Exception frames return to one of these magic PCs.  Other values</span>
<a name="l03028"></a>03028 <span class="comment">     are not defined as of v7-M.  See details in &quot;B1.5.8 Exception</span>
<a name="l03029"></a>03029 <span class="comment">     return behavior&quot; in &quot;ARMv7-M Architecture Reference Manual&quot;.  */</span>
<a name="l03030"></a>03030   <span class="keywordflow">if</span> (this_pc == 0xfffffff1 || this_pc == 0xfffffff9
<a name="l03031"></a>03031       || this_pc == 0xfffffffd)
<a name="l03032"></a>03032     <span class="keywordflow">return</span> 1;
<a name="l03033"></a>03033 
<a name="l03034"></a>03034   <span class="keywordflow">return</span> 0;
<a name="l03035"></a>03035 }
<a name="l03036"></a>03036 
<a name="l03037"></a>03037 <span class="comment">/* Frame unwinder for M-profile exceptions.  */</span>
<a name="l03038"></a>03038 
<a name="l03039"></a><a class="code" href="arm-tdep_8c.html#a2714e5cc91ad7d01846a9ea706803b39">03039</a> <span class="keyword">struct </span><a class="code" href="structframe__unwind.html">frame_unwind</a> <a class="code" href="arm-tdep_8c.html#a2714e5cc91ad7d01846a9ea706803b39">arm_m_exception_unwind</a> =
<a name="l03040"></a>03040 {
<a name="l03041"></a>03041   <a class="code" href="frame_8h.html#a3ca2c0bc7578bf3d337e34b2c08a6c5fab5e81cbdc78e85afc7451a04b596914e">SIGTRAMP_FRAME</a>,
<a name="l03042"></a>03042   <a class="code" href="frame-unwind_8c.html#aa950afe60921514574c6150f0821f05c">default_frame_unwind_stop_reason</a>,
<a name="l03043"></a>03043   arm_m_exception_this_id,
<a name="l03044"></a>03044   arm_m_exception_prev_register,
<a name="l03045"></a>03045   NULL,
<a name="l03046"></a>03046   arm_m_exception_unwind_sniffer
<a name="l03047"></a>03047 };
<a name="l03048"></a>03048 
<a name="l03049"></a>03049 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l03050"></a>03050 arm_normal_frame_base (<span class="keyword">struct</span> frame_info *this_frame, <span class="keywordtype">void</span> **this_cache)
<a name="l03051"></a>03051 {
<a name="l03052"></a>03052   <span class="keyword">struct </span>arm_prologue_cache *cache;
<a name="l03053"></a>03053 
<a name="l03054"></a>03054   <span class="keywordflow">if</span> (*this_cache == NULL)
<a name="l03055"></a>03055     *this_cache = arm_make_prologue_cache (this_frame);
<a name="l03056"></a>03056   cache = *this_cache;
<a name="l03057"></a>03057 
<a name="l03058"></a>03058   <span class="keywordflow">return</span> cache-&gt;prev_sp - cache-&gt;framesize;
<a name="l03059"></a>03059 }
<a name="l03060"></a>03060 
<a name="l03061"></a><a class="code" href="arm-tdep_8c.html#ac0e38d00c2c1b44ccbf37d2ea2441895">03061</a> <span class="keyword">struct </span><a class="code" href="structframe__base.html">frame_base</a> <a class="code" href="arm-tdep_8c.html#ac0e38d00c2c1b44ccbf37d2ea2441895">arm_normal_base</a> = {
<a name="l03062"></a>03062   &amp;<a class="code" href="arm-tdep_8c.html#a1d919ab18ac18d0e539bfbbb1d22b813">arm_prologue_unwind</a>,
<a name="l03063"></a>03063   arm_normal_frame_base,
<a name="l03064"></a>03064   arm_normal_frame_base,
<a name="l03065"></a>03065   arm_normal_frame_base
<a name="l03066"></a>03066 };
<a name="l03067"></a>03067 
<a name="l03068"></a>03068 <span class="comment">/* Assuming THIS_FRAME is a dummy, return the frame ID of that</span>
<a name="l03069"></a>03069 <span class="comment">   dummy frame.  The frame ID&#39;s base needs to match the TOS value</span>
<a name="l03070"></a>03070 <span class="comment">   saved by save_dummy_frame_tos() and returned from</span>
<a name="l03071"></a>03071 <span class="comment">   arm_push_dummy_call, and the PC needs to match the dummy frame&#39;s</span>
<a name="l03072"></a>03072 <span class="comment">   breakpoint.  */</span>
<a name="l03073"></a>03073 
<a name="l03074"></a>03074 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structframe__id.html">frame_id</a>
<a name="l03075"></a>03075 arm_dummy_id (struct gdbarch *gdbarch, <span class="keyword">struct </span>frame_info *this_frame)
<a name="l03076"></a>03076 {
<a name="l03077"></a>03077   <span class="keywordflow">return</span> <a class="code" href="frame_8c.html#a7f32da6ddc275b4684c301448d891f5b">frame_id_build</a> (<a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame,
<a name="l03078"></a>03078                                                       ARM_SP_REGNUM),
<a name="l03079"></a>03079                          <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (this_frame));
<a name="l03080"></a>03080 }
<a name="l03081"></a>03081 
<a name="l03082"></a>03082 <span class="comment">/* Given THIS_FRAME, find the previous frame&#39;s resume PC (which will</span>
<a name="l03083"></a>03083 <span class="comment">   be used to construct the previous frame&#39;s ID, after looking up the</span>
<a name="l03084"></a>03084 <span class="comment">   containing function).  */</span>
<a name="l03085"></a>03085 
<a name="l03086"></a>03086 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l03087"></a>03087 arm_unwind_pc (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> frame_info *this_frame)
<a name="l03088"></a>03088 {
<a name="l03089"></a>03089   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc;
<a name="l03090"></a>03090   pc = <a class="code" href="frame_8c.html#a294f6912118884550787fd59f2a08ff6">frame_unwind_register_unsigned</a> (this_frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>);
<a name="l03091"></a>03091   <span class="keywordflow">return</span> arm_addr_bits_remove (gdbarch, pc);
<a name="l03092"></a>03092 }
<a name="l03093"></a>03093 
<a name="l03094"></a>03094 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l03095"></a>03095 arm_unwind_sp (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> frame_info *this_frame)
<a name="l03096"></a>03096 {
<a name="l03097"></a>03097   <span class="keywordflow">return</span> <a class="code" href="frame_8c.html#a294f6912118884550787fd59f2a08ff6">frame_unwind_register_unsigned</a> (this_frame, ARM_SP_REGNUM);
<a name="l03098"></a>03098 }
<a name="l03099"></a>03099 
<a name="l03100"></a>03100 <span class="keyword">static</span> <span class="keyword">struct </span>value *
<a name="l03101"></a>03101 arm_dwarf2_prev_register (<span class="keyword">struct</span> frame_info *this_frame, <span class="keywordtype">void</span> **this_cache,
<a name="l03102"></a>03102                           <span class="keywordtype">int</span> <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>)
<a name="l03103"></a>03103 {
<a name="l03104"></a>03104   <span class="keyword">struct </span>gdbarch * gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (this_frame);
<a name="l03105"></a>03105   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> lr, cpsr;
<a name="l03106"></a>03106   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> t_bit = <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (gdbarch);
<a name="l03107"></a>03107 
<a name="l03108"></a>03108   <span class="keywordflow">switch</span> (regnum)
<a name="l03109"></a>03109     {
<a name="l03110"></a>03110     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>:
<a name="l03111"></a>03111       <span class="comment">/* The PC is normally copied from the return column, which</span>
<a name="l03112"></a>03112 <span class="comment">         describes saves of LR.  However, that version may have an</span>
<a name="l03113"></a>03113 <span class="comment">         extra bit set to indicate Thumb state.  The bit is not</span>
<a name="l03114"></a>03114 <span class="comment">         part of the PC.  */</span>
<a name="l03115"></a>03115       lr = <a class="code" href="frame_8c.html#a294f6912118884550787fd59f2a08ff6">frame_unwind_register_unsigned</a> (this_frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>);
<a name="l03116"></a>03116       <span class="keywordflow">return</span> <a class="code" href="frame-unwind_8c.html#ac7df103c9cdd8847accaa5752e4f52ea">frame_unwind_got_constant</a> (this_frame, regnum,
<a name="l03117"></a>03117                                         arm_addr_bits_remove (gdbarch, lr));
<a name="l03118"></a>03118 
<a name="l03119"></a>03119     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>:
<a name="l03120"></a>03120       <span class="comment">/* Reconstruct the T bit; see arm_prologue_prev_register for details.  */</span>
<a name="l03121"></a>03121       cpsr = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (this_frame, regnum);
<a name="l03122"></a>03122       lr = <a class="code" href="frame_8c.html#a294f6912118884550787fd59f2a08ff6">frame_unwind_register_unsigned</a> (this_frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>);
<a name="l03123"></a>03123       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a71af00619da0a9a58fe114120b1fdc26">IS_THUMB_ADDR</a> (lr))
<a name="l03124"></a>03124         cpsr |= t_bit;
<a name="l03125"></a>03125       <span class="keywordflow">else</span>
<a name="l03126"></a>03126         cpsr &amp;= ~t_bit;
<a name="l03127"></a>03127       <span class="keywordflow">return</span> <a class="code" href="frame-unwind_8c.html#ac7df103c9cdd8847accaa5752e4f52ea">frame_unwind_got_constant</a> (this_frame, regnum, cpsr);
<a name="l03128"></a>03128 
<a name="l03129"></a>03129     <span class="keywordflow">default</span>:
<a name="l03130"></a>03130       <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l03131"></a>03131                       <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Unexpected register %d&quot;</span>), regnum);
<a name="l03132"></a>03132     }
<a name="l03133"></a>03133 }
<a name="l03134"></a>03134 
<a name="l03135"></a>03135 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l03136"></a>03136 arm_dwarf2_frame_init_reg (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">int</span> regnum,
<a name="l03137"></a>03137                            <span class="keyword">struct</span> <a class="code" href="structdwarf2__frame__state__reg.html">dwarf2_frame_state_reg</a> *reg,
<a name="l03138"></a>03138                            <span class="keyword">struct</span> frame_info *this_frame)
<a name="l03139"></a>03139 {
<a name="l03140"></a>03140   <span class="keywordflow">switch</span> (regnum)
<a name="l03141"></a>03141     {
<a name="l03142"></a>03142     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>:
<a name="l03143"></a>03143     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>:
<a name="l03144"></a>03144       reg-&gt;<a class="code" href="structdwarf2__frame__state__reg.html#a7e41a3dc58552db7d15a52d1c8d896e6">how</a> = <a class="code" href="dwarf2-frame_8h.html#af4ee6f839eb1316c9d6b1d4ef2b171c9a963499177d62710f5a6307b38919f95d">DWARF2_FRAME_REG_FN</a>;
<a name="l03145"></a>03145       reg-&gt;<a class="code" href="structdwarf2__frame__state__reg.html#af642156668824cfed6073750ee0cc19e">loc</a>.<a class="code" href="structdwarf2__frame__state__reg.html#a31378e679497efd7d8a83fabf9d57fa6">fn</a> = arm_dwarf2_prev_register;
<a name="l03146"></a>03146       <span class="keywordflow">break</span>;
<a name="l03147"></a>03147     <span class="keywordflow">case</span> ARM_SP_REGNUM:
<a name="l03148"></a>03148       reg-&gt;<a class="code" href="structdwarf2__frame__state__reg.html#a7e41a3dc58552db7d15a52d1c8d896e6">how</a> = <a class="code" href="dwarf2-frame_8h.html#af4ee6f839eb1316c9d6b1d4ef2b171c9aec7e1b9b75d0f5231ae82868d659c2fa">DWARF2_FRAME_REG_CFA</a>;
<a name="l03149"></a>03149       <span class="keywordflow">break</span>;
<a name="l03150"></a>03150     }
<a name="l03151"></a>03151 }
<a name="l03152"></a>03152 
<a name="l03153"></a>03153 <span class="comment">/* Return true if we are in the function&#39;s epilogue, i.e. after the</span>
<a name="l03154"></a>03154 <span class="comment">   instruction that destroyed the function&#39;s stack frame.  */</span>
<a name="l03155"></a>03155 
<a name="l03156"></a>03156 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03157"></a>03157 thumb_in_function_epilogue_p (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l03158"></a>03158 {
<a name="l03159"></a>03159   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l03160"></a>03160   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> insn, insn2;
<a name="l03161"></a>03161   <span class="keywordtype">int</span> found_return = 0, found_stack_adjust = 0;
<a name="l03162"></a>03162   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> func_start, func_end;
<a name="l03163"></a>03163   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> scan_pc;
<a name="l03164"></a>03164   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[4];
<a name="l03165"></a>03165 
<a name="l03166"></a>03166   <span class="keywordflow">if</span> (!<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (pc, NULL, &amp;func_start, &amp;func_end))
<a name="l03167"></a>03167     <span class="keywordflow">return</span> 0;
<a name="l03168"></a>03168 
<a name="l03169"></a>03169   <span class="comment">/* The epilogue is a sequence of instructions along the following lines:</span>
<a name="l03170"></a>03170 <span class="comment"></span>
<a name="l03171"></a>03171 <span class="comment">    - add stack frame size to SP or FP</span>
<a name="l03172"></a>03172 <span class="comment">    - [if frame pointer used] restore SP from FP</span>
<a name="l03173"></a>03173 <span class="comment">    - restore registers from SP [may include PC]</span>
<a name="l03174"></a>03174 <span class="comment">    - a return-type instruction [if PC wasn&#39;t already restored]</span>
<a name="l03175"></a>03175 <span class="comment"></span>
<a name="l03176"></a>03176 <span class="comment">    In a first pass, we scan forward from the current PC and verify the</span>
<a name="l03177"></a>03177 <span class="comment">    instructions we find as compatible with this sequence, ending in a</span>
<a name="l03178"></a>03178 <span class="comment">    return instruction.</span>
<a name="l03179"></a>03179 <span class="comment"></span>
<a name="l03180"></a>03180 <span class="comment">    However, this is not sufficient to distinguish indirect function calls</span>
<a name="l03181"></a>03181 <span class="comment">    within a function from indirect tail calls in the epilogue in some cases.</span>
<a name="l03182"></a>03182 <span class="comment">    Therefore, if we didn&#39;t already find any SP-changing instruction during</span>
<a name="l03183"></a>03183 <span class="comment">    forward scan, we add a backward scanning heuristic to ensure we actually</span>
<a name="l03184"></a>03184 <span class="comment">    are in the epilogue.  */</span>
<a name="l03185"></a>03185 
<a name="l03186"></a>03186   scan_pc = pc;
<a name="l03187"></a>03187   <span class="keywordflow">while</span> (scan_pc &lt; func_end &amp;&amp; !found_return)
<a name="l03188"></a>03188     {
<a name="l03189"></a>03189       <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (scan_pc, buf, 2))
<a name="l03190"></a>03190         <span class="keywordflow">break</span>;
<a name="l03191"></a>03191 
<a name="l03192"></a>03192       scan_pc += 2;
<a name="l03193"></a>03193       insn = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, 2, byte_order_for_code);
<a name="l03194"></a>03194 
<a name="l03195"></a>03195       <span class="keywordflow">if</span> ((insn &amp; 0xff80) == 0x4700)  <span class="comment">/* bx &lt;Rm&gt; */</span>
<a name="l03196"></a>03196         found_return = 1;
<a name="l03197"></a>03197       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0x46f7)  <span class="comment">/* mov pc, lr */</span>
<a name="l03198"></a>03198         found_return = 1;
<a name="l03199"></a>03199       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0x46bd)  <span class="comment">/* mov sp, r7 */</span>
<a name="l03200"></a>03200         found_stack_adjust = 1;
<a name="l03201"></a>03201       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xff00) == 0xb000)  <span class="comment">/* add sp, imm or sub sp, imm  */</span>
<a name="l03202"></a>03202         found_stack_adjust = 1;
<a name="l03203"></a>03203       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xfe00) == 0xbc00)  <span class="comment">/* pop &lt;registers&gt; */</span>
<a name="l03204"></a>03204         {
<a name="l03205"></a>03205           found_stack_adjust = 1;
<a name="l03206"></a>03206           <span class="keywordflow">if</span> (insn &amp; 0x0100)  <span class="comment">/* &lt;registers&gt; include PC.  */</span>
<a name="l03207"></a>03207             found_return = 1;
<a name="l03208"></a>03208         }
<a name="l03209"></a>03209       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (thumb_insn_size (insn) == 4)  <span class="comment">/* 32-bit Thumb-2 instruction */</span>
<a name="l03210"></a>03210         {
<a name="l03211"></a>03211           <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (scan_pc, buf, 2))
<a name="l03212"></a>03212             <span class="keywordflow">break</span>;
<a name="l03213"></a>03213 
<a name="l03214"></a>03214           scan_pc += 2;
<a name="l03215"></a>03215           insn2 = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, 2, byte_order_for_code);
<a name="l03216"></a>03216 
<a name="l03217"></a>03217           <span class="keywordflow">if</span> (insn == 0xe8bd)  <span class="comment">/* ldm.w sp!, &lt;registers&gt; */</span>
<a name="l03218"></a>03218             {
<a name="l03219"></a>03219               found_stack_adjust = 1;
<a name="l03220"></a>03220               <span class="keywordflow">if</span> (insn2 &amp; 0x8000)  <span class="comment">/* &lt;registers&gt; include PC.  */</span>
<a name="l03221"></a>03221                 found_return = 1;
<a name="l03222"></a>03222             }
<a name="l03223"></a>03223           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xf85d  <span class="comment">/* ldr.w &lt;Rt&gt;, [sp], #4 */</span>
<a name="l03224"></a>03224                    &amp;&amp; (insn2 &amp; 0x0fff) == 0x0b04)
<a name="l03225"></a>03225             {
<a name="l03226"></a>03226               found_stack_adjust = 1;
<a name="l03227"></a>03227               <span class="keywordflow">if</span> ((insn2 &amp; 0xf000) == 0xf000) <span class="comment">/* &lt;Rt&gt; is PC.  */</span>
<a name="l03228"></a>03228                 found_return = 1;
<a name="l03229"></a>03229             }
<a name="l03230"></a>03230           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffbf) == 0xecbd  <span class="comment">/* vldm sp!, &lt;list&gt; */</span>
<a name="l03231"></a>03231                    &amp;&amp; (insn2 &amp; 0x0e00) == 0x0a00)
<a name="l03232"></a>03232             found_stack_adjust = 1;
<a name="l03233"></a>03233           <span class="keywordflow">else</span>
<a name="l03234"></a>03234             <span class="keywordflow">break</span>;
<a name="l03235"></a>03235         }
<a name="l03236"></a>03236       <span class="keywordflow">else</span>
<a name="l03237"></a>03237         <span class="keywordflow">break</span>;
<a name="l03238"></a>03238     }
<a name="l03239"></a>03239 
<a name="l03240"></a>03240   <span class="keywordflow">if</span> (!found_return)
<a name="l03241"></a>03241     <span class="keywordflow">return</span> 0;
<a name="l03242"></a>03242 
<a name="l03243"></a>03243   <span class="comment">/* Since any instruction in the epilogue sequence, with the possible</span>
<a name="l03244"></a>03244 <span class="comment">     exception of return itself, updates the stack pointer, we need to</span>
<a name="l03245"></a>03245 <span class="comment">     scan backwards for at most one instruction.  Try either a 16-bit or</span>
<a name="l03246"></a>03246 <span class="comment">     a 32-bit instruction.  This is just a heuristic, so we do not worry</span>
<a name="l03247"></a>03247 <span class="comment">     too much about false positives.  */</span>
<a name="l03248"></a>03248 
<a name="l03249"></a>03249   <span class="keywordflow">if</span> (!found_stack_adjust)
<a name="l03250"></a>03250     {
<a name="l03251"></a>03251       <span class="keywordflow">if</span> (pc - 4 &lt; func_start)
<a name="l03252"></a>03252         <span class="keywordflow">return</span> 0;
<a name="l03253"></a>03253       <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (pc - 4, buf, 4))
<a name="l03254"></a>03254         <span class="keywordflow">return</span> 0;
<a name="l03255"></a>03255 
<a name="l03256"></a>03256       insn = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, 2, byte_order_for_code);
<a name="l03257"></a>03257       insn2 = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf + 2, 2, byte_order_for_code);
<a name="l03258"></a>03258 
<a name="l03259"></a>03259       <span class="keywordflow">if</span> (insn2 == 0x46bd)  <span class="comment">/* mov sp, r7 */</span>
<a name="l03260"></a>03260         found_stack_adjust = 1;
<a name="l03261"></a>03261       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn2 &amp; 0xff00) == 0xb000)  <span class="comment">/* add sp, imm or sub sp, imm  */</span>
<a name="l03262"></a>03262         found_stack_adjust = 1;
<a name="l03263"></a>03263       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn2 &amp; 0xff00) == 0xbc00)  <span class="comment">/* pop &lt;registers&gt; without PC */</span>
<a name="l03264"></a>03264         found_stack_adjust = 1;
<a name="l03265"></a>03265       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xe8bd)  <span class="comment">/* ldm.w sp!, &lt;registers&gt; */</span>
<a name="l03266"></a>03266         found_stack_adjust = 1;
<a name="l03267"></a>03267       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn == 0xf85d  <span class="comment">/* ldr.w &lt;Rt&gt;, [sp], #4 */</span>
<a name="l03268"></a>03268                &amp;&amp; (insn2 &amp; 0x0fff) == 0x0b04)
<a name="l03269"></a>03269         found_stack_adjust = 1;
<a name="l03270"></a>03270       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0xffbf) == 0xecbd  <span class="comment">/* vldm sp!, &lt;list&gt; */</span>
<a name="l03271"></a>03271                &amp;&amp; (insn2 &amp; 0x0e00) == 0x0a00)
<a name="l03272"></a>03272         found_stack_adjust = 1;
<a name="l03273"></a>03273     }
<a name="l03274"></a>03274 
<a name="l03275"></a>03275   <span class="keywordflow">return</span> found_stack_adjust;
<a name="l03276"></a>03276 }
<a name="l03277"></a>03277 
<a name="l03278"></a>03278 <span class="comment">/* Return true if we are in the function&#39;s epilogue, i.e. after the</span>
<a name="l03279"></a>03279 <span class="comment">   instruction that destroyed the function&#39;s stack frame.  */</span>
<a name="l03280"></a>03280 
<a name="l03281"></a>03281 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03282"></a>03282 arm_in_function_epilogue_p (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l03283"></a>03283 {
<a name="l03284"></a>03284   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l03285"></a>03285   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> insn;
<a name="l03286"></a>03286   <span class="keywordtype">int</span> found_return, found_stack_adjust;
<a name="l03287"></a>03287   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> func_start, func_end;
<a name="l03288"></a>03288 
<a name="l03289"></a>03289   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, pc))
<a name="l03290"></a>03290     <span class="keywordflow">return</span> thumb_in_function_epilogue_p (gdbarch, pc);
<a name="l03291"></a>03291 
<a name="l03292"></a>03292   <span class="keywordflow">if</span> (!<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (pc, NULL, &amp;func_start, &amp;func_end))
<a name="l03293"></a>03293     <span class="keywordflow">return</span> 0;
<a name="l03294"></a>03294 
<a name="l03295"></a>03295   <span class="comment">/* We are in the epilogue if the previous instruction was a stack</span>
<a name="l03296"></a>03296 <span class="comment">     adjustment and the next instruction is a possible return (bx, mov</span>
<a name="l03297"></a>03297 <span class="comment">     pc, or pop).  We could have to scan backwards to find the stack</span>
<a name="l03298"></a>03298 <span class="comment">     adjustment, or forwards to find the return, but this is a decent</span>
<a name="l03299"></a>03299 <span class="comment">     approximation.  First scan forwards.  */</span>
<a name="l03300"></a>03300 
<a name="l03301"></a>03301   found_return = 0;
<a name="l03302"></a>03302   insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 4, byte_order_for_code);
<a name="l03303"></a>03303   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 28, 31) != <a class="code" href="arm-tdep_8h.html#a55b51ae8efa9c75445ae457e8de4c88c">INST_NV</a>)
<a name="l03304"></a>03304     {
<a name="l03305"></a>03305       <span class="keywordflow">if</span> ((insn &amp; 0x0ffffff0) == 0x012fff10)
<a name="l03306"></a>03306         <span class="comment">/* BX.  */</span>
<a name="l03307"></a>03307         found_return = 1;
<a name="l03308"></a>03308       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0x0ffffff0) == 0x01a0f000)
<a name="l03309"></a>03309         <span class="comment">/* MOV PC.  */</span>
<a name="l03310"></a>03310         found_return = 1;
<a name="l03311"></a>03311       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0x0fff0000) == 0x08bd0000
<a name="l03312"></a>03312           &amp;&amp; (insn &amp; 0x0000c000) != 0)
<a name="l03313"></a>03313         <span class="comment">/* POP (LDMIA), including PC or LR.  */</span>
<a name="l03314"></a>03314         found_return = 1;
<a name="l03315"></a>03315     }
<a name="l03316"></a>03316 
<a name="l03317"></a>03317   <span class="keywordflow">if</span> (!found_return)
<a name="l03318"></a>03318     <span class="keywordflow">return</span> 0;
<a name="l03319"></a>03319 
<a name="l03320"></a>03320   <span class="comment">/* Scan backwards.  This is just a heuristic, so do not worry about</span>
<a name="l03321"></a>03321 <span class="comment">     false positives from mode changes.  */</span>
<a name="l03322"></a>03322 
<a name="l03323"></a>03323   <span class="keywordflow">if</span> (pc &lt; func_start + 4)
<a name="l03324"></a>03324     <span class="keywordflow">return</span> 0;
<a name="l03325"></a>03325 
<a name="l03326"></a>03326   found_stack_adjust = 0;
<a name="l03327"></a>03327   insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc - 4, 4, byte_order_for_code);
<a name="l03328"></a>03328   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 28, 31) != <a class="code" href="arm-tdep_8h.html#a55b51ae8efa9c75445ae457e8de4c88c">INST_NV</a>)
<a name="l03329"></a>03329     {
<a name="l03330"></a>03330       <span class="keywordflow">if</span> ((insn &amp; 0x0df0f000) == 0x0080d000)
<a name="l03331"></a>03331         <span class="comment">/* ADD SP (register or immediate).  */</span>
<a name="l03332"></a>03332         found_stack_adjust = 1;
<a name="l03333"></a>03333       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0x0df0f000) == 0x0040d000)
<a name="l03334"></a>03334         <span class="comment">/* SUB SP (register or immediate).  */</span>
<a name="l03335"></a>03335         found_stack_adjust = 1;
<a name="l03336"></a>03336       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0x0ffffff0) == 0x01a0d000)
<a name="l03337"></a>03337         <span class="comment">/* MOV SP.  */</span>
<a name="l03338"></a>03338         found_stack_adjust = 1;
<a name="l03339"></a>03339       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0x0fff0000) == 0x08bd0000)
<a name="l03340"></a>03340         <span class="comment">/* POP (LDMIA).  */</span>
<a name="l03341"></a>03341         found_stack_adjust = 1;
<a name="l03342"></a>03342       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((insn &amp; 0x0fff0000) == 0x049d0000)
<a name="l03343"></a>03343         <span class="comment">/* POP of a single register.  */</span>
<a name="l03344"></a>03344         found_stack_adjust = 1;
<a name="l03345"></a>03345     }
<a name="l03346"></a>03346 
<a name="l03347"></a>03347   <span class="keywordflow">if</span> (found_stack_adjust)
<a name="l03348"></a>03348     <span class="keywordflow">return</span> 1;
<a name="l03349"></a>03349 
<a name="l03350"></a>03350   <span class="keywordflow">return</span> 0;
<a name="l03351"></a>03351 }
<a name="l03352"></a>03352 
<a name="l03353"></a>03353 
<a name="l03354"></a>03354 <span class="comment">/* When arguments must be pushed onto the stack, they go on in reverse</span>
<a name="l03355"></a>03355 <span class="comment">   order.  The code below implements a FILO (stack) to do this.  */</span>
<a name="l03356"></a>03356 
<a name="l03357"></a>03357 <span class="keyword">struct </span>stack_item
<a name="l03358"></a>03358 {
<a name="l03359"></a>03359   <span class="keywordtype">int</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l03360"></a>03360   <span class="keyword">struct </span>stack_item *prev;
<a name="l03361"></a>03361   <span class="keywordtype">void</span> *data;
<a name="l03362"></a>03362 };
<a name="l03363"></a>03363 
<a name="l03364"></a>03364 <span class="keyword">static</span> <span class="keyword">struct </span>stack_item *
<a name="l03365"></a>03365 push_stack_item (<span class="keyword">struct</span> stack_item *prev, <span class="keyword">const</span> <span class="keywordtype">void</span> *contents, <span class="keywordtype">int</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>)
<a name="l03366"></a>03366 {
<a name="l03367"></a>03367   <span class="keyword">struct </span>stack_item *si;
<a name="l03368"></a>03368   si = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> (<span class="keyword">sizeof</span> (<span class="keyword">struct</span> stack_item));
<a name="l03369"></a>03369   si-&gt;data = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> (len);
<a name="l03370"></a>03370   si-&gt;len = <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l03371"></a>03371   si-&gt;prev = prev;
<a name="l03372"></a>03372   <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (si-&gt;data, contents, len);
<a name="l03373"></a>03373   <span class="keywordflow">return</span> si;
<a name="l03374"></a>03374 }
<a name="l03375"></a>03375 
<a name="l03376"></a>03376 <span class="keyword">static</span> <span class="keyword">struct </span>stack_item *
<a name="l03377"></a>03377 pop_stack_item (<span class="keyword">struct</span> stack_item *si)
<a name="l03378"></a>03378 {
<a name="l03379"></a>03379   <span class="keyword">struct </span>stack_item *dead = si;
<a name="l03380"></a>03380   si = si-&gt;prev;
<a name="l03381"></a>03381   <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (dead-&gt;data);
<a name="l03382"></a>03382   <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (dead);
<a name="l03383"></a>03383   <span class="keywordflow">return</span> si;
<a name="l03384"></a>03384 }
<a name="l03385"></a>03385 
<a name="l03386"></a>03386 
<a name="l03387"></a>03387 <span class="comment">/* Return the alignment (in bytes) of the given type.  */</span>
<a name="l03388"></a>03388 
<a name="l03389"></a>03389 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03390"></a>03390 arm_type_align (<span class="keyword">struct</span> <a class="code" href="structtype.html">type</a> *t)
<a name="l03391"></a>03391 {
<a name="l03392"></a>03392   <span class="keywordtype">int</span> n;
<a name="l03393"></a>03393   <span class="keywordtype">int</span> align;
<a name="l03394"></a>03394   <span class="keywordtype">int</span> falign;
<a name="l03395"></a>03395 
<a name="l03396"></a>03396   t = <a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (t);
<a name="l03397"></a>03397   <span class="keywordflow">switch</span> (<a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (t))
<a name="l03398"></a>03398     {
<a name="l03399"></a>03399     <span class="keywordflow">default</span>:
<a name="l03400"></a>03400       <span class="comment">/* Should never happen.  */</span>
<a name="l03401"></a>03401       <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;unknown type alignment&quot;</span>));
<a name="l03402"></a>03402       <span class="keywordflow">return</span> 4;
<a name="l03403"></a>03403 
<a name="l03404"></a>03404     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1a639160f3e3a2f9f7ac55255942c581">TYPE_CODE_PTR</a>:
<a name="l03405"></a>03405     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1afbc1e8f69012b205070a3b5eac7217">TYPE_CODE_ENUM</a>:
<a name="l03406"></a>03406     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a7071a71840688811b992838bb09d0ddd">TYPE_CODE_INT</a>:
<a name="l03407"></a>03407     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a98f3aa25f923ee0cd1d009e77b0a551a">TYPE_CODE_FLT</a>:
<a name="l03408"></a>03408     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a216bf69a8ff9dd9c986dab10f4fe6894">TYPE_CODE_SET</a>:
<a name="l03409"></a>03409     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a31cf8189b076711e63dea04c1136bafe">TYPE_CODE_RANGE</a>:
<a name="l03410"></a>03410     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a476430709e5a251f7e0f8e3fb48a713f">TYPE_CODE_REF</a>:
<a name="l03411"></a>03411     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462ae991dd7ea70631f3e1b67a1a75020b5f">TYPE_CODE_CHAR</a>:
<a name="l03412"></a>03412     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462afbf0aa0241df408e1017ae7ff8e6798c">TYPE_CODE_BOOL</a>:
<a name="l03413"></a>03413       <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t);
<a name="l03414"></a>03414 
<a name="l03415"></a>03415     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a00c795b43d1a39f57d3e222385f14fc0">TYPE_CODE_ARRAY</a>:
<a name="l03416"></a>03416     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462ad8de4d143b624cd2bcab740a51a04658">TYPE_CODE_COMPLEX</a>:
<a name="l03417"></a>03417       <span class="comment">/* TODO: What about vector types?  */</span>
<a name="l03418"></a>03418       <span class="keywordflow">return</span> arm_type_align (<a class="code" href="gdbtypes_8h.html#a87a33d723acd28a033e63c4297c6c916">TYPE_TARGET_TYPE</a> (t));
<a name="l03419"></a>03419 
<a name="l03420"></a>03420     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462af3b3fc76f66c95e12946c0ef84409365">TYPE_CODE_STRUCT</a>:
<a name="l03421"></a>03421     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a8c3218d2f780665395d57dcd4d909191">TYPE_CODE_UNION</a>:
<a name="l03422"></a>03422       align = 1;
<a name="l03423"></a>03423       <span class="keywordflow">for</span> (n = 0; n &lt; <a class="code" href="gdbtypes_8h.html#a2872fd7f60b18f9cf1ed3227fc4441cd">TYPE_NFIELDS</a> (t); n++)
<a name="l03424"></a>03424         {
<a name="l03425"></a>03425           falign = arm_type_align (<a class="code" href="gdbtypes_8h.html#a57f5958d4f2803d1e17748bcfa9c23c3">TYPE_FIELD_TYPE</a> (t, n));
<a name="l03426"></a>03426           <span class="keywordflow">if</span> (falign &gt; align)
<a name="l03427"></a>03427             align = falign;
<a name="l03428"></a>03428         }
<a name="l03429"></a>03429       <span class="keywordflow">return</span> align;
<a name="l03430"></a>03430     }
<a name="l03431"></a>03431 }
<a name="l03432"></a>03432 
<a name="l03433"></a>03433 <span class="comment">/* Possible base types for a candidate for passing and returning in</span>
<a name="l03434"></a>03434 <span class="comment">   VFP registers.  */</span>
<a name="l03435"></a>03435 
<a name="l03436"></a><a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">03436</a> <span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a>
<a name="l03437"></a>03437 {
<a name="l03438"></a><a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca182a368b5bffe7f48921b0796f7573d3">03438</a>   <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca182a368b5bffe7f48921b0796f7573d3">VFP_CPRC_UNKNOWN</a>,
<a name="l03439"></a><a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94caeeb9f7957b2d7e1965ddb21b2c1413b1">03439</a>   <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94caeeb9f7957b2d7e1965ddb21b2c1413b1">VFP_CPRC_SINGLE</a>,
<a name="l03440"></a><a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca69cc4c37cbec849e2c50363bb157902b">03440</a>   <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca69cc4c37cbec849e2c50363bb157902b">VFP_CPRC_DOUBLE</a>,
<a name="l03441"></a><a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca581bff71c2e940ce683dfbd28227bcfa">03441</a>   <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca581bff71c2e940ce683dfbd28227bcfa">VFP_CPRC_VEC64</a>,
<a name="l03442"></a><a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca8fbb4685ded74a69dc75c0e4a8d27403">03442</a>   <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca8fbb4685ded74a69dc75c0e4a8d27403">VFP_CPRC_VEC128</a>
<a name="l03443"></a>03443 };
<a name="l03444"></a>03444 
<a name="l03445"></a>03445 <span class="comment">/* The length of one element of base type B.  */</span>
<a name="l03446"></a>03446 
<a name="l03447"></a>03447 <span class="keyword">static</span> <span class="keywordtype">unsigned</span>
<a name="l03448"></a>03448 arm_vfp_cprc_unit_length (<span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a> b)
<a name="l03449"></a>03449 {
<a name="l03450"></a>03450   <span class="keywordflow">switch</span> (b)
<a name="l03451"></a>03451     {
<a name="l03452"></a>03452     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94caeeb9f7957b2d7e1965ddb21b2c1413b1">VFP_CPRC_SINGLE</a>:
<a name="l03453"></a>03453       <span class="keywordflow">return</span> 4;
<a name="l03454"></a>03454     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca69cc4c37cbec849e2c50363bb157902b">VFP_CPRC_DOUBLE</a>:
<a name="l03455"></a>03455       <span class="keywordflow">return</span> 8;
<a name="l03456"></a>03456     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca581bff71c2e940ce683dfbd28227bcfa">VFP_CPRC_VEC64</a>:
<a name="l03457"></a>03457       <span class="keywordflow">return</span> 8;
<a name="l03458"></a>03458     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca8fbb4685ded74a69dc75c0e4a8d27403">VFP_CPRC_VEC128</a>:
<a name="l03459"></a>03459       <span class="keywordflow">return</span> 16;
<a name="l03460"></a>03460     <span class="keywordflow">default</span>:
<a name="l03461"></a>03461       <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid VFP CPRC type: %d.&quot;</span>),
<a name="l03462"></a>03462                       (<span class="keywordtype">int</span>) b);
<a name="l03463"></a>03463     }
<a name="l03464"></a>03464 }
<a name="l03465"></a>03465 
<a name="l03466"></a>03466 <span class="comment">/* The character (&#39;s&#39;, &#39;d&#39; or &#39;q&#39;) for the type of VFP register used</span>
<a name="l03467"></a>03467 <span class="comment">   for passing base type B.  */</span>
<a name="l03468"></a>03468 
<a name="l03469"></a>03469 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03470"></a>03470 arm_vfp_cprc_reg_char (<span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a> b)
<a name="l03471"></a>03471 {
<a name="l03472"></a>03472   <span class="keywordflow">switch</span> (b)
<a name="l03473"></a>03473     {
<a name="l03474"></a>03474     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94caeeb9f7957b2d7e1965ddb21b2c1413b1">VFP_CPRC_SINGLE</a>:
<a name="l03475"></a>03475       <span class="keywordflow">return</span> <span class="charliteral">&#39;s&#39;</span>;
<a name="l03476"></a>03476     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca69cc4c37cbec849e2c50363bb157902b">VFP_CPRC_DOUBLE</a>:
<a name="l03477"></a>03477       <span class="keywordflow">return</span> <span class="charliteral">&#39;d&#39;</span>;
<a name="l03478"></a>03478     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca581bff71c2e940ce683dfbd28227bcfa">VFP_CPRC_VEC64</a>:
<a name="l03479"></a>03479       <span class="keywordflow">return</span> <span class="charliteral">&#39;d&#39;</span>;
<a name="l03480"></a>03480     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca8fbb4685ded74a69dc75c0e4a8d27403">VFP_CPRC_VEC128</a>:
<a name="l03481"></a>03481       <span class="keywordflow">return</span> <span class="charliteral">&#39;q&#39;</span>;
<a name="l03482"></a>03482     <span class="keywordflow">default</span>:
<a name="l03483"></a>03483       <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid VFP CPRC type: %d.&quot;</span>),
<a name="l03484"></a>03484                       (<span class="keywordtype">int</span>) b);
<a name="l03485"></a>03485     }
<a name="l03486"></a>03486 }
<a name="l03487"></a>03487 
<a name="l03488"></a>03488 <span class="comment">/* Determine whether T may be part of a candidate for passing and</span>
<a name="l03489"></a>03489 <span class="comment">   returning in VFP registers, ignoring the limit on the total number</span>
<a name="l03490"></a>03490 <span class="comment">   of components.  If *BASE_TYPE is VFP_CPRC_UNKNOWN, set it to the</span>
<a name="l03491"></a>03491 <span class="comment">   classification of the first valid component found; if it is not</span>
<a name="l03492"></a>03492 <span class="comment">   VFP_CPRC_UNKNOWN, all components must have the same classification</span>
<a name="l03493"></a>03493 <span class="comment">   as *BASE_TYPE.  If it is found that T contains a type not permitted</span>
<a name="l03494"></a>03494 <span class="comment">   for passing and returning in VFP registers, a type differently</span>
<a name="l03495"></a>03495 <span class="comment">   classified from *BASE_TYPE, or two types differently classified</span>
<a name="l03496"></a>03496 <span class="comment">   from each other, return -1, otherwise return the total number of</span>
<a name="l03497"></a>03497 <span class="comment">   base-type elements found (possibly 0 in an empty structure or</span>
<a name="l03498"></a>03498 <span class="comment">   array).  Vectors and complex types are not currently supported,</span>
<a name="l03499"></a>03499 <span class="comment">   matching the generic AAPCS support.  */</span>
<a name="l03500"></a>03500 
<a name="l03501"></a>03501 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03502"></a>03502 arm_vfp_cprc_sub_candidate (<span class="keyword">struct</span> <a class="code" href="structtype.html">type</a> *t,
<a name="l03503"></a>03503                             <span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a> *base_type)
<a name="l03504"></a>03504 {
<a name="l03505"></a>03505   t = <a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (t);
<a name="l03506"></a>03506   <span class="keywordflow">switch</span> (<a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (t))
<a name="l03507"></a>03507     {
<a name="l03508"></a>03508     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a98f3aa25f923ee0cd1d009e77b0a551a">TYPE_CODE_FLT</a>:
<a name="l03509"></a>03509       <span class="keywordflow">switch</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t))
<a name="l03510"></a>03510         {
<a name="l03511"></a>03511         <span class="keywordflow">case</span> 4:
<a name="l03512"></a>03512           <span class="keywordflow">if</span> (*base_type == <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca182a368b5bffe7f48921b0796f7573d3">VFP_CPRC_UNKNOWN</a>)
<a name="l03513"></a>03513             *base_type = <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94caeeb9f7957b2d7e1965ddb21b2c1413b1">VFP_CPRC_SINGLE</a>;
<a name="l03514"></a>03514           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (*base_type != <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94caeeb9f7957b2d7e1965ddb21b2c1413b1">VFP_CPRC_SINGLE</a>)
<a name="l03515"></a>03515             <span class="keywordflow">return</span> -1;
<a name="l03516"></a>03516           <span class="keywordflow">return</span> 1;
<a name="l03517"></a>03517 
<a name="l03518"></a>03518         <span class="keywordflow">case</span> 8:
<a name="l03519"></a>03519           <span class="keywordflow">if</span> (*base_type == <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca182a368b5bffe7f48921b0796f7573d3">VFP_CPRC_UNKNOWN</a>)
<a name="l03520"></a>03520             *base_type = <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca69cc4c37cbec849e2c50363bb157902b">VFP_CPRC_DOUBLE</a>;
<a name="l03521"></a>03521           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (*base_type != <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca69cc4c37cbec849e2c50363bb157902b">VFP_CPRC_DOUBLE</a>)
<a name="l03522"></a>03522             <span class="keywordflow">return</span> -1;
<a name="l03523"></a>03523           <span class="keywordflow">return</span> 1;
<a name="l03524"></a>03524 
<a name="l03525"></a>03525         <span class="keywordflow">default</span>:
<a name="l03526"></a>03526           <span class="keywordflow">return</span> -1;
<a name="l03527"></a>03527         }
<a name="l03528"></a>03528       <span class="keywordflow">break</span>;
<a name="l03529"></a>03529 
<a name="l03530"></a>03530     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a00c795b43d1a39f57d3e222385f14fc0">TYPE_CODE_ARRAY</a>:
<a name="l03531"></a>03531       {
<a name="l03532"></a>03532         <span class="keywordtype">int</span> count;
<a name="l03533"></a>03533         <span class="keywordtype">unsigned</span> unitlen;
<a name="l03534"></a>03534         count = arm_vfp_cprc_sub_candidate (<a class="code" href="gdbtypes_8h.html#a87a33d723acd28a033e63c4297c6c916">TYPE_TARGET_TYPE</a> (t), base_type);
<a name="l03535"></a>03535         <span class="keywordflow">if</span> (count == -1)
<a name="l03536"></a>03536           <span class="keywordflow">return</span> -1;
<a name="l03537"></a>03537         <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t) == 0)
<a name="l03538"></a>03538           {
<a name="l03539"></a>03539             <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (count == 0);
<a name="l03540"></a>03540             <span class="keywordflow">return</span> 0;
<a name="l03541"></a>03541           }
<a name="l03542"></a>03542         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (count == 0)
<a name="l03543"></a>03543           <span class="keywordflow">return</span> -1;
<a name="l03544"></a>03544         unitlen = arm_vfp_cprc_unit_length (*base_type);
<a name="l03545"></a>03545         <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> ((<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t) % unitlen) == 0);
<a name="l03546"></a>03546         <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t) / unitlen;
<a name="l03547"></a>03547       }
<a name="l03548"></a>03548       <span class="keywordflow">break</span>;
<a name="l03549"></a>03549 
<a name="l03550"></a>03550     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462af3b3fc76f66c95e12946c0ef84409365">TYPE_CODE_STRUCT</a>:
<a name="l03551"></a>03551       {
<a name="l03552"></a>03552         <span class="keywordtype">int</span> count = 0;
<a name="l03553"></a>03553         <span class="keywordtype">unsigned</span> unitlen;
<a name="l03554"></a>03554         <span class="keywordtype">int</span> i;
<a name="l03555"></a>03555         <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="gdbtypes_8h.html#a2872fd7f60b18f9cf1ed3227fc4441cd">TYPE_NFIELDS</a> (t); i++)
<a name="l03556"></a>03556           {
<a name="l03557"></a>03557             <span class="keywordtype">int</span> sub_count = arm_vfp_cprc_sub_candidate (<a class="code" href="gdbtypes_8h.html#a57f5958d4f2803d1e17748bcfa9c23c3">TYPE_FIELD_TYPE</a> (t, i),
<a name="l03558"></a>03558                                                         base_type);
<a name="l03559"></a>03559             <span class="keywordflow">if</span> (sub_count == -1)
<a name="l03560"></a>03560               <span class="keywordflow">return</span> -1;
<a name="l03561"></a>03561             count += sub_count;
<a name="l03562"></a>03562           }
<a name="l03563"></a>03563         <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t) == 0)
<a name="l03564"></a>03564           {
<a name="l03565"></a>03565             <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (count == 0);
<a name="l03566"></a>03566             <span class="keywordflow">return</span> 0;
<a name="l03567"></a>03567           }
<a name="l03568"></a>03568         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (count == 0)
<a name="l03569"></a>03569           <span class="keywordflow">return</span> -1;
<a name="l03570"></a>03570         unitlen = arm_vfp_cprc_unit_length (*base_type);
<a name="l03571"></a>03571         <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t) != unitlen * count)
<a name="l03572"></a>03572           <span class="keywordflow">return</span> -1;
<a name="l03573"></a>03573         <span class="keywordflow">return</span> count;
<a name="l03574"></a>03574       }
<a name="l03575"></a>03575 
<a name="l03576"></a>03576     <span class="keywordflow">case</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a8c3218d2f780665395d57dcd4d909191">TYPE_CODE_UNION</a>:
<a name="l03577"></a>03577       {
<a name="l03578"></a>03578         <span class="keywordtype">int</span> count = 0;
<a name="l03579"></a>03579         <span class="keywordtype">unsigned</span> unitlen;
<a name="l03580"></a>03580         <span class="keywordtype">int</span> i;
<a name="l03581"></a>03581         <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="gdbtypes_8h.html#a2872fd7f60b18f9cf1ed3227fc4441cd">TYPE_NFIELDS</a> (t); i++)
<a name="l03582"></a>03582           {
<a name="l03583"></a>03583             <span class="keywordtype">int</span> sub_count = arm_vfp_cprc_sub_candidate (<a class="code" href="gdbtypes_8h.html#a57f5958d4f2803d1e17748bcfa9c23c3">TYPE_FIELD_TYPE</a> (t, i),
<a name="l03584"></a>03584                                                         base_type);
<a name="l03585"></a>03585             <span class="keywordflow">if</span> (sub_count == -1)
<a name="l03586"></a>03586               <span class="keywordflow">return</span> -1;
<a name="l03587"></a>03587             count = (count &gt; sub_count ? count : sub_count);
<a name="l03588"></a>03588           }
<a name="l03589"></a>03589         <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t) == 0)
<a name="l03590"></a>03590           {
<a name="l03591"></a>03591             <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (count == 0);
<a name="l03592"></a>03592             <span class="keywordflow">return</span> 0;
<a name="l03593"></a>03593           }
<a name="l03594"></a>03594         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (count == 0)
<a name="l03595"></a>03595           <span class="keywordflow">return</span> -1;
<a name="l03596"></a>03596         unitlen = arm_vfp_cprc_unit_length (*base_type);
<a name="l03597"></a>03597         <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (t) != unitlen * count)
<a name="l03598"></a>03598           <span class="keywordflow">return</span> -1;
<a name="l03599"></a>03599         <span class="keywordflow">return</span> count;
<a name="l03600"></a>03600       }
<a name="l03601"></a>03601 
<a name="l03602"></a>03602     <span class="keywordflow">default</span>:
<a name="l03603"></a>03603       <span class="keywordflow">break</span>;
<a name="l03604"></a>03604     }
<a name="l03605"></a>03605 
<a name="l03606"></a>03606   <span class="keywordflow">return</span> -1;
<a name="l03607"></a>03607 }
<a name="l03608"></a>03608 
<a name="l03609"></a>03609 <span class="comment">/* Determine whether T is a VFP co-processor register candidate (CPRC)</span>
<a name="l03610"></a>03610 <span class="comment">   if passed to or returned from a non-variadic function with the VFP</span>
<a name="l03611"></a>03611 <span class="comment">   ABI in effect.  Return 1 if it is, 0 otherwise.  If it is, set</span>
<a name="l03612"></a>03612 <span class="comment">   *BASE_TYPE to the base type for T and *COUNT to the number of</span>
<a name="l03613"></a>03613 <span class="comment">   elements of that base type before returning.  */</span>
<a name="l03614"></a>03614 
<a name="l03615"></a>03615 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03616"></a>03616 arm_vfp_call_candidate (<span class="keyword">struct</span> <a class="code" href="structtype.html">type</a> *t, <span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a> *base_type,
<a name="l03617"></a>03617                         <span class="keywordtype">int</span> *count)
<a name="l03618"></a>03618 {
<a name="l03619"></a>03619   <span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a> b = <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94ca182a368b5bffe7f48921b0796f7573d3">VFP_CPRC_UNKNOWN</a>;
<a name="l03620"></a>03620   <span class="keywordtype">int</span> c = arm_vfp_cprc_sub_candidate (t, &amp;b);
<a name="l03621"></a>03621   <span class="keywordflow">if</span> (c &lt;= 0 || c &gt; 4)
<a name="l03622"></a>03622     <span class="keywordflow">return</span> 0;
<a name="l03623"></a>03623   *base_type = b;
<a name="l03624"></a>03624   *count = c;
<a name="l03625"></a>03625   <span class="keywordflow">return</span> 1;
<a name="l03626"></a>03626 }
<a name="l03627"></a>03627 
<a name="l03628"></a>03628 <span class="comment">/* Return 1 if the VFP ABI should be used for passing arguments to and</span>
<a name="l03629"></a>03629 <span class="comment">   returning values from a function of type FUNC_TYPE, 0</span>
<a name="l03630"></a>03630 <span class="comment">   otherwise.  */</span>
<a name="l03631"></a>03631 
<a name="l03632"></a>03632 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l03633"></a>03633 arm_vfp_abi_for_function (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> <a class="code" href="structtype.html">type</a> *<a class="code" href="structfunc__type.html">func_type</a>)
<a name="l03634"></a>03634 {
<a name="l03635"></a>03635   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l03636"></a>03636   <span class="comment">/* Variadic functions always use the base ABI.  Assume that functions</span>
<a name="l03637"></a>03637 <span class="comment">     without debug info are not variadic.  */</span>
<a name="l03638"></a>03638   <span class="keywordflow">if</span> (func_type &amp;&amp; <a class="code" href="gdbtypes_8h.html#ac64534be7706a7ed40f5b2de42df4371">TYPE_VARARGS</a> (<a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (func_type)))
<a name="l03639"></a>03639     <span class="keywordflow">return</span> 0;
<a name="l03640"></a>03640   <span class="comment">/* The VFP ABI is only supported as a variant of AAPCS.  */</span>
<a name="l03641"></a>03641   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a> != <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca3eda474c622aa5a9947544ca5f49f234">ARM_ABI_AAPCS</a>)
<a name="l03642"></a>03642     <span class="keywordflow">return</span> 0;
<a name="l03643"></a>03643   <span class="keywordflow">return</span> <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch)-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a> == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7eac8ae5ae1622bd2002287a653d3e2e631">ARM_FLOAT_VFP</a>;
<a name="l03644"></a>03644 }
<a name="l03645"></a>03645 
<a name="l03646"></a>03646 <span class="comment">/* We currently only support passing parameters in integer registers, which</span>
<a name="l03647"></a>03647 <span class="comment">   conforms with GCC&#39;s default model, and VFP argument passing following</span>
<a name="l03648"></a>03648 <span class="comment">   the VFP variant of AAPCS.  Several other variants exist and</span>
<a name="l03649"></a>03649 <span class="comment">   we should probably support some of them based on the selected ABI.  */</span>
<a name="l03650"></a>03650 
<a name="l03651"></a>03651 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l03652"></a>03652 arm_push_dummy_call (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> value *<span class="keyword">function</span>,
<a name="l03653"></a>03653                      <span class="keyword">struct</span> regcache *regcache, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> bp_addr, <span class="keywordtype">int</span> nargs,
<a name="l03654"></a>03654                      <span class="keyword">struct</span> value **args, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> <a class="code" href="structgdbarch__tdep.html#a6c9a3fc3be4039b5ccd626c50ebcb2fd">sp</a>, <span class="keywordtype">int</span> <a class="code" href="arm-tdep_8h.html#aabb639d85dec2f973451bb1e7b6d1be8">struct_return</a>,
<a name="l03655"></a>03655                      <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> struct_addr)
<a name="l03656"></a>03656 {
<a name="l03657"></a>03657   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l03658"></a>03658   <span class="keywordtype">int</span> argnum;
<a name="l03659"></a>03659   <span class="keywordtype">int</span> argreg;
<a name="l03660"></a>03660   <span class="keywordtype">int</span> nstack;
<a name="l03661"></a>03661   <span class="keyword">struct </span>stack_item *si = NULL;
<a name="l03662"></a>03662   <span class="keywordtype">int</span> use_vfp_abi;
<a name="l03663"></a>03663   <span class="keyword">struct </span><a class="code" href="structtype.html">type</a> *ftype;
<a name="l03664"></a>03664   <span class="keywordtype">unsigned</span> vfp_regs_free = (1 &lt;&lt; 16) - 1;
<a name="l03665"></a>03665 
<a name="l03666"></a>03666   <span class="comment">/* Determine the type of this function and whether the VFP ABI</span>
<a name="l03667"></a>03667 <span class="comment">     applies.  */</span>
<a name="l03668"></a>03668   ftype = <a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (<a class="code" href="value_8c.html#a263a4c0bee0b0df41074b952d3c121d0">value_type</a> (<span class="keyword">function</span>));
<a name="l03669"></a>03669   <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (ftype) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1a639160f3e3a2f9f7ac55255942c581">TYPE_CODE_PTR</a>)
<a name="l03670"></a>03670     ftype = <a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (<a class="code" href="gdbtypes_8h.html#a87a33d723acd28a033e63c4297c6c916">TYPE_TARGET_TYPE</a> (ftype));
<a name="l03671"></a>03671   use_vfp_abi = arm_vfp_abi_for_function (gdbarch, ftype);
<a name="l03672"></a>03672 
<a name="l03673"></a>03673   <span class="comment">/* Set the return address.  For the ARM, the return breakpoint is</span>
<a name="l03674"></a>03674 <span class="comment">     always at BP_ADDR.  */</span>
<a name="l03675"></a>03675   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, bp_addr))
<a name="l03676"></a>03676     bp_addr |= 1;
<a name="l03677"></a>03677   <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regcache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>, bp_addr);
<a name="l03678"></a>03678 
<a name="l03679"></a>03679   <span class="comment">/* Walk through the list of args and determine how large a temporary</span>
<a name="l03680"></a>03680 <span class="comment">     stack is required.  Need to take care here as structs may be</span>
<a name="l03681"></a>03681 <span class="comment">     passed on the stack, and we have to push them.  */</span>
<a name="l03682"></a>03682   nstack = 0;
<a name="l03683"></a>03683 
<a name="l03684"></a>03684   argreg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>;
<a name="l03685"></a>03685   nstack = 0;
<a name="l03686"></a>03686 
<a name="l03687"></a>03687   <span class="comment">/* The struct_return pointer occupies the first parameter</span>
<a name="l03688"></a>03688 <span class="comment">     passing register.  */</span>
<a name="l03689"></a>03689   <span class="keywordflow">if</span> (struct_return)
<a name="l03690"></a>03690     {
<a name="l03691"></a>03691       <span class="keywordflow">if</span> (arm_debug)
<a name="l03692"></a>03692         <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;struct return in %s = %s\n&quot;</span>,
<a name="l03693"></a>03693                             <a class="code" href="gdbarch_8c.html#a86c0cf41eb88c54e943cd80e79af36e5">gdbarch_register_name</a> (gdbarch, argreg),
<a name="l03694"></a>03694                             <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (gdbarch, struct_addr));
<a name="l03695"></a>03695       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regcache, argreg, struct_addr);
<a name="l03696"></a>03696       argreg++;
<a name="l03697"></a>03697     }
<a name="l03698"></a>03698 
<a name="l03699"></a>03699   <span class="keywordflow">for</span> (argnum = 0; argnum &lt; nargs; argnum++)
<a name="l03700"></a>03700     {
<a name="l03701"></a>03701       <span class="keywordtype">int</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l03702"></a>03702       <span class="keyword">struct </span><a class="code" href="structtype.html">type</a> *arg_type;
<a name="l03703"></a>03703       <span class="keyword">struct </span><a class="code" href="structtype.html">type</a> *target_type;
<a name="l03704"></a>03704       <span class="keyword">enum</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462">type_code</a> typecode;
<a name="l03705"></a>03705       <span class="keyword">const</span> bfd_byte *val;
<a name="l03706"></a>03706       <span class="keywordtype">int</span> align;
<a name="l03707"></a>03707       <span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a> vfp_base_type;
<a name="l03708"></a>03708       <span class="keywordtype">int</span> vfp_base_count;
<a name="l03709"></a>03709       <span class="keywordtype">int</span> may_use_core_reg = 1;
<a name="l03710"></a>03710 
<a name="l03711"></a>03711       arg_type = <a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (<a class="code" href="value_8c.html#a263a4c0bee0b0df41074b952d3c121d0">value_type</a> (args[argnum]));
<a name="l03712"></a>03712       len = <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (arg_type);
<a name="l03713"></a>03713       target_type = <a class="code" href="gdbtypes_8h.html#a87a33d723acd28a033e63c4297c6c916">TYPE_TARGET_TYPE</a> (arg_type);
<a name="l03714"></a>03714       typecode = <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (arg_type);
<a name="l03715"></a>03715       val = <a class="code" href="value_8c.html#ad41a6de8fde15c01e1ffabb603c4f108">value_contents</a> (args[argnum]);
<a name="l03716"></a>03716 
<a name="l03717"></a>03717       align = arm_type_align (arg_type);
<a name="l03718"></a>03718       <span class="comment">/* Round alignment up to a whole number of words.  */</span>
<a name="l03719"></a>03719       align = (align + <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> - 1) &amp; ~(<a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> - 1);
<a name="l03720"></a>03720       <span class="comment">/* Different ABIs have different maximum alignments.  */</span>
<a name="l03721"></a>03721       <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a> == <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>)
<a name="l03722"></a>03722         {
<a name="l03723"></a>03723           <span class="comment">/* The APCS ABI only requires word alignment.  */</span>
<a name="l03724"></a>03724           align = <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l03725"></a>03725         }
<a name="l03726"></a>03726       <span class="keywordflow">else</span>
<a name="l03727"></a>03727         {
<a name="l03728"></a>03728           <span class="comment">/* The AAPCS requires at most doubleword alignment.  */</span>
<a name="l03729"></a>03729           <span class="keywordflow">if</span> (align &gt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> * 2)
<a name="l03730"></a>03730             align = <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> * 2;
<a name="l03731"></a>03731         }
<a name="l03732"></a>03732 
<a name="l03733"></a>03733       <span class="keywordflow">if</span> (use_vfp_abi
<a name="l03734"></a>03734           &amp;&amp; arm_vfp_call_candidate (arg_type, &amp;vfp_base_type,
<a name="l03735"></a>03735                                      &amp;vfp_base_count))
<a name="l03736"></a>03736         {
<a name="l03737"></a>03737           <span class="keywordtype">int</span> regno;
<a name="l03738"></a>03738           <span class="keywordtype">int</span> unit_length;
<a name="l03739"></a>03739           <span class="keywordtype">int</span> shift;
<a name="l03740"></a>03740           <span class="keywordtype">unsigned</span> mask;
<a name="l03741"></a>03741 
<a name="l03742"></a>03742           <span class="comment">/* Because this is a CPRC it cannot go in a core register or</span>
<a name="l03743"></a>03743 <span class="comment">             cause a core register to be skipped for alignment.</span>
<a name="l03744"></a>03744 <span class="comment">             Either it goes in VFP registers and the rest of this loop</span>
<a name="l03745"></a>03745 <span class="comment">             iteration is skipped for this argument, or it goes on the</span>
<a name="l03746"></a>03746 <span class="comment">             stack (and the stack alignment code is correct for this</span>
<a name="l03747"></a>03747 <span class="comment">             case).  */</span>
<a name="l03748"></a>03748           may_use_core_reg = 0;
<a name="l03749"></a>03749 
<a name="l03750"></a>03750           unit_length = arm_vfp_cprc_unit_length (vfp_base_type);
<a name="l03751"></a>03751           shift = unit_length / 4;
<a name="l03752"></a>03752           mask = (1 &lt;&lt; (shift * vfp_base_count)) - 1;
<a name="l03753"></a>03753           <span class="keywordflow">for</span> (regno = 0; regno &lt; 16; regno += shift)
<a name="l03754"></a>03754             <span class="keywordflow">if</span> (((vfp_regs_free &gt;&gt; regno) &amp; mask) == mask)
<a name="l03755"></a>03755               <span class="keywordflow">break</span>;
<a name="l03756"></a>03756 
<a name="l03757"></a>03757           <span class="keywordflow">if</span> (regno &lt; 16)
<a name="l03758"></a>03758             {
<a name="l03759"></a>03759               <span class="keywordtype">int</span> reg_char;
<a name="l03760"></a>03760               <span class="keywordtype">int</span> reg_scaled;
<a name="l03761"></a>03761               <span class="keywordtype">int</span> i;
<a name="l03762"></a>03762 
<a name="l03763"></a>03763               vfp_regs_free &amp;= ~(mask &lt;&lt; regno);
<a name="l03764"></a>03764               reg_scaled = regno / shift;
<a name="l03765"></a>03765               reg_char = arm_vfp_cprc_reg_char (vfp_base_type);
<a name="l03766"></a>03766               <span class="keywordflow">for</span> (i = 0; i &lt; vfp_base_count; i++)
<a name="l03767"></a>03767                 {
<a name="l03768"></a>03768                   <span class="keywordtype">char</span> name_buf[4];
<a name="l03769"></a>03769                   <span class="keywordtype">int</span> <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>;
<a name="l03770"></a>03770                   <span class="keywordflow">if</span> (reg_char == <span class="charliteral">&#39;q&#39;</span>)
<a name="l03771"></a>03771                     arm_neon_quad_write (gdbarch, regcache, reg_scaled + i,
<a name="l03772"></a>03772                                          val + i * unit_length);
<a name="l03773"></a>03773                   <span class="keywordflow">else</span>
<a name="l03774"></a>03774                     {
<a name="l03775"></a>03775                       <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;%c%d&quot;</span>,
<a name="l03776"></a>03776                                  reg_char, reg_scaled + i);
<a name="l03777"></a>03777                       regnum = <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l03778"></a>03778                                                             strlen (name_buf));
<a name="l03779"></a>03779                       <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regcache, regnum,
<a name="l03780"></a>03780                                              val + i * unit_length);
<a name="l03781"></a>03781                     }
<a name="l03782"></a>03782                 }
<a name="l03783"></a>03783               <span class="keywordflow">continue</span>;
<a name="l03784"></a>03784             }
<a name="l03785"></a>03785           <span class="keywordflow">else</span>
<a name="l03786"></a>03786             {
<a name="l03787"></a>03787               <span class="comment">/* This CPRC could not go in VFP registers, so all VFP</span>
<a name="l03788"></a>03788 <span class="comment">                 registers are now marked as used.  */</span>
<a name="l03789"></a>03789               vfp_regs_free = 0;
<a name="l03790"></a>03790             }
<a name="l03791"></a>03791         }
<a name="l03792"></a>03792 
<a name="l03793"></a>03793       <span class="comment">/* Push stack padding for dowubleword alignment.  */</span>
<a name="l03794"></a>03794       <span class="keywordflow">if</span> (nstack &amp; (align - 1))
<a name="l03795"></a>03795         {
<a name="l03796"></a>03796           si = push_stack_item (si, val, <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>);
<a name="l03797"></a>03797           nstack += <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l03798"></a>03798         }
<a name="l03799"></a>03799       
<a name="l03800"></a>03800       <span class="comment">/* Doubleword aligned quantities must go in even register pairs.  */</span>
<a name="l03801"></a>03801       <span class="keywordflow">if</span> (may_use_core_reg
<a name="l03802"></a>03802           &amp;&amp; argreg &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39ad089c297550d2a3b3bb86781af0f9774">ARM_LAST_ARG_REGNUM</a>
<a name="l03803"></a>03803           &amp;&amp; align &gt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>
<a name="l03804"></a>03804           &amp;&amp; argreg &amp; 1)
<a name="l03805"></a>03805         argreg++;
<a name="l03806"></a>03806 
<a name="l03807"></a>03807       <span class="comment">/* If the argument is a pointer to a function, and it is a</span>
<a name="l03808"></a>03808 <span class="comment">         Thumb function, create a LOCAL copy of the value and set</span>
<a name="l03809"></a>03809 <span class="comment">         the THUMB bit in it.  */</span>
<a name="l03810"></a>03810       <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1a639160f3e3a2f9f7ac55255942c581">TYPE_CODE_PTR</a> == typecode
<a name="l03811"></a>03811           &amp;&amp; target_type != NULL
<a name="l03812"></a>03812           &amp;&amp; <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a4b6327934915849a4e96eef151fe312b">TYPE_CODE_FUNC</a> == <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (<a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (target_type)))
<a name="l03813"></a>03813         {
<a name="l03814"></a>03814           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> regval = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (val, len, byte_order);
<a name="l03815"></a>03815           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, regval))
<a name="l03816"></a>03816             {
<a name="l03817"></a>03817               bfd_byte *copy = alloca (len);
<a name="l03818"></a>03818               <a class="code" href="defs_8h.html#ad11c013c83c64d9d0ee2e4bdeb1fb62d">store_unsigned_integer</a> (copy, len, byte_order,
<a name="l03819"></a>03819                                       <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (regval));
<a name="l03820"></a>03820               val = copy;
<a name="l03821"></a>03821             }
<a name="l03822"></a>03822         }
<a name="l03823"></a>03823 
<a name="l03824"></a>03824       <span class="comment">/* Copy the argument to general registers or the stack in</span>
<a name="l03825"></a>03825 <span class="comment">         register-sized pieces.  Large arguments are split between</span>
<a name="l03826"></a>03826 <span class="comment">         registers and stack.  */</span>
<a name="l03827"></a>03827       <span class="keywordflow">while</span> (len &gt; 0)
<a name="l03828"></a>03828         {
<a name="l03829"></a>03829           <span class="keywordtype">int</span> partial_len = len &lt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> ? len : <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l03830"></a>03830 
<a name="l03831"></a>03831           <span class="keywordflow">if</span> (may_use_core_reg &amp;&amp; argreg &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39ad089c297550d2a3b3bb86781af0f9774">ARM_LAST_ARG_REGNUM</a>)
<a name="l03832"></a>03832             {
<a name="l03833"></a>03833               <span class="comment">/* The argument is being passed in a general purpose</span>
<a name="l03834"></a>03834 <span class="comment">                 register.  */</span>
<a name="l03835"></a>03835               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> regval
<a name="l03836"></a>03836                 = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (val, partial_len, byte_order);
<a name="l03837"></a>03837               <span class="keywordflow">if</span> (byte_order == BFD_ENDIAN_BIG)
<a name="l03838"></a>03838                 regval &lt;&lt;= (<a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> - partial_len) * 8;
<a name="l03839"></a>03839               <span class="keywordflow">if</span> (arm_debug)
<a name="l03840"></a>03840                 <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;arg %d in %s = 0x%s\n&quot;</span>,
<a name="l03841"></a>03841                                     argnum,
<a name="l03842"></a>03842                                     <a class="code" href="gdbarch_8c.html#a86c0cf41eb88c54e943cd80e79af36e5">gdbarch_register_name</a>
<a name="l03843"></a>03843                                       (gdbarch, argreg),
<a name="l03844"></a>03844                                     <a class="code" href="utils_8c.html#a74449c9bb8c40997e79f44a3c2db935c">phex</a> (regval, <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>));
<a name="l03845"></a>03845               <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regcache, argreg, regval);
<a name="l03846"></a>03846               argreg++;
<a name="l03847"></a>03847             }
<a name="l03848"></a>03848           <span class="keywordflow">else</span>
<a name="l03849"></a>03849             {
<a name="l03850"></a>03850               <span class="comment">/* Push the arguments onto the stack.  */</span>
<a name="l03851"></a>03851               <span class="keywordflow">if</span> (arm_debug)
<a name="l03852"></a>03852                 <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;arg %d @ sp + %d\n&quot;</span>,
<a name="l03853"></a>03853                                     argnum, nstack);
<a name="l03854"></a>03854               si = push_stack_item (si, val, <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>);
<a name="l03855"></a>03855               nstack += <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l03856"></a>03856             }
<a name="l03857"></a>03857               
<a name="l03858"></a>03858           len -= partial_len;
<a name="l03859"></a>03859           val += partial_len;
<a name="l03860"></a>03860         }
<a name="l03861"></a>03861     }
<a name="l03862"></a>03862   <span class="comment">/* If we have an odd number of words to push, then decrement the stack</span>
<a name="l03863"></a>03863 <span class="comment">     by one word now, so first stack argument will be dword aligned.  */</span>
<a name="l03864"></a>03864   <span class="keywordflow">if</span> (nstack &amp; 4)
<a name="l03865"></a>03865     sp -= 4;
<a name="l03866"></a>03866 
<a name="l03867"></a>03867   <span class="keywordflow">while</span> (si)
<a name="l03868"></a>03868     {
<a name="l03869"></a>03869       sp -= si-&gt;len;
<a name="l03870"></a>03870       <a class="code" href="corefile_8c.html#a05c568c157071d9349667fab589228e5">write_memory</a> (sp, si-&gt;data, si-&gt;len);
<a name="l03871"></a>03871       si = pop_stack_item (si);
<a name="l03872"></a>03872     }
<a name="l03873"></a>03873 
<a name="l03874"></a>03874   <span class="comment">/* Finally, update teh SP register.  */</span>
<a name="l03875"></a>03875   <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regcache, ARM_SP_REGNUM, sp);
<a name="l03876"></a>03876 
<a name="l03877"></a>03877   <span class="keywordflow">return</span> sp;
<a name="l03878"></a>03878 }
<a name="l03879"></a>03879 
<a name="l03880"></a>03880 
<a name="l03881"></a>03881 <span class="comment">/* Always align the frame to an 8-byte boundary.  This is required on</span>
<a name="l03882"></a>03882 <span class="comment">   some platforms and harmless on the rest.  */</span>
<a name="l03883"></a>03883 
<a name="l03884"></a>03884 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l03885"></a>03885 arm_frame_align (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> sp)
<a name="l03886"></a>03886 {
<a name="l03887"></a>03887   <span class="comment">/* Align the stack to eight bytes.  */</span>
<a name="l03888"></a>03888   <span class="keywordflow">return</span> sp &amp; ~ (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) 7;
<a name="l03889"></a>03889 }
<a name="l03890"></a>03890 
<a name="l03891"></a>03891 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l03892"></a>03892 print_fpu_flags (<span class="keywordtype">int</span> <a class="code" href="solib-som_8c.html#a555096840020c318e34b205419e98cca">flags</a>)
<a name="l03893"></a>03893 {
<a name="l03894"></a>03894   <span class="keywordflow">if</span> (flags &amp; (1 &lt;&lt; 0))
<a name="l03895"></a>03895     fputs (<span class="stringliteral">&quot;IVO &quot;</span>, stdout);
<a name="l03896"></a>03896   <span class="keywordflow">if</span> (flags &amp; (1 &lt;&lt; 1))
<a name="l03897"></a>03897     fputs (<span class="stringliteral">&quot;DVZ &quot;</span>, stdout);
<a name="l03898"></a>03898   <span class="keywordflow">if</span> (flags &amp; (1 &lt;&lt; 2))
<a name="l03899"></a>03899     fputs (<span class="stringliteral">&quot;OFL &quot;</span>, stdout);
<a name="l03900"></a>03900   <span class="keywordflow">if</span> (flags &amp; (1 &lt;&lt; 3))
<a name="l03901"></a>03901     fputs (<span class="stringliteral">&quot;UFL &quot;</span>, stdout);
<a name="l03902"></a>03902   <span class="keywordflow">if</span> (flags &amp; (1 &lt;&lt; 4))
<a name="l03903"></a>03903     fputs (<span class="stringliteral">&quot;INX &quot;</span>, stdout);
<a name="l03904"></a>03904   putchar (<span class="charliteral">&#39;\n&#39;</span>);
<a name="l03905"></a>03905 }
<a name="l03906"></a>03906 
<a name="l03907"></a>03907 <span class="comment">/* Print interesting information about the floating point processor</span>
<a name="l03908"></a>03908 <span class="comment">   (if present) or emulator.  */</span>
<a name="l03909"></a>03909 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l03910"></a>03910 arm_print_float_info (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> ui_file *file,
<a name="l03911"></a>03911                       <span class="keyword">struct</span> frame_info *frame, <span class="keyword">const</span> <span class="keywordtype">char</span> *args)
<a name="l03912"></a>03912 {
<a name="l03913"></a>03913   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a> = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, ARM_FPS_REGNUM);
<a name="l03914"></a>03914   <span class="keywordtype">int</span> <a class="code" href="structtype.html">type</a>;
<a name="l03915"></a>03915 
<a name="l03916"></a>03916   type = (status &gt;&gt; 24) &amp; 127;
<a name="l03917"></a>03917   <span class="keywordflow">if</span> (status &amp; (1 &lt;&lt; 31))
<a name="l03918"></a>03918     printf (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Hardware FPU type %d\n&quot;</span>), type);
<a name="l03919"></a>03919   <span class="keywordflow">else</span>
<a name="l03920"></a>03920     printf (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Software FPU type %d\n&quot;</span>), type);
<a name="l03921"></a>03921   <span class="comment">/* i18n: [floating point unit] mask */</span>
<a name="l03922"></a>03922   fputs (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;mask: &quot;</span>), stdout);
<a name="l03923"></a>03923   print_fpu_flags (status &gt;&gt; 16);
<a name="l03924"></a>03924   <span class="comment">/* i18n: [floating point unit] flags */</span>
<a name="l03925"></a>03925   fputs (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;flags: &quot;</span>), stdout);
<a name="l03926"></a>03926   print_fpu_flags (status);
<a name="l03927"></a>03927 }
<a name="l03928"></a>03928 
<a name="l03929"></a>03929 <span class="comment">/* Construct the ARM extended floating point type.  */</span>
<a name="l03930"></a>03930 <span class="keyword">static</span> <span class="keyword">struct </span>type *
<a name="l03931"></a>03931 arm_ext_type (<span class="keyword">struct</span> gdbarch *gdbarch)
<a name="l03932"></a>03932 {
<a name="l03933"></a>03933   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l03934"></a>03934 
<a name="l03935"></a>03935   <span class="keywordflow">if</span> (!tdep-&gt;<a class="code" href="structgdbarch__tdep.html#aee5f084b1f5fc3b251c03258673b63d3">arm_ext_type</a>)
<a name="l03936"></a>03936     tdep-&gt;<a class="code" href="structgdbarch__tdep.html#aee5f084b1f5fc3b251c03258673b63d3">arm_ext_type</a>
<a name="l03937"></a>03937       = <a class="code" href="gdbtypes_8c.html#a793ccf335a07069a67a654084cd4a513">arch_float_type</a> (gdbarch, -1, <span class="stringliteral">&quot;builtin_type_arm_ext&quot;</span>,
<a name="l03938"></a>03938                          <a class="code" href="gdbtypes_8c.html#afda5ec50efe91294b790b39d029e2b7f">floatformats_arm_ext</a>);
<a name="l03939"></a>03939 
<a name="l03940"></a>03940   <span class="keywordflow">return</span> tdep-&gt;<a class="code" href="structgdbarch__tdep.html#aee5f084b1f5fc3b251c03258673b63d3">arm_ext_type</a>;
<a name="l03941"></a>03941 }
<a name="l03942"></a>03942 
<a name="l03943"></a>03943 <span class="keyword">static</span> <span class="keyword">struct </span>type *
<a name="l03944"></a>03944 arm_neon_double_type (<span class="keyword">struct</span> gdbarch *gdbarch)
<a name="l03945"></a>03945 {
<a name="l03946"></a>03946   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l03947"></a>03947 
<a name="l03948"></a>03948   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a031ef0116757dc761805be65566d8178">neon_double_type</a> == NULL)
<a name="l03949"></a>03949     {
<a name="l03950"></a>03950       <span class="keyword">struct </span>type *t, *elem;
<a name="l03951"></a>03951 
<a name="l03952"></a>03952       t = <a class="code" href="gdbtypes_8c.html#a3e82e9d618c11c61cbae9b89d00efc1b">arch_composite_type</a> (gdbarch, <span class="stringliteral">&quot;__gdb_builtin_type_neon_d&quot;</span>,
<a name="l03953"></a>03953                                <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a8c3218d2f780665395d57dcd4d909191">TYPE_CODE_UNION</a>);
<a name="l03954"></a>03954       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#ad57a1250e3b718be55d3810f484bdc3a">builtin_uint8</a>;
<a name="l03955"></a>03955       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u8&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 8));
<a name="l03956"></a>03956       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a2278f4cd3362bed6087abfb78d6fb1bd">builtin_uint16</a>;
<a name="l03957"></a>03957       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u16&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 4));
<a name="l03958"></a>03958       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a7d0cf7d4e93c3cd2f1b744a18fa23b80">builtin_uint32</a>;
<a name="l03959"></a>03959       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u32&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 2));
<a name="l03960"></a>03960       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a82b181ebbb2bdb20e94beafeb3497674">builtin_uint64</a>;
<a name="l03961"></a>03961       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u64&quot;</span>, elem);
<a name="l03962"></a>03962       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#af44abaec1868fa0a34efaab02a436d6a">builtin_float</a>;
<a name="l03963"></a>03963       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;f32&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 2));
<a name="l03964"></a>03964       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a29f1e28c1aa70321c4c7d4094f672b57">builtin_double</a>;
<a name="l03965"></a>03965       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;f64&quot;</span>, elem);
<a name="l03966"></a>03966 
<a name="l03967"></a>03967       <a class="code" href="gdbtypes_8h.html#a68a23253bcb233221400208f4c21c406">TYPE_VECTOR</a> (t) = 1;
<a name="l03968"></a>03968       <a class="code" href="gdbtypes_8h.html#a60f6434779617e9ff9c60121ceb25015">TYPE_NAME</a> (t) = <span class="stringliteral">&quot;neon_d&quot;</span>;
<a name="l03969"></a>03969       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a031ef0116757dc761805be65566d8178">neon_double_type</a> = t;
<a name="l03970"></a>03970     }
<a name="l03971"></a>03971 
<a name="l03972"></a>03972   <span class="keywordflow">return</span> tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a031ef0116757dc761805be65566d8178">neon_double_type</a>;
<a name="l03973"></a>03973 }
<a name="l03974"></a>03974 
<a name="l03975"></a>03975 <span class="comment">/* FIXME: The vector types are not correctly ordered on big-endian</span>
<a name="l03976"></a>03976 <span class="comment">   targets.  Just as s0 is the low bits of d0, d0[0] is also the low</span>
<a name="l03977"></a>03977 <span class="comment">   bits of d0 - regardless of what unit size is being held in d0.  So</span>
<a name="l03978"></a>03978 <span class="comment">   the offset of the first uint8 in d0 is 7, but the offset of the</span>
<a name="l03979"></a>03979 <span class="comment">   first float is 4.  This code works as-is for little-endian</span>
<a name="l03980"></a>03980 <span class="comment">   targets.  */</span>
<a name="l03981"></a>03981 
<a name="l03982"></a>03982 <span class="keyword">static</span> <span class="keyword">struct </span>type *
<a name="l03983"></a>03983 arm_neon_quad_type (<span class="keyword">struct</span> gdbarch *gdbarch)
<a name="l03984"></a>03984 {
<a name="l03985"></a>03985   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l03986"></a>03986 
<a name="l03987"></a>03987   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a2031480ec2f4e7a29f98c38dc8452933">neon_quad_type</a> == NULL)
<a name="l03988"></a>03988     {
<a name="l03989"></a>03989       <span class="keyword">struct </span>type *t, *elem;
<a name="l03990"></a>03990 
<a name="l03991"></a>03991       t = <a class="code" href="gdbtypes_8c.html#a3e82e9d618c11c61cbae9b89d00efc1b">arch_composite_type</a> (gdbarch, <span class="stringliteral">&quot;__gdb_builtin_type_neon_q&quot;</span>,
<a name="l03992"></a>03992                                <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a8c3218d2f780665395d57dcd4d909191">TYPE_CODE_UNION</a>);
<a name="l03993"></a>03993       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#ad57a1250e3b718be55d3810f484bdc3a">builtin_uint8</a>;
<a name="l03994"></a>03994       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u8&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 16));
<a name="l03995"></a>03995       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a2278f4cd3362bed6087abfb78d6fb1bd">builtin_uint16</a>;
<a name="l03996"></a>03996       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u16&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 8));
<a name="l03997"></a>03997       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a7d0cf7d4e93c3cd2f1b744a18fa23b80">builtin_uint32</a>;
<a name="l03998"></a>03998       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u32&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 4));
<a name="l03999"></a>03999       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a82b181ebbb2bdb20e94beafeb3497674">builtin_uint64</a>;
<a name="l04000"></a>04000       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;u64&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 2));
<a name="l04001"></a>04001       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#af44abaec1868fa0a34efaab02a436d6a">builtin_float</a>;
<a name="l04002"></a>04002       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;f32&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 4));
<a name="l04003"></a>04003       elem = <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a29f1e28c1aa70321c4c7d4094f672b57">builtin_double</a>;
<a name="l04004"></a>04004       <a class="code" href="gdbtypes_8c.html#a8e501de48b50f6deb1568b5ade567f2a">append_composite_type_field</a> (t, <span class="stringliteral">&quot;f64&quot;</span>, <a class="code" href="gdbtypes_8c.html#a93eefcbb5ac6aec0f3f1c96e186bfdef">init_vector_type</a> (elem, 2));
<a name="l04005"></a>04005 
<a name="l04006"></a>04006       <a class="code" href="gdbtypes_8h.html#a68a23253bcb233221400208f4c21c406">TYPE_VECTOR</a> (t) = 1;
<a name="l04007"></a>04007       <a class="code" href="gdbtypes_8h.html#a60f6434779617e9ff9c60121ceb25015">TYPE_NAME</a> (t) = <span class="stringliteral">&quot;neon_q&quot;</span>;
<a name="l04008"></a>04008       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a2031480ec2f4e7a29f98c38dc8452933">neon_quad_type</a> = t;
<a name="l04009"></a>04009     }
<a name="l04010"></a>04010 
<a name="l04011"></a>04011   <span class="keywordflow">return</span> tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a2031480ec2f4e7a29f98c38dc8452933">neon_quad_type</a>;
<a name="l04012"></a>04012 }
<a name="l04013"></a>04013 
<a name="l04014"></a>04014 <span class="comment">/* Return the GDB type object for the &quot;standard&quot; data type of data in</span>
<a name="l04015"></a>04015 <span class="comment">   register N.  */</span>
<a name="l04016"></a>04016 
<a name="l04017"></a>04017 <span class="keyword">static</span> <span class="keyword">struct </span>type *
<a name="l04018"></a>04018 arm_register_type (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">int</span> regnum)
<a name="l04019"></a>04019 {
<a name="l04020"></a>04020   <span class="keywordtype">int</span> num_regs = <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (gdbarch);
<a name="l04021"></a>04021 
<a name="l04022"></a>04022   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_vfp_pseudos
<a name="l04023"></a>04023       &amp;&amp; regnum &gt;= num_regs &amp;&amp; regnum &lt; num_regs + 32)
<a name="l04024"></a>04024     <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#af44abaec1868fa0a34efaab02a436d6a">builtin_float</a>;
<a name="l04025"></a>04025 
<a name="l04026"></a>04026   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_neon_pseudos
<a name="l04027"></a>04027       &amp;&amp; regnum &gt;= num_regs + 32 &amp;&amp; regnum &lt; num_regs + 32 + 16)
<a name="l04028"></a>04028     <span class="keywordflow">return</span> arm_neon_quad_type (gdbarch);
<a name="l04029"></a>04029 
<a name="l04030"></a>04030   <span class="comment">/* If the target description has register information, we are only</span>
<a name="l04031"></a>04031 <span class="comment">     in this function so that we can override the types of</span>
<a name="l04032"></a>04032 <span class="comment">     double-precision registers for NEON.  */</span>
<a name="l04033"></a>04033   <span class="keywordflow">if</span> (<a class="code" href="target-descriptions_8c.html#a54a8994f193cc0a0cf6dbb6d771becf2">tdesc_has_registers</a> (<a class="code" href="gdbarch_8c.html#a6c19d10a220639cc8f9751ad2235a9f1">gdbarch_target_desc</a> (gdbarch)))
<a name="l04034"></a>04034     {
<a name="l04035"></a>04035       <span class="keyword">struct </span>type *t = <a class="code" href="target-descriptions_8c.html#a8c7f6fd323d2ea7f3a1d45d8084c1268">tdesc_register_type</a> (gdbarch, regnum);
<a name="l04036"></a>04036 
<a name="l04037"></a>04037       <span class="keywordflow">if</span> (regnum &gt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> &amp;&amp; regnum &lt; <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> + 32
<a name="l04038"></a>04038           &amp;&amp; <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (t) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a98f3aa25f923ee0cd1d009e77b0a551a">TYPE_CODE_FLT</a>
<a name="l04039"></a>04039           &amp;&amp; <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_neon)
<a name="l04040"></a>04040         <span class="keywordflow">return</span> arm_neon_double_type (gdbarch);
<a name="l04041"></a>04041       <span class="keywordflow">else</span>
<a name="l04042"></a>04042         <span class="keywordflow">return</span> t;
<a name="l04043"></a>04043     }
<a name="l04044"></a>04044 
<a name="l04045"></a>04045   <span class="keywordflow">if</span> (regnum &gt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a> &amp;&amp; regnum &lt; <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a> + <a class="code" href="cris-tdep_8c.html#af7ba8579b02467aa8c740b1669061428ae73d8c90d2e32fa0c219359978bea3a3">NUM_FREGS</a>)
<a name="l04046"></a>04046     {
<a name="l04047"></a>04047       <span class="keywordflow">if</span> (!<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_fpa_registers)
<a name="l04048"></a>04048         <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#ae1b424251656c129a027977d3c0ea066">builtin_void</a>;
<a name="l04049"></a>04049 
<a name="l04050"></a>04050       <span class="keywordflow">return</span> arm_ext_type (gdbarch);
<a name="l04051"></a>04051     }
<a name="l04052"></a>04052   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (regnum == ARM_SP_REGNUM)
<a name="l04053"></a>04053     <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a55f6f9ff7436431777683d8ba62f662a">builtin_data_ptr</a>;
<a name="l04054"></a>04054   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (regnum == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l04055"></a>04055     <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a3db2ea73bd0003f6e6103bd031ba7cb1">builtin_func_ptr</a>;
<a name="l04056"></a>04056   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (regnum &gt;= ARRAY_SIZE (arm_register_names))
<a name="l04057"></a>04057     <span class="comment">/* These registers are only supported on targets which supply</span>
<a name="l04058"></a>04058 <span class="comment">       an XML description.  */</span>
<a name="l04059"></a>04059     <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a166be012cbf9b1f92709d0422305f883">builtin_int0</a>;
<a name="l04060"></a>04060   <span class="keywordflow">else</span>
<a name="l04061"></a>04061     <span class="keywordflow">return</span> <a class="code" href="gdbtypes_8c.html#addd01ebc9ccdf2cacb33ab01e281ddb8">builtin_type</a> (gdbarch)-&gt;<a class="code" href="structbuiltin__type.html#a7d0cf7d4e93c3cd2f1b744a18fa23b80">builtin_uint32</a>;
<a name="l04062"></a>04062 }
<a name="l04063"></a>04063 
<a name="l04064"></a>04064 <span class="comment">/* Map a DWARF register REGNUM onto the appropriate GDB register</span>
<a name="l04065"></a>04065 <span class="comment">   number.  */</span>
<a name="l04066"></a>04066 
<a name="l04067"></a>04067 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l04068"></a>04068 arm_dwarf_reg_to_regnum (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">int</span> reg)
<a name="l04069"></a>04069 {
<a name="l04070"></a>04070   <span class="comment">/* Core integer regs.  */</span>
<a name="l04071"></a>04071   <span class="keywordflow">if</span> (reg &gt;= 0 &amp;&amp; reg &lt;= 15)
<a name="l04072"></a>04072     <span class="keywordflow">return</span> reg;
<a name="l04073"></a>04073 
<a name="l04074"></a>04074   <span class="comment">/* Legacy FPA encoding.  These were once used in a way which</span>
<a name="l04075"></a>04075 <span class="comment">     overlapped with VFP register numbering, so their use is</span>
<a name="l04076"></a>04076 <span class="comment">     discouraged, but GDB doesn&#39;t support the ARM toolchain</span>
<a name="l04077"></a>04077 <span class="comment">     which used them for VFP.  */</span>
<a name="l04078"></a>04078   <span class="keywordflow">if</span> (reg &gt;= 16 &amp;&amp; reg &lt;= 23)
<a name="l04079"></a>04079     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a> + reg - 16;
<a name="l04080"></a>04080 
<a name="l04081"></a>04081   <span class="comment">/* New assignments for the FPA registers.  */</span>
<a name="l04082"></a>04082   <span class="keywordflow">if</span> (reg &gt;= 96 &amp;&amp; reg &lt;= 103)
<a name="l04083"></a>04083     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a> + reg - 96;
<a name="l04084"></a>04084 
<a name="l04085"></a>04085   <span class="comment">/* WMMX register assignments.  */</span>
<a name="l04086"></a>04086   <span class="keywordflow">if</span> (reg &gt;= 104 &amp;&amp; reg &lt;= 111)
<a name="l04087"></a>04087     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9beda907143d60d6aa9f30620f4fc498">ARM_WCGR0_REGNUM</a> + reg - 104;
<a name="l04088"></a>04088 
<a name="l04089"></a>04089   <span class="keywordflow">if</span> (reg &gt;= 112 &amp;&amp; reg &lt;= 127)
<a name="l04090"></a>04090     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a> + reg - 112;
<a name="l04091"></a>04091 
<a name="l04092"></a>04092   <span class="keywordflow">if</span> (reg &gt;= 192 &amp;&amp; reg &lt;= 199)
<a name="l04093"></a>04093     <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a1e01032e8ac78cf4b834d3a9167580b1">ARM_WC0_REGNUM</a> + reg - 192;
<a name="l04094"></a>04094 
<a name="l04095"></a>04095   <span class="comment">/* VFP v2 registers.  A double precision value is actually</span>
<a name="l04096"></a>04096 <span class="comment">     in d1 rather than s2, but the ABI only defines numbering</span>
<a name="l04097"></a>04097 <span class="comment">     for the single precision registers.  This will &quot;just work&quot;</span>
<a name="l04098"></a>04098 <span class="comment">     in GDB for little endian targets (we&#39;ll read eight bytes,</span>
<a name="l04099"></a>04099 <span class="comment">     starting in s0 and then progressing to s1), but will be</span>
<a name="l04100"></a>04100 <span class="comment">     reversed on big endian targets with VFP.  This won&#39;t</span>
<a name="l04101"></a>04101 <span class="comment">     be a problem for the new Neon quad registers; you&#39;re supposed</span>
<a name="l04102"></a>04102 <span class="comment">     to use DW_OP_piece for those.  */</span>
<a name="l04103"></a>04103   <span class="keywordflow">if</span> (reg &gt;= 64 &amp;&amp; reg &lt;= 95)
<a name="l04104"></a>04104     {
<a name="l04105"></a>04105       <span class="keywordtype">char</span> name_buf[4];
<a name="l04106"></a>04106 
<a name="l04107"></a>04107       <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;s%d&quot;</span>, reg - 64);
<a name="l04108"></a>04108       <span class="keywordflow">return</span> <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l04109"></a>04109                                           strlen (name_buf));
<a name="l04110"></a>04110     }
<a name="l04111"></a>04111 
<a name="l04112"></a>04112   <span class="comment">/* VFP v3 / Neon registers.  This range is also used for VFP v2</span>
<a name="l04113"></a>04113 <span class="comment">     registers, except that it now describes d0 instead of s0.  */</span>
<a name="l04114"></a>04114   <span class="keywordflow">if</span> (reg &gt;= 256 &amp;&amp; reg &lt;= 287)
<a name="l04115"></a>04115     {
<a name="l04116"></a>04116       <span class="keywordtype">char</span> name_buf[4];
<a name="l04117"></a>04117 
<a name="l04118"></a>04118       <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;d%d&quot;</span>, reg - 256);
<a name="l04119"></a>04119       <span class="keywordflow">return</span> <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l04120"></a>04120                                           strlen (name_buf));
<a name="l04121"></a>04121     }
<a name="l04122"></a>04122 
<a name="l04123"></a>04123   <span class="keywordflow">return</span> -1;
<a name="l04124"></a>04124 }
<a name="l04125"></a>04125 
<a name="l04126"></a>04126 <span class="comment">/* Map GDB internal REGNUM onto the Arm simulator register numbers.  */</span>
<a name="l04127"></a>04127 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l04128"></a>04128 arm_register_sim_regno (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">int</span> regnum)
<a name="l04129"></a>04129 {
<a name="l04130"></a>04130   <span class="keywordtype">int</span> reg = <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>;
<a name="l04131"></a>04131   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (reg &gt;= 0 &amp;&amp; reg &lt; <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (gdbarch));
<a name="l04132"></a>04132 
<a name="l04133"></a>04133   <span class="keywordflow">if</span> (regnum &gt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a> &amp;&amp; regnum &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39acc9352d6a2503b8d10d50edd4a54ac92">ARM_WR15_REGNUM</a>)
<a name="l04134"></a>04134     <span class="keywordflow">return</span> regnum - <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a> + <a class="code" href="sim-arm_8h.html#ac09a1f6f167e790570e84cc08adfc9abac049452990e1c63b8efbf2fd5b12f6b5">SIM_ARM_IWMMXT_COP0R0_REGNUM</a>;
<a name="l04135"></a>04135 
<a name="l04136"></a>04136   <span class="keywordflow">if</span> (regnum &gt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a1e01032e8ac78cf4b834d3a9167580b1">ARM_WC0_REGNUM</a> &amp;&amp; regnum &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39afef0a8d011d3be2d2b04f0bc92d3b259">ARM_WC7_REGNUM</a>)
<a name="l04137"></a>04137     <span class="keywordflow">return</span> regnum - <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a1e01032e8ac78cf4b834d3a9167580b1">ARM_WC0_REGNUM</a> + <a class="code" href="sim-arm_8h.html#ac09a1f6f167e790570e84cc08adfc9aba86bfb8bb9a2680ed9a5eafd4dddcf484">SIM_ARM_IWMMXT_COP1R0_REGNUM</a>;
<a name="l04138"></a>04138 
<a name="l04139"></a>04139   <span class="keywordflow">if</span> (regnum &gt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9beda907143d60d6aa9f30620f4fc498">ARM_WCGR0_REGNUM</a> &amp;&amp; regnum &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6376d5580ec20dbc0d9833330c31c84f">ARM_WCGR7_REGNUM</a>)
<a name="l04140"></a>04140     <span class="keywordflow">return</span> regnum - <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9beda907143d60d6aa9f30620f4fc498">ARM_WCGR0_REGNUM</a> + <a class="code" href="sim-arm_8h.html#ac09a1f6f167e790570e84cc08adfc9abaa2c9407bdea87084b2a41586d947044b">SIM_ARM_IWMMXT_COP1R8_REGNUM</a>;
<a name="l04141"></a>04141 
<a name="l04142"></a>04142   <span class="keywordflow">if</span> (reg &lt; <a class="code" href="arm-tdep_8h.html#a1e4cc109deddcaf8baf69f3f4304a726">NUM_GREGS</a>)
<a name="l04143"></a>04143     <span class="keywordflow">return</span> <a class="code" href="sim-arm_8h.html#ac09a1f6f167e790570e84cc08adfc9aba5c926fa3ad906b56b6835330bad98817">SIM_ARM_R0_REGNUM</a> + reg;
<a name="l04144"></a>04144   reg -= <a class="code" href="arm-tdep_8h.html#a1e4cc109deddcaf8baf69f3f4304a726">NUM_GREGS</a>;
<a name="l04145"></a>04145 
<a name="l04146"></a>04146   <span class="keywordflow">if</span> (reg &lt; <a class="code" href="cris-tdep_8c.html#af7ba8579b02467aa8c740b1669061428ae73d8c90d2e32fa0c219359978bea3a3">NUM_FREGS</a>)
<a name="l04147"></a>04147     <span class="keywordflow">return</span> <a class="code" href="sim-arm_8h.html#ac09a1f6f167e790570e84cc08adfc9aba665093b904812d9fb1dfa409fe1ab0c4">SIM_ARM_FP0_REGNUM</a> + reg;
<a name="l04148"></a>04148   reg -= <a class="code" href="cris-tdep_8c.html#af7ba8579b02467aa8c740b1669061428ae73d8c90d2e32fa0c219359978bea3a3">NUM_FREGS</a>;
<a name="l04149"></a>04149 
<a name="l04150"></a>04150   <span class="keywordflow">if</span> (reg &lt; <a class="code" href="arm-tdep_8h.html#a81fe0cc62f60d9c408a7060e314267fa">NUM_SREGS</a>)
<a name="l04151"></a>04151     <span class="keywordflow">return</span> <a class="code" href="sim-arm_8h.html#ac09a1f6f167e790570e84cc08adfc9aba32ba26d4c9b74365dccc4ea0fa73815b">SIM_ARM_FPS_REGNUM</a> + reg;
<a name="l04152"></a>04152   reg -= <a class="code" href="arm-tdep_8h.html#a81fe0cc62f60d9c408a7060e314267fa">NUM_SREGS</a>;
<a name="l04153"></a>04153 
<a name="l04154"></a>04154   <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Bad REGNUM %d&quot;</span>), regnum);
<a name="l04155"></a>04155 }
<a name="l04156"></a>04156 
<a name="l04157"></a>04157 <span class="comment">/* NOTE: cagney/2001-08-20: Both convert_from_extended() and</span>
<a name="l04158"></a>04158 <span class="comment">   convert_to_extended() use floatformat_arm_ext_littlebyte_bigword.</span>
<a name="l04159"></a>04159 <span class="comment">   It is thought that this is is the floating-point register format on</span>
<a name="l04160"></a>04160 <span class="comment">   little-endian systems.  */</span>
<a name="l04161"></a>04161 
<a name="l04162"></a>04162 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l04163"></a>04163 convert_from_extended (<span class="keyword">const</span> <span class="keyword">struct</span> floatformat *fmt, <span class="keyword">const</span> <span class="keywordtype">void</span> *ptr,
<a name="l04164"></a>04164                        <span class="keywordtype">void</span> *dbl, <span class="keywordtype">int</span> endianess)
<a name="l04165"></a>04165 {
<a name="l04166"></a>04166   <a class="code" href="doublest_8h.html#ac1812677a2f11158956252854ec47a77">DOUBLEST</a> d;
<a name="l04167"></a>04167 
<a name="l04168"></a>04168   <span class="keywordflow">if</span> (endianess == BFD_ENDIAN_BIG)
<a name="l04169"></a>04169     <a class="code" href="doublest_8c.html#af4ccaf664ed33b5dd307cc251a3493d1">floatformat_to_doublest</a> (&amp;floatformat_arm_ext_big, ptr, &amp;d);
<a name="l04170"></a>04170   <span class="keywordflow">else</span>
<a name="l04171"></a>04171     <a class="code" href="doublest_8c.html#af4ccaf664ed33b5dd307cc251a3493d1">floatformat_to_doublest</a> (&amp;floatformat_arm_ext_littlebyte_bigword,
<a name="l04172"></a>04172                              ptr, &amp;d);
<a name="l04173"></a>04173   <a class="code" href="doublest_8c.html#ae884341b94a67ad409e486bf78ce8243">floatformat_from_doublest</a> (fmt, &amp;d, dbl);
<a name="l04174"></a>04174 }
<a name="l04175"></a>04175 
<a name="l04176"></a>04176 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l04177"></a>04177 convert_to_extended (<span class="keyword">const</span> <span class="keyword">struct</span> floatformat *fmt, <span class="keywordtype">void</span> *dbl, <span class="keyword">const</span> <span class="keywordtype">void</span> *ptr,
<a name="l04178"></a>04178                      <span class="keywordtype">int</span> endianess)
<a name="l04179"></a>04179 {
<a name="l04180"></a>04180   <a class="code" href="doublest_8h.html#ac1812677a2f11158956252854ec47a77">DOUBLEST</a> d;
<a name="l04181"></a>04181 
<a name="l04182"></a>04182   <a class="code" href="doublest_8c.html#af4ccaf664ed33b5dd307cc251a3493d1">floatformat_to_doublest</a> (fmt, ptr, &amp;d);
<a name="l04183"></a>04183   <span class="keywordflow">if</span> (endianess == BFD_ENDIAN_BIG)
<a name="l04184"></a>04184     <a class="code" href="doublest_8c.html#ae884341b94a67ad409e486bf78ce8243">floatformat_from_doublest</a> (&amp;floatformat_arm_ext_big, &amp;d, dbl);
<a name="l04185"></a>04185   <span class="keywordflow">else</span>
<a name="l04186"></a>04186     <a class="code" href="doublest_8c.html#ae884341b94a67ad409e486bf78ce8243">floatformat_from_doublest</a> (&amp;floatformat_arm_ext_littlebyte_bigword,
<a name="l04187"></a>04187                                &amp;d, dbl);
<a name="l04188"></a>04188 }
<a name="l04189"></a>04189 
<a name="l04190"></a>04190 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l04191"></a>04191 condition_true (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> cond, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> status_reg)
<a name="l04192"></a>04192 {
<a name="l04193"></a>04193   <span class="keywordflow">if</span> (cond == <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a> || cond == <a class="code" href="arm-tdep_8h.html#a55b51ae8efa9c75445ae457e8de4c88c">INST_NV</a>)
<a name="l04194"></a>04194     <span class="keywordflow">return</span> 1;
<a name="l04195"></a>04195 
<a name="l04196"></a>04196   <span class="keywordflow">switch</span> (cond)
<a name="l04197"></a>04197     {
<a name="l04198"></a>04198     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a14db0c8a0579436e5f18265cc8702b8e">INST_EQ</a>:
<a name="l04199"></a>04199       <span class="keywordflow">return</span> ((status_reg &amp; <a class="code" href="arm-tdep_8h.html#a7680259bba516283fd3d3058d4858f4c">FLAG_Z</a>) != 0);
<a name="l04200"></a>04200     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#aa5348d238476925a674e20a83704096f">INST_NE</a>:
<a name="l04201"></a>04201       <span class="keywordflow">return</span> ((status_reg &amp; FLAG_Z) == 0);
<a name="l04202"></a>04202     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a7595f87e7047f7eb3ad871fcca3e656c">INST_CS</a>:
<a name="l04203"></a>04203       <span class="keywordflow">return</span> ((status_reg &amp; <a class="code" href="arm-tdep_8h.html#ad46c6da50a6f244180853e079f2514d2">FLAG_C</a>) != 0);
<a name="l04204"></a>04204     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a3fc1559784f1db238c7d832322049d30">INST_CC</a>:
<a name="l04205"></a>04205       <span class="keywordflow">return</span> ((status_reg &amp; FLAG_C) == 0);
<a name="l04206"></a>04206     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a472f5046f4479c9c076af6ef8a3c6a86">INST_MI</a>:
<a name="l04207"></a>04207       <span class="keywordflow">return</span> ((status_reg &amp; <a class="code" href="arm-tdep_8h.html#acdfb32bcc71b55f337986da27e992836">FLAG_N</a>) != 0);
<a name="l04208"></a>04208     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a6f22c32d5ca441c41c29906aeafe2d4a">INST_PL</a>:
<a name="l04209"></a>04209       <span class="keywordflow">return</span> ((status_reg &amp; FLAG_N) == 0);
<a name="l04210"></a>04210     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#aff7f003ba8813d372f4f5004a1ea7d30">INST_VS</a>:
<a name="l04211"></a>04211       <span class="keywordflow">return</span> ((status_reg &amp; <a class="code" href="arm-tdep_8h.html#a3ebd69b998d141f114f2b56f2a2dc939">FLAG_V</a>) != 0);
<a name="l04212"></a>04212     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a1c7d238316d00c8f2dfc19a745a84f7b">INST_VC</a>:
<a name="l04213"></a>04213       <span class="keywordflow">return</span> ((status_reg &amp; FLAG_V) == 0);
<a name="l04214"></a>04214     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a944c4d53a5e0fc2e21a830a1550784b8">INST_HI</a>:
<a name="l04215"></a>04215       <span class="keywordflow">return</span> ((status_reg &amp; (FLAG_C | FLAG_Z)) == FLAG_C);
<a name="l04216"></a>04216     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a733d0bb436f6133feeee15dfdbe9b3bc">INST_LS</a>:
<a name="l04217"></a>04217       <span class="keywordflow">return</span> ((status_reg &amp; (FLAG_C | FLAG_Z)) != FLAG_C);
<a name="l04218"></a>04218     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#ae1d6b9d9daf6bffa60f91f99c66ca9cd">INST_GE</a>:
<a name="l04219"></a>04219       <span class="keywordflow">return</span> (((status_reg &amp; FLAG_N) == 0) == ((status_reg &amp; FLAG_V) == 0));
<a name="l04220"></a>04220     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a28e9881cf12af589003f04e632366d7d">INST_LT</a>:
<a name="l04221"></a>04221       <span class="keywordflow">return</span> (((status_reg &amp; FLAG_N) == 0) != ((status_reg &amp; FLAG_V) == 0));
<a name="l04222"></a>04222     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#aacdab5febed48048e63286a91332913c">INST_GT</a>:
<a name="l04223"></a>04223       <span class="keywordflow">return</span> (((status_reg &amp; FLAG_Z) == 0)
<a name="l04224"></a>04224               &amp;&amp; (((status_reg &amp; FLAG_N) == 0)
<a name="l04225"></a>04225                   == ((status_reg &amp; FLAG_V) == 0)));
<a name="l04226"></a>04226     <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9278c5e0480a08f2fa58ff7a437125f1">INST_LE</a>:
<a name="l04227"></a>04227       <span class="keywordflow">return</span> (((status_reg &amp; FLAG_Z) != 0)
<a name="l04228"></a>04228               || (((status_reg &amp; FLAG_N) == 0)
<a name="l04229"></a>04229                   != ((status_reg &amp; FLAG_V) == 0)));
<a name="l04230"></a>04230     }
<a name="l04231"></a>04231   <span class="keywordflow">return</span> 1;
<a name="l04232"></a>04232 }
<a name="l04233"></a>04233 
<a name="l04234"></a>04234 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>
<a name="l04235"></a>04235 shifted_reg_val (<span class="keyword">struct</span> frame_info *frame, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> inst, <span class="keywordtype">int</span> carry,
<a name="l04236"></a>04236                  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> pc_val, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> status_reg)
<a name="l04237"></a>04237 {
<a name="l04238"></a>04238   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> res, shift;
<a name="l04239"></a>04239   <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst, 0, 3);
<a name="l04240"></a>04240   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="mips-tdep_8c.html#ab9fd5bb461780480e65228753f06b409a760bb23c9520d4f3161924736ee7ca5e">shifttype</a> = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst, 5, 6);
<a name="l04241"></a>04241 
<a name="l04242"></a>04242   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst, 4))
<a name="l04243"></a>04243     {
<a name="l04244"></a>04244       <span class="keywordtype">int</span> rs = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst, 8, 11);
<a name="l04245"></a>04245       shift = (rs == 15 ? pc_val + 8
<a name="l04246"></a>04246                         : <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rs)) &amp; 0xFF;
<a name="l04247"></a>04247     }
<a name="l04248"></a>04248   <span class="keywordflow">else</span>
<a name="l04249"></a>04249     shift = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst, 7, 11);
<a name="l04250"></a>04250 
<a name="l04251"></a>04251   res = (rm == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>
<a name="l04252"></a>04252          ? (pc_val + (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst, 4) ? 12 : 8))
<a name="l04253"></a>04253          : <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rm));
<a name="l04254"></a>04254 
<a name="l04255"></a>04255   <span class="keywordflow">switch</span> (shifttype)
<a name="l04256"></a>04256     {
<a name="l04257"></a>04257     <span class="keywordflow">case</span> 0:                     <span class="comment">/* LSL */</span>
<a name="l04258"></a>04258       res = shift &gt;= 32 ? 0 : res &lt;&lt; shift;
<a name="l04259"></a>04259       <span class="keywordflow">break</span>;
<a name="l04260"></a>04260 
<a name="l04261"></a>04261     <span class="keywordflow">case</span> 1:                     <span class="comment">/* LSR */</span>
<a name="l04262"></a>04262       res = shift &gt;= 32 ? 0 : res &gt;&gt; shift;
<a name="l04263"></a>04263       <span class="keywordflow">break</span>;
<a name="l04264"></a>04264 
<a name="l04265"></a>04265     <span class="keywordflow">case</span> 2:                     <span class="comment">/* ASR */</span>
<a name="l04266"></a>04266       <span class="keywordflow">if</span> (shift &gt;= 32)
<a name="l04267"></a>04267         shift = 31;
<a name="l04268"></a>04268       res = ((res &amp; 0x80000000<a class="code" href="ia64-tdep_8c.html#aa7fb549cf7936f8264053676ad5a5115aef31cc6fe9479955961311ee18ac205f">L</a>)
<a name="l04269"></a>04269              ? ~((~res) &gt;&gt; shift) : res &gt;&gt; shift);
<a name="l04270"></a>04270       <span class="keywordflow">break</span>;
<a name="l04271"></a>04271 
<a name="l04272"></a>04272     <span class="keywordflow">case</span> 3:                     <span class="comment">/* ROR/RRX */</span>
<a name="l04273"></a>04273       shift &amp;= 31;
<a name="l04274"></a>04274       <span class="keywordflow">if</span> (shift == 0)
<a name="l04275"></a>04275         res = (res &gt;&gt; 1) | (carry ? 0x80000000L : 0);
<a name="l04276"></a>04276       <span class="keywordflow">else</span>
<a name="l04277"></a>04277         res = (res &gt;&gt; shift) | (res &lt;&lt; (32 - shift));
<a name="l04278"></a>04278       <span class="keywordflow">break</span>;
<a name="l04279"></a>04279     }
<a name="l04280"></a>04280 
<a name="l04281"></a>04281   <span class="keywordflow">return</span> res &amp; 0xffffffff;
<a name="l04282"></a>04282 }
<a name="l04283"></a>04283 
<a name="l04284"></a>04284 <span class="comment">/* Return number of 1-bits in VAL.  */</span>
<a name="l04285"></a>04285 
<a name="l04286"></a>04286 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l04287"></a>04287 bitcount (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> val)
<a name="l04288"></a>04288 {
<a name="l04289"></a>04289   <span class="keywordtype">int</span> nbits;
<a name="l04290"></a>04290   <span class="keywordflow">for</span> (nbits = 0; val != 0; nbits++)
<a name="l04291"></a>04291     val &amp;= val - 1;             <span class="comment">/* Delete rightmost 1-bit in val.  */</span>
<a name="l04292"></a>04292   <span class="keywordflow">return</span> nbits;
<a name="l04293"></a>04293 }
<a name="l04294"></a>04294 
<a name="l04295"></a>04295 <span class="comment">/* Return the size in bytes of the complete Thumb instruction whose</span>
<a name="l04296"></a>04296 <span class="comment">   first halfword is INST1.  */</span>
<a name="l04297"></a>04297 
<a name="l04298"></a>04298 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l04299"></a>04299 thumb_insn_size (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1)
<a name="l04300"></a>04300 {
<a name="l04301"></a>04301   <span class="keywordflow">if</span> ((inst1 &amp; 0xe000) == 0xe000 &amp;&amp; (inst1 &amp; 0x1800) != 0)
<a name="l04302"></a>04302     <span class="keywordflow">return</span> 4;
<a name="l04303"></a>04303   <span class="keywordflow">else</span>
<a name="l04304"></a>04304     <span class="keywordflow">return</span> 2;
<a name="l04305"></a>04305 }
<a name="l04306"></a>04306 
<a name="l04307"></a>04307 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l04308"></a>04308 thumb_advance_itstate (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> itstate)
<a name="l04309"></a>04309 {
<a name="l04310"></a>04310   <span class="comment">/* Preserve IT[7:5], the first three bits of the condition.  Shift</span>
<a name="l04311"></a>04311 <span class="comment">     the upcoming condition flags left by one bit.  */</span>
<a name="l04312"></a>04312   itstate = (itstate &amp; 0xe0) | ((itstate &lt;&lt; 1) &amp; 0x1f);
<a name="l04313"></a>04313 
<a name="l04314"></a>04314   <span class="comment">/* If we have finished the IT block, clear the state.  */</span>
<a name="l04315"></a>04315   <span class="keywordflow">if</span> ((itstate &amp; 0x0f) == 0)
<a name="l04316"></a>04316     itstate = 0;
<a name="l04317"></a>04317 
<a name="l04318"></a>04318   <span class="keywordflow">return</span> itstate;
<a name="l04319"></a>04319 }
<a name="l04320"></a>04320 
<a name="l04321"></a>04321 <span class="comment">/* Find the next PC after the current instruction executes.  In some</span>
<a name="l04322"></a>04322 <span class="comment">   cases we can not statically determine the answer (see the IT state</span>
<a name="l04323"></a>04323 <span class="comment">   handling in this function); in that case, a breakpoint may be</span>
<a name="l04324"></a>04324 <span class="comment">   inserted in addition to the returned PC, which will be used to set</span>
<a name="l04325"></a>04325 <span class="comment">   another breakpoint by our caller.  */</span>
<a name="l04326"></a>04326 
<a name="l04327"></a>04327 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l04328"></a>04328 thumb_get_next_pc_raw (<span class="keyword">struct</span> frame_info *frame, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l04329"></a>04329 {
<a name="l04330"></a>04330   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (frame);
<a name="l04331"></a>04331   <span class="keyword">struct </span>address_space *aspace = <a class="code" href="frame_8c.html#abdf9824b7a32ae3a71b8de560a16bfe8">get_frame_address_space</a> (frame);
<a name="l04332"></a>04332   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l04333"></a>04333   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l04334"></a>04334   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> pc_val = ((<span class="keywordtype">unsigned</span> <a class="code" href="namespacegdb_1_1printing.html#ae264c8b9a4ff02c4b077df5db5944977">long</a>) pc) + 4;      <span class="comment">/* PC after prefetch */</span>
<a name="l04335"></a>04335   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1;
<a name="l04336"></a>04336   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> nextpc = pc + 2;            <span class="comment">/* Default is next instruction.  */</span>
<a name="l04337"></a>04337   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l04338"></a>04338   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>, itstate;
<a name="l04339"></a>04339 
<a name="l04340"></a>04340   nextpc = <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (nextpc);
<a name="l04341"></a>04341   pc_val = <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (pc_val);
<a name="l04342"></a>04342 
<a name="l04343"></a>04343   inst1 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 2, byte_order_for_code);
<a name="l04344"></a>04344 
<a name="l04345"></a>04345   <span class="comment">/* Thumb-2 conditional execution support.  There are eight bits in</span>
<a name="l04346"></a>04346 <span class="comment">     the CPSR which describe conditional execution state.  Once</span>
<a name="l04347"></a>04347 <span class="comment">     reconstructed (they&#39;re in a funny order), the low five bits</span>
<a name="l04348"></a>04348 <span class="comment">     describe the low bit of the condition for each instruction and</span>
<a name="l04349"></a>04349 <span class="comment">     how many instructions remain.  The high three bits describe the</span>
<a name="l04350"></a>04350 <span class="comment">     base condition.  One of the low four bits will be set if an IT</span>
<a name="l04351"></a>04351 <span class="comment">     block is active.  These bits read as zero on earlier</span>
<a name="l04352"></a>04352 <span class="comment">     processors.  */</span>
<a name="l04353"></a>04353   status = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l04354"></a>04354   itstate = ((status &gt;&gt; 8) &amp; 0xfc) | ((status &gt;&gt; 25) &amp; 0x3);
<a name="l04355"></a>04355 
<a name="l04356"></a>04356   <span class="comment">/* If-Then handling.  On GNU/Linux, where this routine is used, we</span>
<a name="l04357"></a>04357 <span class="comment">     use an undefined instruction as a breakpoint.  Unlike BKPT, IT</span>
<a name="l04358"></a>04358 <span class="comment">     can disable execution of the undefined instruction.  So we might</span>
<a name="l04359"></a>04359 <span class="comment">     miss the breakpoint if we set it on a skipped conditional</span>
<a name="l04360"></a>04360 <span class="comment">     instruction.  Because conditional instructions can change the</span>
<a name="l04361"></a>04361 <span class="comment">     flags, affecting the execution of further instructions, we may</span>
<a name="l04362"></a>04362 <span class="comment">     need to set two breakpoints.  */</span>
<a name="l04363"></a>04363 
<a name="l04364"></a>04364   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;<a class="code" href="structgdbarch__tdep.html#ac49111eb91409e796d21c9a4ff5fcfba">thumb2_breakpoint</a> != NULL)
<a name="l04365"></a>04365     {
<a name="l04366"></a>04366       <span class="keywordflow">if</span> ((inst1 &amp; 0xff00) == 0xbf00 &amp;&amp; (inst1 &amp; 0x000f) != 0)
<a name="l04367"></a>04367         {
<a name="l04368"></a>04368           <span class="comment">/* An IT instruction.  Because this instruction does not</span>
<a name="l04369"></a>04369 <span class="comment">             modify the flags, we can accurately predict the next</span>
<a name="l04370"></a>04370 <span class="comment">             executed instruction.  */</span>
<a name="l04371"></a>04371           itstate = inst1 &amp; 0x00ff;
<a name="l04372"></a>04372           pc += thumb_insn_size (inst1);
<a name="l04373"></a>04373 
<a name="l04374"></a>04374           <span class="keywordflow">while</span> (itstate != 0 &amp;&amp; ! condition_true (itstate &gt;&gt; 4, status))
<a name="l04375"></a>04375             {
<a name="l04376"></a>04376               inst1 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 2,
<a name="l04377"></a>04377                                                     byte_order_for_code);
<a name="l04378"></a>04378               pc += thumb_insn_size (inst1);
<a name="l04379"></a>04379               itstate = thumb_advance_itstate (itstate);
<a name="l04380"></a>04380             }
<a name="l04381"></a>04381 
<a name="l04382"></a>04382           <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (pc);
<a name="l04383"></a>04383         }
<a name="l04384"></a>04384       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (itstate != 0)
<a name="l04385"></a>04385         {
<a name="l04386"></a>04386           <span class="comment">/* We are in a conditional block.  Check the condition.  */</span>
<a name="l04387"></a>04387           <span class="keywordflow">if</span> (! condition_true (itstate &gt;&gt; 4, status))
<a name="l04388"></a>04388             {
<a name="l04389"></a>04389               <span class="comment">/* Advance to the next executed instruction.  */</span>
<a name="l04390"></a>04390               pc += thumb_insn_size (inst1);
<a name="l04391"></a>04391               itstate = thumb_advance_itstate (itstate);
<a name="l04392"></a>04392 
<a name="l04393"></a>04393               <span class="keywordflow">while</span> (itstate != 0 &amp;&amp; ! condition_true (itstate &gt;&gt; 4, status))
<a name="l04394"></a>04394                 {
<a name="l04395"></a>04395                   inst1 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 2, 
<a name="l04396"></a>04396                                                         byte_order_for_code);
<a name="l04397"></a>04397                   pc += thumb_insn_size (inst1);
<a name="l04398"></a>04398                   itstate = thumb_advance_itstate (itstate);
<a name="l04399"></a>04399                 }
<a name="l04400"></a>04400 
<a name="l04401"></a>04401               <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (pc);
<a name="l04402"></a>04402             }
<a name="l04403"></a>04403           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((itstate &amp; 0x0f) == 0x08)
<a name="l04404"></a>04404             {
<a name="l04405"></a>04405               <span class="comment">/* This is the last instruction of the conditional</span>
<a name="l04406"></a>04406 <span class="comment">                 block, and it is executed.  We can handle it normally</span>
<a name="l04407"></a>04407 <span class="comment">                 because the following instruction is not conditional,</span>
<a name="l04408"></a>04408 <span class="comment">                 and we must handle it normally because it is</span>
<a name="l04409"></a>04409 <span class="comment">                 permitted to branch.  Fall through.  */</span>
<a name="l04410"></a>04410             }
<a name="l04411"></a>04411           <span class="keywordflow">else</span>
<a name="l04412"></a>04412             {
<a name="l04413"></a>04413               <span class="keywordtype">int</span> cond_negated;
<a name="l04414"></a>04414 
<a name="l04415"></a>04415               <span class="comment">/* There are conditional instructions after this one.</span>
<a name="l04416"></a>04416 <span class="comment">                 If this instruction modifies the flags, then we can</span>
<a name="l04417"></a>04417 <span class="comment">                 not predict what the next executed instruction will</span>
<a name="l04418"></a>04418 <span class="comment">                 be.  Fortunately, this instruction is architecturally</span>
<a name="l04419"></a>04419 <span class="comment">                 forbidden to branch; we know it will fall through.</span>
<a name="l04420"></a>04420 <span class="comment">                 Start by skipping past it.  */</span>
<a name="l04421"></a>04421               pc += thumb_insn_size (inst1);
<a name="l04422"></a>04422               itstate = thumb_advance_itstate (itstate);
<a name="l04423"></a>04423 
<a name="l04424"></a>04424               <span class="comment">/* Set a breakpoint on the following instruction.  */</span>
<a name="l04425"></a>04425               <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> ((itstate &amp; 0x0f) != 0);
<a name="l04426"></a>04426               <a class="code" href="arm-tdep_8c.html#a88bcd72edb126d68445381a19b83f971">arm_insert_single_step_breakpoint</a> (gdbarch, aspace,
<a name="l04427"></a>04427                                                  <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (pc));
<a name="l04428"></a>04428               cond_negated = (itstate &gt;&gt; 4) &amp; 1;
<a name="l04429"></a>04429 
<a name="l04430"></a>04430               <span class="comment">/* Skip all following instructions with the same</span>
<a name="l04431"></a>04431 <span class="comment">                 condition.  If there is a later instruction in the IT</span>
<a name="l04432"></a>04432 <span class="comment">                 block with the opposite condition, set the other</span>
<a name="l04433"></a>04433 <span class="comment">                 breakpoint there.  If not, then set a breakpoint on</span>
<a name="l04434"></a>04434 <span class="comment">                 the instruction after the IT block.  */</span>
<a name="l04435"></a>04435               <span class="keywordflow">do</span>
<a name="l04436"></a>04436                 {
<a name="l04437"></a>04437                   inst1 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 2,
<a name="l04438"></a>04438                                                         byte_order_for_code);
<a name="l04439"></a>04439                   pc += thumb_insn_size (inst1);
<a name="l04440"></a>04440                   itstate = thumb_advance_itstate (itstate);
<a name="l04441"></a>04441                 }
<a name="l04442"></a>04442               <span class="keywordflow">while</span> (itstate != 0 &amp;&amp; ((itstate &gt;&gt; 4) &amp; 1) == cond_negated);
<a name="l04443"></a>04443 
<a name="l04444"></a>04444               <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (pc);
<a name="l04445"></a>04445             }
<a name="l04446"></a>04446         }
<a name="l04447"></a>04447     }
<a name="l04448"></a>04448   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (itstate &amp; 0x0f)
<a name="l04449"></a>04449     {
<a name="l04450"></a>04450       <span class="comment">/* We are in a conditional block.  Check the condition.  */</span>
<a name="l04451"></a>04451       <span class="keywordtype">int</span> cond = itstate &gt;&gt; 4;
<a name="l04452"></a>04452 
<a name="l04453"></a>04453       <span class="keywordflow">if</span> (! condition_true (cond, status))
<a name="l04454"></a>04454         <span class="comment">/* Advance to the next instruction.  All the 32-bit</span>
<a name="l04455"></a>04455 <span class="comment">           instructions share a common prefix.  */</span>
<a name="l04456"></a>04456         <span class="keywordflow">return</span> <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (pc + thumb_insn_size (inst1));
<a name="l04457"></a>04457 
<a name="l04458"></a>04458       <span class="comment">/* Otherwise, handle the instruction normally.  */</span>
<a name="l04459"></a>04459     }
<a name="l04460"></a>04460 
<a name="l04461"></a>04461   <span class="keywordflow">if</span> ((inst1 &amp; 0xff00) == 0xbd00)       <span class="comment">/* pop {rlist, pc} */</span>
<a name="l04462"></a>04462     {
<a name="l04463"></a>04463       <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> sp;
<a name="l04464"></a>04464 
<a name="l04465"></a>04465       <span class="comment">/* Fetch the saved PC from the stack.  It&#39;s stored above</span>
<a name="l04466"></a>04466 <span class="comment">         all of the other registers.  */</span>
<a name="l04467"></a>04467       offset = bitcount (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 7)) * <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l04468"></a>04468       sp = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, ARM_SP_REGNUM);
<a name="l04469"></a>04469       nextpc = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (sp + offset, 4, byte_order);
<a name="l04470"></a>04470     }
<a name="l04471"></a>04471   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xf000) == 0xd000)  <span class="comment">/* conditional branch */</span>
<a name="l04472"></a>04472     {
<a name="l04473"></a>04473       <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> cond = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 8, 11);
<a name="l04474"></a>04474       <span class="keywordflow">if</span> (cond == 0x0f)  <span class="comment">/* 0x0f = SWI */</span>
<a name="l04475"></a>04475         {
<a name="l04476"></a>04476           <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep;
<a name="l04477"></a>04477           tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l04478"></a>04478 
<a name="l04479"></a>04479           <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#adfdc65c6f29d29cb45503679732c8d21">syscall_next_pc</a> != NULL)
<a name="l04480"></a>04480             nextpc = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#adfdc65c6f29d29cb45503679732c8d21">syscall_next_pc</a> (frame);
<a name="l04481"></a>04481 
<a name="l04482"></a>04482         }
<a name="l04483"></a>04483       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (cond != 0x0f &amp;&amp; condition_true (cond, status))
<a name="l04484"></a>04484         nextpc = pc_val + (<a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (inst1, 0, 7) &lt;&lt; 1);
<a name="l04485"></a>04485     }
<a name="l04486"></a>04486   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xf800) == 0xe000)  <span class="comment">/* unconditional branch */</span>
<a name="l04487"></a>04487     {
<a name="l04488"></a>04488       nextpc = pc_val + (<a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (inst1, 0, 10) &lt;&lt; 1);
<a name="l04489"></a>04489     }
<a name="l04490"></a>04490   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (thumb_insn_size (inst1) == 4) <span class="comment">/* 32-bit instruction */</span>
<a name="l04491"></a>04491     {
<a name="l04492"></a>04492       <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst2;
<a name="l04493"></a>04493       inst2 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc + 2, 2, byte_order_for_code);
<a name="l04494"></a>04494 
<a name="l04495"></a>04495       <span class="comment">/* Default to the next instruction.  */</span>
<a name="l04496"></a>04496       nextpc = pc + 4;
<a name="l04497"></a>04497       nextpc = <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (nextpc);
<a name="l04498"></a>04498 
<a name="l04499"></a>04499       <span class="keywordflow">if</span> ((inst1 &amp; 0xf800) == 0xf000 &amp;&amp; (inst2 &amp; 0x8000) == 0x8000)
<a name="l04500"></a>04500         {
<a name="l04501"></a>04501           <span class="comment">/* Branches and miscellaneous control instructions.  */</span>
<a name="l04502"></a>04502 
<a name="l04503"></a>04503           <span class="keywordflow">if</span> ((inst2 &amp; 0x1000) != 0 || (inst2 &amp; 0xd001) == 0xc000)
<a name="l04504"></a>04504             {
<a name="l04505"></a>04505               <span class="comment">/* B, BL, BLX.  */</span>
<a name="l04506"></a>04506               <span class="keywordtype">int</span> j1, j2, imm1, imm2;
<a name="l04507"></a>04507 
<a name="l04508"></a>04508               imm1 = <a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (inst1, 0, 10);
<a name="l04509"></a>04509               imm2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 10);
<a name="l04510"></a>04510               j1 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 13);
<a name="l04511"></a>04511               j2 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 11);
<a name="l04512"></a>04512 
<a name="l04513"></a>04513               offset = ((imm1 &lt;&lt; 12) + (imm2 &lt;&lt; 1));
<a name="l04514"></a>04514               offset ^= ((!j2) &lt;&lt; 22) | ((!j1) &lt;&lt; 23);
<a name="l04515"></a>04515 
<a name="l04516"></a>04516               nextpc = pc_val + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l04517"></a>04517               <span class="comment">/* For BLX make sure to clear the low bits.  */</span>
<a name="l04518"></a>04518               <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 12) == 0)
<a name="l04519"></a>04519                 nextpc = nextpc &amp; 0xfffffffc;
<a name="l04520"></a>04520             }
<a name="l04521"></a>04521           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst1 == 0xf3de &amp;&amp; (inst2 &amp; 0xff00) == 0x3f00)
<a name="l04522"></a>04522             {
<a name="l04523"></a>04523               <span class="comment">/* SUBS PC, LR, #imm8.  */</span>
<a name="l04524"></a>04524               nextpc = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>);
<a name="l04525"></a>04525               nextpc -= inst2 &amp; 0x00ff;
<a name="l04526"></a>04526             }
<a name="l04527"></a>04527           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst2 &amp; 0xd000) == 0x8000 &amp;&amp; (inst1 &amp; 0x0380) != 0x0380)
<a name="l04528"></a>04528             {
<a name="l04529"></a>04529               <span class="comment">/* Conditional branch.  */</span>
<a name="l04530"></a>04530               <span class="keywordflow">if</span> (condition_true (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 6, 9), status))
<a name="l04531"></a>04531                 {
<a name="l04532"></a>04532                   <span class="keywordtype">int</span> sign, j1, j2, imm1, imm2;
<a name="l04533"></a>04533 
<a name="l04534"></a>04534                   sign = <a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (inst1, 10, 10);
<a name="l04535"></a>04535                   imm1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 5);
<a name="l04536"></a>04536                   imm2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 10);
<a name="l04537"></a>04537                   j1 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 13);
<a name="l04538"></a>04538                   j2 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 11);
<a name="l04539"></a>04539 
<a name="l04540"></a>04540                   offset = (sign &lt;&lt; 20) + (j2 &lt;&lt; 19) + (j1 &lt;&lt; 18);
<a name="l04541"></a>04541                   offset += (imm1 &lt;&lt; 12) + (imm2 &lt;&lt; 1);
<a name="l04542"></a>04542 
<a name="l04543"></a>04543                   nextpc = pc_val + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l04544"></a>04544                 }
<a name="l04545"></a>04545             }
<a name="l04546"></a>04546         }
<a name="l04547"></a>04547       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xfe50) == 0xe810)
<a name="l04548"></a>04548         {
<a name="l04549"></a>04549           <span class="comment">/* Load multiple or RFE.  */</span>
<a name="l04550"></a>04550           <span class="keywordtype">int</span> rn, <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, load_pc = 1;
<a name="l04551"></a>04551 
<a name="l04552"></a>04552           rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 3);
<a name="l04553"></a>04553           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l04554"></a>04554             {
<a name="l04555"></a>04555               <span class="comment">/* LDMIA or POP */</span>
<a name="l04556"></a>04556               <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 15))
<a name="l04557"></a>04557                 load_pc = 0;
<a name="l04558"></a>04558               offset = bitcount (inst2) * 4 - 4;
<a name="l04559"></a>04559             }
<a name="l04560"></a>04560           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l04561"></a>04561             {
<a name="l04562"></a>04562               <span class="comment">/* LDMDB */</span>
<a name="l04563"></a>04563               <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 15))
<a name="l04564"></a>04564                 load_pc = 0;
<a name="l04565"></a>04565               offset = -4;
<a name="l04566"></a>04566             }
<a name="l04567"></a>04567           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l04568"></a>04568             {
<a name="l04569"></a>04569               <span class="comment">/* RFEIA */</span>
<a name="l04570"></a>04570               offset = 0;
<a name="l04571"></a>04571             }
<a name="l04572"></a>04572           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7) &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 8))
<a name="l04573"></a>04573             {
<a name="l04574"></a>04574               <span class="comment">/* RFEDB */</span>
<a name="l04575"></a>04575               offset = -8;
<a name="l04576"></a>04576             }
<a name="l04577"></a>04577           <span class="keywordflow">else</span>
<a name="l04578"></a>04578             load_pc = 0;
<a name="l04579"></a>04579 
<a name="l04580"></a>04580           <span class="keywordflow">if</span> (load_pc)
<a name="l04581"></a>04581             {
<a name="l04582"></a>04582               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rn);
<a name="l04583"></a>04583               nextpc = <a class="code" href="frame_8c.html#a4f317a79de48ff98bc500e84ff6a18c7">get_frame_memory_unsigned</a> (frame, addr + offset, 4);
<a name="l04584"></a>04584             }
<a name="l04585"></a>04585         }
<a name="l04586"></a>04586       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xffef) == 0xea4f &amp;&amp; (inst2 &amp; 0xfff0) == 0x0f00)
<a name="l04587"></a>04587         {
<a name="l04588"></a>04588           <span class="comment">/* MOV PC or MOVS PC.  */</span>
<a name="l04589"></a>04589           nextpc = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 3));
<a name="l04590"></a>04590           nextpc = <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (nextpc);
<a name="l04591"></a>04591         }
<a name="l04592"></a>04592       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xff70) == 0xf850 &amp;&amp; (inst2 &amp; 0xf000) == 0xf000)
<a name="l04593"></a>04593         {
<a name="l04594"></a>04594           <span class="comment">/* LDR PC.  */</span>
<a name="l04595"></a>04595           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> base;
<a name="l04596"></a>04596           <span class="keywordtype">int</span> rn, load_pc = 1;
<a name="l04597"></a>04597 
<a name="l04598"></a>04598           rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 3);
<a name="l04599"></a>04599           base = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rn);
<a name="l04600"></a>04600           <span class="keywordflow">if</span> (rn == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l04601"></a>04601             {
<a name="l04602"></a>04602               base = (base + 4) &amp; ~(<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) 0x3;
<a name="l04603"></a>04603               <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7))
<a name="l04604"></a>04604                 base += <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 11);
<a name="l04605"></a>04605               <span class="keywordflow">else</span>
<a name="l04606"></a>04606                 base -= <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 11);
<a name="l04607"></a>04607             }
<a name="l04608"></a>04608           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 7))
<a name="l04609"></a>04609             base += <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 11);
<a name="l04610"></a>04610           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 11))
<a name="l04611"></a>04611             {
<a name="l04612"></a>04612               <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 10))
<a name="l04613"></a>04613                 {
<a name="l04614"></a>04614                   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst2, 9))
<a name="l04615"></a>04615                     base += <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 7);
<a name="l04616"></a>04616                   <span class="keywordflow">else</span>
<a name="l04617"></a>04617                     base -= <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 7);
<a name="l04618"></a>04618                 }
<a name="l04619"></a>04619             }
<a name="l04620"></a>04620           <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst2 &amp; 0x0fc0) == 0x0000)
<a name="l04621"></a>04621             {
<a name="l04622"></a>04622               <span class="keywordtype">int</span> shift = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 4, 5), rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 3);
<a name="l04623"></a>04623               base += <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rm) &lt;&lt; shift;
<a name="l04624"></a>04624             }
<a name="l04625"></a>04625           <span class="keywordflow">else</span>
<a name="l04626"></a>04626             <span class="comment">/* Reserved.  */</span>
<a name="l04627"></a>04627             load_pc = 0;
<a name="l04628"></a>04628 
<a name="l04629"></a>04629           <span class="keywordflow">if</span> (load_pc)
<a name="l04630"></a>04630             nextpc = <a class="code" href="frame_8c.html#a4f317a79de48ff98bc500e84ff6a18c7">get_frame_memory_unsigned</a> (frame, base, 4);
<a name="l04631"></a>04631         }
<a name="l04632"></a>04632       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xfff0) == 0xe8d0 &amp;&amp; (inst2 &amp; 0xfff0) == 0xf000)
<a name="l04633"></a>04633         {
<a name="l04634"></a>04634           <span class="comment">/* TBB.  */</span>
<a name="l04635"></a>04635           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> tbl_reg, table, <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, length;
<a name="l04636"></a>04636 
<a name="l04637"></a>04637           tbl_reg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 3);
<a name="l04638"></a>04638           <span class="keywordflow">if</span> (tbl_reg == 0x0f)
<a name="l04639"></a>04639             table = pc + 4;  <span class="comment">/* Regcache copy of PC isn&#39;t right yet.  */</span>
<a name="l04640"></a>04640           <span class="keywordflow">else</span>
<a name="l04641"></a>04641             table = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, tbl_reg);
<a name="l04642"></a>04642 
<a name="l04643"></a>04643           offset = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 3));
<a name="l04644"></a>04644           length = 2 * <a class="code" href="frame_8c.html#a4f317a79de48ff98bc500e84ff6a18c7">get_frame_memory_unsigned</a> (frame, table + offset, 1);
<a name="l04645"></a>04645           nextpc = pc_val + length;
<a name="l04646"></a>04646         }
<a name="l04647"></a>04647       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xfff0) == 0xe8d0 &amp;&amp; (inst2 &amp; 0xfff0) == 0xf010)
<a name="l04648"></a>04648         {
<a name="l04649"></a>04649           <span class="comment">/* TBH.  */</span>
<a name="l04650"></a>04650           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> tbl_reg, table, <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, length;
<a name="l04651"></a>04651 
<a name="l04652"></a>04652           tbl_reg = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 3);
<a name="l04653"></a>04653           <span class="keywordflow">if</span> (tbl_reg == 0x0f)
<a name="l04654"></a>04654             table = pc + 4;  <span class="comment">/* Regcache copy of PC isn&#39;t right yet.  */</span>
<a name="l04655"></a>04655           <span class="keywordflow">else</span>
<a name="l04656"></a>04656             table = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, tbl_reg);
<a name="l04657"></a>04657 
<a name="l04658"></a>04658           offset = 2 * <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst2, 0, 3));
<a name="l04659"></a>04659           length = 2 * <a class="code" href="frame_8c.html#a4f317a79de48ff98bc500e84ff6a18c7">get_frame_memory_unsigned</a> (frame, table + offset, 2);
<a name="l04660"></a>04660           nextpc = pc_val + length;
<a name="l04661"></a>04661         }
<a name="l04662"></a>04662     }
<a name="l04663"></a>04663   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xff00) == 0x4700)  <span class="comment">/* bx REG, blx REG */</span>
<a name="l04664"></a>04664     {
<a name="l04665"></a>04665       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 3, 6) == 0x0f)
<a name="l04666"></a>04666         nextpc = <a class="code" href="arm-tdep_8c.html#a3e367f8d0e90bd945ad174920bfb048c">UNMAKE_THUMB_ADDR</a> (pc_val);
<a name="l04667"></a>04667       <span class="keywordflow">else</span>
<a name="l04668"></a>04668         nextpc = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 3, 6));
<a name="l04669"></a>04669     }
<a name="l04670"></a>04670   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xff87) == 0x4687)  <span class="comment">/* mov pc, REG */</span>
<a name="l04671"></a>04671     {
<a name="l04672"></a>04672       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 3, 6) == 0x0f)
<a name="l04673"></a>04673         nextpc = pc_val;
<a name="l04674"></a>04674       <span class="keywordflow">else</span>
<a name="l04675"></a>04675         nextpc = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 3, 6));
<a name="l04676"></a>04676 
<a name="l04677"></a>04677       nextpc = <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (nextpc);
<a name="l04678"></a>04678     }
<a name="l04679"></a>04679   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((inst1 &amp; 0xf500) == 0xb100)
<a name="l04680"></a>04680     {
<a name="l04681"></a>04681       <span class="comment">/* CBNZ or CBZ.  */</span>
<a name="l04682"></a>04682       <span class="keywordtype">int</span> imm = (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 9) &lt;&lt; 6) + (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 3, 7) &lt;&lt; 1);
<a name="l04683"></a>04683       <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> reg = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (inst1, 0, 2));
<a name="l04684"></a>04684 
<a name="l04685"></a>04685       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 11) &amp;&amp; reg != 0)
<a name="l04686"></a>04686         nextpc = pc_val + imm;
<a name="l04687"></a>04687       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (inst1, 11) &amp;&amp; reg == 0)
<a name="l04688"></a>04688         nextpc = pc_val + imm;
<a name="l04689"></a>04689     }
<a name="l04690"></a>04690   <span class="keywordflow">return</span> nextpc;
<a name="l04691"></a>04691 }
<a name="l04692"></a>04692 
<a name="l04693"></a>04693 <span class="comment">/* Get the raw next address.  PC is the current program counter, in </span>
<a name="l04694"></a>04694 <span class="comment">   FRAME, which is assumed to be executing in ARM mode.</span>
<a name="l04695"></a>04695 <span class="comment"></span>
<a name="l04696"></a>04696 <span class="comment">   The value returned has the execution state of the next instruction </span>
<a name="l04697"></a>04697 <span class="comment">   encoded in it.  Use IS_THUMB_ADDR () to see whether the instruction is</span>
<a name="l04698"></a>04698 <span class="comment">   in Thumb-State, and gdbarch_addr_bits_remove () to get the plain memory</span>
<a name="l04699"></a>04699 <span class="comment">   address.  */</span>
<a name="l04700"></a>04700 
<a name="l04701"></a>04701 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l04702"></a>04702 arm_get_next_pc_raw (<span class="keyword">struct</span> frame_info *frame, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l04703"></a>04703 {
<a name="l04704"></a>04704   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (frame);
<a name="l04705"></a>04705   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l04706"></a>04706   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l04707"></a>04707   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> pc_val;
<a name="l04708"></a>04708   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> this_instr;
<a name="l04709"></a>04709   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l04710"></a>04710   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> nextpc;
<a name="l04711"></a>04711 
<a name="l04712"></a>04712   pc_val = (<span class="keywordtype">unsigned</span> <a class="code" href="namespacegdb_1_1printing.html#ae264c8b9a4ff02c4b077df5db5944977">long</a>) pc;
<a name="l04713"></a>04713   this_instr = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc, 4, byte_order_for_code);
<a name="l04714"></a>04714 
<a name="l04715"></a>04715   status = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l04716"></a>04716   nextpc = (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) (pc_val + 4);    <span class="comment">/* Default case */</span>
<a name="l04717"></a>04717 
<a name="l04718"></a>04718   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 28, 31) == <a class="code" href="arm-tdep_8h.html#a55b51ae8efa9c75445ae457e8de4c88c">INST_NV</a>)
<a name="l04719"></a>04719     <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 24, 27))
<a name="l04720"></a>04720       {
<a name="l04721"></a>04721       <span class="keywordflow">case</span> 0xa:
<a name="l04722"></a>04722       <span class="keywordflow">case</span> 0xb:
<a name="l04723"></a>04723         {
<a name="l04724"></a>04724           <span class="comment">/* Branch with Link and change to Thumb.  */</span>
<a name="l04725"></a>04725           nextpc = <a class="code" href="arm-tdep_8c.html#a9b2747fcc88d38bdd7d8ccbbfd20d1ca">BranchDest</a> (pc, this_instr);
<a name="l04726"></a>04726           nextpc |= <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 24) &lt;&lt; 1;
<a name="l04727"></a>04727           nextpc = <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (nextpc);
<a name="l04728"></a>04728           <span class="keywordflow">break</span>;
<a name="l04729"></a>04729         }
<a name="l04730"></a>04730       <span class="keywordflow">case</span> 0xc:
<a name="l04731"></a>04731       <span class="keywordflow">case</span> 0xd:
<a name="l04732"></a>04732       <span class="keywordflow">case</span> 0xe:
<a name="l04733"></a>04733         <span class="comment">/* Coprocessor register transfer.  */</span>
<a name="l04734"></a>04734         <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 12, 15) == 15)
<a name="l04735"></a>04735           <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid update to pc in instruction&quot;</span>));
<a name="l04736"></a>04736         <span class="keywordflow">break</span>;
<a name="l04737"></a>04737       }
<a name="l04738"></a>04738   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (condition_true (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 28, 31), status))
<a name="l04739"></a>04739     {
<a name="l04740"></a>04740       <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 24, 27))
<a name="l04741"></a>04741         {
<a name="l04742"></a>04742         <span class="keywordflow">case</span> 0x0:
<a name="l04743"></a>04743         <span class="keywordflow">case</span> 0x1:                       <span class="comment">/* data processing */</span>
<a name="l04744"></a>04744         <span class="keywordflow">case</span> 0x2:
<a name="l04745"></a>04745         <span class="keywordflow">case</span> 0x3:
<a name="l04746"></a>04746           {
<a name="l04747"></a>04747             <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> operand1, operand2, result = 0;
<a name="l04748"></a>04748             <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rn;
<a name="l04749"></a>04749             <span class="keywordtype">int</span> c;
<a name="l04750"></a>04750 
<a name="l04751"></a>04751             <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 12, 15) != 15)
<a name="l04752"></a>04752               <span class="keywordflow">break</span>;
<a name="l04753"></a>04753 
<a name="l04754"></a>04754             <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 22, 25) == 0
<a name="l04755"></a>04755                 &amp;&amp; <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 4, 7) == 9)        <span class="comment">/* multiply */</span>
<a name="l04756"></a>04756               <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid update to pc in instruction&quot;</span>));
<a name="l04757"></a>04757 
<a name="l04758"></a>04758             <span class="comment">/* BX &lt;reg&gt;, BLX &lt;reg&gt; */</span>
<a name="l04759"></a>04759             <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 4, 27) == 0x12fff1
<a name="l04760"></a>04760                 || <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 4, 27) == 0x12fff3)
<a name="l04761"></a>04761               {
<a name="l04762"></a>04762                 rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 0, 3);
<a name="l04763"></a>04763                 nextpc = ((rn == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l04764"></a>04764                           ? (pc_val + 8)
<a name="l04765"></a>04765                           : <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rn));
<a name="l04766"></a>04766 
<a name="l04767"></a>04767                 <span class="keywordflow">return</span> nextpc;
<a name="l04768"></a>04768               }
<a name="l04769"></a>04769 
<a name="l04770"></a>04770             <span class="comment">/* Multiply into PC.  */</span>
<a name="l04771"></a>04771             c = (status &amp; <a class="code" href="arm-tdep_8h.html#ad46c6da50a6f244180853e079f2514d2">FLAG_C</a>) ? 1 : 0;
<a name="l04772"></a>04772             rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 16, 19);
<a name="l04773"></a>04773             operand1 = ((rn == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l04774"></a>04774                         ? (pc_val + 8)
<a name="l04775"></a>04775                         : <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rn));
<a name="l04776"></a>04776 
<a name="l04777"></a>04777             <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 25))
<a name="l04778"></a>04778               {
<a name="l04779"></a>04779                 <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> immval = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 0, 7);
<a name="l04780"></a>04780                 <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rotate = 2 * <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 8, 11);
<a name="l04781"></a>04781                 operand2 = ((immval &gt;&gt; rotate) | (immval &lt;&lt; (32 - rotate)))
<a name="l04782"></a>04782                   &amp; 0xffffffff;
<a name="l04783"></a>04783               }
<a name="l04784"></a>04784             <span class="keywordflow">else</span>                <span class="comment">/* operand 2 is a shifted register.  */</span>
<a name="l04785"></a>04785               operand2 = shifted_reg_val (frame, this_instr, c,
<a name="l04786"></a>04786                                           pc_val, status);
<a name="l04787"></a>04787 
<a name="l04788"></a>04788             <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 21, 24))
<a name="l04789"></a>04789               {
<a name="l04790"></a>04790               <span class="keywordflow">case</span> 0x0: <span class="comment">/*and */</span>
<a name="l04791"></a>04791                 result = operand1 &amp; operand2;
<a name="l04792"></a>04792                 <span class="keywordflow">break</span>;
<a name="l04793"></a>04793 
<a name="l04794"></a>04794               <span class="keywordflow">case</span> 0x1: <span class="comment">/*eor */</span>
<a name="l04795"></a>04795                 result = operand1 ^ operand2;
<a name="l04796"></a>04796                 <span class="keywordflow">break</span>;
<a name="l04797"></a>04797 
<a name="l04798"></a>04798               <span class="keywordflow">case</span> 0x2: <span class="comment">/*sub */</span>
<a name="l04799"></a>04799                 result = operand1 - operand2;
<a name="l04800"></a>04800                 <span class="keywordflow">break</span>;
<a name="l04801"></a>04801 
<a name="l04802"></a>04802               <span class="keywordflow">case</span> 0x3: <span class="comment">/*rsb */</span>
<a name="l04803"></a>04803                 result = operand2 - operand1;
<a name="l04804"></a>04804                 <span class="keywordflow">break</span>;
<a name="l04805"></a>04805 
<a name="l04806"></a>04806               <span class="keywordflow">case</span> 0x4: <span class="comment">/*add */</span>
<a name="l04807"></a>04807                 result = operand1 + operand2;
<a name="l04808"></a>04808                 <span class="keywordflow">break</span>;
<a name="l04809"></a>04809 
<a name="l04810"></a>04810               <span class="keywordflow">case</span> 0x5: <span class="comment">/*adc */</span>
<a name="l04811"></a>04811                 result = operand1 + operand2 + c;
<a name="l04812"></a>04812                 <span class="keywordflow">break</span>;
<a name="l04813"></a>04813 
<a name="l04814"></a>04814               <span class="keywordflow">case</span> 0x6: <span class="comment">/*sbc */</span>
<a name="l04815"></a>04815                 result = operand1 - operand2 + c;
<a name="l04816"></a>04816                 <span class="keywordflow">break</span>;
<a name="l04817"></a>04817 
<a name="l04818"></a>04818               <span class="keywordflow">case</span> 0x7: <span class="comment">/*rsc */</span>
<a name="l04819"></a>04819                 result = operand2 - operand1 + c;
<a name="l04820"></a>04820                 <span class="keywordflow">break</span>;
<a name="l04821"></a>04821 
<a name="l04822"></a>04822               <span class="keywordflow">case</span> 0x8:
<a name="l04823"></a>04823               <span class="keywordflow">case</span> 0x9:
<a name="l04824"></a>04824               <span class="keywordflow">case</span> 0xa:
<a name="l04825"></a>04825               <span class="keywordflow">case</span> 0xb: <span class="comment">/* tst, teq, cmp, cmn */</span>
<a name="l04826"></a>04826                 result = (<span class="keywordtype">unsigned</span> <a class="code" href="namespacegdb_1_1printing.html#ae264c8b9a4ff02c4b077df5db5944977">long</a>) nextpc;
<a name="l04827"></a>04827                 <span class="keywordflow">break</span>;
<a name="l04828"></a>04828 
<a name="l04829"></a>04829               <span class="keywordflow">case</span> 0xc: <span class="comment">/*orr */</span>
<a name="l04830"></a>04830                 result = operand1 | operand2;
<a name="l04831"></a>04831                 <span class="keywordflow">break</span>;
<a name="l04832"></a>04832 
<a name="l04833"></a>04833               <span class="keywordflow">case</span> 0xd: <span class="comment">/*mov */</span>
<a name="l04834"></a>04834                 <span class="comment">/* Always step into a function.  */</span>
<a name="l04835"></a>04835                 result = operand2;
<a name="l04836"></a>04836                 <span class="keywordflow">break</span>;
<a name="l04837"></a>04837 
<a name="l04838"></a>04838               <span class="keywordflow">case</span> 0xe: <span class="comment">/*bic */</span>
<a name="l04839"></a>04839                 result = operand1 &amp; ~operand2;
<a name="l04840"></a>04840                 <span class="keywordflow">break</span>;
<a name="l04841"></a>04841 
<a name="l04842"></a>04842               <span class="keywordflow">case</span> 0xf: <span class="comment">/*mvn */</span>
<a name="l04843"></a>04843                 result = ~operand2;
<a name="l04844"></a>04844                 <span class="keywordflow">break</span>;
<a name="l04845"></a>04845               }
<a name="l04846"></a>04846 
<a name="l04847"></a>04847             <span class="comment">/* In 26-bit APCS the bottom two bits of the result are </span>
<a name="l04848"></a>04848 <span class="comment">               ignored, and we always end up in ARM state.  */</span>
<a name="l04849"></a>04849             <span class="keywordflow">if</span> (!<a class="code" href="arm-linux-nat_8c.html#a77dfd4d77596fabb416e373c5631335c">arm_apcs_32</a>)
<a name="l04850"></a>04850               nextpc = arm_addr_bits_remove (gdbarch, result);
<a name="l04851"></a>04851             <span class="keywordflow">else</span>
<a name="l04852"></a>04852               nextpc = result;
<a name="l04853"></a>04853 
<a name="l04854"></a>04854             <span class="keywordflow">break</span>;
<a name="l04855"></a>04855           }
<a name="l04856"></a>04856 
<a name="l04857"></a>04857         <span class="keywordflow">case</span> 0x4:
<a name="l04858"></a>04858         <span class="keywordflow">case</span> 0x5:               <span class="comment">/* data transfer */</span>
<a name="l04859"></a>04859         <span class="keywordflow">case</span> 0x6:
<a name="l04860"></a>04860         <span class="keywordflow">case</span> 0x7:
<a name="l04861"></a>04861           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 20))
<a name="l04862"></a>04862             {
<a name="l04863"></a>04863               <span class="comment">/* load */</span>
<a name="l04864"></a>04864               <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 12, 15) == 15)
<a name="l04865"></a>04865                 {
<a name="l04866"></a>04866                   <span class="comment">/* rd == pc */</span>
<a name="l04867"></a>04867                   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rn;
<a name="l04868"></a>04868                   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> base;
<a name="l04869"></a>04869 
<a name="l04870"></a>04870                   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 22))
<a name="l04871"></a>04871                     <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid update to pc in instruction&quot;</span>));
<a name="l04872"></a>04872 
<a name="l04873"></a>04873                   <span class="comment">/* byte write to PC */</span>
<a name="l04874"></a>04874                   rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 16, 19);
<a name="l04875"></a>04875                   base = ((rn == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l04876"></a>04876                           ? (pc_val + 8)
<a name="l04877"></a>04877                           : <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, rn));
<a name="l04878"></a>04878 
<a name="l04879"></a>04879                   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 24))
<a name="l04880"></a>04880                     {
<a name="l04881"></a>04881                       <span class="comment">/* pre-indexed */</span>
<a name="l04882"></a>04882                       <span class="keywordtype">int</span> c = (status &amp; <a class="code" href="arm-tdep_8h.html#ad46c6da50a6f244180853e079f2514d2">FLAG_C</a>) ? 1 : 0;
<a name="l04883"></a>04883                       <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset =
<a name="l04884"></a>04884                       (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 25)
<a name="l04885"></a>04885                        ? shifted_reg_val (frame, this_instr, c, pc_val, status)
<a name="l04886"></a>04886                        : <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 0, 11));
<a name="l04887"></a>04887 
<a name="l04888"></a>04888                       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 23))
<a name="l04889"></a>04889                         base += <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l04890"></a>04890                       <span class="keywordflow">else</span>
<a name="l04891"></a>04891                         base -= <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l04892"></a>04892                     }
<a name="l04893"></a>04893                   nextpc =
<a name="l04894"></a>04894                     (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> ((<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) base,
<a name="l04895"></a>04895                                                               4, byte_order);
<a name="l04896"></a>04896                 }
<a name="l04897"></a>04897             }
<a name="l04898"></a>04898           <span class="keywordflow">break</span>;
<a name="l04899"></a>04899 
<a name="l04900"></a>04900         <span class="keywordflow">case</span> 0x8:
<a name="l04901"></a>04901         <span class="keywordflow">case</span> 0x9:               <span class="comment">/* block transfer */</span>
<a name="l04902"></a>04902           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 20))
<a name="l04903"></a>04903             {
<a name="l04904"></a>04904               <span class="comment">/* LDM */</span>
<a name="l04905"></a>04905               <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 15))
<a name="l04906"></a>04906                 {
<a name="l04907"></a>04907                   <span class="comment">/* loading pc */</span>
<a name="l04908"></a>04908                   <span class="keywordtype">int</span> offset = 0;
<a name="l04909"></a>04909                   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rn_val
<a name="l04910"></a>04910                     = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame,
<a name="l04911"></a>04911                                                    <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 16, 19));
<a name="l04912"></a>04912 
<a name="l04913"></a>04913                   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 23))
<a name="l04914"></a>04914                     {
<a name="l04915"></a>04915                       <span class="comment">/* up */</span>
<a name="l04916"></a>04916                       <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> reglist = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (this_instr, 0, 14);
<a name="l04917"></a>04917                       offset = bitcount (reglist) * 4;
<a name="l04918"></a>04918                       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 24))         <span class="comment">/* pre */</span>
<a name="l04919"></a>04919                         offset += 4;
<a name="l04920"></a>04920                     }
<a name="l04921"></a>04921                   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (this_instr, 24))
<a name="l04922"></a>04922                     offset = -4;
<a name="l04923"></a>04923 
<a name="l04924"></a>04924                   nextpc =
<a name="l04925"></a>04925                     (<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>) <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> ((<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>)
<a name="l04926"></a>04926                                                               (rn_val + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>),
<a name="l04927"></a>04927                                                               4, byte_order);
<a name="l04928"></a>04928                 }
<a name="l04929"></a>04929             }
<a name="l04930"></a>04930           <span class="keywordflow">break</span>;
<a name="l04931"></a>04931 
<a name="l04932"></a>04932         <span class="keywordflow">case</span> 0xb:               <span class="comment">/* branch &amp; link */</span>
<a name="l04933"></a>04933         <span class="keywordflow">case</span> 0xa:               <span class="comment">/* branch */</span>
<a name="l04934"></a>04934           {
<a name="l04935"></a>04935             nextpc = <a class="code" href="arm-tdep_8c.html#a9b2747fcc88d38bdd7d8ccbbfd20d1ca">BranchDest</a> (pc, this_instr);
<a name="l04936"></a>04936             <span class="keywordflow">break</span>;
<a name="l04937"></a>04937           }
<a name="l04938"></a>04938 
<a name="l04939"></a>04939         <span class="keywordflow">case</span> 0xc:
<a name="l04940"></a>04940         <span class="keywordflow">case</span> 0xd:
<a name="l04941"></a>04941         <span class="keywordflow">case</span> 0xe:               <span class="comment">/* coproc ops */</span>
<a name="l04942"></a>04942           <span class="keywordflow">break</span>;
<a name="l04943"></a>04943         <span class="keywordflow">case</span> 0xf:               <span class="comment">/* SWI */</span>
<a name="l04944"></a>04944           {
<a name="l04945"></a>04945             <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep;
<a name="l04946"></a>04946             tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l04947"></a>04947 
<a name="l04948"></a>04948             <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#adfdc65c6f29d29cb45503679732c8d21">syscall_next_pc</a> != NULL)
<a name="l04949"></a>04949               nextpc = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#adfdc65c6f29d29cb45503679732c8d21">syscall_next_pc</a> (frame);
<a name="l04950"></a>04950 
<a name="l04951"></a>04951           }
<a name="l04952"></a>04952           <span class="keywordflow">break</span>;
<a name="l04953"></a>04953 
<a name="l04954"></a>04954         <span class="keywordflow">default</span>:
<a name="l04955"></a>04955           <a class="code" href="utils_8c.html#aaa819b1a6c0b6c4090bdc0b027eaf64b">fprintf_filtered</a> (<a class="code" href="main_8c.html#a2a1dea1e551cadb9541353a004193a47">gdb_stderr</a>, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Bad bit-field extraction\n&quot;</span>));
<a name="l04956"></a>04956           <span class="keywordflow">return</span> (pc);
<a name="l04957"></a>04957         }
<a name="l04958"></a>04958     }
<a name="l04959"></a>04959 
<a name="l04960"></a>04960   <span class="keywordflow">return</span> nextpc;
<a name="l04961"></a>04961 }
<a name="l04962"></a>04962 
<a name="l04963"></a>04963 <span class="comment">/* Determine next PC after current instruction executes.  Will call either</span>
<a name="l04964"></a>04964 <span class="comment">   arm_get_next_pc_raw or thumb_get_next_pc_raw.  Error out if infinite</span>
<a name="l04965"></a>04965 <span class="comment">   loop is detected.  */</span>
<a name="l04966"></a>04966 
<a name="l04967"></a>04967 <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l04968"></a><a class="code" href="arm-tdep_8h.html#a4dce29ace7b7c8d77b5684689d6ab90a">04968</a> <a class="code" href="arm-tdep_8c.html#a9ca1b6ee5cb732646a075cbab1d97875">arm_get_next_pc</a> (<span class="keyword">struct</span> frame_info *frame, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l04969"></a>04969 {
<a name="l04970"></a>04970   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> nextpc;
<a name="l04971"></a>04971 
<a name="l04972"></a>04972   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#af771cd70b92a36a72d01814c8d40506a">arm_frame_is_thumb</a> (frame))
<a name="l04973"></a>04973     {
<a name="l04974"></a>04974       nextpc = thumb_get_next_pc_raw (frame, pc);
<a name="l04975"></a>04975       <span class="keywordflow">if</span> (nextpc == <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (pc))
<a name="l04976"></a>04976         <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Infinite loop detected&quot;</span>));
<a name="l04977"></a>04977     }
<a name="l04978"></a>04978   <span class="keywordflow">else</span>
<a name="l04979"></a>04979     {
<a name="l04980"></a>04980       nextpc = arm_get_next_pc_raw (frame, pc);
<a name="l04981"></a>04981       <span class="keywordflow">if</span> (nextpc == pc)
<a name="l04982"></a>04982         <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Infinite loop detected&quot;</span>));
<a name="l04983"></a>04983     }
<a name="l04984"></a>04984 
<a name="l04985"></a>04985   <span class="keywordflow">return</span> nextpc;
<a name="l04986"></a>04986 }
<a name="l04987"></a>04987 
<a name="l04988"></a>04988 <span class="comment">/* Like insert_single_step_breakpoint, but make sure we use a breakpoint</span>
<a name="l04989"></a>04989 <span class="comment">   of the appropriate mode (as encoded in the PC value), even if this</span>
<a name="l04990"></a>04990 <span class="comment">   differs from what would be expected according to the symbol tables.  */</span>
<a name="l04991"></a>04991 
<a name="l04992"></a>04992 <span class="keywordtype">void</span>
<a name="l04993"></a><a class="code" href="arm-tdep_8h.html#a3d46819d851a4746097db699f0e7925d">04993</a> <a class="code" href="arm-tdep_8c.html#a88bcd72edb126d68445381a19b83f971">arm_insert_single_step_breakpoint</a> (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l04994"></a>04994                                    <span class="keyword">struct</span> address_space *aspace,
<a name="l04995"></a>04995                                    <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l04996"></a>04996 {
<a name="l04997"></a>04997   <span class="keyword">struct </span>cleanup *old_chain
<a name="l04998"></a>04998     = <a class="code" href="utils_8c.html#aa4b9e7f0b6abb5f93fc0ac366f7614c0">make_cleanup_restore_integer</a> (&amp;arm_override_mode);
<a name="l04999"></a>04999 
<a name="l05000"></a>05000   arm_override_mode = <a class="code" href="arm-tdep_8c.html#a71af00619da0a9a58fe114120b1fdc26">IS_THUMB_ADDR</a> (pc);
<a name="l05001"></a>05001   pc = <a class="code" href="gdbarch_8c.html#abee635dc7cb9e9793c6100971df1a859">gdbarch_addr_bits_remove</a> (gdbarch, pc);
<a name="l05002"></a>05002 
<a name="l05003"></a>05003   <a class="code" href="breakpoint_8c.html#a8decd828f1a0042e3e40a1ed86940140">insert_single_step_breakpoint</a> (gdbarch, aspace, pc);
<a name="l05004"></a>05004 
<a name="l05005"></a>05005   <a class="code" href="cleanups_8c.html#a8b313a4f1c613973ea444e5fa54976f8">do_cleanups</a> (old_chain);
<a name="l05006"></a>05006 }
<a name="l05007"></a>05007 
<a name="l05008"></a>05008 <span class="comment">/* Checks for an atomic sequence of instructions beginning with a LDREX{,B,H,D}</span>
<a name="l05009"></a>05009 <span class="comment">   instruction and ending with a STREX{,B,H,D} instruction.  If such a sequence</span>
<a name="l05010"></a>05010 <span class="comment">   is found, attempt to step through it.  A breakpoint is placed at the end of</span>
<a name="l05011"></a>05011 <span class="comment">   the sequence.  */</span>
<a name="l05012"></a>05012 
<a name="l05013"></a>05013 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05014"></a>05014 thumb_deal_with_atomic_sequence_raw (<span class="keyword">struct</span> frame_info *frame)
<a name="l05015"></a>05015 {
<a name="l05016"></a>05016   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (frame);
<a name="l05017"></a>05017   <span class="keyword">struct </span>address_space *aspace = <a class="code" href="frame_8c.html#abdf9824b7a32ae3a71b8de560a16bfe8">get_frame_address_space</a> (frame);
<a name="l05018"></a>05018   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l05019"></a>05019   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc = <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (frame);
<a name="l05020"></a>05020   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> breaks[2] = {-1, -1};
<a name="l05021"></a>05021   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> loc = pc;
<a name="l05022"></a>05022   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn1, insn2;
<a name="l05023"></a>05023   <span class="keywordtype">int</span> insn_count;
<a name="l05024"></a>05024   <span class="keywordtype">int</span> index;
<a name="l05025"></a>05025   <span class="keywordtype">int</span> last_breakpoint = 0; <span class="comment">/* Defaults to 0 (no breakpoints placed).  */</span>
<a name="l05026"></a>05026   <span class="keyword">const</span> <span class="keywordtype">int</span> atomic_sequence_length = 16; <span class="comment">/* Instruction sequence length.  */</span>
<a name="l05027"></a>05027   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>, itstate;
<a name="l05028"></a>05028 
<a name="l05029"></a>05029   <span class="comment">/* We currently do not support atomic sequences within an IT block.  */</span>
<a name="l05030"></a>05030   status = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l05031"></a>05031   itstate = ((status &gt;&gt; 8) &amp; 0xfc) | ((status &gt;&gt; 25) &amp; 0x3);
<a name="l05032"></a>05032   <span class="keywordflow">if</span> (itstate &amp; 0x0f)
<a name="l05033"></a>05033     <span class="keywordflow">return</span> 0;
<a name="l05034"></a>05034 
<a name="l05035"></a>05035   <span class="comment">/* Assume all atomic sequences start with a ldrex{,b,h,d} instruction.  */</span>
<a name="l05036"></a>05036   insn1 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 2, byte_order_for_code);
<a name="l05037"></a>05037   loc += 2;
<a name="l05038"></a>05038   <span class="keywordflow">if</span> (thumb_insn_size (insn1) != 4)
<a name="l05039"></a>05039     <span class="keywordflow">return</span> 0;
<a name="l05040"></a>05040 
<a name="l05041"></a>05041   insn2 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 2, byte_order_for_code);
<a name="l05042"></a>05042   loc += 2;
<a name="l05043"></a>05043   <span class="keywordflow">if</span> (!((insn1 &amp; 0xfff0) == 0xe850
<a name="l05044"></a>05044         || ((insn1 &amp; 0xfff0) == 0xe8d0 &amp;&amp; (insn2 &amp; 0x00c0) == 0x0040)))
<a name="l05045"></a>05045     <span class="keywordflow">return</span> 0;
<a name="l05046"></a>05046 
<a name="l05047"></a>05047   <span class="comment">/* Assume that no atomic sequence is longer than &quot;atomic_sequence_length&quot;</span>
<a name="l05048"></a>05048 <span class="comment">     instructions.  */</span>
<a name="l05049"></a>05049   <span class="keywordflow">for</span> (insn_count = 0; insn_count &lt; atomic_sequence_length; ++insn_count)
<a name="l05050"></a>05050     {
<a name="l05051"></a>05051       insn1 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 2, byte_order_for_code);
<a name="l05052"></a>05052       loc += 2;
<a name="l05053"></a>05053 
<a name="l05054"></a>05054       <span class="keywordflow">if</span> (thumb_insn_size (insn1) != 4)
<a name="l05055"></a>05055         {
<a name="l05056"></a>05056           <span class="comment">/* Assume that there is at most one conditional branch in the</span>
<a name="l05057"></a>05057 <span class="comment">             atomic sequence.  If a conditional branch is found, put a</span>
<a name="l05058"></a>05058 <span class="comment">             breakpoint in its destination address.  */</span>
<a name="l05059"></a>05059           <span class="keywordflow">if</span> ((insn1 &amp; 0xf000) == 0xd000 &amp;&amp; <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 8, 11) != 0x0f)
<a name="l05060"></a>05060             {
<a name="l05061"></a>05061               <span class="keywordflow">if</span> (last_breakpoint &gt; 0)
<a name="l05062"></a>05062                 <span class="keywordflow">return</span> 0; <span class="comment">/* More than one conditional branch found,</span>
<a name="l05063"></a>05063 <span class="comment">                             fallback to the standard code.  */</span>
<a name="l05064"></a>05064 
<a name="l05065"></a>05065               breaks[1] = loc + 2 + (<a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (insn1, 0, 7) &lt;&lt; 1);
<a name="l05066"></a>05066               last_breakpoint++;
<a name="l05067"></a>05067             }
<a name="l05068"></a>05068 
<a name="l05069"></a>05069           <span class="comment">/* We do not support atomic sequences that use any *other*</span>
<a name="l05070"></a>05070 <span class="comment">             instructions but conditional branches to change the PC.</span>
<a name="l05071"></a>05071 <span class="comment">             Fall back to standard code to avoid losing control of</span>
<a name="l05072"></a>05072 <span class="comment">             execution.  */</span>
<a name="l05073"></a>05073           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (thumb_instruction_changes_pc (insn1))
<a name="l05074"></a>05074             <span class="keywordflow">return</span> 0;
<a name="l05075"></a>05075         }
<a name="l05076"></a>05076       <span class="keywordflow">else</span>
<a name="l05077"></a>05077         {
<a name="l05078"></a>05078           insn2 = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 2, byte_order_for_code);
<a name="l05079"></a>05079           loc += 2;
<a name="l05080"></a>05080 
<a name="l05081"></a>05081           <span class="comment">/* Assume that there is at most one conditional branch in the</span>
<a name="l05082"></a>05082 <span class="comment">             atomic sequence.  If a conditional branch is found, put a</span>
<a name="l05083"></a>05083 <span class="comment">             breakpoint in its destination address.  */</span>
<a name="l05084"></a>05084           <span class="keywordflow">if</span> ((insn1 &amp; 0xf800) == 0xf000
<a name="l05085"></a>05085               &amp;&amp; (insn2 &amp; 0xd000) == 0x8000
<a name="l05086"></a>05086               &amp;&amp; (insn1 &amp; 0x0380) != 0x0380)
<a name="l05087"></a>05087             {
<a name="l05088"></a>05088               <span class="keywordtype">int</span> sign, j1, j2, imm1, imm2;
<a name="l05089"></a>05089               <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l05090"></a>05090 
<a name="l05091"></a>05091               sign = <a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (insn1, 10, 10);
<a name="l05092"></a>05092               imm1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 5);
<a name="l05093"></a>05093               imm2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 10);
<a name="l05094"></a>05094               j1 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 13);
<a name="l05095"></a>05095               j2 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 11);
<a name="l05096"></a>05096 
<a name="l05097"></a>05097               offset = (sign &lt;&lt; 20) + (j2 &lt;&lt; 19) + (j1 &lt;&lt; 18);
<a name="l05098"></a>05098               offset += (imm1 &lt;&lt; 12) + (imm2 &lt;&lt; 1);
<a name="l05099"></a>05099 
<a name="l05100"></a>05100               <span class="keywordflow">if</span> (last_breakpoint &gt; 0)
<a name="l05101"></a>05101                 <span class="keywordflow">return</span> 0; <span class="comment">/* More than one conditional branch found,</span>
<a name="l05102"></a>05102 <span class="comment">                             fallback to the standard code.  */</span>
<a name="l05103"></a>05103 
<a name="l05104"></a>05104               breaks[1] = loc + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l05105"></a>05105               last_breakpoint++;
<a name="l05106"></a>05106             }
<a name="l05107"></a>05107 
<a name="l05108"></a>05108           <span class="comment">/* We do not support atomic sequences that use any *other*</span>
<a name="l05109"></a>05109 <span class="comment">             instructions but conditional branches to change the PC.</span>
<a name="l05110"></a>05110 <span class="comment">             Fall back to standard code to avoid losing control of</span>
<a name="l05111"></a>05111 <span class="comment">             execution.  */</span>
<a name="l05112"></a>05112           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (thumb2_instruction_changes_pc (insn1, insn2))
<a name="l05113"></a>05113             <span class="keywordflow">return</span> 0;
<a name="l05114"></a>05114 
<a name="l05115"></a>05115           <span class="comment">/* If we find a strex{,b,h,d}, we&#39;re done.  */</span>
<a name="l05116"></a>05116           <span class="keywordflow">if</span> ((insn1 &amp; 0xfff0) == 0xe840
<a name="l05117"></a>05117               || ((insn1 &amp; 0xfff0) == 0xe8c0 &amp;&amp; (insn2 &amp; 0x00c0) == 0x0040))
<a name="l05118"></a>05118             <span class="keywordflow">break</span>;
<a name="l05119"></a>05119         }
<a name="l05120"></a>05120     }
<a name="l05121"></a>05121 
<a name="l05122"></a>05122   <span class="comment">/* If we didn&#39;t find the strex{,b,h,d}, we cannot handle the sequence.  */</span>
<a name="l05123"></a>05123   <span class="keywordflow">if</span> (insn_count == atomic_sequence_length)
<a name="l05124"></a>05124     <span class="keywordflow">return</span> 0;
<a name="l05125"></a>05125 
<a name="l05126"></a>05126   <span class="comment">/* Insert a breakpoint right after the end of the atomic sequence.  */</span>
<a name="l05127"></a>05127   breaks[0] = loc;
<a name="l05128"></a>05128 
<a name="l05129"></a>05129   <span class="comment">/* Check for duplicated breakpoints.  Check also for a breakpoint</span>
<a name="l05130"></a>05130 <span class="comment">     placed (branch instruction&#39;s destination) anywhere in sequence.  */</span>
<a name="l05131"></a>05131   <span class="keywordflow">if</span> (last_breakpoint
<a name="l05132"></a>05132       &amp;&amp; (breaks[1] == breaks[0]
<a name="l05133"></a>05133           || (breaks[1] &gt;= pc &amp;&amp; breaks[1] &lt; loc)))
<a name="l05134"></a>05134     last_breakpoint = 0;
<a name="l05135"></a>05135 
<a name="l05136"></a>05136   <span class="comment">/* Effectively inserts the breakpoints.  */</span>
<a name="l05137"></a>05137   <span class="keywordflow">for</span> (index = 0; index &lt;= last_breakpoint; index++)
<a name="l05138"></a>05138     <a class="code" href="arm-tdep_8c.html#a88bcd72edb126d68445381a19b83f971">arm_insert_single_step_breakpoint</a> (gdbarch, aspace,
<a name="l05139"></a>05139                                        <a class="code" href="arm-tdep_8c.html#af970c56653d109b84f02dd0464d66f4a">MAKE_THUMB_ADDR</a> (breaks[index]));
<a name="l05140"></a>05140 
<a name="l05141"></a>05141   <span class="keywordflow">return</span> 1;
<a name="l05142"></a>05142 }
<a name="l05143"></a>05143 
<a name="l05144"></a>05144 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05145"></a>05145 arm_deal_with_atomic_sequence_raw (<span class="keyword">struct</span> frame_info *frame)
<a name="l05146"></a>05146 {
<a name="l05147"></a>05147   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (frame);
<a name="l05148"></a>05148   <span class="keyword">struct </span>address_space *aspace = <a class="code" href="frame_8c.html#abdf9824b7a32ae3a71b8de560a16bfe8">get_frame_address_space</a> (frame);
<a name="l05149"></a>05149   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l05150"></a>05150   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc = <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (frame);
<a name="l05151"></a>05151   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> breaks[2] = {-1, -1};
<a name="l05152"></a>05152   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> loc = pc;
<a name="l05153"></a>05153   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> insn;
<a name="l05154"></a>05154   <span class="keywordtype">int</span> insn_count;
<a name="l05155"></a>05155   <span class="keywordtype">int</span> index;
<a name="l05156"></a>05156   <span class="keywordtype">int</span> last_breakpoint = 0; <span class="comment">/* Defaults to 0 (no breakpoints placed).  */</span>
<a name="l05157"></a>05157   <span class="keyword">const</span> <span class="keywordtype">int</span> atomic_sequence_length = 16; <span class="comment">/* Instruction sequence length.  */</span>
<a name="l05158"></a>05158 
<a name="l05159"></a>05159   <span class="comment">/* Assume all atomic sequences start with a ldrex{,b,h,d} instruction.</span>
<a name="l05160"></a>05160 <span class="comment">     Note that we do not currently support conditionally executed atomic</span>
<a name="l05161"></a>05161 <span class="comment">     instructions.  */</span>
<a name="l05162"></a>05162   insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 4, byte_order_for_code);
<a name="l05163"></a>05163   loc += 4;
<a name="l05164"></a>05164   <span class="keywordflow">if</span> ((insn &amp; 0xff9000f0) != 0xe1900090)
<a name="l05165"></a>05165     <span class="keywordflow">return</span> 0;
<a name="l05166"></a>05166 
<a name="l05167"></a>05167   <span class="comment">/* Assume that no atomic sequence is longer than &quot;atomic_sequence_length&quot;</span>
<a name="l05168"></a>05168 <span class="comment">     instructions.  */</span>
<a name="l05169"></a>05169   <span class="keywordflow">for</span> (insn_count = 0; insn_count &lt; atomic_sequence_length; ++insn_count)
<a name="l05170"></a>05170     {
<a name="l05171"></a>05171       insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (loc, 4, byte_order_for_code);
<a name="l05172"></a>05172       loc += 4;
<a name="l05173"></a>05173 
<a name="l05174"></a>05174       <span class="comment">/* Assume that there is at most one conditional branch in the atomic</span>
<a name="l05175"></a>05175 <span class="comment">         sequence.  If a conditional branch is found, put a breakpoint in</span>
<a name="l05176"></a>05176 <span class="comment">         its destination address.  */</span>
<a name="l05177"></a>05177       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 24, 27) == 0xa)
<a name="l05178"></a>05178         {
<a name="l05179"></a>05179           <span class="keywordflow">if</span> (last_breakpoint &gt; 0)
<a name="l05180"></a>05180             <span class="keywordflow">return</span> 0; <span class="comment">/* More than one conditional branch found, fallback</span>
<a name="l05181"></a>05181 <span class="comment">                         to the standard single-step code.  */</span>
<a name="l05182"></a>05182 
<a name="l05183"></a>05183           breaks[1] = <a class="code" href="arm-tdep_8c.html#a9b2747fcc88d38bdd7d8ccbbfd20d1ca">BranchDest</a> (loc - 4, insn);
<a name="l05184"></a>05184           last_breakpoint++;
<a name="l05185"></a>05185         }
<a name="l05186"></a>05186 
<a name="l05187"></a>05187       <span class="comment">/* We do not support atomic sequences that use any *other* instructions</span>
<a name="l05188"></a>05188 <span class="comment">         but conditional branches to change the PC.  Fall back to standard</span>
<a name="l05189"></a>05189 <span class="comment">         code to avoid losing control of execution.  */</span>
<a name="l05190"></a>05190       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (arm_instruction_changes_pc (insn))
<a name="l05191"></a>05191         <span class="keywordflow">return</span> 0;
<a name="l05192"></a>05192 
<a name="l05193"></a>05193       <span class="comment">/* If we find a strex{,b,h,d}, we&#39;re done.  */</span>
<a name="l05194"></a>05194       <span class="keywordflow">if</span> ((insn &amp; 0xff9000f0) == 0xe1800090)
<a name="l05195"></a>05195         <span class="keywordflow">break</span>;
<a name="l05196"></a>05196     }
<a name="l05197"></a>05197 
<a name="l05198"></a>05198   <span class="comment">/* If we didn&#39;t find the strex{,b,h,d}, we cannot handle the sequence.  */</span>
<a name="l05199"></a>05199   <span class="keywordflow">if</span> (insn_count == atomic_sequence_length)
<a name="l05200"></a>05200     <span class="keywordflow">return</span> 0;
<a name="l05201"></a>05201 
<a name="l05202"></a>05202   <span class="comment">/* Insert a breakpoint right after the end of the atomic sequence.  */</span>
<a name="l05203"></a>05203   breaks[0] = loc;
<a name="l05204"></a>05204 
<a name="l05205"></a>05205   <span class="comment">/* Check for duplicated breakpoints.  Check also for a breakpoint</span>
<a name="l05206"></a>05206 <span class="comment">     placed (branch instruction&#39;s destination) anywhere in sequence.  */</span>
<a name="l05207"></a>05207   <span class="keywordflow">if</span> (last_breakpoint
<a name="l05208"></a>05208       &amp;&amp; (breaks[1] == breaks[0]
<a name="l05209"></a>05209           || (breaks[1] &gt;= pc &amp;&amp; breaks[1] &lt; loc)))
<a name="l05210"></a>05210     last_breakpoint = 0;
<a name="l05211"></a>05211 
<a name="l05212"></a>05212   <span class="comment">/* Effectively inserts the breakpoints.  */</span>
<a name="l05213"></a>05213   <span class="keywordflow">for</span> (index = 0; index &lt;= last_breakpoint; index++)
<a name="l05214"></a>05214     <a class="code" href="arm-tdep_8c.html#a88bcd72edb126d68445381a19b83f971">arm_insert_single_step_breakpoint</a> (gdbarch, aspace, breaks[index]);
<a name="l05215"></a>05215 
<a name="l05216"></a>05216   <span class="keywordflow">return</span> 1;
<a name="l05217"></a>05217 }
<a name="l05218"></a>05218 
<a name="l05219"></a>05219 <span class="keywordtype">int</span>
<a name="l05220"></a><a class="code" href="arm-tdep_8h.html#a32490a08c9741a674605d54eac1cdc43">05220</a> <a class="code" href="arm-tdep_8c.html#af4ec42b95128fff5b62afa494e290556">arm_deal_with_atomic_sequence</a> (<span class="keyword">struct</span> frame_info *frame)
<a name="l05221"></a>05221 {
<a name="l05222"></a>05222   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#af771cd70b92a36a72d01814c8d40506a">arm_frame_is_thumb</a> (frame))
<a name="l05223"></a>05223     <span class="keywordflow">return</span> thumb_deal_with_atomic_sequence_raw (frame);
<a name="l05224"></a>05224   <span class="keywordflow">else</span>
<a name="l05225"></a>05225     <span class="keywordflow">return</span> arm_deal_with_atomic_sequence_raw (frame);
<a name="l05226"></a>05226 }
<a name="l05227"></a>05227 
<a name="l05228"></a>05228 <span class="comment">/* single_step() is called just before we want to resume the inferior,</span>
<a name="l05229"></a>05229 <span class="comment">   if we want to single-step it but there is no hardware or kernel</span>
<a name="l05230"></a>05230 <span class="comment">   single-step support.  We find the target of the coming instruction</span>
<a name="l05231"></a>05231 <span class="comment">   and breakpoint it.  */</span>
<a name="l05232"></a>05232 
<a name="l05233"></a>05233 <span class="keywordtype">int</span>
<a name="l05234"></a><a class="code" href="arm-tdep_8h.html#aa7a7419ecf0c3ab5f243653633f71a70">05234</a> <a class="code" href="arm-tdep_8c.html#a609485bb30d5cb9da8d1850b6e662ac1">arm_software_single_step</a> (<span class="keyword">struct</span> frame_info *frame)
<a name="l05235"></a>05235 {
<a name="l05236"></a>05236   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (frame);
<a name="l05237"></a>05237   <span class="keyword">struct </span>address_space *aspace = <a class="code" href="frame_8c.html#abdf9824b7a32ae3a71b8de560a16bfe8">get_frame_address_space</a> (frame);
<a name="l05238"></a>05238   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> next_pc;
<a name="l05239"></a>05239 
<a name="l05240"></a>05240   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#af4ec42b95128fff5b62afa494e290556">arm_deal_with_atomic_sequence</a> (frame))
<a name="l05241"></a>05241     <span class="keywordflow">return</span> 1;
<a name="l05242"></a>05242 
<a name="l05243"></a>05243   next_pc = <a class="code" href="arm-tdep_8c.html#a9ca1b6ee5cb732646a075cbab1d97875">arm_get_next_pc</a> (frame, <a class="code" href="frame_8c.html#a27aafb00e05cba145dfba0e4bc7b1d70">get_frame_pc</a> (frame));
<a name="l05244"></a>05244   <a class="code" href="arm-tdep_8c.html#a88bcd72edb126d68445381a19b83f971">arm_insert_single_step_breakpoint</a> (gdbarch, aspace, next_pc);
<a name="l05245"></a>05245 
<a name="l05246"></a>05246   <span class="keywordflow">return</span> 1;
<a name="l05247"></a>05247 }
<a name="l05248"></a>05248 
<a name="l05249"></a>05249 <span class="comment">/* Given BUF, which is OLD_LEN bytes ending at ENDADDR, expand</span>
<a name="l05250"></a>05250 <span class="comment">   the buffer to be NEW_LEN bytes ending at ENDADDR.  Return</span>
<a name="l05251"></a>05251 <span class="comment">   NULL if an error occurs.  BUF is freed.  */</span>
<a name="l05252"></a>05252 
<a name="l05253"></a>05253 <span class="keyword">static</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *
<a name="l05254"></a>05254 extend_buffer_earlier (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> endaddr,
<a name="l05255"></a>05255                        <span class="keywordtype">int</span> old_len, <span class="keywordtype">int</span> new_len)
<a name="l05256"></a>05256 {
<a name="l05257"></a>05257   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *new_buf;
<a name="l05258"></a>05258   <span class="keywordtype">int</span> bytes_to_read = new_len - old_len;
<a name="l05259"></a>05259 
<a name="l05260"></a>05260   new_buf = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> (new_len);
<a name="l05261"></a>05261   <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (new_buf + bytes_to_read, buf, old_len);
<a name="l05262"></a>05262   <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (buf);
<a name="l05263"></a>05263   <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (endaddr - new_len, new_buf, bytes_to_read) != 0)
<a name="l05264"></a>05264     {
<a name="l05265"></a>05265       <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (new_buf);
<a name="l05266"></a>05266       <span class="keywordflow">return</span> NULL;
<a name="l05267"></a>05267     }
<a name="l05268"></a>05268   <span class="keywordflow">return</span> new_buf;
<a name="l05269"></a>05269 }
<a name="l05270"></a>05270 
<a name="l05271"></a>05271 <span class="comment">/* An IT block is at most the 2-byte IT instruction followed by</span>
<a name="l05272"></a>05272 <span class="comment">   four 4-byte instructions.  The furthest back we must search to</span>
<a name="l05273"></a>05273 <span class="comment">   find an IT block that affects the current instruction is thus</span>
<a name="l05274"></a>05274 <span class="comment">   2 + 3 * 4 == 14 bytes.  */</span>
<a name="l05275"></a><a class="code" href="arm-tdep_8c.html#a1fa33a40aef497f17e382c3bbedfe510">05275</a> <span class="preprocessor">#define MAX_IT_BLOCK_PREFIX 14</span>
<a name="l05276"></a>05276 <span class="preprocessor"></span>
<a name="l05277"></a>05277 <span class="comment">/* Use a quick scan if there are more than this many bytes of</span>
<a name="l05278"></a>05278 <span class="comment">   code.  */</span>
<a name="l05279"></a><a class="code" href="arm-tdep_8c.html#ab5f81afa5d5743612b75c3579b78f2f1">05279</a> <span class="preprocessor">#define IT_SCAN_THRESHOLD 32</span>
<a name="l05280"></a>05280 <span class="preprocessor"></span>
<a name="l05281"></a>05281 <span class="comment">/* Adjust a breakpoint&#39;s address to move breakpoints out of IT blocks.</span>
<a name="l05282"></a>05282 <span class="comment">   A breakpoint in an IT block may not be hit, depending on the</span>
<a name="l05283"></a>05283 <span class="comment">   condition flags.  */</span>
<a name="l05284"></a>05284 <span class="keyword">static</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l05285"></a>05285 arm_adjust_breakpoint_address (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> bpaddr)
<a name="l05286"></a>05286 {
<a name="l05287"></a>05287   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf;
<a name="l05288"></a>05288   <span class="keywordtype">char</span> map_type;
<a name="l05289"></a>05289   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> boundary, func_start;
<a name="l05290"></a>05290   <span class="keywordtype">int</span> buf_len;
<a name="l05291"></a>05291   <span class="keyword">enum</span> bfd_endian order = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l05292"></a>05292   <span class="keywordtype">int</span> i, any, last_it, last_it_count;
<a name="l05293"></a>05293 
<a name="l05294"></a>05294   <span class="comment">/* If we are using BKPT breakpoints, none of this is necessary.  */</span>
<a name="l05295"></a>05295   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;thumb2_breakpoint == NULL)
<a name="l05296"></a>05296     <span class="keywordflow">return</span> bpaddr;
<a name="l05297"></a>05297 
<a name="l05298"></a>05298   <span class="comment">/* ARM mode does not have this problem.  */</span>
<a name="l05299"></a>05299   <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, bpaddr))
<a name="l05300"></a>05300     <span class="keywordflow">return</span> bpaddr;
<a name="l05301"></a>05301 
<a name="l05302"></a>05302   <span class="comment">/* We are setting a breakpoint in Thumb code that could potentially</span>
<a name="l05303"></a>05303 <span class="comment">     contain an IT block.  The first step is to find how much Thumb</span>
<a name="l05304"></a>05304 <span class="comment">     code there is; we do not need to read outside of known Thumb</span>
<a name="l05305"></a>05305 <span class="comment">     sequences.  */</span>
<a name="l05306"></a>05306   map_type = arm_find_mapping_symbol (bpaddr, &amp;boundary);
<a name="l05307"></a>05307   <span class="keywordflow">if</span> (map_type == 0)
<a name="l05308"></a>05308     <span class="comment">/* Thumb-2 code must have mapping symbols to have a chance.  */</span>
<a name="l05309"></a>05309     <span class="keywordflow">return</span> bpaddr;
<a name="l05310"></a>05310 
<a name="l05311"></a>05311   bpaddr = <a class="code" href="gdbarch_8c.html#abee635dc7cb9e9793c6100971df1a859">gdbarch_addr_bits_remove</a> (gdbarch, bpaddr);
<a name="l05312"></a>05312 
<a name="l05313"></a>05313   <span class="keywordflow">if</span> (<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (bpaddr, NULL, &amp;func_start, NULL)
<a name="l05314"></a>05314       &amp;&amp; func_start &gt; boundary)
<a name="l05315"></a>05315     boundary = func_start;
<a name="l05316"></a>05316 
<a name="l05317"></a>05317   <span class="comment">/* Search for a candidate IT instruction.  We have to do some fancy</span>
<a name="l05318"></a>05318 <span class="comment">     footwork to distinguish a real IT instruction from the second</span>
<a name="l05319"></a>05319 <span class="comment">     half of a 32-bit instruction, but there is no need for that if</span>
<a name="l05320"></a>05320 <span class="comment">     there&#39;s no candidate.  */</span>
<a name="l05321"></a>05321   buf_len = <a class="code" href="environ_8c.html#ac6afabdc09a49a433ee19d8a9486056d">min</a> (bpaddr - boundary, <a class="code" href="arm-tdep_8c.html#a1fa33a40aef497f17e382c3bbedfe510">MAX_IT_BLOCK_PREFIX</a>);
<a name="l05322"></a>05322   <span class="keywordflow">if</span> (buf_len == 0)
<a name="l05323"></a>05323     <span class="comment">/* No room for an IT instruction.  */</span>
<a name="l05324"></a>05324     <span class="keywordflow">return</span> bpaddr;
<a name="l05325"></a>05325 
<a name="l05326"></a>05326   buf = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> (buf_len);
<a name="l05327"></a>05327   <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (bpaddr - buf_len, buf, buf_len) != 0)
<a name="l05328"></a>05328     <span class="keywordflow">return</span> bpaddr;
<a name="l05329"></a>05329   any = 0;
<a name="l05330"></a>05330   <span class="keywordflow">for</span> (i = 0; i &lt; buf_len; i += 2)
<a name="l05331"></a>05331     {
<a name="l05332"></a>05332       <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1 = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (&amp;buf[i], 2, order);
<a name="l05333"></a>05333       <span class="keywordflow">if</span> ((inst1 &amp; 0xff00) == 0xbf00 &amp;&amp; (inst1 &amp; 0x000f) != 0)
<a name="l05334"></a>05334         {
<a name="l05335"></a>05335           any = 1;
<a name="l05336"></a>05336           <span class="keywordflow">break</span>;
<a name="l05337"></a>05337         }
<a name="l05338"></a>05338     }
<a name="l05339"></a>05339   <span class="keywordflow">if</span> (any == 0)
<a name="l05340"></a>05340     {
<a name="l05341"></a>05341       <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (buf);
<a name="l05342"></a>05342       <span class="keywordflow">return</span> bpaddr;
<a name="l05343"></a>05343     }
<a name="l05344"></a>05344 
<a name="l05345"></a>05345   <span class="comment">/* OK, the code bytes before this instruction contain at least one</span>
<a name="l05346"></a>05346 <span class="comment">     halfword which resembles an IT instruction.  We know that it&#39;s</span>
<a name="l05347"></a>05347 <span class="comment">     Thumb code, but there are still two possibilities.  Either the</span>
<a name="l05348"></a>05348 <span class="comment">     halfword really is an IT instruction, or it is the second half of</span>
<a name="l05349"></a>05349 <span class="comment">     a 32-bit Thumb instruction.  The only way we can tell is to</span>
<a name="l05350"></a>05350 <span class="comment">     scan forwards from a known instruction boundary.  */</span>
<a name="l05351"></a>05351   <span class="keywordflow">if</span> (bpaddr - boundary &gt; <a class="code" href="arm-tdep_8c.html#ab5f81afa5d5743612b75c3579b78f2f1">IT_SCAN_THRESHOLD</a>)
<a name="l05352"></a>05352     {
<a name="l05353"></a>05353       <span class="keywordtype">int</span> definite;
<a name="l05354"></a>05354 
<a name="l05355"></a>05355       <span class="comment">/* There&#39;s a lot of code before this instruction.  Start with an</span>
<a name="l05356"></a>05356 <span class="comment">         optimistic search; it&#39;s easy to recognize halfwords that can</span>
<a name="l05357"></a>05357 <span class="comment">         not be the start of a 32-bit instruction, and use that to</span>
<a name="l05358"></a>05358 <span class="comment">         lock on to the instruction boundaries.  */</span>
<a name="l05359"></a>05359       buf = extend_buffer_earlier (buf, bpaddr, buf_len, <a class="code" href="arm-tdep_8c.html#ab5f81afa5d5743612b75c3579b78f2f1">IT_SCAN_THRESHOLD</a>);
<a name="l05360"></a>05360       <span class="keywordflow">if</span> (buf == NULL)
<a name="l05361"></a>05361         <span class="keywordflow">return</span> bpaddr;
<a name="l05362"></a>05362       buf_len = <a class="code" href="arm-tdep_8c.html#ab5f81afa5d5743612b75c3579b78f2f1">IT_SCAN_THRESHOLD</a>;
<a name="l05363"></a>05363 
<a name="l05364"></a>05364       definite = 0;
<a name="l05365"></a>05365       <span class="keywordflow">for</span> (i = 0; i &lt; buf_len - <span class="keyword">sizeof</span> (buf) &amp;&amp; ! definite; i += 2)
<a name="l05366"></a>05366         {
<a name="l05367"></a>05367           <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1 = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (&amp;buf[i], 2, order);
<a name="l05368"></a>05368           <span class="keywordflow">if</span> (thumb_insn_size (inst1) == 2)
<a name="l05369"></a>05369             {
<a name="l05370"></a>05370               definite = 1;
<a name="l05371"></a>05371               <span class="keywordflow">break</span>;
<a name="l05372"></a>05372             }
<a name="l05373"></a>05373         }
<a name="l05374"></a>05374 
<a name="l05375"></a>05375       <span class="comment">/* At this point, if DEFINITE, BUF[I] is the first place we</span>
<a name="l05376"></a>05376 <span class="comment">         are sure that we know the instruction boundaries, and it is far</span>
<a name="l05377"></a>05377 <span class="comment">         enough from BPADDR that we could not miss an IT instruction</span>
<a name="l05378"></a>05378 <span class="comment">         affecting BPADDR.  If ! DEFINITE, give up - start from a</span>
<a name="l05379"></a>05379 <span class="comment">         known boundary.  */</span>
<a name="l05380"></a>05380       <span class="keywordflow">if</span> (! definite)
<a name="l05381"></a>05381         {
<a name="l05382"></a>05382           buf = extend_buffer_earlier (buf, bpaddr, buf_len,
<a name="l05383"></a>05383                                        bpaddr - boundary);
<a name="l05384"></a>05384           <span class="keywordflow">if</span> (buf == NULL)
<a name="l05385"></a>05385             <span class="keywordflow">return</span> bpaddr;
<a name="l05386"></a>05386           buf_len = bpaddr - boundary;
<a name="l05387"></a>05387           i = 0;
<a name="l05388"></a>05388         }
<a name="l05389"></a>05389     }
<a name="l05390"></a>05390   <span class="keywordflow">else</span>
<a name="l05391"></a>05391     {
<a name="l05392"></a>05392       buf = extend_buffer_earlier (buf, bpaddr, buf_len, bpaddr - boundary);
<a name="l05393"></a>05393       <span class="keywordflow">if</span> (buf == NULL)
<a name="l05394"></a>05394         <span class="keywordflow">return</span> bpaddr;
<a name="l05395"></a>05395       buf_len = bpaddr - boundary;
<a name="l05396"></a>05396       i = 0;
<a name="l05397"></a>05397     }
<a name="l05398"></a>05398 
<a name="l05399"></a>05399   <span class="comment">/* Scan forwards.  Find the last IT instruction before BPADDR.  */</span>
<a name="l05400"></a>05400   last_it = -1;
<a name="l05401"></a>05401   last_it_count = 0;
<a name="l05402"></a>05402   <span class="keywordflow">while</span> (i &lt; buf_len)
<a name="l05403"></a>05403     {
<a name="l05404"></a>05404       <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1 = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (&amp;buf[i], 2, order);
<a name="l05405"></a>05405       last_it_count--;
<a name="l05406"></a>05406       <span class="keywordflow">if</span> ((inst1 &amp; 0xff00) == 0xbf00 &amp;&amp; (inst1 &amp; 0x000f) != 0)
<a name="l05407"></a>05407         {
<a name="l05408"></a>05408           last_it = i;
<a name="l05409"></a>05409           <span class="keywordflow">if</span> (inst1 &amp; 0x0001)
<a name="l05410"></a>05410             last_it_count = 4;
<a name="l05411"></a>05411           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst1 &amp; 0x0002)
<a name="l05412"></a>05412             last_it_count = 3;
<a name="l05413"></a>05413           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst1 &amp; 0x0004)
<a name="l05414"></a>05414             last_it_count = 2;
<a name="l05415"></a>05415           <span class="keywordflow">else</span>
<a name="l05416"></a>05416             last_it_count = 1;
<a name="l05417"></a>05417         }
<a name="l05418"></a>05418       i += thumb_insn_size (inst1);
<a name="l05419"></a>05419     }
<a name="l05420"></a>05420 
<a name="l05421"></a>05421   <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (buf);
<a name="l05422"></a>05422 
<a name="l05423"></a>05423   <span class="keywordflow">if</span> (last_it == -1)
<a name="l05424"></a>05424     <span class="comment">/* There wasn&#39;t really an IT instruction after all.  */</span>
<a name="l05425"></a>05425     <span class="keywordflow">return</span> bpaddr;
<a name="l05426"></a>05426 
<a name="l05427"></a>05427   <span class="keywordflow">if</span> (last_it_count &lt; 1)
<a name="l05428"></a>05428     <span class="comment">/* It was too far away.  */</span>
<a name="l05429"></a>05429     <span class="keywordflow">return</span> bpaddr;
<a name="l05430"></a>05430 
<a name="l05431"></a>05431   <span class="comment">/* This really is a trouble spot.  Move the breakpoint to the IT</span>
<a name="l05432"></a>05432 <span class="comment">     instruction.  */</span>
<a name="l05433"></a>05433   <span class="keywordflow">return</span> bpaddr - buf_len + last_it;
<a name="l05434"></a>05434 }
<a name="l05435"></a>05435 
<a name="l05436"></a>05436 <span class="comment">/* ARM displaced stepping support.</span>
<a name="l05437"></a>05437 <span class="comment"></span>
<a name="l05438"></a>05438 <span class="comment">   Generally ARM displaced stepping works as follows:</span>
<a name="l05439"></a>05439 <span class="comment"></span>
<a name="l05440"></a>05440 <span class="comment">   1. When an instruction is to be single-stepped, it is first decoded by</span>
<a name="l05441"></a>05441 <span class="comment">      arm_process_displaced_insn (called from arm_displaced_step_copy_insn).</span>
<a name="l05442"></a>05442 <span class="comment">      Depending on the type of instruction, it is then copied to a scratch</span>
<a name="l05443"></a>05443 <span class="comment">      location, possibly in a modified form.  The copy_* set of functions</span>
<a name="l05444"></a>05444 <span class="comment">      performs such modification, as necessary.  A breakpoint is placed after</span>
<a name="l05445"></a>05445 <span class="comment">      the modified instruction in the scratch space to return control to GDB.</span>
<a name="l05446"></a>05446 <span class="comment">      Note in particular that instructions which modify the PC will no longer</span>
<a name="l05447"></a>05447 <span class="comment">      do so after modification.</span>
<a name="l05448"></a>05448 <span class="comment"></span>
<a name="l05449"></a>05449 <span class="comment">   2. The instruction is single-stepped, by setting the PC to the scratch</span>
<a name="l05450"></a>05450 <span class="comment">      location address, and resuming.  Control returns to GDB when the</span>
<a name="l05451"></a>05451 <span class="comment">      breakpoint is hit.</span>
<a name="l05452"></a>05452 <span class="comment"></span>
<a name="l05453"></a>05453 <span class="comment">   3. A cleanup function (cleanup_*) is called corresponding to the copy_*</span>
<a name="l05454"></a>05454 <span class="comment">      function used for the current instruction.  This function&#39;s job is to</span>
<a name="l05455"></a>05455 <span class="comment">      put the CPU/memory state back to what it would have been if the</span>
<a name="l05456"></a>05456 <span class="comment">      instruction had been executed unmodified in its original location.  */</span>
<a name="l05457"></a>05457 
<a name="l05458"></a>05458 <span class="comment">/* NOP instruction (mov r0, r0).  */</span>
<a name="l05459"></a><a class="code" href="arm-tdep_8c.html#abd7524c1a372cdd3fc1984f8e50b14da">05459</a> <span class="preprocessor">#define ARM_NOP                         0xe1a00000</span>
<a name="l05460"></a><a class="code" href="arm-tdep_8c.html#af26a4960d986d2ac935f8488afa1ca75">05460</a> <span class="preprocessor"></span><span class="preprocessor">#define THUMB_NOP 0x4600</span>
<a name="l05461"></a>05461 <span class="preprocessor"></span>
<a name="l05462"></a>05462 <span class="comment">/* Helper for register reads for displaced stepping.  In particular, this</span>
<a name="l05463"></a>05463 <span class="comment">   returns the PC as it would be seen by the instruction at its original</span>
<a name="l05464"></a>05464 <span class="comment">   location.  */</span>
<a name="l05465"></a>05465 
<a name="l05466"></a>05466 <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a>
<a name="l05467"></a><a class="code" href="arm-tdep_8h.html#aadeadfa550331350de3423c7a2f0eaa5">05467</a> <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (<span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l05468"></a>05468                     <span class="keywordtype">int</span> regno)
<a name="l05469"></a>05469 {
<a name="l05470"></a>05470   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> ret;
<a name="l05471"></a>05471   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> <a class="code" href="varobj_8h.html#a43396decd62b46fa01cc6c66a84cbba1">from</a> = dsc-&gt;insn_addr;
<a name="l05472"></a>05472 
<a name="l05473"></a>05473   <span class="keywordflow">if</span> (regno == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l05474"></a>05474     {
<a name="l05475"></a>05475       <span class="comment">/* Compute pipeline offset:</span>
<a name="l05476"></a>05476 <span class="comment">         - When executing an ARM instruction, PC reads as the address of the</span>
<a name="l05477"></a>05477 <span class="comment">         current instruction plus 8.</span>
<a name="l05478"></a>05478 <span class="comment">         - When executing a Thumb instruction, PC reads as the address of the</span>
<a name="l05479"></a>05479 <span class="comment">         current instruction plus 4.  */</span>
<a name="l05480"></a>05480 
<a name="l05481"></a>05481       <span class="keywordflow">if</span> (!dsc-&gt;is_thumb)
<a name="l05482"></a>05482         from += 8;
<a name="l05483"></a>05483       <span class="keywordflow">else</span>
<a name="l05484"></a>05484         from += 4;
<a name="l05485"></a>05485 
<a name="l05486"></a>05486       <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05487"></a>05487         <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: read pc value %.8lx\n&quot;</span>,
<a name="l05488"></a>05488                             (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) from);
<a name="l05489"></a>05489       <span class="keywordflow">return</span> (<a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a>) <a class="code" href="varobj_8h.html#a43396decd62b46fa01cc6c66a84cbba1">from</a>;
<a name="l05490"></a>05490     }
<a name="l05491"></a>05491   <span class="keywordflow">else</span>
<a name="l05492"></a>05492     {
<a name="l05493"></a>05493       <a class="code" href="regcache_8c.html#a959a077d769de1641d4f9754cc7b4a1f">regcache_cooked_read_unsigned</a> (regs, regno, &amp;ret);
<a name="l05494"></a>05494       <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05495"></a>05495         <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: read r%d value %.8lx\n&quot;</span>,
<a name="l05496"></a>05496                             regno, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) ret);
<a name="l05497"></a>05497       <span class="keywordflow">return</span> ret;
<a name="l05498"></a>05498     }
<a name="l05499"></a>05499 }
<a name="l05500"></a>05500 
<a name="l05501"></a>05501 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05502"></a>05502 displaced_in_arm_mode (<span class="keyword">struct</span> regcache *regs)
<a name="l05503"></a>05503 {
<a name="l05504"></a>05504   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> <a class="code" href="namespacecleanup__check.html#a2f9ce522b7667bef19a5777d12fa44d8">ps</a>;
<a name="l05505"></a>05505   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> t_bit = <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (<a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regs));
<a name="l05506"></a>05506 
<a name="l05507"></a>05507   <a class="code" href="regcache_8c.html#a959a077d769de1641d4f9754cc7b4a1f">regcache_cooked_read_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, &amp;ps);
<a name="l05508"></a>05508 
<a name="l05509"></a>05509   <span class="keywordflow">return</span> (ps &amp; t_bit) == 0;
<a name="l05510"></a>05510 }
<a name="l05511"></a>05511 
<a name="l05512"></a>05512 <span class="comment">/* Write to the PC as from a branch instruction.  */</span>
<a name="l05513"></a>05513 
<a name="l05514"></a>05514 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05515"></a>05515 branch_write_pc (<span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l05516"></a>05516                  <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> val)
<a name="l05517"></a>05517 {
<a name="l05518"></a>05518   <span class="keywordflow">if</span> (!dsc-&gt;is_thumb)
<a name="l05519"></a>05519     <span class="comment">/* Note: If bits 0/1 are set, this branch would be unpredictable for</span>
<a name="l05520"></a>05520 <span class="comment">       architecture versions &lt; 6.  */</span>
<a name="l05521"></a>05521     <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>,
<a name="l05522"></a>05522                                     val &amp; ~(<a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a>) 0x3);
<a name="l05523"></a>05523   <span class="keywordflow">else</span>
<a name="l05524"></a>05524     <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>,
<a name="l05525"></a>05525                                     val &amp; ~(<a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a>) 0x1);
<a name="l05526"></a>05526 }
<a name="l05527"></a>05527 
<a name="l05528"></a>05528 <span class="comment">/* Write to the PC as from a branch-exchange instruction.  */</span>
<a name="l05529"></a>05529 
<a name="l05530"></a>05530 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05531"></a>05531 bx_write_pc (<span class="keyword">struct</span> regcache *regs, <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> val)
<a name="l05532"></a>05532 {
<a name="l05533"></a>05533   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> <a class="code" href="namespacecleanup__check.html#a2f9ce522b7667bef19a5777d12fa44d8">ps</a>;
<a name="l05534"></a>05534   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> t_bit = <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (<a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regs));
<a name="l05535"></a>05535 
<a name="l05536"></a>05536   <a class="code" href="regcache_8c.html#a959a077d769de1641d4f9754cc7b4a1f">regcache_cooked_read_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, &amp;ps);
<a name="l05537"></a>05537 
<a name="l05538"></a>05538   <span class="keywordflow">if</span> ((val &amp; 1) == 1)
<a name="l05539"></a>05539     {
<a name="l05540"></a>05540       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, ps | t_bit);
<a name="l05541"></a>05541       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, val &amp; 0xfffffffe);
<a name="l05542"></a>05542     }
<a name="l05543"></a>05543   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((val &amp; 2) == 0)
<a name="l05544"></a>05544     {
<a name="l05545"></a>05545       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, ps &amp; ~t_bit);
<a name="l05546"></a>05546       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, val);
<a name="l05547"></a>05547     }
<a name="l05548"></a>05548   <span class="keywordflow">else</span>
<a name="l05549"></a>05549     {
<a name="l05550"></a>05550       <span class="comment">/* Unpredictable behaviour.  Try to do something sensible (switch to ARM</span>
<a name="l05551"></a>05551 <span class="comment">          mode, align dest to 4 bytes).  */</span>
<a name="l05552"></a>05552       <a class="code" href="utils_8c.html#a5fc201a4181499a6b4057a6caa15b5e2">warning</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Single-stepping BX to non-word-aligned ARM instruction.&quot;</span>));
<a name="l05553"></a>05553       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, ps &amp; ~t_bit);
<a name="l05554"></a>05554       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, val &amp; 0xfffffffc);
<a name="l05555"></a>05555     }
<a name="l05556"></a>05556 }
<a name="l05557"></a>05557 
<a name="l05558"></a>05558 <span class="comment">/* Write to the PC as if from a load instruction.  */</span>
<a name="l05559"></a>05559 
<a name="l05560"></a>05560 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05561"></a>05561 load_write_pc (<span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l05562"></a>05562                <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> val)
<a name="l05563"></a>05563 {
<a name="l05564"></a>05564   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#ad380da441612a6da8729527e63592bfb">DISPLACED_STEPPING_ARCH_VERSION</a> &gt;= 5)
<a name="l05565"></a>05565     bx_write_pc (regs, val);
<a name="l05566"></a>05566   <span class="keywordflow">else</span>
<a name="l05567"></a>05567     branch_write_pc (regs, dsc, val);
<a name="l05568"></a>05568 }
<a name="l05569"></a>05569 
<a name="l05570"></a>05570 <span class="comment">/* Write to the PC as if from an ALU instruction.  */</span>
<a name="l05571"></a>05571 
<a name="l05572"></a>05572 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05573"></a>05573 alu_write_pc (<span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l05574"></a>05574               <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> val)
<a name="l05575"></a>05575 {
<a name="l05576"></a>05576   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#ad380da441612a6da8729527e63592bfb">DISPLACED_STEPPING_ARCH_VERSION</a> &gt;= 7 &amp;&amp; !dsc-&gt;is_thumb)
<a name="l05577"></a>05577     bx_write_pc (regs, val);
<a name="l05578"></a>05578   <span class="keywordflow">else</span>
<a name="l05579"></a>05579     branch_write_pc (regs, dsc, val);
<a name="l05580"></a>05580 }
<a name="l05581"></a>05581 
<a name="l05582"></a>05582 <span class="comment">/* Helper for writing to registers for displaced stepping.  Writing to the PC</span>
<a name="l05583"></a>05583 <span class="comment">   has a varying effects depending on the instruction which does the write:</span>
<a name="l05584"></a>05584 <span class="comment">   this is controlled by the WRITE_PC argument.  */</span>
<a name="l05585"></a>05585 
<a name="l05586"></a>05586 <span class="keywordtype">void</span>
<a name="l05587"></a><a class="code" href="arm-tdep_8h.html#ac508242be68416a767908df520595b36">05587</a> <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (<span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l05588"></a>05588                      <span class="keywordtype">int</span> regno, <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> val, <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16">pc_write_style</a> write_pc)
<a name="l05589"></a>05589 {
<a name="l05590"></a>05590   <span class="keywordflow">if</span> (regno == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l05591"></a>05591     {
<a name="l05592"></a>05592       <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05593"></a>05593         <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: writing pc %.8lx\n&quot;</span>,
<a name="l05594"></a>05594                             (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) val);
<a name="l05595"></a>05595       <span class="keywordflow">switch</span> (write_pc)
<a name="l05596"></a>05596         {
<a name="l05597"></a>05597         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af5caabcf1fcd69421d8480286c3c8703">BRANCH_WRITE_PC</a>:
<a name="l05598"></a>05598           branch_write_pc (regs, dsc, val);
<a name="l05599"></a>05599           <span class="keywordflow">break</span>;
<a name="l05600"></a>05600 
<a name="l05601"></a>05601         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16ac27fc3c7a3bb992da75fd7c34e2b018b">BX_WRITE_PC</a>:
<a name="l05602"></a>05602           bx_write_pc (regs, val);
<a name="l05603"></a>05603           <span class="keywordflow">break</span>;
<a name="l05604"></a>05604 
<a name="l05605"></a>05605         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af4926324a5aca0a48f8595e7571db139">LOAD_WRITE_PC</a>:
<a name="l05606"></a>05606           load_write_pc (regs, dsc, val);
<a name="l05607"></a>05607           <span class="keywordflow">break</span>;
<a name="l05608"></a>05608 
<a name="l05609"></a>05609         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16afb72c11d607672b7cb26cafee62ab0ca">ALU_WRITE_PC</a>:
<a name="l05610"></a>05610           alu_write_pc (regs, dsc, val);
<a name="l05611"></a>05611           <span class="keywordflow">break</span>;
<a name="l05612"></a>05612 
<a name="l05613"></a>05613         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>:
<a name="l05614"></a>05614           <a class="code" href="utils_8c.html#a5fc201a4181499a6b4057a6caa15b5e2">warning</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Instruction wrote to PC in an unexpected way when &quot;</span>
<a name="l05615"></a>05615                      <span class="stringliteral">&quot;single-stepping&quot;</span>));
<a name="l05616"></a>05616           <span class="keywordflow">break</span>;
<a name="l05617"></a>05617 
<a name="l05618"></a>05618         <span class="keywordflow">default</span>:
<a name="l05619"></a>05619           <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l05620"></a>05620                           <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid argument to displaced_write_reg&quot;</span>));
<a name="l05621"></a>05621         }
<a name="l05622"></a>05622 
<a name="l05623"></a>05623       dsc-&gt;wrote_to_pc = 1;
<a name="l05624"></a>05624     }
<a name="l05625"></a>05625   <span class="keywordflow">else</span>
<a name="l05626"></a>05626     {
<a name="l05627"></a>05627       <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05628"></a>05628         <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: writing r%d value %.8lx\n&quot;</span>,
<a name="l05629"></a>05629                             regno, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) val);
<a name="l05630"></a>05630       <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, regno, val);
<a name="l05631"></a>05631     }
<a name="l05632"></a>05632 }
<a name="l05633"></a>05633 
<a name="l05634"></a>05634 <span class="comment">/* This function is used to concisely determine if an instruction INSN</span>
<a name="l05635"></a>05635 <span class="comment">   references PC.  Register fields of interest in INSN should have the</span>
<a name="l05636"></a>05636 <span class="comment">   corresponding fields of BITMASK set to 0b1111.  The function</span>
<a name="l05637"></a>05637 <span class="comment">   returns return 1 if any of these fields in INSN reference the PC</span>
<a name="l05638"></a>05638 <span class="comment">   (also 0b1111, r15), else it returns 0.  */</span>
<a name="l05639"></a>05639 
<a name="l05640"></a>05640 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05641"></a>05641 insn_references_pc (uint32_t insn, uint32_t bitmask)
<a name="l05642"></a>05642 {
<a name="l05643"></a>05643   uint32_t lowbit = 1;
<a name="l05644"></a>05644 
<a name="l05645"></a>05645   <span class="keywordflow">while</span> (bitmask != 0)
<a name="l05646"></a>05646     {
<a name="l05647"></a>05647       uint32_t mask;
<a name="l05648"></a>05648 
<a name="l05649"></a>05649       <span class="keywordflow">for</span> (; lowbit &amp;&amp; (bitmask &amp; lowbit) == 0; lowbit &lt;&lt;= 1)
<a name="l05650"></a>05650         ;
<a name="l05651"></a>05651 
<a name="l05652"></a>05652       <span class="keywordflow">if</span> (!lowbit)
<a name="l05653"></a>05653         <span class="keywordflow">break</span>;
<a name="l05654"></a>05654 
<a name="l05655"></a>05655       mask = lowbit * 0xf;
<a name="l05656"></a>05656 
<a name="l05657"></a>05657       <span class="keywordflow">if</span> ((insn &amp; mask) == mask)
<a name="l05658"></a>05658         <span class="keywordflow">return</span> 1;
<a name="l05659"></a>05659 
<a name="l05660"></a>05660       bitmask &amp;= ~mask;
<a name="l05661"></a>05661     }
<a name="l05662"></a>05662 
<a name="l05663"></a>05663   <span class="keywordflow">return</span> 0;
<a name="l05664"></a>05664 }
<a name="l05665"></a>05665 
<a name="l05666"></a>05666 <span class="comment">/* The simplest copy function.  Many instructions have the same effect no</span>
<a name="l05667"></a>05667 <span class="comment">   matter what address they are executed at: in those cases, use this.  */</span>
<a name="l05668"></a>05668 
<a name="l05669"></a>05669 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05670"></a>05670 arm_copy_unmodified (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l05671"></a>05671                      <span class="keyword">const</span> <span class="keywordtype">char</span> *iname, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05672"></a>05672 {
<a name="l05673"></a>05673   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05674"></a>05674     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying insn %.8lx, &quot;</span>
<a name="l05675"></a>05675                         <span class="stringliteral">&quot;opcode/class &#39;%s&#39; unmodified\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn,
<a name="l05676"></a>05676                         iname);
<a name="l05677"></a>05677 
<a name="l05678"></a>05678   dsc-&gt;modinsn[0] = insn;
<a name="l05679"></a>05679 
<a name="l05680"></a>05680   <span class="keywordflow">return</span> 0;
<a name="l05681"></a>05681 }
<a name="l05682"></a>05682 
<a name="l05683"></a>05683 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05684"></a>05684 thumb_copy_unmodified_32bit (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l05685"></a>05685                              uint16_t insn2, <span class="keyword">const</span> <span class="keywordtype">char</span> *iname,
<a name="l05686"></a>05686                              <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05687"></a>05687 {
<a name="l05688"></a>05688   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05689"></a>05689     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying insn %.4x %.4x, &quot;</span>
<a name="l05690"></a>05690                         <span class="stringliteral">&quot;opcode/class &#39;%s&#39; unmodified\n&quot;</span>, insn1, insn2,
<a name="l05691"></a>05691                         iname);
<a name="l05692"></a>05692 
<a name="l05693"></a>05693   dsc-&gt;modinsn[0] = insn1;
<a name="l05694"></a>05694   dsc-&gt;modinsn[1] = insn2;
<a name="l05695"></a>05695   dsc-&gt;numinsns = 2;
<a name="l05696"></a>05696 
<a name="l05697"></a>05697   <span class="keywordflow">return</span> 0;
<a name="l05698"></a>05698 }
<a name="l05699"></a>05699 
<a name="l05700"></a>05700 <span class="comment">/* Copy 16-bit Thumb(Thumb and 16-bit Thumb-2) instruction without any</span>
<a name="l05701"></a>05701 <span class="comment">   modification.  */</span>
<a name="l05702"></a>05702 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05703"></a>05703 thumb_copy_unmodified_16bit (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> insn,
<a name="l05704"></a>05704                              <span class="keyword">const</span> <span class="keywordtype">char</span> *iname,
<a name="l05705"></a>05705                              <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05706"></a>05706 {
<a name="l05707"></a>05707   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05708"></a>05708     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying insn %.4x, &quot;</span>
<a name="l05709"></a>05709                         <span class="stringliteral">&quot;opcode/class &#39;%s&#39; unmodified\n&quot;</span>, insn,
<a name="l05710"></a>05710                         iname);
<a name="l05711"></a>05711 
<a name="l05712"></a>05712   dsc-&gt;modinsn[0] = insn;
<a name="l05713"></a>05713 
<a name="l05714"></a>05714   <span class="keywordflow">return</span> 0;
<a name="l05715"></a>05715 }
<a name="l05716"></a>05716 
<a name="l05717"></a>05717 <span class="comment">/* Preload instructions with immediate offset.  */</span>
<a name="l05718"></a>05718 
<a name="l05719"></a>05719 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05720"></a>05720 cleanup_preload (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l05721"></a>05721                  <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05722"></a>05722 {
<a name="l05723"></a>05723   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, dsc-&gt;tmp[0], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05724"></a>05724   <span class="keywordflow">if</span> (!dsc-&gt;u.preload.immed)
<a name="l05725"></a>05725     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, dsc-&gt;tmp[1], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05726"></a>05726 }
<a name="l05727"></a>05727 
<a name="l05728"></a>05728 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05729"></a>05729 install_preload (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l05730"></a>05730                  <span class="keyword">struct</span> displaced_step_closure *dsc, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn)
<a name="l05731"></a>05731 {
<a name="l05732"></a>05732   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rn_val;
<a name="l05733"></a>05733   <span class="comment">/* Preload instructions:</span>
<a name="l05734"></a>05734 <span class="comment"></span>
<a name="l05735"></a>05735 <span class="comment">     {pli/pld} [rn, #+/-imm]</span>
<a name="l05736"></a>05736 <span class="comment">     -&gt;</span>
<a name="l05737"></a>05737 <span class="comment">     {pli/pld} [r0, #+/-imm].  */</span>
<a name="l05738"></a>05738 
<a name="l05739"></a>05739   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l05740"></a>05740   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l05741"></a>05741   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05742"></a>05742   dsc-&gt;u.preload.immed = 1;
<a name="l05743"></a>05743 
<a name="l05744"></a>05744   dsc-&gt;cleanup = &amp;cleanup_preload;
<a name="l05745"></a>05745 }
<a name="l05746"></a>05746 
<a name="l05747"></a>05747 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05748"></a>05748 arm_copy_preload (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn, <span class="keyword">struct</span> regcache *regs,
<a name="l05749"></a>05749                   <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05750"></a>05750 {
<a name="l05751"></a>05751   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l05752"></a>05752 
<a name="l05753"></a>05753   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000f0000ul))
<a name="l05754"></a>05754     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;preload&quot;</span>, dsc);
<a name="l05755"></a>05755 
<a name="l05756"></a>05756   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05757"></a>05757     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying preload insn %.8lx\n&quot;</span>,
<a name="l05758"></a>05758                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l05759"></a>05759 
<a name="l05760"></a>05760   dsc-&gt;modinsn[0] = insn &amp; 0xfff0ffff;
<a name="l05761"></a>05761 
<a name="l05762"></a>05762   install_preload (gdbarch, regs, dsc, rn);
<a name="l05763"></a>05763 
<a name="l05764"></a>05764   <span class="keywordflow">return</span> 0;
<a name="l05765"></a>05765 }
<a name="l05766"></a>05766 
<a name="l05767"></a>05767 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05768"></a>05768 thumb2_copy_preload (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1, uint16_t insn2,
<a name="l05769"></a>05769                      <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05770"></a>05770 {
<a name="l05771"></a>05771   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l05772"></a>05772   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> u_bit = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 7);
<a name="l05773"></a>05773   <span class="keywordtype">int</span> imm12 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 11);
<a name="l05774"></a>05774   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> pc_val;
<a name="l05775"></a>05775 
<a name="l05776"></a>05776   <span class="keywordflow">if</span> (rn != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l05777"></a>05777     <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, <span class="stringliteral">&quot;preload&quot;</span>, dsc);
<a name="l05778"></a>05778 
<a name="l05779"></a>05779   <span class="comment">/* PC is only allowed to use in PLI (immediate,literal) Encoding T3, and</span>
<a name="l05780"></a>05780 <span class="comment">     PLD (literal) Encoding T1.  */</span>
<a name="l05781"></a>05781   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05782"></a>05782     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l05783"></a>05783                         <span class="stringliteral">&quot;displaced: copying pld/pli pc (0x%x) %c imm12 %.4x\n&quot;</span>,
<a name="l05784"></a>05784                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) dsc-&gt;insn_addr, u_bit ? <span class="charliteral">&#39;+&#39;</span> : <span class="charliteral">&#39;-&#39;</span>,
<a name="l05785"></a>05785                         imm12);
<a name="l05786"></a>05786 
<a name="l05787"></a>05787   <span class="keywordflow">if</span> (!u_bit)
<a name="l05788"></a>05788     imm12 = -1 * imm12;
<a name="l05789"></a>05789 
<a name="l05790"></a>05790   <span class="comment">/* Rewrite instruction {pli/pld} PC imm12 into:</span>
<a name="l05791"></a>05791 <span class="comment">     Prepare: tmp[0] &lt;- r0, tmp[1] &lt;- r1, r0 &lt;- pc, r1 &lt;- imm12</span>
<a name="l05792"></a>05792 <span class="comment"></span>
<a name="l05793"></a>05793 <span class="comment">     {pli/pld} [r0, r1]</span>
<a name="l05794"></a>05794 <span class="comment"></span>
<a name="l05795"></a>05795 <span class="comment">     Cleanup: r0 &lt;- tmp[0], r1 &lt;- tmp[1].  */</span>
<a name="l05796"></a>05796 
<a name="l05797"></a>05797   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l05798"></a>05798   dsc-&gt;tmp[1] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 1);
<a name="l05799"></a>05799 
<a name="l05800"></a>05800   pc_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>);
<a name="l05801"></a>05801 
<a name="l05802"></a>05802   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, pc_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05803"></a>05803   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, imm12, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05804"></a>05804   dsc-&gt;u.preload.immed = 0;
<a name="l05805"></a>05805 
<a name="l05806"></a>05806   <span class="comment">/* {pli/pld} [r0, r1] */</span>
<a name="l05807"></a>05807   dsc-&gt;modinsn[0] = insn1 &amp; 0xfff0;
<a name="l05808"></a>05808   dsc-&gt;modinsn[1] = 0xf001;
<a name="l05809"></a>05809   dsc-&gt;numinsns = 2;
<a name="l05810"></a>05810 
<a name="l05811"></a>05811   dsc-&gt;cleanup = &amp;cleanup_preload;
<a name="l05812"></a>05812   <span class="keywordflow">return</span> 0;
<a name="l05813"></a>05813 }
<a name="l05814"></a>05814 
<a name="l05815"></a>05815 <span class="comment">/* Preload instructions with register offset.  */</span>
<a name="l05816"></a>05816 
<a name="l05817"></a>05817 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05818"></a>05818 install_preload_reg(<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l05819"></a>05819                     <span class="keyword">struct</span> displaced_step_closure *dsc, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn,
<a name="l05820"></a>05820                     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm)
<a name="l05821"></a>05821 {
<a name="l05822"></a>05822   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rn_val, rm_val;
<a name="l05823"></a>05823 
<a name="l05824"></a>05824   <span class="comment">/* Preload register-offset instructions:</span>
<a name="l05825"></a>05825 <span class="comment"></span>
<a name="l05826"></a>05826 <span class="comment">     {pli/pld} [rn, rm {, shift}]</span>
<a name="l05827"></a>05827 <span class="comment">     -&gt;</span>
<a name="l05828"></a>05828 <span class="comment">     {pli/pld} [r0, r1 {, shift}].  */</span>
<a name="l05829"></a>05829 
<a name="l05830"></a>05830   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l05831"></a>05831   dsc-&gt;tmp[1] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 1);
<a name="l05832"></a>05832   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l05833"></a>05833   rm_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rm);
<a name="l05834"></a>05834   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05835"></a>05835   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, rm_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05836"></a>05836   dsc-&gt;u.preload.immed = 0;
<a name="l05837"></a>05837 
<a name="l05838"></a>05838   dsc-&gt;cleanup = &amp;cleanup_preload;
<a name="l05839"></a>05839 }
<a name="l05840"></a>05840 
<a name="l05841"></a>05841 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05842"></a>05842 arm_copy_preload_reg (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l05843"></a>05843                       <span class="keyword">struct</span> regcache *regs,
<a name="l05844"></a>05844                       <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05845"></a>05845 {
<a name="l05846"></a>05846   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l05847"></a>05847   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3);
<a name="l05848"></a>05848 
<a name="l05849"></a>05849 
<a name="l05850"></a>05850   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000f000ful))
<a name="l05851"></a>05851     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;preload reg&quot;</span>, dsc);
<a name="l05852"></a>05852 
<a name="l05853"></a>05853   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05854"></a>05854     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying preload insn %.8lx\n&quot;</span>,
<a name="l05855"></a>05855                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l05856"></a>05856 
<a name="l05857"></a>05857   dsc-&gt;modinsn[0] = (insn &amp; 0xfff0fff0) | 0x1;
<a name="l05858"></a>05858 
<a name="l05859"></a>05859   install_preload_reg (gdbarch, regs, dsc, rn, rm);
<a name="l05860"></a>05860   <span class="keywordflow">return</span> 0;
<a name="l05861"></a>05861 }
<a name="l05862"></a>05862 
<a name="l05863"></a>05863 <span class="comment">/* Copy/cleanup coprocessor load and store instructions.  */</span>
<a name="l05864"></a>05864 
<a name="l05865"></a>05865 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05866"></a>05866 cleanup_copro_load_store (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l05867"></a>05867                           <span class="keyword">struct</span> regcache *regs,
<a name="l05868"></a>05868                           <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05869"></a>05869 {
<a name="l05870"></a>05870   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l05871"></a>05871 
<a name="l05872"></a>05872   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, dsc-&gt;tmp[0], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05873"></a>05873 
<a name="l05874"></a>05874   <span class="keywordflow">if</span> (dsc-&gt;u.ldst.writeback)
<a name="l05875"></a>05875     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;u.ldst.rn, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af4926324a5aca0a48f8595e7571db139">LOAD_WRITE_PC</a>);
<a name="l05876"></a>05876 }
<a name="l05877"></a>05877 
<a name="l05878"></a>05878 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05879"></a>05879 install_copro_load_store (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l05880"></a>05880                           <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l05881"></a>05881                           <span class="keywordtype">int</span> writeback, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn)
<a name="l05882"></a>05882 {
<a name="l05883"></a>05883   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rn_val;
<a name="l05884"></a>05884 
<a name="l05885"></a>05885   <span class="comment">/* Coprocessor load/store instructions:</span>
<a name="l05886"></a>05886 <span class="comment"></span>
<a name="l05887"></a>05887 <span class="comment">     {stc/stc2} [&lt;Rn&gt;, #+/-imm]  (and other immediate addressing modes)</span>
<a name="l05888"></a>05888 <span class="comment">     -&gt;</span>
<a name="l05889"></a>05889 <span class="comment">     {stc/stc2} [r0, #+/-imm].</span>
<a name="l05890"></a>05890 <span class="comment"></span>
<a name="l05891"></a>05891 <span class="comment">     ldc/ldc2 are handled identically.  */</span>
<a name="l05892"></a>05892 
<a name="l05893"></a>05893   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l05894"></a>05894   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l05895"></a>05895   <span class="comment">/* PC should be 4-byte aligned.  */</span>
<a name="l05896"></a>05896   rn_val = rn_val &amp; 0xfffffffc;
<a name="l05897"></a>05897   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05898"></a>05898 
<a name="l05899"></a>05899   dsc-&gt;u.ldst.writeback = writeback;
<a name="l05900"></a>05900   dsc-&gt;u.ldst.rn = rn;
<a name="l05901"></a>05901 
<a name="l05902"></a>05902   dsc-&gt;cleanup = &amp;cleanup_copro_load_store;
<a name="l05903"></a>05903 }
<a name="l05904"></a>05904 
<a name="l05905"></a>05905 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05906"></a>05906 arm_copy_copro_load_store (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l05907"></a>05907                            <span class="keyword">struct</span> regcache *regs,
<a name="l05908"></a>05908                            <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05909"></a>05909 {
<a name="l05910"></a>05910   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l05911"></a>05911 
<a name="l05912"></a>05912   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000f0000ul))
<a name="l05913"></a>05913     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;copro load/store&quot;</span>, dsc);
<a name="l05914"></a>05914 
<a name="l05915"></a>05915   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05916"></a>05916     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying coprocessor &quot;</span>
<a name="l05917"></a>05917                         <span class="stringliteral">&quot;load/store insn %.8lx\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l05918"></a>05918 
<a name="l05919"></a>05919   dsc-&gt;modinsn[0] = insn &amp; 0xfff0ffff;
<a name="l05920"></a>05920 
<a name="l05921"></a>05921   install_copro_load_store (gdbarch, regs, dsc, <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 25), rn);
<a name="l05922"></a>05922 
<a name="l05923"></a>05923   <span class="keywordflow">return</span> 0;
<a name="l05924"></a>05924 }
<a name="l05925"></a>05925 
<a name="l05926"></a>05926 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l05927"></a>05927 thumb2_copy_copro_load_store (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l05928"></a>05928                               uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l05929"></a>05929                               <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05930"></a>05930 {
<a name="l05931"></a>05931   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l05932"></a>05932 
<a name="l05933"></a>05933   <span class="keywordflow">if</span> (rn != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l05934"></a>05934     <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l05935"></a>05935                                         <span class="stringliteral">&quot;copro load/store&quot;</span>, dsc);
<a name="l05936"></a>05936 
<a name="l05937"></a>05937   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l05938"></a>05938     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying coprocessor &quot;</span>
<a name="l05939"></a>05939                         <span class="stringliteral">&quot;load/store insn %.4x%.4x\n&quot;</span>, insn1, insn2);
<a name="l05940"></a>05940 
<a name="l05941"></a>05941   dsc-&gt;modinsn[0] = insn1 &amp; 0xfff0;
<a name="l05942"></a>05942   dsc-&gt;modinsn[1] = insn2;
<a name="l05943"></a>05943   dsc-&gt;numinsns = 2;
<a name="l05944"></a>05944 
<a name="l05945"></a>05945   <span class="comment">/* This function is called for copying instruction LDC/LDC2/VLDR, which</span>
<a name="l05946"></a>05946 <span class="comment">     doesn&#39;t support writeback, so pass 0.  */</span>
<a name="l05947"></a>05947   install_copro_load_store (gdbarch, regs, dsc, 0, rn);
<a name="l05948"></a>05948 
<a name="l05949"></a>05949   <span class="keywordflow">return</span> 0;
<a name="l05950"></a>05950 }
<a name="l05951"></a>05951 
<a name="l05952"></a>05952 <span class="comment">/* Clean up branch instructions (actually perform the branch, by setting</span>
<a name="l05953"></a>05953 <span class="comment">   PC).  */</span>
<a name="l05954"></a>05954 
<a name="l05955"></a>05955 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05956"></a>05956 cleanup_branch (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l05957"></a>05957                 <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l05958"></a>05958 {
<a name="l05959"></a>05959   uint32_t status = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l05960"></a>05960   <span class="keywordtype">int</span> branch_taken = condition_true (dsc-&gt;u.branch.cond, status);
<a name="l05961"></a>05961   <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16">pc_write_style</a> write_pc = dsc-&gt;u.branch.exchange
<a name="l05962"></a>05962                                  ? <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16ac27fc3c7a3bb992da75fd7c34e2b018b">BX_WRITE_PC</a> : <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af5caabcf1fcd69421d8480286c3c8703">BRANCH_WRITE_PC</a>;
<a name="l05963"></a>05963 
<a name="l05964"></a>05964   <span class="keywordflow">if</span> (!branch_taken)
<a name="l05965"></a>05965     <span class="keywordflow">return</span>;
<a name="l05966"></a>05966 
<a name="l05967"></a>05967   <span class="keywordflow">if</span> (dsc-&gt;u.branch.link)
<a name="l05968"></a>05968     {
<a name="l05969"></a>05969       <span class="comment">/* The value of LR should be the next insn of current one.  In order</span>
<a name="l05970"></a>05970 <span class="comment">       not to confuse logic hanlding later insn `bx lr&#39;, if current insn mode</span>
<a name="l05971"></a>05971 <span class="comment">       is Thumb, the bit 0 of LR value should be set to 1.  */</span>
<a name="l05972"></a>05972       <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> next_insn_addr = dsc-&gt;insn_addr + dsc-&gt;insn_size;
<a name="l05973"></a>05973 
<a name="l05974"></a>05974       <span class="keywordflow">if</span> (dsc-&gt;is_thumb)
<a name="l05975"></a>05975         next_insn_addr |= 0x1;
<a name="l05976"></a>05976 
<a name="l05977"></a>05977       <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>, next_insn_addr,
<a name="l05978"></a>05978                            <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l05979"></a>05979     }
<a name="l05980"></a>05980 
<a name="l05981"></a>05981   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, dsc-&gt;u.branch.dest, write_pc);
<a name="l05982"></a>05982 }
<a name="l05983"></a>05983 
<a name="l05984"></a>05984 <span class="comment">/* Copy B/BL/BLX instructions with immediate destinations.  */</span>
<a name="l05985"></a>05985 
<a name="l05986"></a>05986 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l05987"></a>05987 install_b_bl_blx (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l05988"></a>05988                   <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l05989"></a>05989                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cond, <span class="keywordtype">int</span> exchange, <span class="keywordtype">int</span> link, <span class="keywordtype">long</span> offset)
<a name="l05990"></a>05990 {
<a name="l05991"></a>05991   <span class="comment">/* Implement &quot;BL&lt;cond&gt; &lt;label&gt;&quot; as:</span>
<a name="l05992"></a>05992 <span class="comment"></span>
<a name="l05993"></a>05993 <span class="comment">     Preparation: cond &lt;- instruction condition</span>
<a name="l05994"></a>05994 <span class="comment">     Insn: mov r0, r0  (nop)</span>
<a name="l05995"></a>05995 <span class="comment">     Cleanup: if (condition true) { r14 &lt;- pc; pc &lt;- label }.</span>
<a name="l05996"></a>05996 <span class="comment"></span>
<a name="l05997"></a>05997 <span class="comment">     B&lt;cond&gt; similar, but don&#39;t set r14 in cleanup.  */</span>
<a name="l05998"></a>05998 
<a name="l05999"></a>05999   dsc-&gt;u.branch.cond = cond;
<a name="l06000"></a>06000   dsc-&gt;u.branch.link = link;
<a name="l06001"></a>06001   dsc-&gt;u.branch.exchange = exchange;
<a name="l06002"></a>06002 
<a name="l06003"></a>06003   dsc-&gt;u.branch.dest = dsc-&gt;insn_addr;
<a name="l06004"></a>06004   <span class="keywordflow">if</span> (link &amp;&amp; exchange)
<a name="l06005"></a>06005     <span class="comment">/* For BLX, offset is computed from the Align (PC, 4).  */</span>
<a name="l06006"></a>06006     dsc-&gt;u.branch.dest = dsc-&gt;u.branch.dest &amp; 0xfffffffc;
<a name="l06007"></a>06007 
<a name="l06008"></a>06008   <span class="keywordflow">if</span> (dsc-&gt;is_thumb)
<a name="l06009"></a>06009     dsc-&gt;u.branch.dest += 4 + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l06010"></a>06010   <span class="keywordflow">else</span>
<a name="l06011"></a>06011     dsc-&gt;u.branch.dest += 8 + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l06012"></a>06012 
<a name="l06013"></a>06013   dsc-&gt;cleanup = &amp;cleanup_branch;
<a name="l06014"></a>06014 }
<a name="l06015"></a>06015 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06016"></a>06016 arm_copy_b_bl_blx (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l06017"></a>06017                    <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06018"></a>06018 {
<a name="l06019"></a>06019   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cond = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 28, 31);
<a name="l06020"></a>06020   <span class="keywordtype">int</span> exchange = (cond == 0xf);
<a name="l06021"></a>06021   <span class="keywordtype">int</span> link = exchange || <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 24);
<a name="l06022"></a>06022   <span class="keywordtype">long</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l06023"></a>06023 
<a name="l06024"></a>06024   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06025"></a>06025     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying %s immediate insn &quot;</span>
<a name="l06026"></a>06026                         <span class="stringliteral">&quot;%.8lx\n&quot;</span>, (exchange) ? <span class="stringliteral">&quot;blx&quot;</span> : (link) ? <span class="stringliteral">&quot;bl&quot;</span> : <span class="stringliteral">&quot;b&quot;</span>,
<a name="l06027"></a>06027                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l06028"></a>06028   <span class="keywordflow">if</span> (exchange)
<a name="l06029"></a>06029     <span class="comment">/* For BLX, set bit 0 of the destination.  The cleanup_branch function will</span>
<a name="l06030"></a>06030 <span class="comment">       then arrange the switch into Thumb mode.  */</span>
<a name="l06031"></a>06031     offset = (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 23) &lt;&lt; 2) | (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 24) &lt;&lt; 1) | 1;
<a name="l06032"></a>06032   <span class="keywordflow">else</span>
<a name="l06033"></a>06033     offset = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 23) &lt;&lt; 2;
<a name="l06034"></a>06034 
<a name="l06035"></a>06035   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (offset, 25))
<a name="l06036"></a>06036     offset = offset | ~0x3ffffff;
<a name="l06037"></a>06037 
<a name="l06038"></a>06038   dsc-&gt;modinsn[0] = <a class="code" href="arm-tdep_8c.html#abd7524c1a372cdd3fc1984f8e50b14da">ARM_NOP</a>;
<a name="l06039"></a>06039 
<a name="l06040"></a>06040   install_b_bl_blx (gdbarch, regs, dsc, cond, exchange, link, offset);
<a name="l06041"></a>06041   <span class="keywordflow">return</span> 0;
<a name="l06042"></a>06042 }
<a name="l06043"></a>06043 
<a name="l06044"></a>06044 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06045"></a>06045 thumb2_copy_b_bl_blx (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l06046"></a>06046                       uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l06047"></a>06047                       <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06048"></a>06048 {
<a name="l06049"></a>06049   <span class="keywordtype">int</span> link = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 14);
<a name="l06050"></a>06050   <span class="keywordtype">int</span> exchange = link &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 12);
<a name="l06051"></a>06051   <span class="keywordtype">int</span> cond = <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>;
<a name="l06052"></a>06052   <span class="keywordtype">long</span> offset = 0;
<a name="l06053"></a>06053   <span class="keywordtype">int</span> j1 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 13);
<a name="l06054"></a>06054   <span class="keywordtype">int</span> j2 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 11);
<a name="l06055"></a>06055   <span class="keywordtype">int</span> s = <a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> (insn1, 10, 10);
<a name="l06056"></a>06056   <span class="keywordtype">int</span> i1 = !(j1 ^ <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 10));
<a name="l06057"></a>06057   <span class="keywordtype">int</span> i2 = !(j2 ^ <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 10));
<a name="l06058"></a>06058 
<a name="l06059"></a>06059   <span class="keywordflow">if</span> (!link &amp;&amp; !exchange) <span class="comment">/* B */</span>
<a name="l06060"></a>06060     {
<a name="l06061"></a>06061       offset = (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 10) &lt;&lt; 1);
<a name="l06062"></a>06062       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 12)) <span class="comment">/* Encoding T4 */</span>
<a name="l06063"></a>06063         {
<a name="l06064"></a>06064           offset |= (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 9) &lt;&lt; 12)
<a name="l06065"></a>06065             | (i2 &lt;&lt; 22)
<a name="l06066"></a>06066             | (i1 &lt;&lt; 23)
<a name="l06067"></a>06067             | (s &lt;&lt; 24);
<a name="l06068"></a>06068           cond = <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>;
<a name="l06069"></a>06069         }
<a name="l06070"></a>06070       <span class="keywordflow">else</span> <span class="comment">/* Encoding T3 */</span>
<a name="l06071"></a>06071         {
<a name="l06072"></a>06072           offset |= (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 5) &lt;&lt; 12)
<a name="l06073"></a>06073             | (j1 &lt;&lt; 18)
<a name="l06074"></a>06074             | (j2 &lt;&lt; 19)
<a name="l06075"></a>06075             | (s &lt;&lt; 20);
<a name="l06076"></a>06076           cond = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 6, 9);
<a name="l06077"></a>06077         }
<a name="l06078"></a>06078     }
<a name="l06079"></a>06079   <span class="keywordflow">else</span>
<a name="l06080"></a>06080     {
<a name="l06081"></a>06081       offset = (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 9) &lt;&lt; 12);
<a name="l06082"></a>06082       offset |= ((i2 &lt;&lt; 22) | (i1 &lt;&lt; 23) | (s &lt;&lt; 24));
<a name="l06083"></a>06083       offset |= exchange ?
<a name="l06084"></a>06084         (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 1, 10) &lt;&lt; 2) : (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 10) &lt;&lt; 1);
<a name="l06085"></a>06085     }
<a name="l06086"></a>06086 
<a name="l06087"></a>06087   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06088"></a>06088     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying %s insn &quot;</span>
<a name="l06089"></a>06089                         <span class="stringliteral">&quot;%.4x %.4x with offset %.8lx\n&quot;</span>,
<a name="l06090"></a>06090                         link ? (exchange) ? <span class="stringliteral">&quot;blx&quot;</span> : <span class="stringliteral">&quot;bl&quot;</span> : <span class="stringliteral">&quot;b&quot;</span>,
<a name="l06091"></a>06091                         insn1, insn2, offset);
<a name="l06092"></a>06092 
<a name="l06093"></a>06093   dsc-&gt;modinsn[0] = <a class="code" href="arm-tdep_8c.html#af26a4960d986d2ac935f8488afa1ca75">THUMB_NOP</a>;
<a name="l06094"></a>06094 
<a name="l06095"></a>06095   install_b_bl_blx (gdbarch, regs, dsc, cond, exchange, link, offset);
<a name="l06096"></a>06096   <span class="keywordflow">return</span> 0;
<a name="l06097"></a>06097 }
<a name="l06098"></a>06098 
<a name="l06099"></a>06099 <span class="comment">/* Copy B Thumb instructions.  */</span>
<a name="l06100"></a>06100 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06101"></a>06101 thumb_copy_b (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn,
<a name="l06102"></a>06102               <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06103"></a>06103 {
<a name="l06104"></a>06104   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cond = 0;
<a name="l06105"></a>06105   <span class="keywordtype">int</span> offset = 0;
<a name="l06106"></a>06106   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> bit_12_15 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l06107"></a>06107   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> <a class="code" href="varobj_8h.html#a43396decd62b46fa01cc6c66a84cbba1">from</a> = dsc-&gt;insn_addr;
<a name="l06108"></a>06108 
<a name="l06109"></a>06109   <span class="keywordflow">if</span> (bit_12_15 == 0xd)
<a name="l06110"></a>06110     {
<a name="l06111"></a>06111       <span class="comment">/* offset = SignExtend (imm8:0, 32) */</span>
<a name="l06112"></a>06112       offset = <a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> ((insn &lt;&lt; 1), 0, 8);
<a name="l06113"></a>06113       cond = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 11);
<a name="l06114"></a>06114     }
<a name="l06115"></a>06115   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bit_12_15 == 0xe) <span class="comment">/* Encoding T2 */</span>
<a name="l06116"></a>06116     {
<a name="l06117"></a>06117       offset = <a class="code" href="arm-tdep_8c.html#a23f708697abbdf32cea7f972267c8a5b">sbits</a> ((insn &lt;&lt; 1), 0, 11);
<a name="l06118"></a>06118       cond = <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>;
<a name="l06119"></a>06119     }
<a name="l06120"></a>06120 
<a name="l06121"></a>06121   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06122"></a>06122     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l06123"></a>06123                         <span class="stringliteral">&quot;displaced: copying b immediate insn %.4x &quot;</span>
<a name="l06124"></a>06124                         <span class="stringliteral">&quot;with offset %d\n&quot;</span>, insn, offset);
<a name="l06125"></a>06125 
<a name="l06126"></a>06126   dsc-&gt;u.branch.cond = cond;
<a name="l06127"></a>06127   dsc-&gt;u.branch.link = 0;
<a name="l06128"></a>06128   dsc-&gt;u.branch.exchange = 0;
<a name="l06129"></a>06129   dsc-&gt;u.branch.dest = from + 4 + <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l06130"></a>06130 
<a name="l06131"></a>06131   dsc-&gt;modinsn[0] = <a class="code" href="arm-tdep_8c.html#af26a4960d986d2ac935f8488afa1ca75">THUMB_NOP</a>;
<a name="l06132"></a>06132 
<a name="l06133"></a>06133   dsc-&gt;cleanup = &amp;cleanup_branch;
<a name="l06134"></a>06134 
<a name="l06135"></a>06135   <span class="keywordflow">return</span> 0;
<a name="l06136"></a>06136 }
<a name="l06137"></a>06137 
<a name="l06138"></a>06138 <span class="comment">/* Copy BX/BLX with register-specified destinations.  */</span>
<a name="l06139"></a>06139 
<a name="l06140"></a>06140 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06141"></a>06141 install_bx_blx_reg (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06142"></a>06142                     <span class="keyword">struct</span> displaced_step_closure *dsc, <span class="keywordtype">int</span> link,
<a name="l06143"></a>06143                     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cond, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm)
<a name="l06144"></a>06144 {
<a name="l06145"></a>06145   <span class="comment">/* Implement {BX,BLX}&lt;cond&gt; &lt;reg&gt;&quot; as:</span>
<a name="l06146"></a>06146 <span class="comment"></span>
<a name="l06147"></a>06147 <span class="comment">     Preparation: cond &lt;- instruction condition</span>
<a name="l06148"></a>06148 <span class="comment">     Insn: mov r0, r0 (nop)</span>
<a name="l06149"></a>06149 <span class="comment">     Cleanup: if (condition true) { r14 &lt;- pc; pc &lt;- dest; }.</span>
<a name="l06150"></a>06150 <span class="comment"></span>
<a name="l06151"></a>06151 <span class="comment">     Don&#39;t set r14 in cleanup for BX.  */</span>
<a name="l06152"></a>06152 
<a name="l06153"></a>06153   dsc-&gt;u.branch.dest = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rm);
<a name="l06154"></a>06154 
<a name="l06155"></a>06155   dsc-&gt;u.branch.cond = cond;
<a name="l06156"></a>06156   dsc-&gt;u.branch.link = link;
<a name="l06157"></a>06157 
<a name="l06158"></a>06158   dsc-&gt;u.branch.exchange = 1;
<a name="l06159"></a>06159 
<a name="l06160"></a>06160   dsc-&gt;cleanup = &amp;cleanup_branch;
<a name="l06161"></a>06161 }
<a name="l06162"></a>06162 
<a name="l06163"></a>06163 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06164"></a>06164 arm_copy_bx_blx_reg (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l06165"></a>06165                      <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06166"></a>06166 {
<a name="l06167"></a>06167   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cond = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 28, 31);
<a name="l06168"></a>06168   <span class="comment">/* BX:  x12xxx1x</span>
<a name="l06169"></a>06169 <span class="comment">     BLX: x12xxx3x.  */</span>
<a name="l06170"></a>06170   <span class="keywordtype">int</span> link = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 5);
<a name="l06171"></a>06171   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3);
<a name="l06172"></a>06172 
<a name="l06173"></a>06173   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06174"></a>06174     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying insn %.8lx&quot;</span>,
<a name="l06175"></a>06175                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l06176"></a>06176 
<a name="l06177"></a>06177   dsc-&gt;modinsn[0] = <a class="code" href="arm-tdep_8c.html#abd7524c1a372cdd3fc1984f8e50b14da">ARM_NOP</a>;
<a name="l06178"></a>06178 
<a name="l06179"></a>06179   install_bx_blx_reg (gdbarch, regs, dsc, link, cond, rm);
<a name="l06180"></a>06180   <span class="keywordflow">return</span> 0;
<a name="l06181"></a>06181 }
<a name="l06182"></a>06182 
<a name="l06183"></a>06183 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06184"></a>06184 thumb_copy_bx_blx_reg (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn,
<a name="l06185"></a>06185                        <span class="keyword">struct</span> regcache *regs,
<a name="l06186"></a>06186                        <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06187"></a>06187 {
<a name="l06188"></a>06188   <span class="keywordtype">int</span> link = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 7);
<a name="l06189"></a>06189   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 6);
<a name="l06190"></a>06190 
<a name="l06191"></a>06191   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06192"></a>06192     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying insn %.4x&quot;</span>,
<a name="l06193"></a>06193                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>) insn);
<a name="l06194"></a>06194 
<a name="l06195"></a>06195   dsc-&gt;modinsn[0] = <a class="code" href="arm-tdep_8c.html#af26a4960d986d2ac935f8488afa1ca75">THUMB_NOP</a>;
<a name="l06196"></a>06196 
<a name="l06197"></a>06197   install_bx_blx_reg (gdbarch, regs, dsc, link, <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>, rm);
<a name="l06198"></a>06198 
<a name="l06199"></a>06199   <span class="keywordflow">return</span> 0;
<a name="l06200"></a>06200 }
<a name="l06201"></a>06201 
<a name="l06202"></a>06202 
<a name="l06203"></a>06203 <span class="comment">/* Copy/cleanup arithmetic/logic instruction with immediate RHS.  */</span>
<a name="l06204"></a>06204 
<a name="l06205"></a>06205 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06206"></a>06206 cleanup_alu_imm (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l06207"></a>06207                  <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06208"></a>06208 {
<a name="l06209"></a>06209   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rd_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06210"></a>06210   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, dsc-&gt;tmp[0], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06211"></a>06211   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, dsc-&gt;tmp[1], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06212"></a>06212   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;rd, rd_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16afb72c11d607672b7cb26cafee62ab0ca">ALU_WRITE_PC</a>);
<a name="l06213"></a>06213 }
<a name="l06214"></a>06214 
<a name="l06215"></a>06215 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06216"></a>06216 arm_copy_alu_imm (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn, <span class="keyword">struct</span> regcache *regs,
<a name="l06217"></a>06217                   <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06218"></a>06218 {
<a name="l06219"></a>06219   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l06220"></a>06220   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l06221"></a>06221   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 21, 24);
<a name="l06222"></a>06222   <span class="keywordtype">int</span> is_mov = (op == 0xd);
<a name="l06223"></a>06223   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rd_val, rn_val;
<a name="l06224"></a>06224 
<a name="l06225"></a>06225   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000ff000ul))
<a name="l06226"></a>06226     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;ALU immediate&quot;</span>, dsc);
<a name="l06227"></a>06227 
<a name="l06228"></a>06228   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06229"></a>06229     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying immediate %s insn &quot;</span>
<a name="l06230"></a>06230                         <span class="stringliteral">&quot;%.8lx\n&quot;</span>, is_mov ? <span class="stringliteral">&quot;move&quot;</span> : <span class="stringliteral">&quot;ALU&quot;</span>,
<a name="l06231"></a>06231                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l06232"></a>06232 
<a name="l06233"></a>06233   <span class="comment">/* Instruction is of form:</span>
<a name="l06234"></a>06234 <span class="comment"></span>
<a name="l06235"></a>06235 <span class="comment">     &lt;op&gt;&lt;cond&gt; rd, [rn,] #imm</span>
<a name="l06236"></a>06236 <span class="comment"></span>
<a name="l06237"></a>06237 <span class="comment">     Rewrite as:</span>
<a name="l06238"></a>06238 <span class="comment"></span>
<a name="l06239"></a>06239 <span class="comment">     Preparation: tmp1, tmp2 &lt;- r0, r1;</span>
<a name="l06240"></a>06240 <span class="comment">                  r0, r1 &lt;- rd, rn</span>
<a name="l06241"></a>06241 <span class="comment">     Insn: &lt;op&gt;&lt;cond&gt; r0, r1, #imm</span>
<a name="l06242"></a>06242 <span class="comment">     Cleanup: rd &lt;- r0; r0 &lt;- tmp1; r1 &lt;- tmp2</span>
<a name="l06243"></a>06243 <span class="comment">  */</span>
<a name="l06244"></a>06244 
<a name="l06245"></a>06245   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06246"></a>06246   dsc-&gt;tmp[1] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 1);
<a name="l06247"></a>06247   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l06248"></a>06248   rd_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rd);
<a name="l06249"></a>06249   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rd_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06250"></a>06250   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06251"></a>06251   dsc-&gt;rd = rd;
<a name="l06252"></a>06252 
<a name="l06253"></a>06253   <span class="keywordflow">if</span> (is_mov)
<a name="l06254"></a>06254     dsc-&gt;modinsn[0] = insn &amp; 0xfff00fff;
<a name="l06255"></a>06255   <span class="keywordflow">else</span>
<a name="l06256"></a>06256     dsc-&gt;modinsn[0] = (insn &amp; 0xfff00fff) | 0x10000;
<a name="l06257"></a>06257 
<a name="l06258"></a>06258   dsc-&gt;cleanup = &amp;cleanup_alu_imm;
<a name="l06259"></a>06259 
<a name="l06260"></a>06260   <span class="keywordflow">return</span> 0;
<a name="l06261"></a>06261 }
<a name="l06262"></a>06262 
<a name="l06263"></a>06263 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06264"></a>06264 thumb2_copy_alu_imm (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l06265"></a>06265                      uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l06266"></a>06266                      <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06267"></a>06267 {
<a name="l06268"></a>06268   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 5, 8);
<a name="l06269"></a>06269   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn, rm, rd;
<a name="l06270"></a>06270   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rd_val, rn_val;
<a name="l06271"></a>06271 
<a name="l06272"></a>06272   rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3); <span class="comment">/* Rn */</span>
<a name="l06273"></a>06273   rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 3); <span class="comment">/* Rm */</span>
<a name="l06274"></a>06274   rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 8, 11); <span class="comment">/* Rd */</span>
<a name="l06275"></a>06275 
<a name="l06276"></a>06276   <span class="comment">/* This routine is only called for instruction MOV.  */</span>
<a name="l06277"></a>06277   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (op == 0x2 &amp;&amp; rn == 0xf);
<a name="l06278"></a>06278 
<a name="l06279"></a>06279   <span class="keywordflow">if</span> (rm != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> &amp;&amp; rd != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l06280"></a>06280     <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, <span class="stringliteral">&quot;ALU imm&quot;</span>, dsc);
<a name="l06281"></a>06281 
<a name="l06282"></a>06282   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06283"></a>06283     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying reg %s insn %.4x%.4x\n&quot;</span>,
<a name="l06284"></a>06284                         <span class="stringliteral">&quot;ALU&quot;</span>, insn1, insn2);
<a name="l06285"></a>06285 
<a name="l06286"></a>06286   <span class="comment">/* Instruction is of form:</span>
<a name="l06287"></a>06287 <span class="comment"></span>
<a name="l06288"></a>06288 <span class="comment">     &lt;op&gt;&lt;cond&gt; rd, [rn,] #imm</span>
<a name="l06289"></a>06289 <span class="comment"></span>
<a name="l06290"></a>06290 <span class="comment">     Rewrite as:</span>
<a name="l06291"></a>06291 <span class="comment"></span>
<a name="l06292"></a>06292 <span class="comment">     Preparation: tmp1, tmp2 &lt;- r0, r1;</span>
<a name="l06293"></a>06293 <span class="comment">                  r0, r1 &lt;- rd, rn</span>
<a name="l06294"></a>06294 <span class="comment">     Insn: &lt;op&gt;&lt;cond&gt; r0, r1, #imm</span>
<a name="l06295"></a>06295 <span class="comment">     Cleanup: rd &lt;- r0; r0 &lt;- tmp1; r1 &lt;- tmp2</span>
<a name="l06296"></a>06296 <span class="comment">  */</span>
<a name="l06297"></a>06297 
<a name="l06298"></a>06298   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06299"></a>06299   dsc-&gt;tmp[1] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 1);
<a name="l06300"></a>06300   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l06301"></a>06301   rd_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rd);
<a name="l06302"></a>06302   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rd_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06303"></a>06303   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06304"></a>06304   dsc-&gt;rd = rd;
<a name="l06305"></a>06305 
<a name="l06306"></a>06306   dsc-&gt;modinsn[0] = insn1;
<a name="l06307"></a>06307   dsc-&gt;modinsn[1] = ((insn2 &amp; 0xf0f0) | 0x1);
<a name="l06308"></a>06308   dsc-&gt;numinsns = 2;
<a name="l06309"></a>06309 
<a name="l06310"></a>06310   dsc-&gt;cleanup = &amp;cleanup_alu_imm;
<a name="l06311"></a>06311 
<a name="l06312"></a>06312   <span class="keywordflow">return</span> 0;
<a name="l06313"></a>06313 }
<a name="l06314"></a>06314 
<a name="l06315"></a>06315 <span class="comment">/* Copy/cleanup arithmetic/logic insns with register RHS.  */</span>
<a name="l06316"></a>06316 
<a name="l06317"></a>06317 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06318"></a>06318 cleanup_alu_reg (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l06319"></a>06319                  <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06320"></a>06320 {
<a name="l06321"></a>06321   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rd_val;
<a name="l06322"></a>06322   <span class="keywordtype">int</span> i;
<a name="l06323"></a>06323 
<a name="l06324"></a>06324   rd_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06325"></a>06325 
<a name="l06326"></a>06326   <span class="keywordflow">for</span> (i = 0; i &lt; 3; i++)
<a name="l06327"></a>06327     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, i, dsc-&gt;tmp[i], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06328"></a>06328 
<a name="l06329"></a>06329   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;rd, rd_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16afb72c11d607672b7cb26cafee62ab0ca">ALU_WRITE_PC</a>);
<a name="l06330"></a>06330 }
<a name="l06331"></a>06331 
<a name="l06332"></a>06332 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06333"></a>06333 install_alu_reg (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06334"></a>06334                  <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l06335"></a>06335                  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rd, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm)
<a name="l06336"></a>06336 {
<a name="l06337"></a>06337   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rd_val, rn_val, rm_val;
<a name="l06338"></a>06338 
<a name="l06339"></a>06339   <span class="comment">/* Instruction is of form:</span>
<a name="l06340"></a>06340 <span class="comment"></span>
<a name="l06341"></a>06341 <span class="comment">     &lt;op&gt;&lt;cond&gt; rd, [rn,] rm [, &lt;shift&gt;]</span>
<a name="l06342"></a>06342 <span class="comment"></span>
<a name="l06343"></a>06343 <span class="comment">     Rewrite as:</span>
<a name="l06344"></a>06344 <span class="comment"></span>
<a name="l06345"></a>06345 <span class="comment">     Preparation: tmp1, tmp2, tmp3 &lt;- r0, r1, r2;</span>
<a name="l06346"></a>06346 <span class="comment">                  r0, r1, r2 &lt;- rd, rn, rm</span>
<a name="l06347"></a>06347 <span class="comment">     Insn: &lt;op&gt;&lt;cond&gt; r0, r1, r2 [, &lt;shift&gt;]</span>
<a name="l06348"></a>06348 <span class="comment">     Cleanup: rd &lt;- r0; r0, r1, r2 &lt;- tmp1, tmp2, tmp3</span>
<a name="l06349"></a>06349 <span class="comment">  */</span>
<a name="l06350"></a>06350 
<a name="l06351"></a>06351   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06352"></a>06352   dsc-&gt;tmp[1] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 1);
<a name="l06353"></a>06353   dsc-&gt;tmp[2] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 2);
<a name="l06354"></a>06354   rd_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rd);
<a name="l06355"></a>06355   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l06356"></a>06356   rm_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rm);
<a name="l06357"></a>06357   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rd_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06358"></a>06358   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06359"></a>06359   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, rm_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06360"></a>06360   dsc-&gt;rd = rd;
<a name="l06361"></a>06361 
<a name="l06362"></a>06362   dsc-&gt;cleanup = &amp;cleanup_alu_reg;
<a name="l06363"></a>06363 }
<a name="l06364"></a>06364 
<a name="l06365"></a>06365 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06366"></a>06366 arm_copy_alu_reg (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn, <span class="keyword">struct</span> regcache *regs,
<a name="l06367"></a>06367                   <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06368"></a>06368 {
<a name="l06369"></a>06369   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 21, 24);
<a name="l06370"></a>06370   <span class="keywordtype">int</span> is_mov = (op == 0xd);
<a name="l06371"></a>06371 
<a name="l06372"></a>06372   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000ff00ful))
<a name="l06373"></a>06373     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;ALU reg&quot;</span>, dsc);
<a name="l06374"></a>06374 
<a name="l06375"></a>06375   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06376"></a>06376     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying reg %s insn %.8lx\n&quot;</span>,
<a name="l06377"></a>06377                         is_mov ? <span class="stringliteral">&quot;move&quot;</span> : <span class="stringliteral">&quot;ALU&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l06378"></a>06378 
<a name="l06379"></a>06379   <span class="keywordflow">if</span> (is_mov)
<a name="l06380"></a>06380     dsc-&gt;modinsn[0] = (insn &amp; 0xfff00ff0) | 0x2;
<a name="l06381"></a>06381   <span class="keywordflow">else</span>
<a name="l06382"></a>06382     dsc-&gt;modinsn[0] = (insn &amp; 0xfff00ff0) | 0x10002;
<a name="l06383"></a>06383 
<a name="l06384"></a>06384   install_alu_reg (gdbarch, regs, dsc, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15), <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19),
<a name="l06385"></a>06385                    <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3));
<a name="l06386"></a>06386   <span class="keywordflow">return</span> 0;
<a name="l06387"></a>06387 }
<a name="l06388"></a>06388 
<a name="l06389"></a>06389 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06390"></a>06390 thumb_copy_alu_reg (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn,
<a name="l06391"></a>06391                     <span class="keyword">struct</span> regcache *regs,
<a name="l06392"></a>06392                     <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06393"></a>06393 {
<a name="l06394"></a>06394   <span class="keywordtype">unsigned</span> rn, rm, rd;
<a name="l06395"></a>06395 
<a name="l06396"></a>06396   rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 3, 6);
<a name="l06397"></a>06397   rn = (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 7) &lt;&lt; 3) | <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 2);
<a name="l06398"></a>06398   rm = 2;
<a name="l06399"></a>06399 
<a name="l06400"></a>06400   <span class="keywordflow">if</span> (rd != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> &amp;&amp; rn != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l06401"></a>06401     <span class="keywordflow">return</span> thumb_copy_unmodified_16bit (gdbarch, insn, <span class="stringliteral">&quot;ALU reg&quot;</span>, dsc);
<a name="l06402"></a>06402 
<a name="l06403"></a>06403   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06404"></a>06404     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying reg %s insn %.4x\n&quot;</span>,
<a name="l06405"></a>06405                         <span class="stringliteral">&quot;ALU&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>) insn);
<a name="l06406"></a>06406 
<a name="l06407"></a>06407   dsc-&gt;modinsn[0] = ((insn &amp; 0xff00) | 0x08);
<a name="l06408"></a>06408 
<a name="l06409"></a>06409   install_alu_reg (gdbarch, regs, dsc, rd, rn, rm);
<a name="l06410"></a>06410 
<a name="l06411"></a>06411   <span class="keywordflow">return</span> 0;
<a name="l06412"></a>06412 }
<a name="l06413"></a>06413 
<a name="l06414"></a>06414 <span class="comment">/* Cleanup/copy arithmetic/logic insns with shifted register RHS.  */</span>
<a name="l06415"></a>06415 
<a name="l06416"></a>06416 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06417"></a>06417 cleanup_alu_shifted_reg (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l06418"></a>06418                          <span class="keyword">struct</span> regcache *regs,
<a name="l06419"></a>06419                          <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06420"></a>06420 {
<a name="l06421"></a>06421   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rd_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06422"></a>06422   <span class="keywordtype">int</span> i;
<a name="l06423"></a>06423 
<a name="l06424"></a>06424   <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++)
<a name="l06425"></a>06425     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, i, dsc-&gt;tmp[i], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06426"></a>06426 
<a name="l06427"></a>06427   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;rd, rd_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16afb72c11d607672b7cb26cafee62ab0ca">ALU_WRITE_PC</a>);
<a name="l06428"></a>06428 }
<a name="l06429"></a>06429 
<a name="l06430"></a>06430 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06431"></a>06431 install_alu_shifted_reg (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06432"></a>06432                          <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l06433"></a>06433                          <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rd, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm,
<a name="l06434"></a>06434                          <span class="keywordtype">unsigned</span> rs)
<a name="l06435"></a>06435 {
<a name="l06436"></a>06436   <span class="keywordtype">int</span> i;
<a name="l06437"></a>06437   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rd_val, rn_val, rm_val, rs_val;
<a name="l06438"></a>06438 
<a name="l06439"></a>06439   <span class="comment">/* Instruction is of form:</span>
<a name="l06440"></a>06440 <span class="comment"></span>
<a name="l06441"></a>06441 <span class="comment">     &lt;op&gt;&lt;cond&gt; rd, [rn,] rm, &lt;shift&gt; rs</span>
<a name="l06442"></a>06442 <span class="comment"></span>
<a name="l06443"></a>06443 <span class="comment">     Rewrite as:</span>
<a name="l06444"></a>06444 <span class="comment"></span>
<a name="l06445"></a>06445 <span class="comment">     Preparation: tmp1, tmp2, tmp3, tmp4 &lt;- r0, r1, r2, r3</span>
<a name="l06446"></a>06446 <span class="comment">                  r0, r1, r2, r3 &lt;- rd, rn, rm, rs</span>
<a name="l06447"></a>06447 <span class="comment">     Insn: &lt;op&gt;&lt;cond&gt; r0, r1, r2, &lt;shift&gt; r3</span>
<a name="l06448"></a>06448 <span class="comment">     Cleanup: tmp5 &lt;- r0</span>
<a name="l06449"></a>06449 <span class="comment">              r0, r1, r2, r3 &lt;- tmp1, tmp2, tmp3, tmp4</span>
<a name="l06450"></a>06450 <span class="comment">              rd &lt;- tmp5</span>
<a name="l06451"></a>06451 <span class="comment">  */</span>
<a name="l06452"></a>06452 
<a name="l06453"></a>06453   <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++)
<a name="l06454"></a>06454     dsc-&gt;tmp[i] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, i);
<a name="l06455"></a>06455 
<a name="l06456"></a>06456   rd_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rd);
<a name="l06457"></a>06457   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l06458"></a>06458   rm_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rm);
<a name="l06459"></a>06459   rs_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rs);
<a name="l06460"></a>06460   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rd_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06461"></a>06461   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06462"></a>06462   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, rm_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06463"></a>06463   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 3, rs_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06464"></a>06464   dsc-&gt;rd = rd;
<a name="l06465"></a>06465   dsc-&gt;cleanup = &amp;cleanup_alu_shifted_reg;
<a name="l06466"></a>06466 }
<a name="l06467"></a>06467 
<a name="l06468"></a>06468 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06469"></a>06469 arm_copy_alu_shifted_reg (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l06470"></a>06470                           <span class="keyword">struct</span> regcache *regs,
<a name="l06471"></a>06471                           <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06472"></a>06472 {
<a name="l06473"></a>06473   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 21, 24);
<a name="l06474"></a>06474   <span class="keywordtype">int</span> is_mov = (op == 0xd);
<a name="l06475"></a>06475   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rd, rn, rm, rs;
<a name="l06476"></a>06476 
<a name="l06477"></a>06477   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000fff0ful))
<a name="l06478"></a>06478     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;ALU shifted reg&quot;</span>, dsc);
<a name="l06479"></a>06479 
<a name="l06480"></a>06480   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06481"></a>06481     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying shifted reg %s insn &quot;</span>
<a name="l06482"></a>06482                         <span class="stringliteral">&quot;%.8lx\n&quot;</span>, is_mov ? <span class="stringliteral">&quot;move&quot;</span> : <span class="stringliteral">&quot;ALU&quot;</span>,
<a name="l06483"></a>06483                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l06484"></a>06484 
<a name="l06485"></a>06485   rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l06486"></a>06486   rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3);
<a name="l06487"></a>06487   rs = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 11);
<a name="l06488"></a>06488   rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l06489"></a>06489 
<a name="l06490"></a>06490   <span class="keywordflow">if</span> (is_mov)
<a name="l06491"></a>06491     dsc-&gt;modinsn[0] = (insn &amp; 0xfff000f0) | 0x302;
<a name="l06492"></a>06492   <span class="keywordflow">else</span>
<a name="l06493"></a>06493     dsc-&gt;modinsn[0] = (insn &amp; 0xfff000f0) | 0x10302;
<a name="l06494"></a>06494 
<a name="l06495"></a>06495   install_alu_shifted_reg (gdbarch, regs, dsc, rd, rn, rm, rs);
<a name="l06496"></a>06496 
<a name="l06497"></a>06497   <span class="keywordflow">return</span> 0;
<a name="l06498"></a>06498 }
<a name="l06499"></a>06499 
<a name="l06500"></a>06500 <span class="comment">/* Clean up load instructions.  */</span>
<a name="l06501"></a>06501 
<a name="l06502"></a>06502 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06503"></a>06503 cleanup_load (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06504"></a>06504               <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06505"></a>06505 {
<a name="l06506"></a>06506   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rt_val, rt_val2 = 0, rn_val;
<a name="l06507"></a>06507 
<a name="l06508"></a>06508   rt_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06509"></a>06509   <span class="keywordflow">if</span> (dsc-&gt;u.ldst.xfersize == 8)
<a name="l06510"></a>06510     rt_val2 = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 1);
<a name="l06511"></a>06511   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 2);
<a name="l06512"></a>06512 
<a name="l06513"></a>06513   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, dsc-&gt;tmp[0], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06514"></a>06514   <span class="keywordflow">if</span> (dsc-&gt;u.ldst.xfersize &gt; 4)
<a name="l06515"></a>06515     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, dsc-&gt;tmp[1], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06516"></a>06516   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, dsc-&gt;tmp[2], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06517"></a>06517   <span class="keywordflow">if</span> (!dsc-&gt;u.ldst.immed)
<a name="l06518"></a>06518     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 3, dsc-&gt;tmp[3], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06519"></a>06519 
<a name="l06520"></a>06520   <span class="comment">/* Handle register writeback.  */</span>
<a name="l06521"></a>06521   <span class="keywordflow">if</span> (dsc-&gt;u.ldst.writeback)
<a name="l06522"></a>06522     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;u.ldst.rn, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06523"></a>06523   <span class="comment">/* Put result in right place.  */</span>
<a name="l06524"></a>06524   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;rd, rt_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af4926324a5aca0a48f8595e7571db139">LOAD_WRITE_PC</a>);
<a name="l06525"></a>06525   <span class="keywordflow">if</span> (dsc-&gt;u.ldst.xfersize == 8)
<a name="l06526"></a>06526     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;rd + 1, rt_val2, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af4926324a5aca0a48f8595e7571db139">LOAD_WRITE_PC</a>);
<a name="l06527"></a>06527 }
<a name="l06528"></a>06528 
<a name="l06529"></a>06529 <span class="comment">/* Clean up store instructions.  */</span>
<a name="l06530"></a>06530 
<a name="l06531"></a>06531 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06532"></a>06532 cleanup_store (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06533"></a>06533                <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06534"></a>06534 {
<a name="l06535"></a>06535   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 2);
<a name="l06536"></a>06536 
<a name="l06537"></a>06537   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, dsc-&gt;tmp[0], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06538"></a>06538   <span class="keywordflow">if</span> (dsc-&gt;u.ldst.xfersize &gt; 4)
<a name="l06539"></a>06539     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, dsc-&gt;tmp[1], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06540"></a>06540   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, dsc-&gt;tmp[2], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06541"></a>06541   <span class="keywordflow">if</span> (!dsc-&gt;u.ldst.immed)
<a name="l06542"></a>06542     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 3, dsc-&gt;tmp[3], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06543"></a>06543   <span class="keywordflow">if</span> (!dsc-&gt;u.ldst.restore_r4)
<a name="l06544"></a>06544     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 4, dsc-&gt;tmp[4], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06545"></a>06545 
<a name="l06546"></a>06546   <span class="comment">/* Writeback.  */</span>
<a name="l06547"></a>06547   <span class="keywordflow">if</span> (dsc-&gt;u.ldst.writeback)
<a name="l06548"></a>06548     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;u.ldst.rn, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06549"></a>06549 }
<a name="l06550"></a>06550 
<a name="l06551"></a>06551 <span class="comment">/* Copy &quot;extra&quot; load/store instructions.  These are halfword/doubleword</span>
<a name="l06552"></a>06552 <span class="comment">   transfers, which have a different encoding to byte/word transfers.  */</span>
<a name="l06553"></a>06553 
<a name="l06554"></a>06554 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06555"></a>06555 arm_copy_extra_ld_st (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn, <span class="keywordtype">int</span> unpriveleged,
<a name="l06556"></a>06556                       <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06557"></a>06557 {
<a name="l06558"></a>06558   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 24);
<a name="l06559"></a>06559   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 5, 6);
<a name="l06560"></a>06560   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rt = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l06561"></a>06561   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l06562"></a>06562   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3);
<a name="l06563"></a>06563   <span class="keywordtype">char</span> <a class="code" href="solib-som_8c.html#a5c9b72ffab5c002770d8d10d42a3ed46">load</a>[12]     = {0, 1, 0, 1, 1, 1, 1, 1, 0, 1, 0, 1};
<a name="l06564"></a>06564   <span class="keywordtype">char</span> bytesize[12] = {2, 2, 2, 2, 8, 1, 8, 1, 8, 2, 8, 2};
<a name="l06565"></a>06565   <span class="keywordtype">int</span> immed = (op1 &amp; 0x4) != 0;
<a name="l06566"></a>06566   <span class="keywordtype">int</span> opcode;
<a name="l06567"></a>06567   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rt_val, rt_val2 = 0, rn_val, rm_val = 0;
<a name="l06568"></a>06568 
<a name="l06569"></a>06569   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000ff00ful))
<a name="l06570"></a>06570     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;extra load/store&quot;</span>, dsc);
<a name="l06571"></a>06571 
<a name="l06572"></a>06572   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06573"></a>06573     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying %sextra load/store &quot;</span>
<a name="l06574"></a>06574                         <span class="stringliteral">&quot;insn %.8lx\n&quot;</span>, unpriveleged ? <span class="stringliteral">&quot;unpriveleged &quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l06575"></a>06575                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l06576"></a>06576 
<a name="l06577"></a>06577   opcode = ((op2 &lt;&lt; 2) | (op1 &amp; 0x1) | ((op1 &amp; 0x4) &gt;&gt; 1)) - 4;
<a name="l06578"></a>06578 
<a name="l06579"></a>06579   <span class="keywordflow">if</span> (opcode &lt; 0)
<a name="l06580"></a>06580     <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l06581"></a>06581                     <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;copy_extra_ld_st: instruction decode error&quot;</span>));
<a name="l06582"></a>06582 
<a name="l06583"></a>06583   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06584"></a>06584   dsc-&gt;tmp[1] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 1);
<a name="l06585"></a>06585   dsc-&gt;tmp[2] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 2);
<a name="l06586"></a>06586   <span class="keywordflow">if</span> (!immed)
<a name="l06587"></a>06587     dsc-&gt;tmp[3] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 3);
<a name="l06588"></a>06588 
<a name="l06589"></a>06589   rt_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rt);
<a name="l06590"></a>06590   <span class="keywordflow">if</span> (bytesize[opcode] == 8)
<a name="l06591"></a>06591     rt_val2 = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rt + 1);
<a name="l06592"></a>06592   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l06593"></a>06593   <span class="keywordflow">if</span> (!immed)
<a name="l06594"></a>06594     rm_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rm);
<a name="l06595"></a>06595 
<a name="l06596"></a>06596   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rt_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06597"></a>06597   <span class="keywordflow">if</span> (bytesize[opcode] == 8)
<a name="l06598"></a>06598     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 1, rt_val2, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06599"></a>06599   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06600"></a>06600   <span class="keywordflow">if</span> (!immed)
<a name="l06601"></a>06601     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 3, rm_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06602"></a>06602 
<a name="l06603"></a>06603   dsc-&gt;rd = rt;
<a name="l06604"></a>06604   dsc-&gt;u.ldst.xfersize = bytesize[opcode];
<a name="l06605"></a>06605   dsc-&gt;u.ldst.rn = rn;
<a name="l06606"></a>06606   dsc-&gt;u.ldst.immed = immed;
<a name="l06607"></a>06607   dsc-&gt;u.ldst.writeback = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 24) == 0 || <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 21) != 0;
<a name="l06608"></a>06608   dsc-&gt;u.ldst.restore_r4 = 0;
<a name="l06609"></a>06609 
<a name="l06610"></a>06610   <span class="keywordflow">if</span> (immed)
<a name="l06611"></a>06611     <span class="comment">/* {ldr,str}&lt;width&gt;&lt;cond&gt; rt, [rt2,] [rn, #imm]</span>
<a name="l06612"></a>06612 <span class="comment">        -&gt;</span>
<a name="l06613"></a>06613 <span class="comment">       {ldr,str}&lt;width&gt;&lt;cond&gt; r0, [r1,] [r2, #imm].  */</span>
<a name="l06614"></a>06614     dsc-&gt;modinsn[0] = (insn &amp; 0xfff00fff) | 0x20000;
<a name="l06615"></a>06615   <span class="keywordflow">else</span>
<a name="l06616"></a>06616     <span class="comment">/* {ldr,str}&lt;width&gt;&lt;cond&gt; rt, [rt2,] [rn, +/-rm]</span>
<a name="l06617"></a>06617 <span class="comment">        -&gt;</span>
<a name="l06618"></a>06618 <span class="comment">       {ldr,str}&lt;width&gt;&lt;cond&gt; r0, [r1,] [r2, +/-r3].  */</span>
<a name="l06619"></a>06619     dsc-&gt;modinsn[0] = (insn &amp; 0xfff00ff0) | 0x20003;
<a name="l06620"></a>06620 
<a name="l06621"></a>06621   dsc-&gt;cleanup = load[opcode] ? &amp;cleanup_load : &amp;cleanup_store;
<a name="l06622"></a>06622 
<a name="l06623"></a>06623   <span class="keywordflow">return</span> 0;
<a name="l06624"></a>06624 }
<a name="l06625"></a>06625 
<a name="l06626"></a>06626 <span class="comment">/* Copy byte/half word/word loads and stores.  */</span>
<a name="l06627"></a>06627 
<a name="l06628"></a>06628 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06629"></a>06629 install_load_store (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06630"></a>06630                     <span class="keyword">struct</span> displaced_step_closure *dsc, <span class="keywordtype">int</span> load,
<a name="l06631"></a>06631                     <span class="keywordtype">int</span> immed, <span class="keywordtype">int</span> writeback, <span class="keywordtype">int</span> <a class="code" href="go32-nat_8c.html#a854352f53b148adc24983a58a1866d66">size</a>, <span class="keywordtype">int</span> usermode,
<a name="l06632"></a>06632                     <span class="keywordtype">int</span> rt, <span class="keywordtype">int</span> rm, <span class="keywordtype">int</span> rn)
<a name="l06633"></a>06633 {
<a name="l06634"></a>06634   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rt_val, rn_val, rm_val = 0;
<a name="l06635"></a>06635 
<a name="l06636"></a>06636   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06637"></a>06637   dsc-&gt;tmp[2] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 2);
<a name="l06638"></a>06638   <span class="keywordflow">if</span> (!immed)
<a name="l06639"></a>06639     dsc-&gt;tmp[3] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 3);
<a name="l06640"></a>06640   <span class="keywordflow">if</span> (!load)
<a name="l06641"></a>06641     dsc-&gt;tmp[4] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 4);
<a name="l06642"></a>06642 
<a name="l06643"></a>06643   rt_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rt);
<a name="l06644"></a>06644   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l06645"></a>06645   <span class="keywordflow">if</span> (!immed)
<a name="l06646"></a>06646     rm_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rm);
<a name="l06647"></a>06647 
<a name="l06648"></a>06648   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 0, rt_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06649"></a>06649   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, rn_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06650"></a>06650   <span class="keywordflow">if</span> (!immed)
<a name="l06651"></a>06651     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 3, rm_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06652"></a>06652   dsc-&gt;rd = rt;
<a name="l06653"></a>06653   dsc-&gt;u.ldst.xfersize = <a class="code" href="go32-nat_8c.html#a854352f53b148adc24983a58a1866d66">size</a>;
<a name="l06654"></a>06654   dsc-&gt;u.ldst.rn = rn;
<a name="l06655"></a>06655   dsc-&gt;u.ldst.immed = immed;
<a name="l06656"></a>06656   dsc-&gt;u.ldst.writeback = writeback;
<a name="l06657"></a>06657 
<a name="l06658"></a>06658   <span class="comment">/* To write PC we can do:</span>
<a name="l06659"></a>06659 <span class="comment"></span>
<a name="l06660"></a>06660 <span class="comment">     Before this sequence of instructions:</span>
<a name="l06661"></a>06661 <span class="comment">     r0 is the PC value got from displaced_read_reg, so r0 = from + 8;</span>
<a name="l06662"></a>06662 <span class="comment">     r2 is the Rn value got from dispalced_read_reg.</span>
<a name="l06663"></a>06663 <span class="comment"></span>
<a name="l06664"></a>06664 <span class="comment">     Insn1: push {pc} Write address of STR instruction + offset on stack</span>
<a name="l06665"></a>06665 <span class="comment">     Insn2: pop  {r4} Read it back from stack, r4 = addr(Insn1) + offset</span>
<a name="l06666"></a>06666 <span class="comment">     Insn3: sub r4, r4, pc   r4 = addr(Insn1) + offset - pc</span>
<a name="l06667"></a>06667 <span class="comment">                                = addr(Insn1) + offset - addr(Insn3) - 8</span>
<a name="l06668"></a>06668 <span class="comment">                                = offset - 16</span>
<a name="l06669"></a>06669 <span class="comment">     Insn4: add r4, r4, #8   r4 = offset - 8</span>
<a name="l06670"></a>06670 <span class="comment">     Insn5: add r0, r0, r4   r0 = from + 8 + offset - 8</span>
<a name="l06671"></a>06671 <span class="comment">                                = from + offset</span>
<a name="l06672"></a>06672 <span class="comment">     Insn6: str r0, [r2, #imm] (or str r0, [r2, r3])</span>
<a name="l06673"></a>06673 <span class="comment"></span>
<a name="l06674"></a>06674 <span class="comment">     Otherwise we don&#39;t know what value to write for PC, since the offset is</span>
<a name="l06675"></a>06675 <span class="comment">     architecture-dependent (sometimes PC+8, sometimes PC+12).  More details</span>
<a name="l06676"></a>06676 <span class="comment">     of this can be found in Section &quot;Saving from r15&quot; in</span>
<a name="l06677"></a>06677 <span class="comment">     http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204g/Cihbjifh.html */</span>
<a name="l06678"></a>06678 
<a name="l06679"></a>06679   dsc-&gt;cleanup = load ? &amp;cleanup_load : &amp;cleanup_store;
<a name="l06680"></a>06680 }
<a name="l06681"></a>06681 
<a name="l06682"></a>06682 
<a name="l06683"></a>06683 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06684"></a>06684 thumb2_copy_load_literal (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l06685"></a>06685                           uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l06686"></a>06686                           <span class="keyword">struct</span> displaced_step_closure *dsc, <span class="keywordtype">int</span> size)
<a name="l06687"></a>06687 {
<a name="l06688"></a>06688   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> u_bit = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 7);
<a name="l06689"></a>06689   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rt = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 12, 15);
<a name="l06690"></a>06690   <span class="keywordtype">int</span> imm12 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 11);
<a name="l06691"></a>06691   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> pc_val;
<a name="l06692"></a>06692 
<a name="l06693"></a>06693   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06694"></a>06694     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l06695"></a>06695                         <span class="stringliteral">&quot;displaced: copying ldr pc (0x%x) R%d %c imm12 %.4x\n&quot;</span>,
<a name="l06696"></a>06696                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) dsc-&gt;insn_addr, rt, u_bit ? <span class="charliteral">&#39;+&#39;</span> : <span class="charliteral">&#39;-&#39;</span>,
<a name="l06697"></a>06697                         imm12);
<a name="l06698"></a>06698 
<a name="l06699"></a>06699   <span class="keywordflow">if</span> (!u_bit)
<a name="l06700"></a>06700     imm12 = -1 * imm12;
<a name="l06701"></a>06701 
<a name="l06702"></a>06702   <span class="comment">/* Rewrite instruction LDR Rt imm12 into:</span>
<a name="l06703"></a>06703 <span class="comment"></span>
<a name="l06704"></a>06704 <span class="comment">     Prepare: tmp[0] &lt;- r0, tmp[1] &lt;- r2, tmp[2] &lt;- r3, r2 &lt;- pc, r3 &lt;- imm12</span>
<a name="l06705"></a>06705 <span class="comment"></span>
<a name="l06706"></a>06706 <span class="comment">     LDR R0, R2, R3,</span>
<a name="l06707"></a>06707 <span class="comment"></span>
<a name="l06708"></a>06708 <span class="comment">     Cleanup: rt &lt;- r0, r0 &lt;- tmp[0], r2 &lt;- tmp[1], r3 &lt;- tmp[2].  */</span>
<a name="l06709"></a>06709 
<a name="l06710"></a>06710 
<a name="l06711"></a>06711   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l06712"></a>06712   dsc-&gt;tmp[2] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 2);
<a name="l06713"></a>06713   dsc-&gt;tmp[3] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 3);
<a name="l06714"></a>06714 
<a name="l06715"></a>06715   pc_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>);
<a name="l06716"></a>06716 
<a name="l06717"></a>06717   pc_val = pc_val &amp; 0xfffffffc;
<a name="l06718"></a>06718 
<a name="l06719"></a>06719   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, pc_val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06720"></a>06720   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 3, imm12, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06721"></a>06721 
<a name="l06722"></a>06722   dsc-&gt;rd = rt;
<a name="l06723"></a>06723 
<a name="l06724"></a>06724   dsc-&gt;u.ldst.xfersize = <a class="code" href="go32-nat_8c.html#a854352f53b148adc24983a58a1866d66">size</a>;
<a name="l06725"></a>06725   dsc-&gt;u.ldst.immed = 0;
<a name="l06726"></a>06726   dsc-&gt;u.ldst.writeback = 0;
<a name="l06727"></a>06727   dsc-&gt;u.ldst.restore_r4 = 0;
<a name="l06728"></a>06728 
<a name="l06729"></a>06729   <span class="comment">/* LDR R0, R2, R3 */</span>
<a name="l06730"></a>06730   dsc-&gt;modinsn[0] = 0xf852;
<a name="l06731"></a>06731   dsc-&gt;modinsn[1] = 0x3;
<a name="l06732"></a>06732   dsc-&gt;numinsns = 2;
<a name="l06733"></a>06733 
<a name="l06734"></a>06734   dsc-&gt;cleanup = &amp;cleanup_load;
<a name="l06735"></a>06735 
<a name="l06736"></a>06736   <span class="keywordflow">return</span> 0;
<a name="l06737"></a>06737 }
<a name="l06738"></a>06738 
<a name="l06739"></a>06739 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06740"></a>06740 thumb2_copy_load_reg_imm (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l06741"></a>06741                           uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l06742"></a>06742                           <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l06743"></a>06743                           <span class="keywordtype">int</span> writeback, <span class="keywordtype">int</span> immed)
<a name="l06744"></a>06744 {
<a name="l06745"></a>06745   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rt = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 12, 15);
<a name="l06746"></a>06746   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l06747"></a>06747   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 3);  <span class="comment">/* Only valid if !immed.  */</span>
<a name="l06748"></a>06748   <span class="comment">/* In LDR (register), there is also a register Rm, which is not allowed to</span>
<a name="l06749"></a>06749 <span class="comment">     be PC, so we don&#39;t have to check it.  */</span>
<a name="l06750"></a>06750 
<a name="l06751"></a>06751   <span class="keywordflow">if</span> (rt != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> &amp;&amp; rn != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l06752"></a>06752     <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, <span class="stringliteral">&quot;load&quot;</span>,
<a name="l06753"></a>06753                                         dsc);
<a name="l06754"></a>06754 
<a name="l06755"></a>06755   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06756"></a>06756     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l06757"></a>06757                         <span class="stringliteral">&quot;displaced: copying ldr r%d [r%d] insn %.4x%.4x\n&quot;</span>,
<a name="l06758"></a>06758                          rt, rn, insn1, insn2);
<a name="l06759"></a>06759 
<a name="l06760"></a>06760   install_load_store (gdbarch, regs, dsc, 1, immed, writeback, 4,
<a name="l06761"></a>06761                       0, rt, rm, rn);
<a name="l06762"></a>06762 
<a name="l06763"></a>06763   dsc-&gt;u.ldst.restore_r4 = 0;
<a name="l06764"></a>06764 
<a name="l06765"></a>06765   <span class="keywordflow">if</span> (immed)
<a name="l06766"></a>06766     <span class="comment">/* ldr[b]&lt;cond&gt; rt, [rn, #imm], etc.</span>
<a name="l06767"></a>06767 <span class="comment">       -&gt;</span>
<a name="l06768"></a>06768 <span class="comment">       ldr[b]&lt;cond&gt; r0, [r2, #imm].  */</span>
<a name="l06769"></a>06769     {
<a name="l06770"></a>06770       dsc-&gt;modinsn[0] = (insn1 &amp; 0xfff0) | 0x2;
<a name="l06771"></a>06771       dsc-&gt;modinsn[1] = insn2 &amp; 0x0fff;
<a name="l06772"></a>06772     }
<a name="l06773"></a>06773   <span class="keywordflow">else</span>
<a name="l06774"></a>06774     <span class="comment">/* ldr[b]&lt;cond&gt; rt, [rn, rm], etc.</span>
<a name="l06775"></a>06775 <span class="comment">       -&gt;</span>
<a name="l06776"></a>06776 <span class="comment">       ldr[b]&lt;cond&gt; r0, [r2, r3].  */</span>
<a name="l06777"></a>06777     {
<a name="l06778"></a>06778       dsc-&gt;modinsn[0] = (insn1 &amp; 0xfff0) | 0x2;
<a name="l06779"></a>06779       dsc-&gt;modinsn[1] = (insn2 &amp; 0x0ff0) | 0x3;
<a name="l06780"></a>06780     }
<a name="l06781"></a>06781 
<a name="l06782"></a>06782   dsc-&gt;numinsns = 2;
<a name="l06783"></a>06783 
<a name="l06784"></a>06784   <span class="keywordflow">return</span> 0;
<a name="l06785"></a>06785 }
<a name="l06786"></a>06786 
<a name="l06787"></a>06787 
<a name="l06788"></a>06788 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l06789"></a>06789 arm_copy_ldr_str_ldrb_strb (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l06790"></a>06790                             <span class="keyword">struct</span> regcache *regs,
<a name="l06791"></a>06791                             <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l06792"></a>06792                             <span class="keywordtype">int</span> load, <span class="keywordtype">int</span> size, <span class="keywordtype">int</span> usermode)
<a name="l06793"></a>06793 {
<a name="l06794"></a>06794   <span class="keywordtype">int</span> immed = !<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 25);
<a name="l06795"></a>06795   <span class="keywordtype">int</span> writeback = (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 24) == 0 || <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 21) != 0);
<a name="l06796"></a>06796   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rt = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15);
<a name="l06797"></a>06797   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l06798"></a>06798   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3);  <span class="comment">/* Only valid if !immed.  */</span>
<a name="l06799"></a>06799 
<a name="l06800"></a>06800   <span class="keywordflow">if</span> (!insn_references_pc (insn, 0x000ff00ful))
<a name="l06801"></a>06801     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;load/store&quot;</span>, dsc);
<a name="l06802"></a>06802 
<a name="l06803"></a>06803   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06804"></a>06804     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l06805"></a>06805                         <span class="stringliteral">&quot;displaced: copying %s%s r%d [r%d] insn %.8lx\n&quot;</span>,
<a name="l06806"></a>06806                         load ? (size == 1 ? <span class="stringliteral">&quot;ldrb&quot;</span> : <span class="stringliteral">&quot;ldr&quot;</span>)
<a name="l06807"></a>06807                              : (size == 1 ? <span class="stringliteral">&quot;strb&quot;</span> : <span class="stringliteral">&quot;str&quot;</span>), usermode ? <span class="stringliteral">&quot;t&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l06808"></a>06808                         rt, rn,
<a name="l06809"></a>06809                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l06810"></a>06810 
<a name="l06811"></a>06811   install_load_store (gdbarch, regs, dsc, load, immed, writeback, size,
<a name="l06812"></a>06812                       usermode, rt, rm, rn);
<a name="l06813"></a>06813 
<a name="l06814"></a>06814   <span class="keywordflow">if</span> (load || rt != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l06815"></a>06815     {
<a name="l06816"></a>06816       dsc-&gt;u.ldst.restore_r4 = 0;
<a name="l06817"></a>06817 
<a name="l06818"></a>06818       <span class="keywordflow">if</span> (immed)
<a name="l06819"></a>06819         <span class="comment">/* {ldr,str}[b]&lt;cond&gt; rt, [rn, #imm], etc.</span>
<a name="l06820"></a>06820 <span class="comment">           -&gt;</span>
<a name="l06821"></a>06821 <span class="comment">           {ldr,str}[b]&lt;cond&gt; r0, [r2, #imm].  */</span>
<a name="l06822"></a>06822         dsc-&gt;modinsn[0] = (insn &amp; 0xfff00fff) | 0x20000;
<a name="l06823"></a>06823       <span class="keywordflow">else</span>
<a name="l06824"></a>06824         <span class="comment">/* {ldr,str}[b]&lt;cond&gt; rt, [rn, rm], etc.</span>
<a name="l06825"></a>06825 <span class="comment">           -&gt;</span>
<a name="l06826"></a>06826 <span class="comment">           {ldr,str}[b]&lt;cond&gt; r0, [r2, r3].  */</span>
<a name="l06827"></a>06827         dsc-&gt;modinsn[0] = (insn &amp; 0xfff00ff0) | 0x20003;
<a name="l06828"></a>06828     }
<a name="l06829"></a>06829   <span class="keywordflow">else</span>
<a name="l06830"></a>06830     {
<a name="l06831"></a>06831       <span class="comment">/* We need to use r4 as scratch.  Make sure it&#39;s restored afterwards.  */</span>
<a name="l06832"></a>06832       dsc-&gt;u.ldst.restore_r4 = 1;
<a name="l06833"></a>06833       dsc-&gt;modinsn[0] = 0xe92d8000;  <span class="comment">/* push {pc} */</span>
<a name="l06834"></a>06834       dsc-&gt;modinsn[1] = 0xe8bd0010;  <span class="comment">/* pop  {r4} */</span>
<a name="l06835"></a>06835       dsc-&gt;modinsn[2] = 0xe044400f;  <span class="comment">/* sub r4, r4, pc.  */</span>
<a name="l06836"></a>06836       dsc-&gt;modinsn[3] = 0xe2844008;  <span class="comment">/* add r4, r4, #8.  */</span>
<a name="l06837"></a>06837       dsc-&gt;modinsn[4] = 0xe0800004;  <span class="comment">/* add r0, r0, r4.  */</span>
<a name="l06838"></a>06838 
<a name="l06839"></a>06839       <span class="comment">/* As above.  */</span>
<a name="l06840"></a>06840       <span class="keywordflow">if</span> (immed)
<a name="l06841"></a>06841         dsc-&gt;modinsn[5] = (insn &amp; 0xfff00fff) | 0x20000;
<a name="l06842"></a>06842       <span class="keywordflow">else</span>
<a name="l06843"></a>06843         dsc-&gt;modinsn[5] = (insn &amp; 0xfff00ff0) | 0x20003;
<a name="l06844"></a>06844 
<a name="l06845"></a>06845       dsc-&gt;numinsns = 6;
<a name="l06846"></a>06846     }
<a name="l06847"></a>06847 
<a name="l06848"></a>06848   dsc-&gt;cleanup = load ? &amp;cleanup_load : &amp;cleanup_store;
<a name="l06849"></a>06849 
<a name="l06850"></a>06850   <span class="keywordflow">return</span> 0;
<a name="l06851"></a>06851 }
<a name="l06852"></a>06852 
<a name="l06853"></a>06853 <span class="comment">/* Cleanup LDM instructions with fully-populated register list.  This is an</span>
<a name="l06854"></a>06854 <span class="comment">   unfortunate corner case: it&#39;s impossible to implement correctly by modifying</span>
<a name="l06855"></a>06855 <span class="comment">   the instruction.  The issue is as follows: we have an instruction,</span>
<a name="l06856"></a>06856 <span class="comment"></span>
<a name="l06857"></a>06857 <span class="comment">   ldm rN, {r0-r15}</span>
<a name="l06858"></a>06858 <span class="comment"></span>
<a name="l06859"></a>06859 <span class="comment">   which we must rewrite to avoid loading PC.  A possible solution would be to</span>
<a name="l06860"></a>06860 <span class="comment">   do the load in two halves, something like (with suitable cleanup</span>
<a name="l06861"></a>06861 <span class="comment">   afterwards):</span>
<a name="l06862"></a>06862 <span class="comment"></span>
<a name="l06863"></a>06863 <span class="comment">   mov r8, rN</span>
<a name="l06864"></a>06864 <span class="comment">   ldm[id][ab] r8!, {r0-r7}</span>
<a name="l06865"></a>06865 <span class="comment">   str r7, &lt;temp&gt;</span>
<a name="l06866"></a>06866 <span class="comment">   ldm[id][ab] r8, {r7-r14}</span>
<a name="l06867"></a>06867 <span class="comment">   &lt;bkpt&gt;</span>
<a name="l06868"></a>06868 <span class="comment"></span>
<a name="l06869"></a>06869 <span class="comment">   but at present there&#39;s no suitable place for &lt;temp&gt;, since the scratch space</span>
<a name="l06870"></a>06870 <span class="comment">   is overwritten before the cleanup routine is called.  For now, we simply</span>
<a name="l06871"></a>06871 <span class="comment">   emulate the instruction.  */</span>
<a name="l06872"></a>06872 
<a name="l06873"></a>06873 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06874"></a>06874 cleanup_block_load_all (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06875"></a>06875                         <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06876"></a>06876 {
<a name="l06877"></a>06877   <span class="keywordtype">int</span> inc = dsc-&gt;u.block.increment;
<a name="l06878"></a>06878   <span class="keywordtype">int</span> bump_before = dsc-&gt;u.block.before ? (inc ? 4 : -4) : 0;
<a name="l06879"></a>06879   <span class="keywordtype">int</span> bump_after = dsc-&gt;u.block.before ? 0 : (inc ? 4 : -4);
<a name="l06880"></a>06880   uint32_t regmask = dsc-&gt;u.block.regmask;
<a name="l06881"></a>06881   <span class="keywordtype">int</span> regno = inc ? 0 : 15;
<a name="l06882"></a>06882   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> xfer_addr = dsc-&gt;u.block.xfer_addr;
<a name="l06883"></a>06883   <span class="keywordtype">int</span> exception_return = dsc-&gt;u.block.load &amp;&amp; dsc-&gt;u.block.user
<a name="l06884"></a>06884                          &amp;&amp; (regmask &amp; 0x8000) != 0;
<a name="l06885"></a>06885   uint32_t status = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l06886"></a>06886   <span class="keywordtype">int</span> do_transfer = condition_true (dsc-&gt;u.block.cond, status);
<a name="l06887"></a>06887   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l06888"></a>06888 
<a name="l06889"></a>06889   <span class="keywordflow">if</span> (!do_transfer)
<a name="l06890"></a>06890     <span class="keywordflow">return</span>;
<a name="l06891"></a>06891 
<a name="l06892"></a>06892   <span class="comment">/* If the instruction is ldm rN, {...pc}^, I don&#39;t think there&#39;s anything</span>
<a name="l06893"></a>06893 <span class="comment">     sensible we can do here.  Complain loudly.  */</span>
<a name="l06894"></a>06894   <span class="keywordflow">if</span> (exception_return)
<a name="l06895"></a>06895     <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Cannot single-step exception return&quot;</span>));
<a name="l06896"></a>06896 
<a name="l06897"></a>06897   <span class="comment">/* We don&#39;t handle any stores here for now.  */</span>
<a name="l06898"></a>06898   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (dsc-&gt;u.block.load != 0);
<a name="l06899"></a>06899 
<a name="l06900"></a>06900   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06901"></a>06901     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: emulating block transfer: &quot;</span>
<a name="l06902"></a>06902                         <span class="stringliteral">&quot;%s %s %s\n&quot;</span>, dsc-&gt;u.block.load ? <span class="stringliteral">&quot;ldm&quot;</span> : <span class="stringliteral">&quot;stm&quot;</span>,
<a name="l06903"></a>06903                         dsc-&gt;u.block.increment ? <span class="stringliteral">&quot;inc&quot;</span> : <span class="stringliteral">&quot;dec&quot;</span>,
<a name="l06904"></a>06904                         dsc-&gt;u.block.before ? <span class="stringliteral">&quot;before&quot;</span> : <span class="stringliteral">&quot;after&quot;</span>);
<a name="l06905"></a>06905 
<a name="l06906"></a>06906   <span class="keywordflow">while</span> (regmask)
<a name="l06907"></a>06907     {
<a name="l06908"></a>06908       uint32_t memword;
<a name="l06909"></a>06909 
<a name="l06910"></a>06910       <span class="keywordflow">if</span> (inc)
<a name="l06911"></a>06911         <span class="keywordflow">while</span> (regno &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> &amp;&amp; (regmask &amp; (1 &lt;&lt; regno)) == 0)
<a name="l06912"></a>06912           regno++;
<a name="l06913"></a>06913       <span class="keywordflow">else</span>
<a name="l06914"></a>06914         <span class="keywordflow">while</span> (regno &gt;= 0 &amp;&amp; (regmask &amp; (1 &lt;&lt; regno)) == 0)
<a name="l06915"></a>06915           regno--;
<a name="l06916"></a>06916 
<a name="l06917"></a>06917       xfer_addr += bump_before;
<a name="l06918"></a>06918 
<a name="l06919"></a>06919       memword = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (xfer_addr, 4, byte_order);
<a name="l06920"></a>06920       <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, regno, memword, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af4926324a5aca0a48f8595e7571db139">LOAD_WRITE_PC</a>);
<a name="l06921"></a>06921 
<a name="l06922"></a>06922       xfer_addr += bump_after;
<a name="l06923"></a>06923 
<a name="l06924"></a>06924       regmask &amp;= ~(1 &lt;&lt; regno);
<a name="l06925"></a>06925     }
<a name="l06926"></a>06926 
<a name="l06927"></a>06927   <span class="keywordflow">if</span> (dsc-&gt;u.block.writeback)
<a name="l06928"></a>06928     <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;u.block.rn, xfer_addr,
<a name="l06929"></a>06929                          <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l06930"></a>06930 }
<a name="l06931"></a>06931 
<a name="l06932"></a>06932 <span class="comment">/* Clean up an STM which included the PC in the register list.  */</span>
<a name="l06933"></a>06933 
<a name="l06934"></a>06934 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06935"></a>06935 cleanup_block_store_pc (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l06936"></a>06936                         <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06937"></a>06937 {
<a name="l06938"></a>06938   uint32_t status = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l06939"></a>06939   <span class="keywordtype">int</span> store_executed = condition_true (dsc-&gt;u.block.cond, status);
<a name="l06940"></a>06940   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc_stored_at, transferred_regs = bitcount (dsc-&gt;u.block.regmask);
<a name="l06941"></a>06941   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> stm_insn_addr;
<a name="l06942"></a>06942   uint32_t pc_val;
<a name="l06943"></a>06943   <span class="keywordtype">long</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l06944"></a>06944   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l06945"></a>06945 
<a name="l06946"></a>06946   <span class="comment">/* If condition code fails, there&#39;s nothing else to do.  */</span>
<a name="l06947"></a>06947   <span class="keywordflow">if</span> (!store_executed)
<a name="l06948"></a>06948     <span class="keywordflow">return</span>;
<a name="l06949"></a>06949 
<a name="l06950"></a>06950   <span class="keywordflow">if</span> (dsc-&gt;u.block.increment)
<a name="l06951"></a>06951     {
<a name="l06952"></a>06952       pc_stored_at = dsc-&gt;u.block.xfer_addr + 4 * transferred_regs;
<a name="l06953"></a>06953 
<a name="l06954"></a>06954       <span class="keywordflow">if</span> (dsc-&gt;u.block.before)
<a name="l06955"></a>06955          pc_stored_at += 4;
<a name="l06956"></a>06956     }
<a name="l06957"></a>06957   <span class="keywordflow">else</span>
<a name="l06958"></a>06958     {
<a name="l06959"></a>06959       pc_stored_at = dsc-&gt;u.block.xfer_addr;
<a name="l06960"></a>06960 
<a name="l06961"></a>06961       <span class="keywordflow">if</span> (dsc-&gt;u.block.before)
<a name="l06962"></a>06962          pc_stored_at -= 4;
<a name="l06963"></a>06963     }
<a name="l06964"></a>06964 
<a name="l06965"></a>06965   pc_val = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (pc_stored_at, 4, byte_order);
<a name="l06966"></a>06966   stm_insn_addr = dsc-&gt;scratch_base;
<a name="l06967"></a>06967   offset = pc_val - stm_insn_addr;
<a name="l06968"></a>06968 
<a name="l06969"></a>06969   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l06970"></a>06970     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: detected PC offset %.8lx for &quot;</span>
<a name="l06971"></a>06971                         <span class="stringliteral">&quot;STM instruction\n&quot;</span>, offset);
<a name="l06972"></a>06972 
<a name="l06973"></a>06973   <span class="comment">/* Rewrite the stored PC to the proper value for the non-displaced original</span>
<a name="l06974"></a>06974 <span class="comment">     instruction.  */</span>
<a name="l06975"></a>06975   <a class="code" href="corefile_8c.html#a5d984a6b6854bdefc717e88447000790">write_memory_unsigned_integer</a> (pc_stored_at, 4, byte_order,
<a name="l06976"></a>06976                                  dsc-&gt;insn_addr + offset);
<a name="l06977"></a>06977 }
<a name="l06978"></a>06978 
<a name="l06979"></a>06979 <span class="comment">/* Clean up an LDM which includes the PC in the register list.  We clumped all</span>
<a name="l06980"></a>06980 <span class="comment">   the registers in the transferred list into a contiguous range r0...rX (to</span>
<a name="l06981"></a>06981 <span class="comment">   avoid loading PC directly and losing control of the debugged program), so we</span>
<a name="l06982"></a>06982 <span class="comment">   must undo that here.  */</span>
<a name="l06983"></a>06983 
<a name="l06984"></a>06984 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l06985"></a>06985 cleanup_block_load_pc (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l06986"></a>06986                        <span class="keyword">struct</span> regcache *regs,
<a name="l06987"></a>06987                        <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l06988"></a>06988 {
<a name="l06989"></a>06989   uint32_t status = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>);
<a name="l06990"></a>06990   <span class="keywordtype">int</span> load_executed = condition_true (dsc-&gt;u.block.cond, status);
<a name="l06991"></a>06991   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask = dsc-&gt;u.block.regmask, write_reg = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>;
<a name="l06992"></a>06992   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> regs_loaded = bitcount (mask);
<a name="l06993"></a>06993   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num_to_shuffle = regs_loaded, clobbered;
<a name="l06994"></a>06994 
<a name="l06995"></a>06995   <span class="comment">/* The method employed here will fail if the register list is fully populated</span>
<a name="l06996"></a>06996 <span class="comment">     (we need to avoid loading PC directly).  */</span>
<a name="l06997"></a>06997   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (num_to_shuffle &lt; 16);
<a name="l06998"></a>06998 
<a name="l06999"></a>06999   <span class="keywordflow">if</span> (!load_executed)
<a name="l07000"></a>07000     <span class="keywordflow">return</span>;
<a name="l07001"></a>07001 
<a name="l07002"></a>07002   clobbered = (1 &lt;&lt; num_to_shuffle) - 1;
<a name="l07003"></a>07003 
<a name="l07004"></a>07004   <span class="keywordflow">while</span> (num_to_shuffle &gt; 0)
<a name="l07005"></a>07005     {
<a name="l07006"></a>07006       <span class="keywordflow">if</span> ((mask &amp; (1 &lt;&lt; write_reg)) != 0)
<a name="l07007"></a>07007         {
<a name="l07008"></a>07008           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> read_reg = num_to_shuffle - 1;
<a name="l07009"></a>07009 
<a name="l07010"></a>07010           <span class="keywordflow">if</span> (read_reg != write_reg)
<a name="l07011"></a>07011             {
<a name="l07012"></a>07012               <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rval = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, read_reg);
<a name="l07013"></a>07013               <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, write_reg, rval, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af4926324a5aca0a48f8595e7571db139">LOAD_WRITE_PC</a>);
<a name="l07014"></a>07014               <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07015"></a>07015                 <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: LDM: move &quot;</span>
<a name="l07016"></a>07016                                     <span class="stringliteral">&quot;loaded register r%d to r%d\n&quot;</span>), read_reg,
<a name="l07017"></a>07017                                     write_reg);
<a name="l07018"></a>07018             }
<a name="l07019"></a>07019           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07020"></a>07020             <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: LDM: register &quot;</span>
<a name="l07021"></a>07021                                 <span class="stringliteral">&quot;r%d already in the right place\n&quot;</span>),
<a name="l07022"></a>07022                                 write_reg);
<a name="l07023"></a>07023 
<a name="l07024"></a>07024           clobbered &amp;= ~(1 &lt;&lt; write_reg);
<a name="l07025"></a>07025 
<a name="l07026"></a>07026           num_to_shuffle--;
<a name="l07027"></a>07027         }
<a name="l07028"></a>07028 
<a name="l07029"></a>07029       write_reg--;
<a name="l07030"></a>07030     }
<a name="l07031"></a>07031 
<a name="l07032"></a>07032   <span class="comment">/* Restore any registers we scribbled over.  */</span>
<a name="l07033"></a>07033   <span class="keywordflow">for</span> (write_reg = 0; clobbered != 0; write_reg++)
<a name="l07034"></a>07034     {
<a name="l07035"></a>07035       <span class="keywordflow">if</span> ((clobbered &amp; (1 &lt;&lt; write_reg)) != 0)
<a name="l07036"></a>07036         {
<a name="l07037"></a>07037           <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, write_reg, dsc-&gt;tmp[write_reg],
<a name="l07038"></a>07038                                <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l07039"></a>07039           <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07040"></a>07040             <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: LDM: restored &quot;</span>
<a name="l07041"></a>07041                                 <span class="stringliteral">&quot;clobbered register r%d\n&quot;</span>), write_reg);
<a name="l07042"></a>07042           clobbered &amp;= ~(1 &lt;&lt; write_reg);
<a name="l07043"></a>07043         }
<a name="l07044"></a>07044     }
<a name="l07045"></a>07045 
<a name="l07046"></a>07046   <span class="comment">/* Perform register writeback manually.  */</span>
<a name="l07047"></a>07047   <span class="keywordflow">if</span> (dsc-&gt;u.block.writeback)
<a name="l07048"></a>07048     {
<a name="l07049"></a>07049       <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> new_rn_val = dsc-&gt;u.block.xfer_addr;
<a name="l07050"></a>07050 
<a name="l07051"></a>07051       <span class="keywordflow">if</span> (dsc-&gt;u.block.increment)
<a name="l07052"></a>07052         new_rn_val += regs_loaded * 4;
<a name="l07053"></a>07053       <span class="keywordflow">else</span>
<a name="l07054"></a>07054         new_rn_val -= regs_loaded * 4;
<a name="l07055"></a>07055 
<a name="l07056"></a>07056       <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, dsc-&gt;u.block.rn, new_rn_val,
<a name="l07057"></a>07057                            <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l07058"></a>07058     }
<a name="l07059"></a>07059 }
<a name="l07060"></a>07060 
<a name="l07061"></a>07061 <span class="comment">/* Handle ldm/stm, apart from some tricky cases which are unlikely to occur</span>
<a name="l07062"></a>07062 <span class="comment">   in user-level code (in particular exception return, ldm rn, {...pc}^).  */</span>
<a name="l07063"></a>07063 
<a name="l07064"></a>07064 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07065"></a>07065 arm_copy_block_xfer (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07066"></a>07066                      <span class="keyword">struct</span> regcache *regs,
<a name="l07067"></a>07067                      <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07068"></a>07068 {
<a name="l07069"></a>07069   <span class="keywordtype">int</span> load = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 20);
<a name="l07070"></a>07070   <span class="keywordtype">int</span> user = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 22);
<a name="l07071"></a>07071   <span class="keywordtype">int</span> increment = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 23);
<a name="l07072"></a>07072   <span class="keywordtype">int</span> before = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 24);
<a name="l07073"></a>07073   <span class="keywordtype">int</span> writeback = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 21);
<a name="l07074"></a>07074   <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l07075"></a>07075 
<a name="l07076"></a>07076   <span class="comment">/* Block transfers which don&#39;t mention PC can be run directly</span>
<a name="l07077"></a>07077 <span class="comment">     out-of-line.  */</span>
<a name="l07078"></a>07078   <span class="keywordflow">if</span> (rn != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> &amp;&amp; (insn &amp; 0x8000) == 0)
<a name="l07079"></a>07079     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;ldm/stm&quot;</span>, dsc);
<a name="l07080"></a>07080 
<a name="l07081"></a>07081   <span class="keywordflow">if</span> (rn == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l07082"></a>07082     {
<a name="l07083"></a>07083       <a class="code" href="utils_8c.html#a5fc201a4181499a6b4057a6caa15b5e2">warning</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: Unpredictable LDM or STM with &quot;</span>
<a name="l07084"></a>07084                  <span class="stringliteral">&quot;base register r15&quot;</span>));
<a name="l07085"></a>07085       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;unpredictable ldm/stm&quot;</span>, dsc);
<a name="l07086"></a>07086     }
<a name="l07087"></a>07087 
<a name="l07088"></a>07088   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07089"></a>07089     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying block transfer insn &quot;</span>
<a name="l07090"></a>07090                         <span class="stringliteral">&quot;%.8lx\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l07091"></a>07091 
<a name="l07092"></a>07092   dsc-&gt;u.block.xfer_addr = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l07093"></a>07093   dsc-&gt;u.block.rn = rn;
<a name="l07094"></a>07094 
<a name="l07095"></a>07095   dsc-&gt;u.block.load = <a class="code" href="solib-som_8c.html#a5c9b72ffab5c002770d8d10d42a3ed46">load</a>;
<a name="l07096"></a>07096   dsc-&gt;u.block.user = user;
<a name="l07097"></a>07097   dsc-&gt;u.block.increment = increment;
<a name="l07098"></a>07098   dsc-&gt;u.block.before = before;
<a name="l07099"></a>07099   dsc-&gt;u.block.writeback = writeback;
<a name="l07100"></a>07100   dsc-&gt;u.block.cond = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 28, 31);
<a name="l07101"></a>07101 
<a name="l07102"></a>07102   dsc-&gt;u.block.regmask = insn &amp; 0xffff;
<a name="l07103"></a>07103 
<a name="l07104"></a>07104   <span class="keywordflow">if</span> (load)
<a name="l07105"></a>07105     {
<a name="l07106"></a>07106       <span class="keywordflow">if</span> ((insn &amp; 0xffff) == 0xffff)
<a name="l07107"></a>07107         {
<a name="l07108"></a>07108           <span class="comment">/* LDM with a fully-populated register list.  This case is</span>
<a name="l07109"></a>07109 <span class="comment">             particularly tricky.  Implement for now by fully emulating the</span>
<a name="l07110"></a>07110 <span class="comment">             instruction (which might not behave perfectly in all cases, but</span>
<a name="l07111"></a>07111 <span class="comment">             these instructions should be rare enough for that not to matter</span>
<a name="l07112"></a>07112 <span class="comment">             too much).  */</span>
<a name="l07113"></a>07113           dsc-&gt;modinsn[0] = <a class="code" href="arm-tdep_8c.html#abd7524c1a372cdd3fc1984f8e50b14da">ARM_NOP</a>;
<a name="l07114"></a>07114 
<a name="l07115"></a>07115           dsc-&gt;cleanup = &amp;cleanup_block_load_all;
<a name="l07116"></a>07116         }
<a name="l07117"></a>07117       <span class="keywordflow">else</span>
<a name="l07118"></a>07118         {
<a name="l07119"></a>07119           <span class="comment">/* LDM of a list of registers which includes PC.  Implement by</span>
<a name="l07120"></a>07120 <span class="comment">             rewriting the list of registers to be transferred into a</span>
<a name="l07121"></a>07121 <span class="comment">             contiguous chunk r0...rX before doing the transfer, then shuffling</span>
<a name="l07122"></a>07122 <span class="comment">             registers into the correct places in the cleanup routine.  */</span>
<a name="l07123"></a>07123           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> regmask = insn &amp; 0xffff;
<a name="l07124"></a>07124           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num_in_list = bitcount (regmask), new_regmask, <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> = 1;
<a name="l07125"></a>07125           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="varobj_8h.html#ae2a2635825813434f3201bf8ace439d2">to</a> = 0, from = 0, i, new_rn;
<a name="l07126"></a>07126 
<a name="l07127"></a>07127           <span class="keywordflow">for</span> (i = 0; i &lt; num_in_list; i++)
<a name="l07128"></a>07128             dsc-&gt;tmp[i] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, i);
<a name="l07129"></a>07129 
<a name="l07130"></a>07130           <span class="comment">/* Writeback makes things complicated.  We need to avoid clobbering</span>
<a name="l07131"></a>07131 <span class="comment">             the base register with one of the registers in our modified</span>
<a name="l07132"></a>07132 <span class="comment">             register list, but just using a different register can&#39;t work in</span>
<a name="l07133"></a>07133 <span class="comment">             all cases, e.g.:</span>
<a name="l07134"></a>07134 <span class="comment"></span>
<a name="l07135"></a>07135 <span class="comment">               ldm r14!, {r0-r13,pc}</span>
<a name="l07136"></a>07136 <span class="comment"></span>
<a name="l07137"></a>07137 <span class="comment">             which would need to be rewritten as:</span>
<a name="l07138"></a>07138 <span class="comment"></span>
<a name="l07139"></a>07139 <span class="comment">               ldm rN!, {r0-r14}</span>
<a name="l07140"></a>07140 <span class="comment"></span>
<a name="l07141"></a>07141 <span class="comment">             but that can&#39;t work, because there&#39;s no free register for N.</span>
<a name="l07142"></a>07142 <span class="comment"></span>
<a name="l07143"></a>07143 <span class="comment">             Solve this by turning off the writeback bit, and emulating</span>
<a name="l07144"></a>07144 <span class="comment">             writeback manually in the cleanup routine.  */</span>
<a name="l07145"></a>07145 
<a name="l07146"></a>07146           <span class="keywordflow">if</span> (writeback)
<a name="l07147"></a>07147             insn &amp;= ~(1 &lt;&lt; 21);
<a name="l07148"></a>07148 
<a name="l07149"></a>07149           new_regmask = (1 &lt;&lt; num_in_list) - 1;
<a name="l07150"></a>07150 
<a name="l07151"></a>07151           <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07152"></a>07152             <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: LDM r%d%s, &quot;</span>
<a name="l07153"></a>07153                                 <span class="stringliteral">&quot;{..., pc}: original reg list %.4x, modified &quot;</span>
<a name="l07154"></a>07154                                 <span class="stringliteral">&quot;list %.4x\n&quot;</span>), rn, writeback ? <span class="stringliteral">&quot;!&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l07155"></a>07155                                 (<span class="keywordtype">int</span>) insn &amp; 0xffff, new_regmask);
<a name="l07156"></a>07156 
<a name="l07157"></a>07157           dsc-&gt;modinsn[0] = (insn &amp; ~0xffff) | (new_regmask &amp; 0xffff);
<a name="l07158"></a>07158 
<a name="l07159"></a>07159           dsc-&gt;cleanup = &amp;cleanup_block_load_pc;
<a name="l07160"></a>07160         }
<a name="l07161"></a>07161     }
<a name="l07162"></a>07162   <span class="keywordflow">else</span>
<a name="l07163"></a>07163     {
<a name="l07164"></a>07164       <span class="comment">/* STM of a list of registers which includes PC.  Run the instruction</span>
<a name="l07165"></a>07165 <span class="comment">         as-is, but out of line: this will store the wrong value for the PC,</span>
<a name="l07166"></a>07166 <span class="comment">         so we must manually fix up the memory in the cleanup routine.</span>
<a name="l07167"></a>07167 <span class="comment">         Doing things this way has the advantage that we can auto-detect</span>
<a name="l07168"></a>07168 <span class="comment">         the offset of the PC write (which is architecture-dependent) in</span>
<a name="l07169"></a>07169 <span class="comment">         the cleanup routine.  */</span>
<a name="l07170"></a>07170       dsc-&gt;modinsn[0] = insn;
<a name="l07171"></a>07171 
<a name="l07172"></a>07172       dsc-&gt;cleanup = &amp;cleanup_block_store_pc;
<a name="l07173"></a>07173     }
<a name="l07174"></a>07174 
<a name="l07175"></a>07175   <span class="keywordflow">return</span> 0;
<a name="l07176"></a>07176 }
<a name="l07177"></a>07177 
<a name="l07178"></a>07178 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07179"></a>07179 thumb2_copy_block_xfer (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1, uint16_t insn2,
<a name="l07180"></a>07180                         <span class="keyword">struct</span> regcache *regs,
<a name="l07181"></a>07181                         <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07182"></a>07182 {
<a name="l07183"></a>07183   <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l07184"></a>07184   <span class="keywordtype">int</span> load = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 4);
<a name="l07185"></a>07185   <span class="keywordtype">int</span> writeback = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 5);
<a name="l07186"></a>07186 
<a name="l07187"></a>07187   <span class="comment">/* Block transfers which don&#39;t mention PC can be run directly</span>
<a name="l07188"></a>07188 <span class="comment">     out-of-line.  */</span>
<a name="l07189"></a>07189   <span class="keywordflow">if</span> (rn != <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> &amp;&amp; (insn2 &amp; 0x8000) == 0)
<a name="l07190"></a>07190     <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, <span class="stringliteral">&quot;ldm/stm&quot;</span>, dsc);
<a name="l07191"></a>07191 
<a name="l07192"></a>07192   <span class="keywordflow">if</span> (rn == <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>)
<a name="l07193"></a>07193     {
<a name="l07194"></a>07194       <a class="code" href="utils_8c.html#a5fc201a4181499a6b4057a6caa15b5e2">warning</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: Unpredictable LDM or STM with &quot;</span>
<a name="l07195"></a>07195                  <span class="stringliteral">&quot;base register r15&quot;</span>));
<a name="l07196"></a>07196       <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07197"></a>07197                                           <span class="stringliteral">&quot;unpredictable ldm/stm&quot;</span>, dsc);
<a name="l07198"></a>07198     }
<a name="l07199"></a>07199 
<a name="l07200"></a>07200   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07201"></a>07201     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying block transfer insn &quot;</span>
<a name="l07202"></a>07202                         <span class="stringliteral">&quot;%.4x%.4x\n&quot;</span>, insn1, insn2);
<a name="l07203"></a>07203 
<a name="l07204"></a>07204   <span class="comment">/* Clear bit 13, since it should be always zero.  */</span>
<a name="l07205"></a>07205   dsc-&gt;u.block.regmask = (insn2 &amp; 0xdfff);
<a name="l07206"></a>07206   dsc-&gt;u.block.rn = rn;
<a name="l07207"></a>07207 
<a name="l07208"></a>07208   dsc-&gt;u.block.load = <a class="code" href="solib-som_8c.html#a5c9b72ffab5c002770d8d10d42a3ed46">load</a>;
<a name="l07209"></a>07209   dsc-&gt;u.block.user = 0;
<a name="l07210"></a>07210   dsc-&gt;u.block.increment = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 7);
<a name="l07211"></a>07211   dsc-&gt;u.block.before = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 8);
<a name="l07212"></a>07212   dsc-&gt;u.block.writeback = writeback;
<a name="l07213"></a>07213   dsc-&gt;u.block.cond = <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>;
<a name="l07214"></a>07214   dsc-&gt;u.block.xfer_addr = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l07215"></a>07215 
<a name="l07216"></a>07216   <span class="keywordflow">if</span> (load)
<a name="l07217"></a>07217     {
<a name="l07218"></a>07218       <span class="keywordflow">if</span> (dsc-&gt;u.block.regmask == 0xffff)
<a name="l07219"></a>07219         {
<a name="l07220"></a>07220           <span class="comment">/* This branch is impossible to happen.  */</span>
<a name="l07221"></a>07221           <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (0);
<a name="l07222"></a>07222         }
<a name="l07223"></a>07223       <span class="keywordflow">else</span>
<a name="l07224"></a>07224         {
<a name="l07225"></a>07225           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> regmask = dsc-&gt;u.block.regmask;
<a name="l07226"></a>07226           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num_in_list = bitcount (regmask), new_regmask, bit = 1;
<a name="l07227"></a>07227           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> to = 0, from = 0, i, new_rn;
<a name="l07228"></a>07228 
<a name="l07229"></a>07229           <span class="keywordflow">for</span> (i = 0; i &lt; num_in_list; i++)
<a name="l07230"></a>07230             dsc-&gt;tmp[i] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, i);
<a name="l07231"></a>07231 
<a name="l07232"></a>07232           <span class="keywordflow">if</span> (writeback)
<a name="l07233"></a>07233             insn1 &amp;= ~(1 &lt;&lt; 5);
<a name="l07234"></a>07234 
<a name="l07235"></a>07235           new_regmask = (1 &lt;&lt; num_in_list) - 1;
<a name="l07236"></a>07236 
<a name="l07237"></a>07237           <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07238"></a>07238             <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: LDM r%d%s, &quot;</span>
<a name="l07239"></a>07239                                 <span class="stringliteral">&quot;{..., pc}: original reg list %.4x, modified &quot;</span>
<a name="l07240"></a>07240                                 <span class="stringliteral">&quot;list %.4x\n&quot;</span>), rn, writeback ? <span class="stringliteral">&quot;!&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l07241"></a>07241                                 (<span class="keywordtype">int</span>) dsc-&gt;u.block.regmask, new_regmask);
<a name="l07242"></a>07242 
<a name="l07243"></a>07243           dsc-&gt;modinsn[0] = insn1;
<a name="l07244"></a>07244           dsc-&gt;modinsn[1] = (new_regmask &amp; 0xffff);
<a name="l07245"></a>07245           dsc-&gt;numinsns = 2;
<a name="l07246"></a>07246 
<a name="l07247"></a>07247           dsc-&gt;cleanup = &amp;cleanup_block_load_pc;
<a name="l07248"></a>07248         }
<a name="l07249"></a>07249     }
<a name="l07250"></a>07250   <span class="keywordflow">else</span>
<a name="l07251"></a>07251     {
<a name="l07252"></a>07252       dsc-&gt;modinsn[0] = insn1;
<a name="l07253"></a>07253       dsc-&gt;modinsn[1] = insn2;
<a name="l07254"></a>07254       dsc-&gt;numinsns = 2;
<a name="l07255"></a>07255       dsc-&gt;cleanup = &amp;cleanup_block_store_pc;
<a name="l07256"></a>07256     }
<a name="l07257"></a>07257   <span class="keywordflow">return</span> 0;
<a name="l07258"></a>07258 }
<a name="l07259"></a>07259 
<a name="l07260"></a>07260 <span class="comment">/* Cleanup/copy SVC (SWI) instructions.  These two functions are overridden</span>
<a name="l07261"></a>07261 <span class="comment">   for Linux, where some SVC instructions must be treated specially.  */</span>
<a name="l07262"></a>07262 
<a name="l07263"></a>07263 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l07264"></a>07264 cleanup_svc (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l07265"></a>07265              <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07266"></a>07266 {
<a name="l07267"></a>07267   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> resume_addr = dsc-&gt;insn_addr + dsc-&gt;insn_size;
<a name="l07268"></a>07268 
<a name="l07269"></a>07269   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07270"></a>07270     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: cleanup for svc, resume at &quot;</span>
<a name="l07271"></a>07271                         <span class="stringliteral">&quot;%.8lx\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) resume_addr);
<a name="l07272"></a>07272 
<a name="l07273"></a>07273   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, resume_addr, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16af5caabcf1fcd69421d8480286c3c8703">BRANCH_WRITE_PC</a>);
<a name="l07274"></a>07274 }
<a name="l07275"></a>07275 
<a name="l07276"></a>07276 
<a name="l07277"></a>07277 <span class="comment">/* Common copy routine for svc instruciton.  */</span>
<a name="l07278"></a>07278 
<a name="l07279"></a>07279 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07280"></a>07280 install_svc (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l07281"></a>07281              <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07282"></a>07282 {
<a name="l07283"></a>07283   <span class="comment">/* Preparation: none.</span>
<a name="l07284"></a>07284 <span class="comment">     Insn: unmodified svc.</span>
<a name="l07285"></a>07285 <span class="comment">     Cleanup: pc &lt;- insn_addr + insn_size.  */</span>
<a name="l07286"></a>07286 
<a name="l07287"></a>07287   <span class="comment">/* Pretend we wrote to the PC, so cleanup doesn&#39;t set PC to the next</span>
<a name="l07288"></a>07288 <span class="comment">     instruction.  */</span>
<a name="l07289"></a>07289   dsc-&gt;wrote_to_pc = 1;
<a name="l07290"></a>07290 
<a name="l07291"></a>07291   <span class="comment">/* Allow OS-specific code to override SVC handling.  */</span>
<a name="l07292"></a>07292   <span class="keywordflow">if</span> (dsc-&gt;u.svc.copy_svc_os)
<a name="l07293"></a>07293     <span class="keywordflow">return</span> dsc-&gt;u.svc.copy_svc_os (gdbarch, regs, dsc);
<a name="l07294"></a>07294   <span class="keywordflow">else</span>
<a name="l07295"></a>07295     {
<a name="l07296"></a>07296       dsc-&gt;cleanup = &amp;cleanup_svc;
<a name="l07297"></a>07297       <span class="keywordflow">return</span> 0;
<a name="l07298"></a>07298     }
<a name="l07299"></a>07299 }
<a name="l07300"></a>07300 
<a name="l07301"></a>07301 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07302"></a>07302 arm_copy_svc (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07303"></a>07303               <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07304"></a>07304 {
<a name="l07305"></a>07305 
<a name="l07306"></a>07306   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07307"></a>07307     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying svc insn %.8lx\n&quot;</span>,
<a name="l07308"></a>07308                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l07309"></a>07309 
<a name="l07310"></a>07310   dsc-&gt;modinsn[0] = insn;
<a name="l07311"></a>07311 
<a name="l07312"></a>07312   <span class="keywordflow">return</span> install_svc (gdbarch, regs, dsc);
<a name="l07313"></a>07313 }
<a name="l07314"></a>07314 
<a name="l07315"></a>07315 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07316"></a>07316 thumb_copy_svc (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn,
<a name="l07317"></a>07317                 <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07318"></a>07318 {
<a name="l07319"></a>07319 
<a name="l07320"></a>07320   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07321"></a>07321     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying svc insn %.4x\n&quot;</span>,
<a name="l07322"></a>07322                         insn);
<a name="l07323"></a>07323 
<a name="l07324"></a>07324   dsc-&gt;modinsn[0] = insn;
<a name="l07325"></a>07325 
<a name="l07326"></a>07326   <span class="keywordflow">return</span> install_svc (gdbarch, regs, dsc);
<a name="l07327"></a>07327 }
<a name="l07328"></a>07328 
<a name="l07329"></a>07329 <span class="comment">/* Copy undefined instructions.  */</span>
<a name="l07330"></a>07330 
<a name="l07331"></a>07331 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07332"></a>07332 arm_copy_undef (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07333"></a>07333                 <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07334"></a>07334 {
<a name="l07335"></a>07335   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07336"></a>07336     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l07337"></a>07337                         <span class="stringliteral">&quot;displaced: copying undefined insn %.8lx\n&quot;</span>,
<a name="l07338"></a>07338                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l07339"></a>07339 
<a name="l07340"></a>07340   dsc-&gt;modinsn[0] = insn;
<a name="l07341"></a>07341 
<a name="l07342"></a>07342   <span class="keywordflow">return</span> 0;
<a name="l07343"></a>07343 }
<a name="l07344"></a>07344 
<a name="l07345"></a>07345 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07346"></a>07346 thumb_32bit_copy_undef (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1, uint16_t insn2,
<a name="l07347"></a>07347                        <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07348"></a>07348 {
<a name="l07349"></a>07349 
<a name="l07350"></a>07350   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07351"></a>07351     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying undefined insn &quot;</span>
<a name="l07352"></a>07352                        <span class="stringliteral">&quot;%.4x %.4x\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>) insn1,
<a name="l07353"></a>07353                        (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>) insn2);
<a name="l07354"></a>07354 
<a name="l07355"></a>07355   dsc-&gt;modinsn[0] = insn1;
<a name="l07356"></a>07356   dsc-&gt;modinsn[1] = insn2;
<a name="l07357"></a>07357   dsc-&gt;numinsns = 2;
<a name="l07358"></a>07358 
<a name="l07359"></a>07359   <span class="keywordflow">return</span> 0;
<a name="l07360"></a>07360 }
<a name="l07361"></a>07361 
<a name="l07362"></a>07362 <span class="comment">/* Copy unpredictable instructions.  */</span>
<a name="l07363"></a>07363 
<a name="l07364"></a>07364 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07365"></a>07365 arm_copy_unpred (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07366"></a>07366                  <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07367"></a>07367 {
<a name="l07368"></a>07368   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07369"></a>07369     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying unpredictable insn &quot;</span>
<a name="l07370"></a>07370                         <span class="stringliteral">&quot;%.8lx\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn);
<a name="l07371"></a>07371 
<a name="l07372"></a>07372   dsc-&gt;modinsn[0] = insn;
<a name="l07373"></a>07373 
<a name="l07374"></a>07374   <span class="keywordflow">return</span> 0;
<a name="l07375"></a>07375 }
<a name="l07376"></a>07376 
<a name="l07377"></a>07377 <span class="comment">/* The decode_* functions are instruction decoding helpers.  They mostly follow</span>
<a name="l07378"></a>07378 <span class="comment">   the presentation in the ARM ARM.  */</span>
<a name="l07379"></a>07379 
<a name="l07380"></a>07380 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07381"></a>07381 arm_decode_misc_memhint_neon (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07382"></a>07382                               <span class="keyword">struct</span> regcache *regs,
<a name="l07383"></a>07383                               <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07384"></a>07384 {
<a name="l07385"></a>07385   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 26), op2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 4, 7);
<a name="l07386"></a>07386   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l07387"></a>07387 
<a name="l07388"></a>07388   <span class="keywordflow">if</span> (op1 == 0x10 &amp;&amp; (op2 &amp; 0x2) == 0x0 &amp;&amp; (rn &amp; 0xe) == 0x0)
<a name="l07389"></a>07389     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;cps&quot;</span>, dsc);
<a name="l07390"></a>07390   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op1 == 0x10 &amp;&amp; op2 == 0x0 &amp;&amp; (rn &amp; 0xe) == 0x1)
<a name="l07391"></a>07391     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;setend&quot;</span>, dsc);
<a name="l07392"></a>07392   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x60) == 0x20)
<a name="l07393"></a>07393     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;neon dataproc&quot;</span>, dsc);
<a name="l07394"></a>07394   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x71) == 0x40)
<a name="l07395"></a>07395     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;neon elt/struct load/store&quot;</span>,
<a name="l07396"></a>07396                                 dsc);
<a name="l07397"></a>07397   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x77) == 0x41)
<a name="l07398"></a>07398     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;unallocated mem hint&quot;</span>, dsc);
<a name="l07399"></a>07399   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x77) == 0x45)
<a name="l07400"></a>07400     <span class="keywordflow">return</span> arm_copy_preload (gdbarch, insn, regs, dsc);  <span class="comment">/* pli.  */</span>
<a name="l07401"></a>07401   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x77) == 0x51)
<a name="l07402"></a>07402     {
<a name="l07403"></a>07403       <span class="keywordflow">if</span> (rn != 0xf)
<a name="l07404"></a>07404         <span class="keywordflow">return</span> arm_copy_preload (gdbarch, insn, regs, dsc);  <span class="comment">/* pld/pldw.  */</span>
<a name="l07405"></a>07405       <span class="keywordflow">else</span>
<a name="l07406"></a>07406         <span class="keywordflow">return</span> arm_copy_unpred (gdbarch, insn, dsc);
<a name="l07407"></a>07407     }
<a name="l07408"></a>07408   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x77) == 0x55)
<a name="l07409"></a>07409     <span class="keywordflow">return</span> arm_copy_preload (gdbarch, insn, regs, dsc);  <span class="comment">/* pld/pldw.  */</span>
<a name="l07410"></a>07410   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op1 == 0x57)
<a name="l07411"></a>07411     <span class="keywordflow">switch</span> (op2)
<a name="l07412"></a>07412       {
<a name="l07413"></a>07413       <span class="keywordflow">case</span> 0x1: <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;clrex&quot;</span>, dsc);
<a name="l07414"></a>07414       <span class="keywordflow">case</span> 0x4: <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;dsb&quot;</span>, dsc);
<a name="l07415"></a>07415       <span class="keywordflow">case</span> 0x5: <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;dmb&quot;</span>, dsc);
<a name="l07416"></a>07416       <span class="keywordflow">case</span> 0x6: <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;isb&quot;</span>, dsc);
<a name="l07417"></a>07417       <span class="keywordflow">default</span>: <span class="keywordflow">return</span> arm_copy_unpred (gdbarch, insn, dsc);
<a name="l07418"></a>07418       }
<a name="l07419"></a>07419   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x63) == 0x43)
<a name="l07420"></a>07420     <span class="keywordflow">return</span> arm_copy_unpred (gdbarch, insn, dsc);
<a name="l07421"></a>07421   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op2 &amp; 0x1) == 0x0)
<a name="l07422"></a>07422     <span class="keywordflow">switch</span> (op1 &amp; ~0x80)
<a name="l07423"></a>07423       {
<a name="l07424"></a>07424       <span class="keywordflow">case</span> 0x61:
<a name="l07425"></a>07425         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;unallocated mem hint&quot;</span>, dsc);
<a name="l07426"></a>07426       <span class="keywordflow">case</span> 0x65:
<a name="l07427"></a>07427         <span class="keywordflow">return</span> arm_copy_preload_reg (gdbarch, insn, regs, dsc);  <span class="comment">/* pli reg.  */</span>
<a name="l07428"></a>07428       <span class="keywordflow">case</span> 0x71: <span class="keywordflow">case</span> 0x75:
<a name="l07429"></a>07429         <span class="comment">/* pld/pldw reg.  */</span>
<a name="l07430"></a>07430         <span class="keywordflow">return</span> arm_copy_preload_reg (gdbarch, insn, regs, dsc);
<a name="l07431"></a>07431       <span class="keywordflow">case</span> 0x63: <span class="keywordflow">case</span> 0x67: <span class="keywordflow">case</span> 0x73: <span class="keywordflow">case</span> 0x77:
<a name="l07432"></a>07432         <span class="keywordflow">return</span> arm_copy_unpred (gdbarch, insn, dsc);
<a name="l07433"></a>07433       <span class="keywordflow">default</span>:
<a name="l07434"></a>07434         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07435"></a>07435       }
<a name="l07436"></a>07436   <span class="keywordflow">else</span>
<a name="l07437"></a>07437     <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);  <span class="comment">/* Probably unreachable.  */</span>
<a name="l07438"></a>07438 }
<a name="l07439"></a>07439 
<a name="l07440"></a>07440 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07441"></a>07441 arm_decode_unconditional (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07442"></a>07442                           <span class="keyword">struct</span> regcache *regs,
<a name="l07443"></a>07443                           <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07444"></a>07444 {
<a name="l07445"></a>07445   <span class="keywordflow">if</span> (bit (insn, 27) == 0)
<a name="l07446"></a>07446     <span class="keywordflow">return</span> arm_decode_misc_memhint_neon (gdbarch, insn, regs, dsc);
<a name="l07447"></a>07447   <span class="comment">/* Switch on bits: 0bxxxxx321xxx0xxxxxxxxxxxxxxxxxxxx.  */</span>
<a name="l07448"></a>07448   <span class="keywordflow">else</span> <span class="keywordflow">switch</span> (((insn &amp; 0x7000000) &gt;&gt; 23) | ((insn &amp; 0x100000) &gt;&gt; 20))
<a name="l07449"></a>07449     {
<a name="l07450"></a>07450     <span class="keywordflow">case</span> 0x0: <span class="keywordflow">case</span> 0x2:
<a name="l07451"></a>07451       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;srs&quot;</span>, dsc);
<a name="l07452"></a>07452 
<a name="l07453"></a>07453     <span class="keywordflow">case</span> 0x1: <span class="keywordflow">case</span> 0x3:
<a name="l07454"></a>07454       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;rfe&quot;</span>, dsc);
<a name="l07455"></a>07455 
<a name="l07456"></a>07456     <span class="keywordflow">case</span> 0x4: <span class="keywordflow">case</span> 0x5: <span class="keywordflow">case</span> 0x6: <span class="keywordflow">case</span> 0x7:
<a name="l07457"></a>07457       <span class="keywordflow">return</span> arm_copy_b_bl_blx (gdbarch, insn, regs, dsc);
<a name="l07458"></a>07458 
<a name="l07459"></a>07459     <span class="keywordflow">case</span> 0x8:
<a name="l07460"></a>07460       <span class="keywordflow">switch</span> ((insn &amp; 0xe00000) &gt;&gt; 21)
<a name="l07461"></a>07461         {
<a name="l07462"></a>07462         <span class="keywordflow">case</span> 0x1: <span class="keywordflow">case</span> 0x3: <span class="keywordflow">case</span> 0x4: <span class="keywordflow">case</span> 0x5: <span class="keywordflow">case</span> 0x6: <span class="keywordflow">case</span> 0x7:
<a name="l07463"></a>07463           <span class="comment">/* stc/stc2.  */</span>
<a name="l07464"></a>07464           <span class="keywordflow">return</span> arm_copy_copro_load_store (gdbarch, insn, regs, dsc);
<a name="l07465"></a>07465 
<a name="l07466"></a>07466         <span class="keywordflow">case</span> 0x2:
<a name="l07467"></a>07467           <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mcrr/mcrr2&quot;</span>, dsc);
<a name="l07468"></a>07468 
<a name="l07469"></a>07469         <span class="keywordflow">default</span>:
<a name="l07470"></a>07470           <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07471"></a>07471         }
<a name="l07472"></a>07472 
<a name="l07473"></a>07473     <span class="keywordflow">case</span> 0x9:
<a name="l07474"></a>07474       {
<a name="l07475"></a>07475          <span class="keywordtype">int</span> rn_f = (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19) == 0xf);
<a name="l07476"></a>07476         <span class="keywordflow">switch</span> ((insn &amp; 0xe00000) &gt;&gt; 21)
<a name="l07477"></a>07477           {
<a name="l07478"></a>07478           <span class="keywordflow">case</span> 0x1: <span class="keywordflow">case</span> 0x3:
<a name="l07479"></a>07479             <span class="comment">/* ldc/ldc2 imm (undefined for rn == pc).  */</span>
<a name="l07480"></a>07480             <span class="keywordflow">return</span> rn_f ? arm_copy_undef (gdbarch, insn, dsc)
<a name="l07481"></a>07481                         : arm_copy_copro_load_store (gdbarch, insn, regs, dsc);
<a name="l07482"></a>07482 
<a name="l07483"></a>07483           <span class="keywordflow">case</span> 0x2:
<a name="l07484"></a>07484             <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mrrc/mrrc2&quot;</span>, dsc);
<a name="l07485"></a>07485 
<a name="l07486"></a>07486           <span class="keywordflow">case</span> 0x4: <span class="keywordflow">case</span> 0x5: <span class="keywordflow">case</span> 0x6: <span class="keywordflow">case</span> 0x7:
<a name="l07487"></a>07487             <span class="comment">/* ldc/ldc2 lit (undefined for rn != pc).  */</span>
<a name="l07488"></a>07488             <span class="keywordflow">return</span> rn_f ? arm_copy_copro_load_store (gdbarch, insn, regs, dsc)
<a name="l07489"></a>07489                         : arm_copy_undef (gdbarch, insn, dsc);
<a name="l07490"></a>07490 
<a name="l07491"></a>07491           <span class="keywordflow">default</span>:
<a name="l07492"></a>07492             <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07493"></a>07493           }
<a name="l07494"></a>07494       }
<a name="l07495"></a>07495 
<a name="l07496"></a>07496     <span class="keywordflow">case</span> 0xa:
<a name="l07497"></a>07497       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;stc/stc2&quot;</span>, dsc);
<a name="l07498"></a>07498 
<a name="l07499"></a>07499     <span class="keywordflow">case</span> 0xb:
<a name="l07500"></a>07500       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19) == 0xf)
<a name="l07501"></a>07501         <span class="comment">/* ldc/ldc2 lit.  */</span>
<a name="l07502"></a>07502         <span class="keywordflow">return</span> arm_copy_copro_load_store (gdbarch, insn, regs, dsc);
<a name="l07503"></a>07503       <span class="keywordflow">else</span>
<a name="l07504"></a>07504         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07505"></a>07505 
<a name="l07506"></a>07506     <span class="keywordflow">case</span> 0xc:
<a name="l07507"></a>07507       <span class="keywordflow">if</span> (bit (insn, 4))
<a name="l07508"></a>07508         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mcr/mcr2&quot;</span>, dsc);
<a name="l07509"></a>07509       <span class="keywordflow">else</span>
<a name="l07510"></a>07510         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;cdp/cdp2&quot;</span>, dsc);
<a name="l07511"></a>07511 
<a name="l07512"></a>07512     <span class="keywordflow">case</span> 0xd:
<a name="l07513"></a>07513       <span class="keywordflow">if</span> (bit (insn, 4))
<a name="l07514"></a>07514         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mrc/mrc2&quot;</span>, dsc);
<a name="l07515"></a>07515       <span class="keywordflow">else</span>
<a name="l07516"></a>07516         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;cdp/cdp2&quot;</span>, dsc);
<a name="l07517"></a>07517 
<a name="l07518"></a>07518     <span class="keywordflow">default</span>:
<a name="l07519"></a>07519       <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07520"></a>07520     }
<a name="l07521"></a>07521 }
<a name="l07522"></a>07522 
<a name="l07523"></a>07523 <span class="comment">/* Decode miscellaneous instructions in dp/misc encoding space.  */</span>
<a name="l07524"></a>07524 
<a name="l07525"></a>07525 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07526"></a>07526 arm_decode_miscellaneous (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07527"></a>07527                           <span class="keyword">struct</span> regcache *regs,
<a name="l07528"></a>07528                           <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07529"></a>07529 {
<a name="l07530"></a>07530   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 4, 6);
<a name="l07531"></a>07531   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 21, 22);
<a name="l07532"></a>07532   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l07533"></a>07533 
<a name="l07534"></a>07534   <span class="keywordflow">switch</span> (op2)
<a name="l07535"></a>07535     {
<a name="l07536"></a>07536     <span class="keywordflow">case</span> 0x0:
<a name="l07537"></a>07537       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mrs/msr&quot;</span>, dsc);
<a name="l07538"></a>07538 
<a name="l07539"></a>07539     <span class="keywordflow">case</span> 0x1:
<a name="l07540"></a>07540       <span class="keywordflow">if</span> (op == 0x1)  <span class="comment">/* bx.  */</span>
<a name="l07541"></a>07541         <span class="keywordflow">return</span> arm_copy_bx_blx_reg (gdbarch, insn, regs, dsc);
<a name="l07542"></a>07542       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op == 0x3)
<a name="l07543"></a>07543         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;clz&quot;</span>, dsc);
<a name="l07544"></a>07544       <span class="keywordflow">else</span>
<a name="l07545"></a>07545         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07546"></a>07546 
<a name="l07547"></a>07547     <span class="keywordflow">case</span> 0x2:
<a name="l07548"></a>07548       <span class="keywordflow">if</span> (op == 0x1)
<a name="l07549"></a>07549         <span class="comment">/* Not really supported.  */</span>
<a name="l07550"></a>07550         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;bxj&quot;</span>, dsc);
<a name="l07551"></a>07551       <span class="keywordflow">else</span>
<a name="l07552"></a>07552         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07553"></a>07553 
<a name="l07554"></a>07554     <span class="keywordflow">case</span> 0x3:
<a name="l07555"></a>07555       <span class="keywordflow">if</span> (op == 0x1)
<a name="l07556"></a>07556         <span class="keywordflow">return</span> arm_copy_bx_blx_reg (gdbarch, insn,
<a name="l07557"></a>07557                                 regs, dsc);  <span class="comment">/* blx register.  */</span>
<a name="l07558"></a>07558       <span class="keywordflow">else</span>
<a name="l07559"></a>07559         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07560"></a>07560 
<a name="l07561"></a>07561     <span class="keywordflow">case</span> 0x5:
<a name="l07562"></a>07562       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;saturating add/sub&quot;</span>, dsc);
<a name="l07563"></a>07563 
<a name="l07564"></a>07564     <span class="keywordflow">case</span> 0x7:
<a name="l07565"></a>07565       <span class="keywordflow">if</span> (op == 0x1)
<a name="l07566"></a>07566         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;bkpt&quot;</span>, dsc);
<a name="l07567"></a>07567       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op == 0x3)
<a name="l07568"></a>07568         <span class="comment">/* Not really supported.  */</span>
<a name="l07569"></a>07569         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;smc&quot;</span>, dsc);
<a name="l07570"></a>07570 
<a name="l07571"></a>07571     <span class="keywordflow">default</span>:
<a name="l07572"></a>07572       <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07573"></a>07573     }
<a name="l07574"></a>07574 }
<a name="l07575"></a>07575 
<a name="l07576"></a>07576 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07577"></a>07577 arm_decode_dp_misc (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07578"></a>07578                     <span class="keyword">struct</span> regcache *regs,
<a name="l07579"></a>07579                     <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07580"></a>07580 {
<a name="l07581"></a>07581   <span class="keywordflow">if</span> (bit (insn, 25))
<a name="l07582"></a>07582     <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 24))
<a name="l07583"></a>07583       {
<a name="l07584"></a>07584       <span class="keywordflow">case</span> 0x10:
<a name="l07585"></a>07585         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;movw&quot;</span>, dsc);
<a name="l07586"></a>07586 
<a name="l07587"></a>07587       <span class="keywordflow">case</span> 0x14:
<a name="l07588"></a>07588         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;movt&quot;</span>, dsc);
<a name="l07589"></a>07589 
<a name="l07590"></a>07590       <span class="keywordflow">case</span> 0x12: <span class="keywordflow">case</span> 0x16:
<a name="l07591"></a>07591         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;msr imm&quot;</span>, dsc);
<a name="l07592"></a>07592 
<a name="l07593"></a>07593       <span class="keywordflow">default</span>:
<a name="l07594"></a>07594         <span class="keywordflow">return</span> arm_copy_alu_imm (gdbarch, insn, regs, dsc);
<a name="l07595"></a>07595       }
<a name="l07596"></a>07596   <span class="keywordflow">else</span>
<a name="l07597"></a>07597     {
<a name="l07598"></a>07598       uint32_t op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 24), op2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 4, 7);
<a name="l07599"></a>07599 
<a name="l07600"></a>07600       <span class="keywordflow">if</span> ((op1 &amp; 0x19) != 0x10 &amp;&amp; (op2 &amp; 0x1) == 0x0)
<a name="l07601"></a>07601         <span class="keywordflow">return</span> arm_copy_alu_reg (gdbarch, insn, regs, dsc);
<a name="l07602"></a>07602       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x19) != 0x10 &amp;&amp; (op2 &amp; 0x9) == 0x1)
<a name="l07603"></a>07603         <span class="keywordflow">return</span> arm_copy_alu_shifted_reg (gdbarch, insn, regs, dsc);
<a name="l07604"></a>07604       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x19) == 0x10 &amp;&amp; (op2 &amp; 0x8) == 0x0)
<a name="l07605"></a>07605         <span class="keywordflow">return</span> arm_decode_miscellaneous (gdbarch, insn, regs, dsc);
<a name="l07606"></a>07606       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x19) == 0x10 &amp;&amp; (op2 &amp; 0x9) == 0x8)
<a name="l07607"></a>07607         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;halfword mul/mla&quot;</span>, dsc);
<a name="l07608"></a>07608       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x10) == 0x00 &amp;&amp; op2 == 0x9)
<a name="l07609"></a>07609         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mul/mla&quot;</span>, dsc);
<a name="l07610"></a>07610       <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x10) == 0x10 &amp;&amp; op2 == 0x9)
<a name="l07611"></a>07611         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;synch&quot;</span>, dsc);
<a name="l07612"></a>07612       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op2 == 0xb || (op2 &amp; 0xd) == 0xd)
<a name="l07613"></a>07613         <span class="comment">/* 2nd arg means &quot;unpriveleged&quot;.  */</span>
<a name="l07614"></a>07614         <span class="keywordflow">return</span> arm_copy_extra_ld_st (gdbarch, insn, (op1 &amp; 0x12) == 0x02, regs,
<a name="l07615"></a>07615                                      dsc);
<a name="l07616"></a>07616     }
<a name="l07617"></a>07617 
<a name="l07618"></a>07618   <span class="comment">/* Should be unreachable.  */</span>
<a name="l07619"></a>07619   <span class="keywordflow">return</span> 1;
<a name="l07620"></a>07620 }
<a name="l07621"></a>07621 
<a name="l07622"></a>07622 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07623"></a>07623 arm_decode_ld_st_word_ubyte (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07624"></a>07624                              <span class="keyword">struct</span> regcache *regs,
<a name="l07625"></a>07625                              <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07626"></a>07626 {
<a name="l07627"></a>07627   <span class="keywordtype">int</span> a = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 25), b = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 4);
<a name="l07628"></a>07628   uint32_t op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 24);
<a name="l07629"></a>07629   <span class="keywordtype">int</span> rn_f = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19) == 0xf;
<a name="l07630"></a>07630 
<a name="l07631"></a>07631   <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x05) == 0x00 &amp;&amp; (op1 &amp; 0x17) != 0x02)
<a name="l07632"></a>07632       || (a &amp;&amp; (op1 &amp; 0x05) == 0x00 &amp;&amp; (op1 &amp; 0x17) != 0x02 &amp;&amp; !b))
<a name="l07633"></a>07633     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 4, 0);
<a name="l07634"></a>07634   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x17) == 0x02)
<a name="l07635"></a>07635             || (a &amp;&amp; (op1 &amp; 0x17) == 0x02 &amp;&amp; !b))
<a name="l07636"></a>07636     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 4, 1);
<a name="l07637"></a>07637   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x05) == 0x01 &amp;&amp; (op1 &amp; 0x17) != 0x03)
<a name="l07638"></a>07638             || (a &amp;&amp; (op1 &amp; 0x05) == 0x01 &amp;&amp; (op1 &amp; 0x17) != 0x03 &amp;&amp; !b))
<a name="l07639"></a>07639     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 4, 0);
<a name="l07640"></a>07640   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x17) == 0x03)
<a name="l07641"></a>07641            || (a &amp;&amp; (op1 &amp; 0x17) == 0x03 &amp;&amp; !b))
<a name="l07642"></a>07642     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 4, 1);
<a name="l07643"></a>07643   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x05) == 0x04 &amp;&amp; (op1 &amp; 0x17) != 0x06)
<a name="l07644"></a>07644             || (a &amp;&amp; (op1 &amp; 0x05) == 0x04 &amp;&amp; (op1 &amp; 0x17) != 0x06 &amp;&amp; !b))
<a name="l07645"></a>07645     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 1, 0);
<a name="l07646"></a>07646   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x17) == 0x06)
<a name="l07647"></a>07647            || (a &amp;&amp; (op1 &amp; 0x17) == 0x06 &amp;&amp; !b))
<a name="l07648"></a>07648     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 1, 1);
<a name="l07649"></a>07649   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x05) == 0x05 &amp;&amp; (op1 &amp; 0x17) != 0x07)
<a name="l07650"></a>07650            || (a &amp;&amp; (op1 &amp; 0x05) == 0x05 &amp;&amp; (op1 &amp; 0x17) != 0x07 &amp;&amp; !b))
<a name="l07651"></a>07651     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 1, 0);
<a name="l07652"></a>07652   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((!a &amp;&amp; (op1 &amp; 0x17) == 0x07)
<a name="l07653"></a>07653            || (a &amp;&amp; (op1 &amp; 0x17) == 0x07 &amp;&amp; !b))
<a name="l07654"></a>07654     <span class="keywordflow">return</span> arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 1, 1);
<a name="l07655"></a>07655 
<a name="l07656"></a>07656   <span class="comment">/* Should be unreachable.  */</span>
<a name="l07657"></a>07657   <span class="keywordflow">return</span> 1;
<a name="l07658"></a>07658 }
<a name="l07659"></a>07659 
<a name="l07660"></a>07660 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07661"></a>07661 arm_decode_media (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07662"></a>07662                   <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07663"></a>07663 {
<a name="l07664"></a>07664   <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 24))
<a name="l07665"></a>07665     {
<a name="l07666"></a>07666     <span class="keywordflow">case</span> 0x00: <span class="keywordflow">case</span> 0x01: <span class="keywordflow">case</span> 0x02: <span class="keywordflow">case</span> 0x03:
<a name="l07667"></a>07667       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;parallel add/sub signed&quot;</span>, dsc);
<a name="l07668"></a>07668 
<a name="l07669"></a>07669     <span class="keywordflow">case</span> 0x04: <span class="keywordflow">case</span> 0x05: <span class="keywordflow">case</span> 0x06: <span class="keywordflow">case</span> 0x07:
<a name="l07670"></a>07670       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;parallel add/sub unsigned&quot;</span>, dsc);
<a name="l07671"></a>07671 
<a name="l07672"></a>07672     <span class="keywordflow">case</span> 0x08: <span class="keywordflow">case</span> 0x09: <span class="keywordflow">case</span> 0x0a: <span class="keywordflow">case</span> 0x0b:
<a name="l07673"></a>07673     <span class="keywordflow">case</span> 0x0c: <span class="keywordflow">case</span> 0x0d: <span class="keywordflow">case</span> 0x0e: <span class="keywordflow">case</span> 0x0f:
<a name="l07674"></a>07674       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn,
<a name="l07675"></a>07675                               <span class="stringliteral">&quot;decode/pack/unpack/saturate/reverse&quot;</span>, dsc);
<a name="l07676"></a>07676 
<a name="l07677"></a>07677     <span class="keywordflow">case</span> 0x18:
<a name="l07678"></a>07678       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 5, 7) == 0)  <span class="comment">/* op2.  */</span>
<a name="l07679"></a>07679          {
<a name="l07680"></a>07680           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 12, 15) == 0xf)
<a name="l07681"></a>07681             <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;usad8&quot;</span>, dsc);
<a name="l07682"></a>07682           <span class="keywordflow">else</span>
<a name="l07683"></a>07683             <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;usada8&quot;</span>, dsc);
<a name="l07684"></a>07684         }
<a name="l07685"></a>07685       <span class="keywordflow">else</span>
<a name="l07686"></a>07686          <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07687"></a>07687 
<a name="l07688"></a>07688     <span class="keywordflow">case</span> 0x1a: <span class="keywordflow">case</span> 0x1b:
<a name="l07689"></a>07689       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 5, 6) == 0x2)  <span class="comment">/* op2[1:0].  */</span>
<a name="l07690"></a>07690         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;sbfx&quot;</span>, dsc);
<a name="l07691"></a>07691       <span class="keywordflow">else</span>
<a name="l07692"></a>07692         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07693"></a>07693 
<a name="l07694"></a>07694     <span class="keywordflow">case</span> 0x1c: <span class="keywordflow">case</span> 0x1d:
<a name="l07695"></a>07695       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 5, 6) == 0x0)  <span class="comment">/* op2[1:0].  */</span>
<a name="l07696"></a>07696          {
<a name="l07697"></a>07697           <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 3) == 0xf)
<a name="l07698"></a>07698             <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;bfc&quot;</span>, dsc);
<a name="l07699"></a>07699           <span class="keywordflow">else</span>
<a name="l07700"></a>07700             <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;bfi&quot;</span>, dsc);
<a name="l07701"></a>07701         }
<a name="l07702"></a>07702       <span class="keywordflow">else</span>
<a name="l07703"></a>07703         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07704"></a>07704 
<a name="l07705"></a>07705     <span class="keywordflow">case</span> 0x1e: <span class="keywordflow">case</span> 0x1f:
<a name="l07706"></a>07706       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 5, 6) == 0x2)  <span class="comment">/* op2[1:0].  */</span>
<a name="l07707"></a>07707         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;ubfx&quot;</span>, dsc);
<a name="l07708"></a>07708       <span class="keywordflow">else</span>
<a name="l07709"></a>07709         <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07710"></a>07710     }
<a name="l07711"></a>07711 
<a name="l07712"></a>07712   <span class="comment">/* Should be unreachable.  */</span>
<a name="l07713"></a>07713   <span class="keywordflow">return</span> 1;
<a name="l07714"></a>07714 }
<a name="l07715"></a>07715 
<a name="l07716"></a>07716 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07717"></a>07717 arm_decode_b_bl_ldmstm (<span class="keyword">struct</span> gdbarch *gdbarch, int32_t insn,
<a name="l07718"></a>07718                         <span class="keyword">struct</span> regcache *regs,
<a name="l07719"></a>07719                         <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07720"></a>07720 {
<a name="l07721"></a>07721   <span class="keywordflow">if</span> (bit (insn, 25))
<a name="l07722"></a>07722     <span class="keywordflow">return</span> arm_copy_b_bl_blx (gdbarch, insn, regs, dsc);
<a name="l07723"></a>07723   <span class="keywordflow">else</span>
<a name="l07724"></a>07724     <span class="keywordflow">return</span> arm_copy_block_xfer (gdbarch, insn, regs, dsc);
<a name="l07725"></a>07725 }
<a name="l07726"></a>07726 
<a name="l07727"></a>07727 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07728"></a>07728 arm_decode_ext_reg_ld_st (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn,
<a name="l07729"></a>07729                           <span class="keyword">struct</span> regcache *regs,
<a name="l07730"></a>07730                           <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07731"></a>07731 {
<a name="l07732"></a>07732   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 24);
<a name="l07733"></a>07733 
<a name="l07734"></a>07734   <span class="keywordflow">switch</span> (opcode)
<a name="l07735"></a>07735     {
<a name="l07736"></a>07736     <span class="keywordflow">case</span> 0x04: <span class="keywordflow">case</span> 0x05:  <span class="comment">/* VFP/Neon mrrc/mcrr.  */</span>
<a name="l07737"></a>07737       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;vfp/neon mrrc/mcrr&quot;</span>, dsc);
<a name="l07738"></a>07738 
<a name="l07739"></a>07739     <span class="keywordflow">case</span> 0x08: <span class="keywordflow">case</span> 0x0a: <span class="keywordflow">case</span> 0x0c: <span class="keywordflow">case</span> 0x0e:
<a name="l07740"></a>07740     <span class="keywordflow">case</span> 0x12: <span class="keywordflow">case</span> 0x16:
<a name="l07741"></a>07741       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;vfp/neon vstm/vpush&quot;</span>, dsc);
<a name="l07742"></a>07742 
<a name="l07743"></a>07743     <span class="keywordflow">case</span> 0x09: <span class="keywordflow">case</span> 0x0b: <span class="keywordflow">case</span> 0x0d: <span class="keywordflow">case</span> 0x0f:
<a name="l07744"></a>07744     <span class="keywordflow">case</span> 0x13: <span class="keywordflow">case</span> 0x17:
<a name="l07745"></a>07745       <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;vfp/neon vldm/vpop&quot;</span>, dsc);
<a name="l07746"></a>07746 
<a name="l07747"></a>07747     <span class="keywordflow">case</span> 0x10: <span class="keywordflow">case</span> 0x14: <span class="keywordflow">case</span> 0x18: <span class="keywordflow">case</span> 0x1c:  <span class="comment">/* vstr.  */</span>
<a name="l07748"></a>07748     <span class="keywordflow">case</span> 0x11: <span class="keywordflow">case</span> 0x15: <span class="keywordflow">case</span> 0x19: <span class="keywordflow">case</span> 0x1d:  <span class="comment">/* vldr.  */</span>
<a name="l07749"></a>07749       <span class="comment">/* Note: no writeback for these instructions.  Bit 25 will always be</span>
<a name="l07750"></a>07750 <span class="comment">         zero though (via caller), so the following works OK.  */</span>
<a name="l07751"></a>07751       <span class="keywordflow">return</span> arm_copy_copro_load_store (gdbarch, insn, regs, dsc);
<a name="l07752"></a>07752     }
<a name="l07753"></a>07753 
<a name="l07754"></a>07754   <span class="comment">/* Should be unreachable.  */</span>
<a name="l07755"></a>07755   <span class="keywordflow">return</span> 1;
<a name="l07756"></a>07756 }
<a name="l07757"></a>07757 
<a name="l07758"></a>07758 <span class="comment">/* Decode shifted register instructions.  */</span>
<a name="l07759"></a>07759 
<a name="l07760"></a>07760 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07761"></a>07761 thumb2_decode_dp_shift_reg (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l07762"></a>07762                             uint16_t insn2,  <span class="keyword">struct</span> regcache *regs,
<a name="l07763"></a>07763                             <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07764"></a>07764 {
<a name="l07765"></a>07765   <span class="comment">/* PC is only allowed to be used in instruction MOV.  */</span>
<a name="l07766"></a>07766 
<a name="l07767"></a>07767   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 5, 8);
<a name="l07768"></a>07768   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l07769"></a>07769 
<a name="l07770"></a>07770   <span class="keywordflow">if</span> (op == 0x2 &amp;&amp; rn == 0xf) <span class="comment">/* MOV */</span>
<a name="l07771"></a>07771     <span class="keywordflow">return</span> thumb2_copy_alu_imm (gdbarch, insn1, insn2, regs, dsc);
<a name="l07772"></a>07772   <span class="keywordflow">else</span>
<a name="l07773"></a>07773     <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07774"></a>07774                                         <span class="stringliteral">&quot;dp (shift reg)&quot;</span>, dsc);
<a name="l07775"></a>07775 }
<a name="l07776"></a>07776 
<a name="l07777"></a>07777 
<a name="l07778"></a>07778 <span class="comment">/* Decode extension register load/store.  Exactly the same as</span>
<a name="l07779"></a>07779 <span class="comment">   arm_decode_ext_reg_ld_st.  */</span>
<a name="l07780"></a>07780 
<a name="l07781"></a>07781 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07782"></a>07782 thumb2_decode_ext_reg_ld_st (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l07783"></a>07783                              uint16_t insn2,  <span class="keyword">struct</span> regcache *regs,
<a name="l07784"></a>07784                              <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07785"></a>07785 {
<a name="l07786"></a>07786   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 4, 8);
<a name="l07787"></a>07787 
<a name="l07788"></a>07788   <span class="keywordflow">switch</span> (opcode)
<a name="l07789"></a>07789     {
<a name="l07790"></a>07790     <span class="keywordflow">case</span> 0x04: <span class="keywordflow">case</span> 0x05:
<a name="l07791"></a>07791       <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07792"></a>07792                                           <span class="stringliteral">&quot;vfp/neon vmov&quot;</span>, dsc);
<a name="l07793"></a>07793 
<a name="l07794"></a>07794     <span class="keywordflow">case</span> 0x08: <span class="keywordflow">case</span> 0x0c: <span class="comment">/* 01x00 */</span>
<a name="l07795"></a>07795     <span class="keywordflow">case</span> 0x0a: <span class="keywordflow">case</span> 0x0e: <span class="comment">/* 01x10 */</span>
<a name="l07796"></a>07796     <span class="keywordflow">case</span> 0x12: <span class="keywordflow">case</span> 0x16: <span class="comment">/* 10x10 */</span>
<a name="l07797"></a>07797       <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07798"></a>07798                                           <span class="stringliteral">&quot;vfp/neon vstm/vpush&quot;</span>, dsc);
<a name="l07799"></a>07799 
<a name="l07800"></a>07800     <span class="keywordflow">case</span> 0x09: <span class="keywordflow">case</span> 0x0d: <span class="comment">/* 01x01 */</span>
<a name="l07801"></a>07801     <span class="keywordflow">case</span> 0x0b: <span class="keywordflow">case</span> 0x0f: <span class="comment">/* 01x11 */</span>
<a name="l07802"></a>07802     <span class="keywordflow">case</span> 0x13: <span class="keywordflow">case</span> 0x17: <span class="comment">/* 10x11 */</span>
<a name="l07803"></a>07803       <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07804"></a>07804                                           <span class="stringliteral">&quot;vfp/neon vldm/vpop&quot;</span>, dsc);
<a name="l07805"></a>07805 
<a name="l07806"></a>07806     <span class="keywordflow">case</span> 0x10: <span class="keywordflow">case</span> 0x14: <span class="keywordflow">case</span> 0x18: <span class="keywordflow">case</span> 0x1c:  <span class="comment">/* vstr.  */</span>
<a name="l07807"></a>07807       <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07808"></a>07808                                           <span class="stringliteral">&quot;vstr&quot;</span>, dsc);
<a name="l07809"></a>07809     <span class="keywordflow">case</span> 0x11: <span class="keywordflow">case</span> 0x15: <span class="keywordflow">case</span> 0x19: <span class="keywordflow">case</span> 0x1d:  <span class="comment">/* vldr.  */</span>
<a name="l07810"></a>07810       <span class="keywordflow">return</span> thumb2_copy_copro_load_store (gdbarch, insn1, insn2, regs, dsc);
<a name="l07811"></a>07811     }
<a name="l07812"></a>07812 
<a name="l07813"></a>07813   <span class="comment">/* Should be unreachable.  */</span>
<a name="l07814"></a>07814   <span class="keywordflow">return</span> 1;
<a name="l07815"></a>07815 }
<a name="l07816"></a>07816 
<a name="l07817"></a>07817 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07818"></a>07818 arm_decode_svc_copro (<span class="keyword">struct</span> gdbarch *gdbarch, uint32_t insn, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> to,
<a name="l07819"></a>07819                       <span class="keyword">struct</span> regcache *regs, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07820"></a>07820 {
<a name="l07821"></a>07821   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 20, 25);
<a name="l07822"></a>07822   <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn, 4);
<a name="l07823"></a>07823   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> coproc = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 11);
<a name="l07824"></a>07824   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 16, 19);
<a name="l07825"></a>07825 
<a name="l07826"></a>07826   <span class="keywordflow">if</span> ((op1 &amp; 0x20) == 0x00 &amp;&amp; (op1 &amp; 0x3a) != 0x00 &amp;&amp; (coproc &amp; 0xe) == 0xa)
<a name="l07827"></a>07827     <span class="keywordflow">return</span> arm_decode_ext_reg_ld_st (gdbarch, insn, regs, dsc);
<a name="l07828"></a>07828   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x21) == 0x00 &amp;&amp; (op1 &amp; 0x3a) != 0x00
<a name="l07829"></a>07829            &amp;&amp; (coproc &amp; 0xe) != 0xa)
<a name="l07830"></a>07830     <span class="comment">/* stc/stc2.  */</span>
<a name="l07831"></a>07831     <span class="keywordflow">return</span> arm_copy_copro_load_store (gdbarch, insn, regs, dsc);
<a name="l07832"></a>07832   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x21) == 0x01 &amp;&amp; (op1 &amp; 0x3a) != 0x00
<a name="l07833"></a>07833            &amp;&amp; (coproc &amp; 0xe) != 0xa)
<a name="l07834"></a>07834     <span class="comment">/* ldc/ldc2 imm/lit.  */</span>
<a name="l07835"></a>07835     <span class="keywordflow">return</span> arm_copy_copro_load_store (gdbarch, insn, regs, dsc);
<a name="l07836"></a>07836   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x3e) == 0x00)
<a name="l07837"></a>07837     <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);
<a name="l07838"></a>07838   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x3e) == 0x04 &amp;&amp; (coproc &amp; 0xe) == 0xa)
<a name="l07839"></a>07839     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;neon 64bit xfer&quot;</span>, dsc);
<a name="l07840"></a>07840   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op1 == 0x04 &amp;&amp; (coproc &amp; 0xe) != 0xa)
<a name="l07841"></a>07841     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mcrr/mcrr2&quot;</span>, dsc);
<a name="l07842"></a>07842   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op1 == 0x05 &amp;&amp; (coproc &amp; 0xe) != 0xa)
<a name="l07843"></a>07843     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mrrc/mrrc2&quot;</span>, dsc);
<a name="l07844"></a>07844   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x30) == 0x20 &amp;&amp; !op)
<a name="l07845"></a>07845     {
<a name="l07846"></a>07846       <span class="keywordflow">if</span> ((coproc &amp; 0xe) == 0xa)
<a name="l07847"></a>07847         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;vfp dataproc&quot;</span>, dsc);
<a name="l07848"></a>07848       <span class="keywordflow">else</span>
<a name="l07849"></a>07849         <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;cdp/cdp2&quot;</span>, dsc);
<a name="l07850"></a>07850     }
<a name="l07851"></a>07851   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x30) == 0x20 &amp;&amp; op)
<a name="l07852"></a>07852     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;neon 8/16/32 bit xfer&quot;</span>, dsc);
<a name="l07853"></a>07853   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x31) == 0x20 &amp;&amp; op &amp;&amp; (coproc &amp; 0xe) != 0xa)
<a name="l07854"></a>07854     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mcr/mcr2&quot;</span>, dsc);
<a name="l07855"></a>07855   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x31) == 0x21 &amp;&amp; op &amp;&amp; (coproc &amp; 0xe) != 0xa)
<a name="l07856"></a>07856     <span class="keywordflow">return</span> arm_copy_unmodified (gdbarch, insn, <span class="stringliteral">&quot;mrc/mrc2&quot;</span>, dsc);
<a name="l07857"></a>07857   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((op1 &amp; 0x30) == 0x30)
<a name="l07858"></a>07858     <span class="keywordflow">return</span> arm_copy_svc (gdbarch, insn, regs, dsc);
<a name="l07859"></a>07859   <span class="keywordflow">else</span>
<a name="l07860"></a>07860     <span class="keywordflow">return</span> arm_copy_undef (gdbarch, insn, dsc);  <span class="comment">/* Possibly unreachable.  */</span>
<a name="l07861"></a>07861 }
<a name="l07862"></a>07862 
<a name="l07863"></a>07863 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07864"></a>07864 thumb2_decode_svc_copro (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l07865"></a>07865                          uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l07866"></a>07866                          <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07867"></a>07867 {
<a name="l07868"></a>07868   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> coproc = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 8, 11);
<a name="l07869"></a>07869   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 4, 9);
<a name="l07870"></a>07870   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> bit_5_8 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 5, 8);
<a name="l07871"></a>07871   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> bit_9 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 9);
<a name="l07872"></a>07872   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> bit_4 = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 4);
<a name="l07873"></a>07873   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l07874"></a>07874 
<a name="l07875"></a>07875   <span class="keywordflow">if</span> (bit_9 == 0)
<a name="l07876"></a>07876     {
<a name="l07877"></a>07877       <span class="keywordflow">if</span> (bit_5_8 == 2)
<a name="l07878"></a>07878         <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07879"></a>07879                                             <span class="stringliteral">&quot;neon 64bit xfer/mrrc/mrrc2/mcrr/mcrr2&quot;</span>,
<a name="l07880"></a>07880                                             dsc);
<a name="l07881"></a>07881       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bit_5_8 == 0) <span class="comment">/* UNDEFINED.  */</span>
<a name="l07882"></a>07882         <span class="keywordflow">return</span> thumb_32bit_copy_undef (gdbarch, insn1, insn2, dsc);
<a name="l07883"></a>07883       <span class="keywordflow">else</span>
<a name="l07884"></a>07884         {
<a name="l07885"></a>07885            <span class="comment">/*coproc is 101x.  SIMD/VFP, ext registers load/store.  */</span>
<a name="l07886"></a>07886           <span class="keywordflow">if</span> ((coproc &amp; 0xe) == 0xa)
<a name="l07887"></a>07887             <span class="keywordflow">return</span> thumb2_decode_ext_reg_ld_st (gdbarch, insn1, insn2, regs,
<a name="l07888"></a>07888                                                 dsc);
<a name="l07889"></a>07889           <span class="keywordflow">else</span> <span class="comment">/* coproc is not 101x.  */</span>
<a name="l07890"></a>07890             {
<a name="l07891"></a>07891               <span class="keywordflow">if</span> (bit_4 == 0) <span class="comment">/* STC/STC2.  */</span>
<a name="l07892"></a>07892                 <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l07893"></a>07893                                                     <span class="stringliteral">&quot;stc/stc2&quot;</span>, dsc);
<a name="l07894"></a>07894               <span class="keywordflow">else</span> <span class="comment">/* LDC/LDC2 {literal, immeidate}.  */</span>
<a name="l07895"></a>07895                 <span class="keywordflow">return</span> thumb2_copy_copro_load_store (gdbarch, insn1, insn2,
<a name="l07896"></a>07896                                                      regs, dsc);
<a name="l07897"></a>07897             }
<a name="l07898"></a>07898         }
<a name="l07899"></a>07899     }
<a name="l07900"></a>07900   <span class="keywordflow">else</span>
<a name="l07901"></a>07901     <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, <span class="stringliteral">&quot;coproc&quot;</span>, dsc);
<a name="l07902"></a>07902 
<a name="l07903"></a>07903   <span class="keywordflow">return</span> 0;
<a name="l07904"></a>07904 }
<a name="l07905"></a>07905 
<a name="l07906"></a>07906 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l07907"></a>07907 install_pc_relative (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l07908"></a>07908                      <span class="keyword">struct</span> displaced_step_closure *dsc, <span class="keywordtype">int</span> rd)
<a name="l07909"></a>07909 {
<a name="l07910"></a>07910   <span class="comment">/* ADR Rd, #imm</span>
<a name="l07911"></a>07911 <span class="comment"></span>
<a name="l07912"></a>07912 <span class="comment">     Rewrite as:</span>
<a name="l07913"></a>07913 <span class="comment"></span>
<a name="l07914"></a>07914 <span class="comment">     Preparation: Rd &lt;- PC</span>
<a name="l07915"></a>07915 <span class="comment">     Insn: ADD Rd, #imm</span>
<a name="l07916"></a>07916 <span class="comment">     Cleanup: Null.</span>
<a name="l07917"></a>07917 <span class="comment">  */</span>
<a name="l07918"></a>07918 
<a name="l07919"></a>07919   <span class="comment">/* Rd &lt;- PC */</span>
<a name="l07920"></a>07920   <span class="keywordtype">int</span> val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>);
<a name="l07921"></a>07921   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, rd, val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l07922"></a>07922 }
<a name="l07923"></a>07923 
<a name="l07924"></a>07924 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07925"></a>07925 thumb_copy_pc_relative_16bit (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l07926"></a>07926                               <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l07927"></a>07927                               <span class="keywordtype">int</span> rd, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm)
<a name="l07928"></a>07928 {
<a name="l07929"></a>07929 
<a name="l07930"></a>07930   <span class="comment">/* Encoding T2: ADDS Rd, #imm */</span>
<a name="l07931"></a>07931   dsc-&gt;modinsn[0] = (0x3000 | (rd &lt;&lt; 8) | imm);
<a name="l07932"></a>07932 
<a name="l07933"></a>07933   install_pc_relative (gdbarch, regs, dsc, rd);
<a name="l07934"></a>07934 
<a name="l07935"></a>07935   <span class="keywordflow">return</span> 0;
<a name="l07936"></a>07936 }
<a name="l07937"></a>07937 
<a name="l07938"></a>07938 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07939"></a>07939 thumb_decode_pc_relative_16bit (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn,
<a name="l07940"></a>07940                                 <span class="keyword">struct</span> regcache *regs,
<a name="l07941"></a>07941                                 <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07942"></a>07942 {
<a name="l07943"></a>07943   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 8, 10);
<a name="l07944"></a>07944   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm8 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, 0, 7);
<a name="l07945"></a>07945 
<a name="l07946"></a>07946   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07947"></a>07947     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l07948"></a>07948                         <span class="stringliteral">&quot;displaced: copying thumb adr r%d, #%d insn %.4x\n&quot;</span>,
<a name="l07949"></a>07949                         rd, imm8, insn);
<a name="l07950"></a>07950 
<a name="l07951"></a>07951   <span class="keywordflow">return</span> thumb_copy_pc_relative_16bit (gdbarch, regs, dsc, rd, imm8);
<a name="l07952"></a>07952 }
<a name="l07953"></a>07953 
<a name="l07954"></a>07954 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07955"></a>07955 thumb_copy_pc_relative_32bit (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l07956"></a>07956                               uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l07957"></a>07957                               <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07958"></a>07958 {
<a name="l07959"></a>07959   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rd = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 8, 11);
<a name="l07960"></a>07960   <span class="comment">/* Since immediate has the same encoding in ADR ADD and SUB, so we simply</span>
<a name="l07961"></a>07961 <span class="comment">     extract raw immediate encoding rather than computing immediate.  When</span>
<a name="l07962"></a>07962 <span class="comment">     generating ADD or SUB instruction, we can simply perform OR operation to</span>
<a name="l07963"></a>07963 <span class="comment">     set immediate into ADD.  */</span>
<a name="l07964"></a>07964   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm_3_8 = insn2 &amp; 0x70ff;
<a name="l07965"></a>07965   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm_i = insn1 &amp; 0x0400; <span class="comment">/* Clear all bits except bit 10.  */</span>
<a name="l07966"></a>07966 
<a name="l07967"></a>07967   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l07968"></a>07968     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l07969"></a>07969                         <span class="stringliteral">&quot;displaced: copying thumb adr r%d, #%d:%d insn %.4x%.4x\n&quot;</span>,
<a name="l07970"></a>07970                         rd, imm_i, imm_3_8, insn1, insn2);
<a name="l07971"></a>07971 
<a name="l07972"></a>07972   <span class="keywordflow">if</span> (bit (insn1, 7)) <span class="comment">/* Encoding T2 */</span>
<a name="l07973"></a>07973     {
<a name="l07974"></a>07974       <span class="comment">/* Encoding T3: SUB Rd, Rd, #imm */</span>
<a name="l07975"></a>07975       dsc-&gt;modinsn[0] = (0xf1a0 | rd | imm_i);
<a name="l07976"></a>07976       dsc-&gt;modinsn[1] = ((rd &lt;&lt; 8) | imm_3_8);
<a name="l07977"></a>07977     }
<a name="l07978"></a>07978   <span class="keywordflow">else</span> <span class="comment">/* Encoding T3 */</span>
<a name="l07979"></a>07979     {
<a name="l07980"></a>07980       <span class="comment">/* Encoding T3: ADD Rd, Rd, #imm */</span>
<a name="l07981"></a>07981       dsc-&gt;modinsn[0] = (0xf100 | rd | imm_i);
<a name="l07982"></a>07982       dsc-&gt;modinsn[1] = ((rd &lt;&lt; 8) | imm_3_8);
<a name="l07983"></a>07983     }
<a name="l07984"></a>07984   dsc-&gt;numinsns = 2;
<a name="l07985"></a>07985 
<a name="l07986"></a>07986   install_pc_relative (gdbarch, regs, dsc, rd);
<a name="l07987"></a>07987 
<a name="l07988"></a>07988   <span class="keywordflow">return</span> 0;
<a name="l07989"></a>07989 }
<a name="l07990"></a>07990 
<a name="l07991"></a>07991 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l07992"></a>07992 thumb_copy_16bit_ldr_literal (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn1,
<a name="l07993"></a>07993                               <span class="keyword">struct</span> regcache *regs,
<a name="l07994"></a>07994                               <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l07995"></a>07995 {
<a name="l07996"></a>07996   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rt = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 8, 10);
<a name="l07997"></a>07997   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pc;
<a name="l07998"></a>07998   <span class="keywordtype">int</span> imm8 = (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 7) &lt;&lt; 2);
<a name="l07999"></a>07999   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> from = dsc-&gt;insn_addr;
<a name="l08000"></a>08000 
<a name="l08001"></a>08001   <span class="comment">/* LDR Rd, #imm8</span>
<a name="l08002"></a>08002 <span class="comment"></span>
<a name="l08003"></a>08003 <span class="comment">     Rwrite as:</span>
<a name="l08004"></a>08004 <span class="comment"></span>
<a name="l08005"></a>08005 <span class="comment">     Preparation: tmp0 &lt;- R0, tmp2 &lt;- R2, tmp3 &lt;- R3, R2 &lt;- PC, R3 &lt;- #imm8;</span>
<a name="l08006"></a>08006 <span class="comment"></span>
<a name="l08007"></a>08007 <span class="comment">     Insn: LDR R0, [R2, R3];</span>
<a name="l08008"></a>08008 <span class="comment">     Cleanup: R2 &lt;- tmp2, R3 &lt;- tmp3, Rd &lt;- R0, R0 &lt;- tmp0 */</span>
<a name="l08009"></a>08009 
<a name="l08010"></a>08010   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08011"></a>08011     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l08012"></a>08012                         <span class="stringliteral">&quot;displaced: copying thumb ldr r%d [pc #%d]\n&quot;</span>
<a name="l08013"></a>08013                         , rt, imm8);
<a name="l08014"></a>08014 
<a name="l08015"></a>08015   dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 0);
<a name="l08016"></a>08016   dsc-&gt;tmp[2] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 2);
<a name="l08017"></a>08017   dsc-&gt;tmp[3] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 3);
<a name="l08018"></a>08018   pc = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>);
<a name="l08019"></a>08019   <span class="comment">/* The assembler calculates the required value of the offset from the</span>
<a name="l08020"></a>08020 <span class="comment">     Align(PC,4) value of this instruction to the label.  */</span>
<a name="l08021"></a>08021   pc = pc &amp; 0xfffffffc;
<a name="l08022"></a>08022 
<a name="l08023"></a>08023   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 2, pc, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l08024"></a>08024   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 3, imm8, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l08025"></a>08025 
<a name="l08026"></a>08026   dsc-&gt;rd = rt;
<a name="l08027"></a>08027   dsc-&gt;u.ldst.xfersize = 4;
<a name="l08028"></a>08028   dsc-&gt;u.ldst.rn = 0;
<a name="l08029"></a>08029   dsc-&gt;u.ldst.immed = 0;
<a name="l08030"></a>08030   dsc-&gt;u.ldst.writeback = 0;
<a name="l08031"></a>08031   dsc-&gt;u.ldst.restore_r4 = 0;
<a name="l08032"></a>08032 
<a name="l08033"></a>08033   dsc-&gt;modinsn[0] = 0x58d0; <span class="comment">/* ldr r0, [r2, r3]*/</span>
<a name="l08034"></a>08034 
<a name="l08035"></a>08035   dsc-&gt;cleanup = &amp;cleanup_load;
<a name="l08036"></a>08036 
<a name="l08037"></a>08037   <span class="keywordflow">return</span> 0;
<a name="l08038"></a>08038 }
<a name="l08039"></a>08039 
<a name="l08040"></a>08040 <span class="comment">/* Copy Thumb cbnz/cbz insruction.  */</span>
<a name="l08041"></a>08041 
<a name="l08042"></a>08042 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l08043"></a>08043 thumb_copy_cbnz_cbz (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l08044"></a>08044                      <span class="keyword">struct</span> regcache *regs,
<a name="l08045"></a>08045                      <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08046"></a>08046 {
<a name="l08047"></a>08047   <span class="keywordtype">int</span> non_zero = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 11);
<a name="l08048"></a>08048   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> imm5 = (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn1, 9) &lt;&lt; 6) | (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 3, 7) &lt;&lt; 1);
<a name="l08049"></a>08049   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> from = dsc-&gt;insn_addr;
<a name="l08050"></a>08050   <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 2);
<a name="l08051"></a>08051   <span class="keywordtype">int</span> rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, rn);
<a name="l08052"></a>08052 
<a name="l08053"></a>08053   dsc-&gt;u.branch.cond = (rn_val &amp;&amp; non_zero) || (!rn_val &amp;&amp; !non_zero);
<a name="l08054"></a>08054   <span class="comment">/* CBNZ and CBZ do not affect the condition flags.  If condition is true,</span>
<a name="l08055"></a>08055 <span class="comment">     set it INST_AL, so cleanup_branch will know branch is taken, otherwise,</span>
<a name="l08056"></a>08056 <span class="comment">     condition is false, let it be, cleanup_branch will do nothing.  */</span>
<a name="l08057"></a>08057   <span class="keywordflow">if</span> (dsc-&gt;u.branch.cond)
<a name="l08058"></a>08058     {
<a name="l08059"></a>08059       dsc-&gt;u.branch.cond = <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>;
<a name="l08060"></a>08060       dsc-&gt;u.branch.dest = from + 4 + imm5;
<a name="l08061"></a>08061     }
<a name="l08062"></a>08062   <span class="keywordflow">else</span>
<a name="l08063"></a>08063       dsc-&gt;u.branch.dest = from + 2;
<a name="l08064"></a>08064 
<a name="l08065"></a>08065   dsc-&gt;u.branch.link = 0;
<a name="l08066"></a>08066   dsc-&gt;u.branch.exchange = 0;
<a name="l08067"></a>08067 
<a name="l08068"></a>08068   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08069"></a>08069     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copying %s [r%d = 0x%x]&quot;</span>
<a name="l08070"></a>08070                         <span class="stringliteral">&quot; insn %.4x to %.8lx\n&quot;</span>, non_zero ? <span class="stringliteral">&quot;cbnz&quot;</span> : <span class="stringliteral">&quot;cbz&quot;</span>,
<a name="l08071"></a>08071                         rn, rn_val, insn1, dsc-&gt;u.branch.dest);
<a name="l08072"></a>08072 
<a name="l08073"></a>08073   dsc-&gt;modinsn[0] = <a class="code" href="arm-tdep_8c.html#af26a4960d986d2ac935f8488afa1ca75">THUMB_NOP</a>;
<a name="l08074"></a>08074 
<a name="l08075"></a>08075   dsc-&gt;cleanup = &amp;cleanup_branch;
<a name="l08076"></a>08076   <span class="keywordflow">return</span> 0;
<a name="l08077"></a>08077 }
<a name="l08078"></a>08078 
<a name="l08079"></a>08079 <span class="comment">/* Copy Table Branch Byte/Halfword */</span>
<a name="l08080"></a>08080 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l08081"></a>08081 thumb2_copy_table_branch (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l08082"></a>08082                           uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l08083"></a>08083                           <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08084"></a>08084 {
<a name="l08085"></a>08085   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> rn_val, rm_val;
<a name="l08086"></a>08086   <span class="keywordtype">int</span> is_tbh = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 4);
<a name="l08087"></a>08087   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> halfwords = 0;
<a name="l08088"></a>08088   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l08089"></a>08089 
<a name="l08090"></a>08090   rn_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3));
<a name="l08091"></a>08091   rm_val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 0, 3));
<a name="l08092"></a>08092 
<a name="l08093"></a>08093   <span class="keywordflow">if</span> (is_tbh)
<a name="l08094"></a>08094     {
<a name="l08095"></a>08095       <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[2];
<a name="l08096"></a>08096 
<a name="l08097"></a>08097       <a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (rn_val + 2 * rm_val, buf, 2);
<a name="l08098"></a>08098       halfwords = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, 2, byte_order);
<a name="l08099"></a>08099     }
<a name="l08100"></a>08100   <span class="keywordflow">else</span>
<a name="l08101"></a>08101     {
<a name="l08102"></a>08102       <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[1];
<a name="l08103"></a>08103 
<a name="l08104"></a>08104       <a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (rn_val + rm_val, buf, 1);
<a name="l08105"></a>08105       halfwords = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, 1, byte_order);
<a name="l08106"></a>08106     }
<a name="l08107"></a>08107 
<a name="l08108"></a>08108   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08109"></a>08109     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: %s base 0x%x offset 0x%x&quot;</span>
<a name="l08110"></a>08110                         <span class="stringliteral">&quot; offset 0x%x\n&quot;</span>, is_tbh ? <span class="stringliteral">&quot;tbh&quot;</span> : <span class="stringliteral">&quot;tbb&quot;</span>,
<a name="l08111"></a>08111                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) rn_val, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) rm_val,
<a name="l08112"></a>08112                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) halfwords);
<a name="l08113"></a>08113 
<a name="l08114"></a>08114   dsc-&gt;u.branch.cond = <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>;
<a name="l08115"></a>08115   dsc-&gt;u.branch.link = 0;
<a name="l08116"></a>08116   dsc-&gt;u.branch.exchange = 0;
<a name="l08117"></a>08117   dsc-&gt;u.branch.dest = dsc-&gt;insn_addr + 4 + 2 * halfwords;
<a name="l08118"></a>08118 
<a name="l08119"></a>08119   dsc-&gt;cleanup = &amp;cleanup_branch;
<a name="l08120"></a>08120 
<a name="l08121"></a>08121   <span class="keywordflow">return</span> 0;
<a name="l08122"></a>08122 }
<a name="l08123"></a>08123 
<a name="l08124"></a>08124 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l08125"></a>08125 cleanup_pop_pc_16bit_all (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regs,
<a name="l08126"></a>08126                           <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08127"></a>08127 {
<a name="l08128"></a>08128   <span class="comment">/* PC &lt;- r7 */</span>
<a name="l08129"></a>08129   <span class="keywordtype">int</span> val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 7);
<a name="l08130"></a>08130   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16ac27fc3c7a3bb992da75fd7c34e2b018b">BX_WRITE_PC</a>);
<a name="l08131"></a>08131 
<a name="l08132"></a>08132   <span class="comment">/* r7 &lt;- r8 */</span>
<a name="l08133"></a>08133   val = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 8);
<a name="l08134"></a>08134   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 7, val, <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l08135"></a>08135 
<a name="l08136"></a>08136   <span class="comment">/* r8 &lt;- tmp[0] */</span>
<a name="l08137"></a>08137   <a class="code" href="arm-tdep_8c.html#ac508242be68416a767908df520595b36">displaced_write_reg</a> (regs, dsc, 8, dsc-&gt;tmp[0], <a class="code" href="arm-tdep_8h.html#a45ac2f3b672fe84a98335b1a710e7c16a99e28ba0f8f5f7463a106da647c861b3">CANNOT_WRITE_PC</a>);
<a name="l08138"></a>08138 
<a name="l08139"></a>08139 }
<a name="l08140"></a>08140 
<a name="l08141"></a>08141 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l08142"></a>08142 thumb_copy_pop_pc_16bit (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> insn1,
<a name="l08143"></a>08143                          <span class="keyword">struct</span> regcache *regs,
<a name="l08144"></a>08144                          <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08145"></a>08145 {
<a name="l08146"></a>08146   dsc-&gt;u.block.regmask = insn1 &amp; 0x00ff;
<a name="l08147"></a>08147 
<a name="l08148"></a>08148   <span class="comment">/* Rewrite instruction: POP {rX, rY, ...,rZ, PC}</span>
<a name="l08149"></a>08149 <span class="comment">     to :</span>
<a name="l08150"></a>08150 <span class="comment"></span>
<a name="l08151"></a>08151 <span class="comment">     (1) register list is full, that is, r0-r7 are used.</span>
<a name="l08152"></a>08152 <span class="comment">     Prepare: tmp[0] &lt;- r8</span>
<a name="l08153"></a>08153 <span class="comment"></span>
<a name="l08154"></a>08154 <span class="comment">     POP {r0, r1, ...., r6, r7}; remove PC from reglist</span>
<a name="l08155"></a>08155 <span class="comment">     MOV r8, r7; Move value of r7 to r8;</span>
<a name="l08156"></a>08156 <span class="comment">     POP {r7}; Store PC value into r7.</span>
<a name="l08157"></a>08157 <span class="comment"></span>
<a name="l08158"></a>08158 <span class="comment">     Cleanup: PC &lt;- r7, r7 &lt;- r8, r8 &lt;-tmp[0]</span>
<a name="l08159"></a>08159 <span class="comment"></span>
<a name="l08160"></a>08160 <span class="comment">     (2) register list is not full, supposing there are N registers in</span>
<a name="l08161"></a>08161 <span class="comment">     register list (except PC, 0 &lt;= N &lt;= 7).</span>
<a name="l08162"></a>08162 <span class="comment">     Prepare: for each i, 0 - N, tmp[i] &lt;- ri.</span>
<a name="l08163"></a>08163 <span class="comment"></span>
<a name="l08164"></a>08164 <span class="comment">     POP {r0, r1, ...., rN};</span>
<a name="l08165"></a>08165 <span class="comment"></span>
<a name="l08166"></a>08166 <span class="comment">     Cleanup: Set registers in original reglist from r0 - rN.  Restore r0 - rN</span>
<a name="l08167"></a>08167 <span class="comment">     from tmp[] properly.</span>
<a name="l08168"></a>08168 <span class="comment">  */</span>
<a name="l08169"></a>08169   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08170"></a>08170     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>,
<a name="l08171"></a>08171                         <span class="stringliteral">&quot;displaced: copying thumb pop {%.8x, pc} insn %.4x\n&quot;</span>,
<a name="l08172"></a>08172                         dsc-&gt;u.block.regmask, insn1);
<a name="l08173"></a>08173 
<a name="l08174"></a>08174   <span class="keywordflow">if</span> (dsc-&gt;u.block.regmask == 0xff)
<a name="l08175"></a>08175     {
<a name="l08176"></a>08176       dsc-&gt;tmp[0] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, 8);
<a name="l08177"></a>08177 
<a name="l08178"></a>08178       dsc-&gt;modinsn[0] = (insn1 &amp; 0xfeff); <span class="comment">/* POP {r0,r1,...,r6, r7} */</span>
<a name="l08179"></a>08179       dsc-&gt;modinsn[1] = 0x46b8; <span class="comment">/* MOV r8, r7 */</span>
<a name="l08180"></a>08180       dsc-&gt;modinsn[2] = 0xbc80; <span class="comment">/* POP {r7} */</span>
<a name="l08181"></a>08181 
<a name="l08182"></a>08182       dsc-&gt;numinsns = 3;
<a name="l08183"></a>08183       dsc-&gt;cleanup = &amp;cleanup_pop_pc_16bit_all;
<a name="l08184"></a>08184     }
<a name="l08185"></a>08185   <span class="keywordflow">else</span>
<a name="l08186"></a>08186     {
<a name="l08187"></a>08187       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num_in_list = bitcount (dsc-&gt;u.block.regmask);
<a name="l08188"></a>08188       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> new_regmask, bit = 1;
<a name="l08189"></a>08189       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> to = 0, from = 0, i, new_rn;
<a name="l08190"></a>08190 
<a name="l08191"></a>08191       <span class="keywordflow">for</span> (i = 0; i &lt; num_in_list + 1; i++)
<a name="l08192"></a>08192         dsc-&gt;tmp[i] = <a class="code" href="arm-tdep_8c.html#aadeadfa550331350de3423c7a2f0eaa5">displaced_read_reg</a> (regs, dsc, i);
<a name="l08193"></a>08193 
<a name="l08194"></a>08194       new_regmask = (1 &lt;&lt; (num_in_list + 1)) - 1;
<a name="l08195"></a>08195 
<a name="l08196"></a>08196       <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08197"></a>08197         <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;displaced: POP &quot;</span>
<a name="l08198"></a>08198                                           <span class="stringliteral">&quot;{..., pc}: original reg list %.4x,&quot;</span>
<a name="l08199"></a>08199                                           <span class="stringliteral">&quot; modified list %.4x\n&quot;</span>),
<a name="l08200"></a>08200                             (<span class="keywordtype">int</span>) dsc-&gt;u.block.regmask, new_regmask);
<a name="l08201"></a>08201 
<a name="l08202"></a>08202       dsc-&gt;u.block.regmask |= 0x8000;
<a name="l08203"></a>08203       dsc-&gt;u.block.writeback = 0;
<a name="l08204"></a>08204       dsc-&gt;u.block.cond = <a class="code" href="arm-tdep_8h.html#a06939e345b176168e11be5a6b0fee050">INST_AL</a>;
<a name="l08205"></a>08205 
<a name="l08206"></a>08206       dsc-&gt;modinsn[0] = (insn1 &amp; ~0x1ff) | (new_regmask &amp; 0xff);
<a name="l08207"></a>08207 
<a name="l08208"></a>08208       dsc-&gt;cleanup = &amp;cleanup_block_load_pc;
<a name="l08209"></a>08209     }
<a name="l08210"></a>08210 
<a name="l08211"></a>08211   <span class="keywordflow">return</span> 0;
<a name="l08212"></a>08212 }
<a name="l08213"></a>08213 
<a name="l08214"></a>08214 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l08215"></a>08215 thumb_process_displaced_16bit_insn (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l08216"></a>08216                                     <span class="keyword">struct</span> regcache *regs,
<a name="l08217"></a>08217                                     <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08218"></a>08218 {
<a name="l08219"></a>08219   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> op_bit_12_15 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 12, 15);
<a name="l08220"></a>08220   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> op_bit_10_11 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 10, 11);
<a name="l08221"></a>08221   <span class="keywordtype">int</span> err = 0;
<a name="l08222"></a>08222 
<a name="l08223"></a>08223   <span class="comment">/* 16-bit thumb instructions.  */</span>
<a name="l08224"></a>08224   <span class="keywordflow">switch</span> (op_bit_12_15)
<a name="l08225"></a>08225     {
<a name="l08226"></a>08226       <span class="comment">/* Shift (imme), add, subtract, move and compare.  */</span>
<a name="l08227"></a>08227     <span class="keywordflow">case</span> 0: <span class="keywordflow">case</span> 1: <span class="keywordflow">case</span> 2: <span class="keywordflow">case</span> 3:
<a name="l08228"></a>08228       err = thumb_copy_unmodified_16bit (gdbarch, insn1,
<a name="l08229"></a>08229                                          <span class="stringliteral">&quot;shift/add/sub/mov/cmp&quot;</span>,
<a name="l08230"></a>08230                                          dsc);
<a name="l08231"></a>08231       <span class="keywordflow">break</span>;
<a name="l08232"></a>08232     <span class="keywordflow">case</span> 4:
<a name="l08233"></a>08233       <span class="keywordflow">switch</span> (op_bit_10_11)
<a name="l08234"></a>08234         {
<a name="l08235"></a>08235         <span class="keywordflow">case</span> 0: <span class="comment">/* Data-processing */</span>
<a name="l08236"></a>08236           err = thumb_copy_unmodified_16bit (gdbarch, insn1,
<a name="l08237"></a>08237                                              <span class="stringliteral">&quot;data-processing&quot;</span>,
<a name="l08238"></a>08238                                              dsc);
<a name="l08239"></a>08239           <span class="keywordflow">break</span>;
<a name="l08240"></a>08240         <span class="keywordflow">case</span> 1: <span class="comment">/* Special data instructions and branch and exchange.  */</span>
<a name="l08241"></a>08241           {
<a name="l08242"></a>08242             <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 7, 9);
<a name="l08243"></a>08243             <span class="keywordflow">if</span> (op == 6 || op == 7) <span class="comment">/* BX or BLX */</span>
<a name="l08244"></a>08244               err = thumb_copy_bx_blx_reg (gdbarch, insn1, regs, dsc);
<a name="l08245"></a>08245             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 6, 7) != 0) <span class="comment">/* ADD/MOV/CMP high registers.  */</span>
<a name="l08246"></a>08246               err = thumb_copy_alu_reg (gdbarch, insn1, regs, dsc);
<a name="l08247"></a>08247             <span class="keywordflow">else</span>
<a name="l08248"></a>08248               err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;special data&quot;</span>,
<a name="l08249"></a>08249                                                  dsc);
<a name="l08250"></a>08250           }
<a name="l08251"></a>08251           <span class="keywordflow">break</span>;
<a name="l08252"></a>08252         <span class="keywordflow">default</span>: <span class="comment">/* LDR (literal) */</span>
<a name="l08253"></a>08253           err = thumb_copy_16bit_ldr_literal (gdbarch, insn1, regs, dsc);
<a name="l08254"></a>08254         }
<a name="l08255"></a>08255       <span class="keywordflow">break</span>;
<a name="l08256"></a>08256     <span class="keywordflow">case</span> 5: <span class="keywordflow">case</span> 6: <span class="keywordflow">case</span> 7: <span class="keywordflow">case</span> 8: <span class="keywordflow">case</span> 9: <span class="comment">/* Load/Store single data item */</span>
<a name="l08257"></a>08257       err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;ldr/str&quot;</span>, dsc);
<a name="l08258"></a>08258       <span class="keywordflow">break</span>;
<a name="l08259"></a>08259     <span class="keywordflow">case</span> 10:
<a name="l08260"></a>08260       <span class="keywordflow">if</span> (op_bit_10_11 &lt; 2) <span class="comment">/* Generate PC-relative address */</span>
<a name="l08261"></a>08261         err = thumb_decode_pc_relative_16bit (gdbarch, insn1, regs, dsc);
<a name="l08262"></a>08262       <span class="keywordflow">else</span> <span class="comment">/* Generate SP-relative address */</span>
<a name="l08263"></a>08263         err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;sp-relative&quot;</span>, dsc);
<a name="l08264"></a>08264       <span class="keywordflow">break</span>;
<a name="l08265"></a>08265     <span class="keywordflow">case</span> 11: <span class="comment">/* Misc 16-bit instructions */</span>
<a name="l08266"></a>08266       {
<a name="l08267"></a>08267         <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 8, 11))
<a name="l08268"></a>08268           {
<a name="l08269"></a>08269           <span class="keywordflow">case</span> 1: <span class="keywordflow">case</span> 3:  <span class="keywordflow">case</span> 9: <span class="keywordflow">case</span> 11: <span class="comment">/* CBNZ, CBZ */</span>
<a name="l08270"></a>08270             err = thumb_copy_cbnz_cbz (gdbarch, insn1, regs, dsc);
<a name="l08271"></a>08271             <span class="keywordflow">break</span>;
<a name="l08272"></a>08272           <span class="keywordflow">case</span> 12: <span class="keywordflow">case</span> 13: <span class="comment">/* POP */</span>
<a name="l08273"></a>08273             <span class="keywordflow">if</span> (bit (insn1, 8)) <span class="comment">/* PC is in register list.  */</span>
<a name="l08274"></a>08274               err = thumb_copy_pop_pc_16bit (gdbarch, insn1, regs, dsc);
<a name="l08275"></a>08275             <span class="keywordflow">else</span>
<a name="l08276"></a>08276               err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;pop&quot;</span>, dsc);
<a name="l08277"></a>08277             <span class="keywordflow">break</span>;
<a name="l08278"></a>08278           <span class="keywordflow">case</span> 15: <span class="comment">/* If-Then, and hints */</span>
<a name="l08279"></a>08279             <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3))
<a name="l08280"></a>08280               <span class="comment">/* If-Then makes up to four following instructions conditional.</span>
<a name="l08281"></a>08281 <span class="comment">                 IT instruction itself is not conditional, so handle it as a</span>
<a name="l08282"></a>08282 <span class="comment">                 common unmodified instruction.  */</span>
<a name="l08283"></a>08283               err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;If-Then&quot;</span>,
<a name="l08284"></a>08284                                                  dsc);
<a name="l08285"></a>08285             <span class="keywordflow">else</span>
<a name="l08286"></a>08286               err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;hints&quot;</span>, dsc);
<a name="l08287"></a>08287             <span class="keywordflow">break</span>;
<a name="l08288"></a>08288           <span class="keywordflow">default</span>:
<a name="l08289"></a>08289             err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;misc&quot;</span>, dsc);
<a name="l08290"></a>08290           }
<a name="l08291"></a>08291       }
<a name="l08292"></a>08292       <span class="keywordflow">break</span>;
<a name="l08293"></a>08293     <span class="keywordflow">case</span> 12:
<a name="l08294"></a>08294       <span class="keywordflow">if</span> (op_bit_10_11 &lt; 2) <span class="comment">/* Store multiple registers */</span>
<a name="l08295"></a>08295         err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;stm&quot;</span>, dsc);
<a name="l08296"></a>08296       <span class="keywordflow">else</span> <span class="comment">/* Load multiple registers */</span>
<a name="l08297"></a>08297         err = thumb_copy_unmodified_16bit (gdbarch, insn1, <span class="stringliteral">&quot;ldm&quot;</span>, dsc);
<a name="l08298"></a>08298       <span class="keywordflow">break</span>;
<a name="l08299"></a>08299     <span class="keywordflow">case</span> 13: <span class="comment">/* Conditional branch and supervisor call */</span>
<a name="l08300"></a>08300       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 9, 11) != 7) <span class="comment">/* conditional branch */</span>
<a name="l08301"></a>08301         err = thumb_copy_b (gdbarch, insn1, dsc);
<a name="l08302"></a>08302       <span class="keywordflow">else</span>
<a name="l08303"></a>08303         err = thumb_copy_svc (gdbarch, insn1, regs, dsc);
<a name="l08304"></a>08304       <span class="keywordflow">break</span>;
<a name="l08305"></a>08305     <span class="keywordflow">case</span> 14: <span class="comment">/* Unconditional branch */</span>
<a name="l08306"></a>08306       err = thumb_copy_b (gdbarch, insn1, dsc);
<a name="l08307"></a>08307       <span class="keywordflow">break</span>;
<a name="l08308"></a>08308     <span class="keywordflow">default</span>:
<a name="l08309"></a>08309       err = 1;
<a name="l08310"></a>08310     }
<a name="l08311"></a>08311 
<a name="l08312"></a>08312   <span class="keywordflow">if</span> (err)
<a name="l08313"></a>08313     <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l08314"></a>08314                     <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;thumb_process_displaced_16bit_insn: Instruction decode error&quot;</span>));
<a name="l08315"></a>08315 }
<a name="l08316"></a>08316 
<a name="l08317"></a>08317 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l08318"></a>08318 decode_thumb_32bit_ld_mem_hints (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l08319"></a>08319                                  uint16_t insn1, uint16_t insn2,
<a name="l08320"></a>08320                                  <span class="keyword">struct</span> regcache *regs,
<a name="l08321"></a>08321                                  <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08322"></a>08322 {
<a name="l08323"></a>08323   <span class="keywordtype">int</span> rt = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 12, 15);
<a name="l08324"></a>08324   <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l08325"></a>08325   <span class="keywordtype">int</span> op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 7, 8);
<a name="l08326"></a>08326   <span class="keywordtype">int</span> err = 0;
<a name="l08327"></a>08327 
<a name="l08328"></a>08328   <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 5, 6))
<a name="l08329"></a>08329     {
<a name="l08330"></a>08330     <span class="keywordflow">case</span> 0: <span class="comment">/* Load byte and memory hints */</span>
<a name="l08331"></a>08331       <span class="keywordflow">if</span> (rt == 0xf) <span class="comment">/* PLD/PLI */</span>
<a name="l08332"></a>08332         {
<a name="l08333"></a>08333           <span class="keywordflow">if</span> (rn == 0xf)
<a name="l08334"></a>08334             <span class="comment">/* PLD literal or Encoding T3 of PLI(immediate, literal).  */</span>
<a name="l08335"></a>08335             <span class="keywordflow">return</span> thumb2_copy_preload (gdbarch, insn1, insn2, regs, dsc);
<a name="l08336"></a>08336           <span class="keywordflow">else</span>
<a name="l08337"></a>08337             <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08338"></a>08338                                                 <span class="stringliteral">&quot;pli/pld&quot;</span>, dsc);
<a name="l08339"></a>08339         }
<a name="l08340"></a>08340       <span class="keywordflow">else</span>
<a name="l08341"></a>08341         {
<a name="l08342"></a>08342           <span class="keywordflow">if</span> (rn == 0xf) <span class="comment">/* LDRB/LDRSB (literal) */</span>
<a name="l08343"></a>08343             <span class="keywordflow">return</span> thumb2_copy_load_literal (gdbarch, insn1, insn2, regs, dsc,
<a name="l08344"></a>08344                                              1);
<a name="l08345"></a>08345           <span class="keywordflow">else</span>
<a name="l08346"></a>08346             <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08347"></a>08347                                                 <span class="stringliteral">&quot;ldrb{reg, immediate}/ldrbt&quot;</span>,
<a name="l08348"></a>08348                                                 dsc);
<a name="l08349"></a>08349         }
<a name="l08350"></a>08350 
<a name="l08351"></a>08351       <span class="keywordflow">break</span>;
<a name="l08352"></a>08352     <span class="keywordflow">case</span> 1: <span class="comment">/* Load halfword and memory hints.  */</span>
<a name="l08353"></a>08353       <span class="keywordflow">if</span> (rt == 0xf) <span class="comment">/* PLD{W} and Unalloc memory hint.  */</span>
<a name="l08354"></a>08354         <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08355"></a>08355                                             <span class="stringliteral">&quot;pld/unalloc memhint&quot;</span>, dsc);
<a name="l08356"></a>08356       <span class="keywordflow">else</span>
<a name="l08357"></a>08357         {
<a name="l08358"></a>08358           <span class="keywordflow">if</span> (rn == 0xf)
<a name="l08359"></a>08359             <span class="keywordflow">return</span> thumb2_copy_load_literal (gdbarch, insn1, insn2, regs, dsc,
<a name="l08360"></a>08360                                              2);
<a name="l08361"></a>08361           <span class="keywordflow">else</span>
<a name="l08362"></a>08362             <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08363"></a>08363                                                 <span class="stringliteral">&quot;ldrh/ldrht&quot;</span>, dsc);
<a name="l08364"></a>08364         }
<a name="l08365"></a>08365       <span class="keywordflow">break</span>;
<a name="l08366"></a>08366     <span class="keywordflow">case</span> 2: <span class="comment">/* Load word */</span>
<a name="l08367"></a>08367       {
<a name="l08368"></a>08368         <span class="keywordtype">int</span> insn2_bit_8_11 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 8, 11);
<a name="l08369"></a>08369 
<a name="l08370"></a>08370         <span class="keywordflow">if</span> (rn == 0xf)
<a name="l08371"></a>08371           <span class="keywordflow">return</span> thumb2_copy_load_literal (gdbarch, insn1, insn2, regs, dsc, 4);
<a name="l08372"></a>08372         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op1 == 0x1) <span class="comment">/* Encoding T3 */</span>
<a name="l08373"></a>08373           <span class="keywordflow">return</span> thumb2_copy_load_reg_imm (gdbarch, insn1, insn2, regs, dsc,
<a name="l08374"></a>08374                                            0, 1);
<a name="l08375"></a>08375         <span class="keywordflow">else</span> <span class="comment">/* op1 == 0x0 */</span>
<a name="l08376"></a>08376           {
<a name="l08377"></a>08377             <span class="keywordflow">if</span> (insn2_bit_8_11 == 0xc || (insn2_bit_8_11 &amp; 0x9) == 0x9)
<a name="l08378"></a>08378               <span class="comment">/* LDR (immediate) */</span>
<a name="l08379"></a>08379               <span class="keywordflow">return</span> thumb2_copy_load_reg_imm (gdbarch, insn1, insn2, regs,
<a name="l08380"></a>08380                                                dsc, bit (insn2, 8), 1);
<a name="l08381"></a>08381             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn2_bit_8_11 == 0xe) <span class="comment">/* LDRT */</span>
<a name="l08382"></a>08382               <span class="keywordflow">return</span> thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08383"></a>08383                                                   <span class="stringliteral">&quot;ldrt&quot;</span>, dsc);
<a name="l08384"></a>08384             <span class="keywordflow">else</span>
<a name="l08385"></a>08385               <span class="comment">/* LDR (register) */</span>
<a name="l08386"></a>08386               <span class="keywordflow">return</span> thumb2_copy_load_reg_imm (gdbarch, insn1, insn2, regs,
<a name="l08387"></a>08387                                                dsc, 0, 0);
<a name="l08388"></a>08388           }
<a name="l08389"></a>08389         <span class="keywordflow">break</span>;
<a name="l08390"></a>08390       }
<a name="l08391"></a>08391     <span class="keywordflow">default</span>:
<a name="l08392"></a>08392       <span class="keywordflow">return</span> thumb_32bit_copy_undef (gdbarch, insn1, insn2, dsc);
<a name="l08393"></a>08393       <span class="keywordflow">break</span>;
<a name="l08394"></a>08394     }
<a name="l08395"></a>08395   <span class="keywordflow">return</span> 0;
<a name="l08396"></a>08396 }
<a name="l08397"></a>08397 
<a name="l08398"></a>08398 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l08399"></a>08399 thumb_process_displaced_32bit_insn (<span class="keyword">struct</span> gdbarch *gdbarch, uint16_t insn1,
<a name="l08400"></a>08400                                     uint16_t insn2, <span class="keyword">struct</span> regcache *regs,
<a name="l08401"></a>08401                                     <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08402"></a>08402 {
<a name="l08403"></a>08403   <span class="keywordtype">int</span> err = 0;
<a name="l08404"></a>08404   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> op = <a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (insn2, 15);
<a name="l08405"></a>08405   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 11, 12);
<a name="l08406"></a>08406 
<a name="l08407"></a>08407   <span class="keywordflow">switch</span> (op1)
<a name="l08408"></a>08408     {
<a name="l08409"></a>08409     <span class="keywordflow">case</span> 1:
<a name="l08410"></a>08410       {
<a name="l08411"></a>08411         <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 9, 10))
<a name="l08412"></a>08412           {
<a name="l08413"></a>08413           <span class="keywordflow">case</span> 0:
<a name="l08414"></a>08414             <span class="keywordflow">if</span> (bit (insn1, 6))
<a name="l08415"></a>08415               {
<a name="l08416"></a>08416                 <span class="comment">/* Load/store {dual, execlusive}, table branch.  */</span>
<a name="l08417"></a>08417                 <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 7, 8) == 1 &amp;&amp; <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 4, 5) == 1
<a name="l08418"></a>08418                     &amp;&amp; <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn2, 5, 7) == 0)
<a name="l08419"></a>08419                   err = thumb2_copy_table_branch (gdbarch, insn1, insn2, regs,
<a name="l08420"></a>08420                                                   dsc);
<a name="l08421"></a>08421                 <span class="keywordflow">else</span>
<a name="l08422"></a>08422                   <span class="comment">/* PC is not allowed to use in load/store {dual, exclusive}</span>
<a name="l08423"></a>08423 <span class="comment">                     instructions.  */</span>
<a name="l08424"></a>08424                   err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08425"></a>08425                                                      <span class="stringliteral">&quot;load/store dual/ex&quot;</span>, dsc);
<a name="l08426"></a>08426               }
<a name="l08427"></a>08427             <span class="keywordflow">else</span> <span class="comment">/* load/store multiple */</span>
<a name="l08428"></a>08428               {
<a name="l08429"></a>08429                 <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 7, 8))
<a name="l08430"></a>08430                   {
<a name="l08431"></a>08431                   <span class="keywordflow">case</span> 0: <span class="keywordflow">case</span> 3: <span class="comment">/* SRS, RFE */</span>
<a name="l08432"></a>08432                     err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08433"></a>08433                                                        <span class="stringliteral">&quot;srs/rfe&quot;</span>, dsc);
<a name="l08434"></a>08434                     <span class="keywordflow">break</span>;
<a name="l08435"></a>08435                   <span class="keywordflow">case</span> 1: <span class="keywordflow">case</span> 2: <span class="comment">/* LDM/STM/PUSH/POP */</span>
<a name="l08436"></a>08436                     err = thumb2_copy_block_xfer (gdbarch, insn1, insn2, regs, dsc);
<a name="l08437"></a>08437                     <span class="keywordflow">break</span>;
<a name="l08438"></a>08438                   }
<a name="l08439"></a>08439               }
<a name="l08440"></a>08440             <span class="keywordflow">break</span>;
<a name="l08441"></a>08441 
<a name="l08442"></a>08442           <span class="keywordflow">case</span> 1:
<a name="l08443"></a>08443             <span class="comment">/* Data-processing (shift register).  */</span>
<a name="l08444"></a>08444             err = thumb2_decode_dp_shift_reg (gdbarch, insn1, insn2, regs,
<a name="l08445"></a>08445                                               dsc);
<a name="l08446"></a>08446             <span class="keywordflow">break</span>;
<a name="l08447"></a>08447           <span class="keywordflow">default</span>: <span class="comment">/* Coprocessor instructions.  */</span>
<a name="l08448"></a>08448             err = thumb2_decode_svc_copro (gdbarch, insn1, insn2, regs, dsc);
<a name="l08449"></a>08449             <span class="keywordflow">break</span>;
<a name="l08450"></a>08450           }
<a name="l08451"></a>08451       <span class="keywordflow">break</span>;
<a name="l08452"></a>08452       }
<a name="l08453"></a>08453     <span class="keywordflow">case</span> 2: <span class="comment">/* op1 = 2 */</span>
<a name="l08454"></a>08454       <span class="keywordflow">if</span> (op) <span class="comment">/* Branch and misc control.  */</span>
<a name="l08455"></a>08455         {
<a name="l08456"></a>08456           <span class="keywordflow">if</span> (bit (insn2, 14)  <span class="comment">/* BLX/BL */</span>
<a name="l08457"></a>08457               || bit (insn2, 12) <span class="comment">/* Unconditional branch */</span>
<a name="l08458"></a>08458               || (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 7, 9) != 0x7)) <span class="comment">/* Conditional branch */</span>
<a name="l08459"></a>08459             err = thumb2_copy_b_bl_blx (gdbarch, insn1, insn2, regs, dsc);
<a name="l08460"></a>08460           <span class="keywordflow">else</span>
<a name="l08461"></a>08461             err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08462"></a>08462                                                <span class="stringliteral">&quot;misc ctrl&quot;</span>, dsc);
<a name="l08463"></a>08463         }
<a name="l08464"></a>08464       <span class="keywordflow">else</span>
<a name="l08465"></a>08465         {
<a name="l08466"></a>08466           <span class="keywordflow">if</span> (bit (insn1, 9)) <span class="comment">/* Data processing (plain binary imm).  */</span>
<a name="l08467"></a>08467             {
<a name="l08468"></a>08468               <span class="keywordtype">int</span> op = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 4, 8);
<a name="l08469"></a>08469               <span class="keywordtype">int</span> rn = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 0, 3);
<a name="l08470"></a>08470               <span class="keywordflow">if</span> ((op == 0 || op == 0xa) &amp;&amp; rn == 0xf)
<a name="l08471"></a>08471                 err = thumb_copy_pc_relative_32bit (gdbarch, insn1, insn2,
<a name="l08472"></a>08472                                                     regs, dsc);
<a name="l08473"></a>08473               <span class="keywordflow">else</span>
<a name="l08474"></a>08474                 err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08475"></a>08475                                                    <span class="stringliteral">&quot;dp/pb&quot;</span>, dsc);
<a name="l08476"></a>08476             }
<a name="l08477"></a>08477           <span class="keywordflow">else</span> <span class="comment">/* Data processing (modified immeidate) */</span>
<a name="l08478"></a>08478             err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08479"></a>08479                                                <span class="stringliteral">&quot;dp/mi&quot;</span>, dsc);
<a name="l08480"></a>08480         }
<a name="l08481"></a>08481       <span class="keywordflow">break</span>;
<a name="l08482"></a>08482     <span class="keywordflow">case</span> 3: <span class="comment">/* op1 = 3 */</span>
<a name="l08483"></a>08483       <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 9, 10))
<a name="l08484"></a>08484         {
<a name="l08485"></a>08485         <span class="keywordflow">case</span> 0:
<a name="l08486"></a>08486           <span class="keywordflow">if</span> (bit (insn1, 4))
<a name="l08487"></a>08487             err = decode_thumb_32bit_ld_mem_hints (gdbarch, insn1, insn2,
<a name="l08488"></a>08488                                                    regs, dsc);
<a name="l08489"></a>08489           <span class="keywordflow">else</span> <span class="comment">/* NEON Load/Store and Store single data item */</span>
<a name="l08490"></a>08490             err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08491"></a>08491                                                <span class="stringliteral">&quot;neon elt/struct load/store&quot;</span>,
<a name="l08492"></a>08492                                                dsc);
<a name="l08493"></a>08493           <span class="keywordflow">break</span>;
<a name="l08494"></a>08494         <span class="keywordflow">case</span> 1: <span class="comment">/* op1 = 3, bits (9, 10) == 1 */</span>
<a name="l08495"></a>08495           <span class="keywordflow">switch</span> (<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn1, 7, 8))
<a name="l08496"></a>08496             {
<a name="l08497"></a>08497             <span class="keywordflow">case</span> 0: <span class="keywordflow">case</span> 1: <span class="comment">/* Data processing (register) */</span>
<a name="l08498"></a>08498               err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08499"></a>08499                                                  <span class="stringliteral">&quot;dp(reg)&quot;</span>, dsc);
<a name="l08500"></a>08500               <span class="keywordflow">break</span>;
<a name="l08501"></a>08501             <span class="keywordflow">case</span> 2: <span class="comment">/* Multiply and absolute difference */</span>
<a name="l08502"></a>08502               err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08503"></a>08503                                                  <span class="stringliteral">&quot;mul/mua/diff&quot;</span>, dsc);
<a name="l08504"></a>08504               <span class="keywordflow">break</span>;
<a name="l08505"></a>08505             <span class="keywordflow">case</span> 3: <span class="comment">/* Long multiply and divide */</span>
<a name="l08506"></a>08506               err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2,
<a name="l08507"></a>08507                                                  <span class="stringliteral">&quot;lmul/lmua&quot;</span>, dsc);
<a name="l08508"></a>08508               <span class="keywordflow">break</span>;
<a name="l08509"></a>08509             }
<a name="l08510"></a>08510           <span class="keywordflow">break</span>;
<a name="l08511"></a>08511         <span class="keywordflow">default</span>: <span class="comment">/* Coprocessor instructions */</span>
<a name="l08512"></a>08512           err = thumb2_decode_svc_copro (gdbarch, insn1, insn2, regs, dsc);
<a name="l08513"></a>08513           <span class="keywordflow">break</span>;
<a name="l08514"></a>08514         }
<a name="l08515"></a>08515       <span class="keywordflow">break</span>;
<a name="l08516"></a>08516     <span class="keywordflow">default</span>:
<a name="l08517"></a>08517       err = 1;
<a name="l08518"></a>08518     }
<a name="l08519"></a>08519 
<a name="l08520"></a>08520   <span class="keywordflow">if</span> (err)
<a name="l08521"></a>08521     <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l08522"></a>08522                     <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;thumb_process_displaced_32bit_insn: Instruction decode error&quot;</span>));
<a name="l08523"></a>08523 
<a name="l08524"></a>08524 }
<a name="l08525"></a>08525 
<a name="l08526"></a>08526 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l08527"></a>08527 thumb_process_displaced_insn (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> from,
<a name="l08528"></a>08528                               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> to, <span class="keyword">struct</span> regcache *regs,
<a name="l08529"></a>08529                               <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08530"></a>08530 {
<a name="l08531"></a>08531   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l08532"></a>08532   uint16_t insn1
<a name="l08533"></a>08533     = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (from, 2, byte_order_for_code);
<a name="l08534"></a>08534 
<a name="l08535"></a>08535   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08536"></a>08536     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: process thumb insn %.4x &quot;</span>
<a name="l08537"></a>08537                         <span class="stringliteral">&quot;at %.8lx\n&quot;</span>, insn1, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) from);
<a name="l08538"></a>08538 
<a name="l08539"></a>08539   dsc-&gt;is_thumb = 1;
<a name="l08540"></a>08540   dsc-&gt;insn_size = thumb_insn_size (insn1);
<a name="l08541"></a>08541   <span class="keywordflow">if</span> (thumb_insn_size (insn1) == 4)
<a name="l08542"></a>08542     {
<a name="l08543"></a>08543       uint16_t insn2
<a name="l08544"></a>08544         = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (from + 2, 2, byte_order_for_code);
<a name="l08545"></a>08545       thumb_process_displaced_32bit_insn (gdbarch, insn1, insn2, regs, dsc);
<a name="l08546"></a>08546     }
<a name="l08547"></a>08547   <span class="keywordflow">else</span>
<a name="l08548"></a>08548     thumb_process_displaced_16bit_insn (gdbarch, insn1, regs, dsc);
<a name="l08549"></a>08549 }
<a name="l08550"></a>08550 
<a name="l08551"></a>08551 <span class="keywordtype">void</span>
<a name="l08552"></a><a class="code" href="arm-tdep_8h.html#a176f9489087ede0c0a12a274ccdbd6df">08552</a> <a class="code" href="arm-tdep_8c.html#a176f9489087ede0c0a12a274ccdbd6df">arm_process_displaced_insn</a> (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> from,
<a name="l08553"></a>08553                             <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> to, <span class="keyword">struct</span> regcache *regs,
<a name="l08554"></a>08554                             <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08555"></a>08555 {
<a name="l08556"></a>08556   <span class="keywordtype">int</span> err = 0;
<a name="l08557"></a>08557   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l08558"></a>08558   uint32_t insn;
<a name="l08559"></a>08559 
<a name="l08560"></a>08560   <span class="comment">/* Most displaced instructions use a 1-instruction scratch space, so set this</span>
<a name="l08561"></a>08561 <span class="comment">     here and override below if/when necessary.  */</span>
<a name="l08562"></a>08562   dsc-&gt;numinsns = 1;
<a name="l08563"></a>08563   dsc-&gt;insn_addr = <a class="code" href="varobj_8h.html#a43396decd62b46fa01cc6c66a84cbba1">from</a>;
<a name="l08564"></a>08564   dsc-&gt;scratch_base = <a class="code" href="varobj_8h.html#ae2a2635825813434f3201bf8ace439d2">to</a>;
<a name="l08565"></a>08565   dsc-&gt;cleanup = NULL;
<a name="l08566"></a>08566   dsc-&gt;wrote_to_pc = 0;
<a name="l08567"></a>08567 
<a name="l08568"></a>08568   <span class="keywordflow">if</span> (!displaced_in_arm_mode (regs))
<a name="l08569"></a>08569     <span class="keywordflow">return</span> thumb_process_displaced_insn (gdbarch, from, to, regs, dsc);
<a name="l08570"></a>08570 
<a name="l08571"></a>08571   dsc-&gt;is_thumb = 0;
<a name="l08572"></a>08572   dsc-&gt;insn_size = 4;
<a name="l08573"></a>08573   insn = <a class="code" href="corefile_8c.html#a280cf81e766f60b30618ae3011f2cb07">read_memory_unsigned_integer</a> (from, 4, byte_order_for_code);
<a name="l08574"></a>08574   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08575"></a>08575     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: stepping insn %.8lx &quot;</span>
<a name="l08576"></a>08576                         <span class="stringliteral">&quot;at %.8lx\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) insn,
<a name="l08577"></a>08577                         (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) from);
<a name="l08578"></a>08578 
<a name="l08579"></a>08579   <span class="keywordflow">if</span> ((insn &amp; 0xf0000000) == 0xf0000000)
<a name="l08580"></a>08580     err = arm_decode_unconditional (gdbarch, insn, regs, dsc);
<a name="l08581"></a>08581   <span class="keywordflow">else</span> <span class="keywordflow">switch</span> (((insn &amp; 0x10) &gt;&gt; 4) | ((insn &amp; 0xe000000) &gt;&gt; 24))
<a name="l08582"></a>08582     {
<a name="l08583"></a>08583     <span class="keywordflow">case</span> 0x0: <span class="keywordflow">case</span> 0x1: <span class="keywordflow">case</span> 0x2: <span class="keywordflow">case</span> 0x3:
<a name="l08584"></a>08584       err = arm_decode_dp_misc (gdbarch, insn, regs, dsc);
<a name="l08585"></a>08585       <span class="keywordflow">break</span>;
<a name="l08586"></a>08586 
<a name="l08587"></a>08587     <span class="keywordflow">case</span> 0x4: <span class="keywordflow">case</span> 0x5: <span class="keywordflow">case</span> 0x6:
<a name="l08588"></a>08588       err = arm_decode_ld_st_word_ubyte (gdbarch, insn, regs, dsc);
<a name="l08589"></a>08589       <span class="keywordflow">break</span>;
<a name="l08590"></a>08590 
<a name="l08591"></a>08591     <span class="keywordflow">case</span> 0x7:
<a name="l08592"></a>08592       err = arm_decode_media (gdbarch, insn, dsc);
<a name="l08593"></a>08593       <span class="keywordflow">break</span>;
<a name="l08594"></a>08594 
<a name="l08595"></a>08595     <span class="keywordflow">case</span> 0x8: <span class="keywordflow">case</span> 0x9: <span class="keywordflow">case</span> 0xa: <span class="keywordflow">case</span> 0xb:
<a name="l08596"></a>08596       err = arm_decode_b_bl_ldmstm (gdbarch, insn, regs, dsc);
<a name="l08597"></a>08597       <span class="keywordflow">break</span>;
<a name="l08598"></a>08598 
<a name="l08599"></a>08599     <span class="keywordflow">case</span> 0xc: <span class="keywordflow">case</span> 0xd: <span class="keywordflow">case</span> 0xe: <span class="keywordflow">case</span> 0xf:
<a name="l08600"></a>08600       err = arm_decode_svc_copro (gdbarch, insn, to, regs, dsc);
<a name="l08601"></a>08601       <span class="keywordflow">break</span>;
<a name="l08602"></a>08602     }
<a name="l08603"></a>08603 
<a name="l08604"></a>08604   <span class="keywordflow">if</span> (err)
<a name="l08605"></a>08605     <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l08606"></a>08606                     <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;arm_process_displaced_insn: Instruction decode error&quot;</span>));
<a name="l08607"></a>08607 }
<a name="l08608"></a>08608 
<a name="l08609"></a>08609 <span class="comment">/* Actually set up the scratch space for a displaced instruction.  */</span>
<a name="l08610"></a>08610 
<a name="l08611"></a>08611 <span class="keywordtype">void</span>
<a name="l08612"></a><a class="code" href="arm-tdep_8h.html#ad8f1aed56e2a78e1982bde6df0854f84">08612</a> <a class="code" href="arm-tdep_8c.html#ad8f1aed56e2a78e1982bde6df0854f84">arm_displaced_init_closure</a> (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> from,
<a name="l08613"></a>08613                             <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> to, <span class="keyword">struct</span> displaced_step_closure *dsc)
<a name="l08614"></a>08614 {
<a name="l08615"></a>08615   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l08616"></a>08616   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i, <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>, <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l08617"></a>08617   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l08618"></a>08618   <span class="keywordtype">int</span> size = dsc-&gt;is_thumb? 2 : 4;
<a name="l08619"></a>08619   <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *bkp_insn;
<a name="l08620"></a>08620 
<a name="l08621"></a>08621   offset = 0;
<a name="l08622"></a>08622   <span class="comment">/* Poke modified instruction(s).  */</span>
<a name="l08623"></a>08623   <span class="keywordflow">for</span> (i = 0; i &lt; dsc-&gt;numinsns; i++)
<a name="l08624"></a>08624     {
<a name="l08625"></a>08625       <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08626"></a>08626         {
<a name="l08627"></a>08627           <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: writing insn &quot;</span>);
<a name="l08628"></a>08628           <span class="keywordflow">if</span> (size == 4)
<a name="l08629"></a>08629             <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;%.8lx&quot;</span>,
<a name="l08630"></a>08630                                 dsc-&gt;modinsn[i]);
<a name="l08631"></a>08631           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size == 2)
<a name="l08632"></a>08632             <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;%.4x&quot;</span>,
<a name="l08633"></a>08633                                 (<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>)dsc-&gt;modinsn[i]);
<a name="l08634"></a>08634 
<a name="l08635"></a>08635           <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot; at %.8lx\n&quot;</span>,
<a name="l08636"></a>08636                               (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) to + offset);
<a name="l08637"></a>08637 
<a name="l08638"></a>08638         }
<a name="l08639"></a>08639       <a class="code" href="corefile_8c.html#a5d984a6b6854bdefc717e88447000790">write_memory_unsigned_integer</a> (to + offset, size,
<a name="l08640"></a>08640                                      byte_order_for_code,
<a name="l08641"></a>08641                                      dsc-&gt;modinsn[i]);
<a name="l08642"></a>08642       offset += <a class="code" href="go32-nat_8c.html#a854352f53b148adc24983a58a1866d66">size</a>;
<a name="l08643"></a>08643     }
<a name="l08644"></a>08644 
<a name="l08645"></a>08645   <span class="comment">/* Choose the correct breakpoint instruction.  */</span>
<a name="l08646"></a>08646   <span class="keywordflow">if</span> (dsc-&gt;is_thumb)
<a name="l08647"></a>08647     {
<a name="l08648"></a>08648       bkp_insn = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ae2dcea210fe9ec4d6dd020dfd6aa3b8e">thumb_breakpoint</a>;
<a name="l08649"></a>08649       len = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#afe9c8596f7d7dc1675927920a14ad2b2">thumb_breakpoint_size</a>;
<a name="l08650"></a>08650     }
<a name="l08651"></a>08651   <span class="keywordflow">else</span>
<a name="l08652"></a>08652     {
<a name="l08653"></a>08653       bkp_insn = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a358b1b8065fb8765a53374922660deb5">arm_breakpoint</a>;
<a name="l08654"></a>08654       len = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ada1ff5cc815d068bb4283b46ac02a28d">arm_breakpoint_size</a>;
<a name="l08655"></a>08655     }
<a name="l08656"></a>08656 
<a name="l08657"></a>08657   <span class="comment">/* Put breakpoint afterwards.  */</span>
<a name="l08658"></a>08658   <a class="code" href="corefile_8c.html#a05c568c157071d9349667fab589228e5">write_memory</a> (to + offset, bkp_insn, len);
<a name="l08659"></a>08659 
<a name="l08660"></a>08660   <span class="keywordflow">if</span> (<a class="code" href="inferior_8h.html#aab9732a6e65fa8c725ca7bca0ed3c9fd">debug_displaced</a>)
<a name="l08661"></a>08661     <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;displaced: copy %s-&gt;%s: &quot;</span>,
<a name="l08662"></a>08662                         <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (gdbarch, from), <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (gdbarch, to));
<a name="l08663"></a>08663 }
<a name="l08664"></a>08664 
<a name="l08665"></a>08665 <span class="comment">/* Entry point for copying an instruction into scratch space for displaced</span>
<a name="l08666"></a>08666 <span class="comment">   stepping.  */</span>
<a name="l08667"></a>08667 
<a name="l08668"></a>08668 <span class="keyword">struct </span>displaced_step_closure *
<a name="l08669"></a><a class="code" href="arm-tdep_8h.html#a0eef3822292869ddf554f5d72f5b0dc7">08669</a> <a class="code" href="arm-tdep_8c.html#aec8bfcd63759e9e2cd838a9c3a7106dc">arm_displaced_step_copy_insn</a> (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l08670"></a>08670                               <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> from, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> to,
<a name="l08671"></a>08671                               <span class="keyword">struct</span> regcache *regs)
<a name="l08672"></a>08672 {
<a name="l08673"></a>08673   <span class="keyword">struct </span>displaced_step_closure *dsc
<a name="l08674"></a>08674     = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> (<span class="keyword">sizeof</span> (<span class="keyword">struct</span> displaced_step_closure));
<a name="l08675"></a>08675   <a class="code" href="arm-tdep_8c.html#a176f9489087ede0c0a12a274ccdbd6df">arm_process_displaced_insn</a> (gdbarch, from, to, regs, dsc);
<a name="l08676"></a>08676   <a class="code" href="arm-tdep_8c.html#ad8f1aed56e2a78e1982bde6df0854f84">arm_displaced_init_closure</a> (gdbarch, from, to, dsc);
<a name="l08677"></a>08677 
<a name="l08678"></a>08678   <span class="keywordflow">return</span> dsc;
<a name="l08679"></a>08679 }
<a name="l08680"></a>08680 
<a name="l08681"></a>08681 <span class="comment">/* Entry point for cleaning things up after a displaced instruction has been</span>
<a name="l08682"></a>08682 <span class="comment">   single-stepped.  */</span>
<a name="l08683"></a>08683 
<a name="l08684"></a>08684 <span class="keywordtype">void</span>
<a name="l08685"></a><a class="code" href="arm-tdep_8h.html#aa61c34c63e8bdcb2f311c80f08615840">08685</a> <a class="code" href="arm-tdep_8c.html#a90b36dc7782bac8c211f9a43fc21fc14">arm_displaced_step_fixup</a> (<span class="keyword">struct</span> gdbarch *gdbarch,
<a name="l08686"></a>08686                           <span class="keyword">struct</span> displaced_step_closure *dsc,
<a name="l08687"></a>08687                           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> from, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> to,
<a name="l08688"></a>08688                           <span class="keyword">struct</span> regcache *regs)
<a name="l08689"></a>08689 {
<a name="l08690"></a>08690   <span class="keywordflow">if</span> (dsc-&gt;cleanup)
<a name="l08691"></a>08691     dsc-&gt;cleanup (gdbarch, regs, dsc);
<a name="l08692"></a>08692 
<a name="l08693"></a>08693   <span class="keywordflow">if</span> (!dsc-&gt;wrote_to_pc)
<a name="l08694"></a>08694     <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>,
<a name="l08695"></a>08695                                     dsc-&gt;insn_addr + dsc-&gt;insn_size);
<a name="l08696"></a>08696 
<a name="l08697"></a>08697 }
<a name="l08698"></a>08698 
<a name="l08699"></a>08699 <span class="preprocessor">#include &quot;bfd-in2.h&quot;</span>
<a name="l08700"></a>08700 <span class="preprocessor">#include &quot;libcoff.h&quot;</span>
<a name="l08701"></a>08701 
<a name="l08702"></a>08702 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l08703"></a>08703 gdb_print_insn_arm (bfd_vma memaddr, disassemble_info *info)
<a name="l08704"></a>08704 {
<a name="l08705"></a>08705   <span class="keyword">struct </span>gdbarch *gdbarch = info-&gt;application_data;
<a name="l08706"></a>08706 
<a name="l08707"></a>08707   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, memaddr))
<a name="l08708"></a>08708     {
<a name="l08709"></a>08709       <span class="keyword">static</span> asymbol *asym;
<a name="l08710"></a>08710       <span class="keyword">static</span> combined_entry_type ce;
<a name="l08711"></a>08711       <span class="keyword">static</span> <span class="keyword">struct </span>coff_symbol_struct csym;
<a name="l08712"></a>08712       <span class="keyword">static</span> <span class="keyword">struct </span>bfd fake_bfd;
<a name="l08713"></a>08713       <span class="keyword">static</span> bfd_target fake_target;
<a name="l08714"></a>08714 
<a name="l08715"></a>08715       <span class="keywordflow">if</span> (csym.native == NULL)
<a name="l08716"></a>08716         {
<a name="l08717"></a>08717           <span class="comment">/* Create a fake symbol vector containing a Thumb symbol.</span>
<a name="l08718"></a>08718 <span class="comment">             This is solely so that the code in print_insn_little_arm() </span>
<a name="l08719"></a>08719 <span class="comment">             and print_insn_big_arm() in opcodes/arm-dis.c will detect</span>
<a name="l08720"></a>08720 <span class="comment">             the presence of a Thumb symbol and switch to decoding</span>
<a name="l08721"></a>08721 <span class="comment">             Thumb instructions.  */</span>
<a name="l08722"></a>08722 
<a name="l08723"></a>08723           fake_target.flavour = bfd_target_coff_flavour;
<a name="l08724"></a>08724           fake_bfd.xvec = &amp;fake_target;
<a name="l08725"></a>08725           ce.u.syment.n_sclass = C_THUMBEXTFUNC;
<a name="l08726"></a>08726           csym.native = &amp;ce;
<a name="l08727"></a>08727           csym.symbol.the_bfd = &amp;fake_bfd;
<a name="l08728"></a>08728           csym.symbol.name = <span class="stringliteral">&quot;fake&quot;</span>;
<a name="l08729"></a>08729           asym = (asymbol *) &amp; csym;
<a name="l08730"></a>08730         }
<a name="l08731"></a>08731 
<a name="l08732"></a>08732       memaddr = <a class="code" href="arm-tdep_8c.html#a3e367f8d0e90bd945ad174920bfb048c">UNMAKE_THUMB_ADDR</a> (memaddr);
<a name="l08733"></a>08733       info-&gt;symbols = &amp;asym;
<a name="l08734"></a>08734     }
<a name="l08735"></a>08735   <span class="keywordflow">else</span>
<a name="l08736"></a>08736     info-&gt;symbols = NULL;
<a name="l08737"></a>08737 
<a name="l08738"></a>08738   <span class="keywordflow">if</span> (info-&gt;endian == BFD_ENDIAN_BIG)
<a name="l08739"></a>08739     <span class="keywordflow">return</span> print_insn_big_arm (memaddr, info);
<a name="l08740"></a>08740   <span class="keywordflow">else</span>
<a name="l08741"></a>08741     <span class="keywordflow">return</span> print_insn_little_arm (memaddr, info);
<a name="l08742"></a>08742 }
<a name="l08743"></a>08743 
<a name="l08744"></a>08744 <span class="comment">/* The following define instruction sequences that will cause ARM</span>
<a name="l08745"></a>08745 <span class="comment">   cpu&#39;s to take an undefined instruction trap.  These are used to</span>
<a name="l08746"></a>08746 <span class="comment">   signal a breakpoint to GDB.</span>
<a name="l08747"></a>08747 <span class="comment">   </span>
<a name="l08748"></a>08748 <span class="comment">   The newer ARMv4T cpu&#39;s are capable of operating in ARM or Thumb</span>
<a name="l08749"></a>08749 <span class="comment">   modes.  A different instruction is required for each mode.  The ARM</span>
<a name="l08750"></a>08750 <span class="comment">   cpu&#39;s can also be big or little endian.  Thus four different</span>
<a name="l08751"></a>08751 <span class="comment">   instructions are needed to support all cases.</span>
<a name="l08752"></a>08752 <span class="comment">   </span>
<a name="l08753"></a>08753 <span class="comment">   Note: ARMv4 defines several new instructions that will take the</span>
<a name="l08754"></a>08754 <span class="comment">   undefined instruction trap.  ARM7TDMI is nominally ARMv4T, but does</span>
<a name="l08755"></a>08755 <span class="comment">   not in fact add the new instructions.  The new undefined</span>
<a name="l08756"></a>08756 <span class="comment">   instructions in ARMv4 are all instructions that had no defined</span>
<a name="l08757"></a>08757 <span class="comment">   behaviour in earlier chips.  There is no guarantee that they will</span>
<a name="l08758"></a>08758 <span class="comment">   raise an exception, but may be treated as NOP&#39;s.  In practice, it</span>
<a name="l08759"></a>08759 <span class="comment">   may only safe to rely on instructions matching:</span>
<a name="l08760"></a>08760 <span class="comment">   </span>
<a name="l08761"></a>08761 <span class="comment">   3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 </span>
<a name="l08762"></a>08762 <span class="comment">   1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0</span>
<a name="l08763"></a>08763 <span class="comment">   C C C C 0 1 1 x x x x x x x x x x x x x x x x x x x x 1 x x x x</span>
<a name="l08764"></a>08764 <span class="comment">   </span>
<a name="l08765"></a>08765 <span class="comment">   Even this may only true if the condition predicate is true.  The</span>
<a name="l08766"></a>08766 <span class="comment">   following use a condition predicate of ALWAYS so it is always TRUE.</span>
<a name="l08767"></a>08767 <span class="comment">   </span>
<a name="l08768"></a>08768 <span class="comment">   There are other ways of forcing a breakpoint.  GNU/Linux, RISC iX,</span>
<a name="l08769"></a>08769 <span class="comment">   and NetBSD all use a software interrupt rather than an undefined</span>
<a name="l08770"></a>08770 <span class="comment">   instruction to force a trap.  This can be handled by by the</span>
<a name="l08771"></a>08771 <span class="comment">   abi-specific code during establishment of the gdbarch vector.  */</span>
<a name="l08772"></a>08772 
<a name="l08773"></a><a class="code" href="arm-tdep_8c.html#affd841190de8e630aa7805dcc488f814">08773</a> <span class="preprocessor">#define ARM_LE_BREAKPOINT {0xFE,0xDE,0xFF,0xE7}</span>
<a name="l08774"></a><a class="code" href="arm-tdep_8c.html#aaaf1c2b3f7791c90f6b5f815f2aff89f">08774</a> <span class="preprocessor"></span><span class="preprocessor">#define ARM_BE_BREAKPOINT {0xE7,0xFF,0xDE,0xFE}</span>
<a name="l08775"></a><a class="code" href="arm-tdep_8c.html#ac8d50f5a1ff8048db8c433b7c12a5a17">08775</a> <span class="preprocessor"></span><span class="preprocessor">#define THUMB_LE_BREAKPOINT {0xbe,0xbe}</span>
<a name="l08776"></a><a class="code" href="arm-tdep_8c.html#ab2b1c1aae97c5e3f27cb3ca8b691bcea">08776</a> <span class="preprocessor"></span><span class="preprocessor">#define THUMB_BE_BREAKPOINT {0xbe,0xbe}</span>
<a name="l08777"></a>08777 <span class="preprocessor"></span>
<a name="l08778"></a>08778 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> arm_default_arm_le_breakpoint[] = <a class="code" href="arm-tdep_8c.html#affd841190de8e630aa7805dcc488f814">ARM_LE_BREAKPOINT</a>;
<a name="l08779"></a>08779 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> arm_default_arm_be_breakpoint[] = <a class="code" href="arm-tdep_8c.html#aaaf1c2b3f7791c90f6b5f815f2aff89f">ARM_BE_BREAKPOINT</a>;
<a name="l08780"></a>08780 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> arm_default_thumb_le_breakpoint[] = <a class="code" href="arm-tdep_8c.html#ac8d50f5a1ff8048db8c433b7c12a5a17">THUMB_LE_BREAKPOINT</a>;
<a name="l08781"></a>08781 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> arm_default_thumb_be_breakpoint[] = <a class="code" href="arm-tdep_8c.html#ab2b1c1aae97c5e3f27cb3ca8b691bcea">THUMB_BE_BREAKPOINT</a>;
<a name="l08782"></a>08782 
<a name="l08783"></a>08783 <span class="comment">/* Determine the type and size of breakpoint to insert at PCPTR.  Uses</span>
<a name="l08784"></a>08784 <span class="comment">   the program counter value to determine whether a 16-bit or 32-bit</span>
<a name="l08785"></a>08785 <span class="comment">   breakpoint should be used.  It returns a pointer to a string of</span>
<a name="l08786"></a>08786 <span class="comment">   bytes that encode a breakpoint instruction, stores the length of</span>
<a name="l08787"></a>08787 <span class="comment">   the string to *lenptr, and adjusts the program counter (if</span>
<a name="l08788"></a>08788 <span class="comment">   necessary) to point to the actual memory location where the</span>
<a name="l08789"></a>08789 <span class="comment">   breakpoint should be inserted.  */</span>
<a name="l08790"></a>08790 
<a name="l08791"></a>08791 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *
<a name="l08792"></a>08792 arm_breakpoint_from_pc (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> *pcptr, <span class="keywordtype">int</span> *lenptr)
<a name="l08793"></a>08793 {
<a name="l08794"></a>08794   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l08795"></a>08795   <span class="keyword">enum</span> bfd_endian byte_order_for_code = <a class="code" href="gdbarch_8c.html#a1d2f84f99f58964411955a36571f6783">gdbarch_byte_order_for_code</a> (gdbarch);
<a name="l08796"></a>08796 
<a name="l08797"></a>08797   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, *pcptr))
<a name="l08798"></a>08798     {
<a name="l08799"></a>08799       *pcptr = <a class="code" href="arm-tdep_8c.html#a3e367f8d0e90bd945ad174920bfb048c">UNMAKE_THUMB_ADDR</a> (*pcptr);
<a name="l08800"></a>08800 
<a name="l08801"></a>08801       <span class="comment">/* If we have a separate 32-bit breakpoint instruction for Thumb-2,</span>
<a name="l08802"></a>08802 <span class="comment">         check whether we are replacing a 32-bit instruction.  */</span>
<a name="l08803"></a>08803       <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ac49111eb91409e796d21c9a4ff5fcfba">thumb2_breakpoint</a> != NULL)
<a name="l08804"></a>08804         {
<a name="l08805"></a>08805           <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[2];
<a name="l08806"></a>08806           <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (*pcptr, buf, 2) == 0)
<a name="l08807"></a>08807             {
<a name="l08808"></a>08808               <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> inst1;
<a name="l08809"></a>08809               inst1 = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, 2, byte_order_for_code);
<a name="l08810"></a>08810               <span class="keywordflow">if</span> (thumb_insn_size (inst1) == 4)
<a name="l08811"></a>08811                 {
<a name="l08812"></a>08812                   *lenptr = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a9d3e0b59cd255bcefcfdef76b74a86b0">thumb2_breakpoint_size</a>;
<a name="l08813"></a>08813                   <span class="keywordflow">return</span> tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ac49111eb91409e796d21c9a4ff5fcfba">thumb2_breakpoint</a>;
<a name="l08814"></a>08814                 }
<a name="l08815"></a>08815             }
<a name="l08816"></a>08816         }
<a name="l08817"></a>08817 
<a name="l08818"></a>08818       *lenptr = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#afe9c8596f7d7dc1675927920a14ad2b2">thumb_breakpoint_size</a>;
<a name="l08819"></a>08819       <span class="keywordflow">return</span> tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ae2dcea210fe9ec4d6dd020dfd6aa3b8e">thumb_breakpoint</a>;
<a name="l08820"></a>08820     }
<a name="l08821"></a>08821   <span class="keywordflow">else</span>
<a name="l08822"></a>08822     {
<a name="l08823"></a>08823       *lenptr = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ada1ff5cc815d068bb4283b46ac02a28d">arm_breakpoint_size</a>;
<a name="l08824"></a>08824       <span class="keywordflow">return</span> tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a358b1b8065fb8765a53374922660deb5">arm_breakpoint</a>;
<a name="l08825"></a>08825     }
<a name="l08826"></a>08826 }
<a name="l08827"></a>08827 
<a name="l08828"></a>08828 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l08829"></a>08829 arm_remote_breakpoint_from_pc (<span class="keyword">struct</span> gdbarch *gdbarch, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> *pcptr,
<a name="l08830"></a>08830                                <span class="keywordtype">int</span> *kindptr)
<a name="l08831"></a>08831 {
<a name="l08832"></a>08832   arm_breakpoint_from_pc (gdbarch, pcptr, kindptr);
<a name="l08833"></a>08833 
<a name="l08834"></a>08834   <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, *pcptr) &amp;&amp; *kindptr == 4)
<a name="l08835"></a>08835     <span class="comment">/* The documented magic value for a 32-bit Thumb-2 breakpoint, so</span>
<a name="l08836"></a>08836 <span class="comment">       that this is not confused with a 32-bit ARM breakpoint.  */</span>
<a name="l08837"></a>08837     *kindptr = 3;
<a name="l08838"></a>08838 }
<a name="l08839"></a>08839 
<a name="l08840"></a>08840 <span class="comment">/* Extract from an array REGBUF containing the (raw) register state a</span>
<a name="l08841"></a>08841 <span class="comment">   function return value of type TYPE, and copy that, in virtual</span>
<a name="l08842"></a>08842 <span class="comment">   format, into VALBUF.  */</span>
<a name="l08843"></a>08843 
<a name="l08844"></a>08844 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l08845"></a>08845 arm_extract_return_value (<span class="keyword">struct</span> type *type, <span class="keyword">struct</span> regcache *regs,
<a name="l08846"></a>08846                           <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *valbuf)
<a name="l08847"></a>08847 {
<a name="l08848"></a>08848   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regs);
<a name="l08849"></a>08849   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l08850"></a>08850 
<a name="l08851"></a>08851   <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a98f3aa25f923ee0cd1d009e77b0a551a">TYPE_CODE_FLT</a> == <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type))
<a name="l08852"></a>08852     {
<a name="l08853"></a>08853       <span class="keywordflow">switch</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;fp_model)
<a name="l08854"></a>08854         {
<a name="l08855"></a>08855         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea31fd2be6c3adc447513c9222e7d2aef3">ARM_FLOAT_FPA</a>:
<a name="l08856"></a>08856           {
<a name="l08857"></a>08857             <span class="comment">/* The value is in register F0 in internal format.  We need to</span>
<a name="l08858"></a>08858 <span class="comment">               extract the raw value and then convert it to the desired</span>
<a name="l08859"></a>08859 <span class="comment">               internal type.  */</span>
<a name="l08860"></a>08860             bfd_byte tmpbuf[<a class="code" href="arm-tdep_8h.html#a532d90c962634229443833678c8a54c3">FP_REGISTER_SIZE</a>];
<a name="l08861"></a>08861 
<a name="l08862"></a>08862             <a class="code" href="regcache_8c.html#a7056a5ea585aa0938893952f52d95e2e">regcache_cooked_read</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a>, tmpbuf);
<a name="l08863"></a>08863             convert_from_extended (<a class="code" href="doublest_8c.html#a43c5fb1783586898ad489cd4586d98a6">floatformat_from_type</a> (type), tmpbuf,
<a name="l08864"></a>08864                                    valbuf, <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch));
<a name="l08865"></a>08865           }
<a name="l08866"></a>08866           <span class="keywordflow">break</span>;
<a name="l08867"></a>08867 
<a name="l08868"></a>08868         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea7aab390baa024917e0e5ec390d02ba43">ARM_FLOAT_SOFT_FPA</a>:
<a name="l08869"></a>08869         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea670a186c50a9a22ff0293a8a838d241f">ARM_FLOAT_SOFT_VFP</a>:
<a name="l08870"></a>08870           <span class="comment">/* ARM_FLOAT_VFP can arise if this is a variadic function so</span>
<a name="l08871"></a>08871 <span class="comment">             not using the VFP ABI code.  */</span>
<a name="l08872"></a>08872         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7eac8ae5ae1622bd2002287a653d3e2e631">ARM_FLOAT_VFP</a>:
<a name="l08873"></a>08873           <a class="code" href="regcache_8c.html#a7056a5ea585aa0938893952f52d95e2e">regcache_cooked_read</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>, valbuf);
<a name="l08874"></a>08874           <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type) &gt; 4)
<a name="l08875"></a>08875             <a class="code" href="regcache_8c.html#a7056a5ea585aa0938893952f52d95e2e">regcache_cooked_read</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a> + 1,
<a name="l08876"></a>08876                                   valbuf + <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>);
<a name="l08877"></a>08877           <span class="keywordflow">break</span>;
<a name="l08878"></a>08878 
<a name="l08879"></a>08879         <span class="keywordflow">default</span>:
<a name="l08880"></a>08880           <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l08881"></a>08881                           <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;arm_extract_return_value: &quot;</span>
<a name="l08882"></a>08882                             <span class="stringliteral">&quot;Floating point model not supported&quot;</span>));
<a name="l08883"></a>08883           <span class="keywordflow">break</span>;
<a name="l08884"></a>08884         }
<a name="l08885"></a>08885     }
<a name="l08886"></a>08886   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a7071a71840688811b992838bb09d0ddd">TYPE_CODE_INT</a>
<a name="l08887"></a>08887            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462ae991dd7ea70631f3e1b67a1a75020b5f">TYPE_CODE_CHAR</a>
<a name="l08888"></a>08888            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462afbf0aa0241df408e1017ae7ff8e6798c">TYPE_CODE_BOOL</a>
<a name="l08889"></a>08889            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1a639160f3e3a2f9f7ac55255942c581">TYPE_CODE_PTR</a>
<a name="l08890"></a>08890            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a476430709e5a251f7e0f8e3fb48a713f">TYPE_CODE_REF</a>
<a name="l08891"></a>08891            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1afbc1e8f69012b205070a3b5eac7217">TYPE_CODE_ENUM</a>)
<a name="l08892"></a>08892     {
<a name="l08893"></a>08893       <span class="comment">/* If the type is a plain integer, then the access is</span>
<a name="l08894"></a>08894 <span class="comment">         straight-forward.  Otherwise we have to play around a bit</span>
<a name="l08895"></a>08895 <span class="comment">         more.  */</span>
<a name="l08896"></a>08896       <span class="keywordtype">int</span> len = <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type);
<a name="l08897"></a>08897       <span class="keywordtype">int</span> regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>;
<a name="l08898"></a>08898       <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> tmp;
<a name="l08899"></a>08899 
<a name="l08900"></a>08900       <span class="keywordflow">while</span> (len &gt; 0)
<a name="l08901"></a>08901         {
<a name="l08902"></a>08902           <span class="comment">/* By using store_unsigned_integer we avoid having to do</span>
<a name="l08903"></a>08903 <span class="comment">             anything special for small big-endian values.  */</span>
<a name="l08904"></a>08904           <a class="code" href="regcache_8c.html#a959a077d769de1641d4f9754cc7b4a1f">regcache_cooked_read_unsigned</a> (regs, regno++, &amp;tmp);
<a name="l08905"></a>08905           <a class="code" href="defs_8h.html#ad11c013c83c64d9d0ee2e4bdeb1fb62d">store_unsigned_integer</a> (valbuf, 
<a name="l08906"></a>08906                                   (len &gt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>
<a name="l08907"></a>08907                                    ? <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> : len),
<a name="l08908"></a>08908                                   byte_order, tmp);
<a name="l08909"></a>08909           len -= <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l08910"></a>08910           valbuf += <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l08911"></a>08911         }
<a name="l08912"></a>08912     }
<a name="l08913"></a>08913   <span class="keywordflow">else</span>
<a name="l08914"></a>08914     {
<a name="l08915"></a>08915       <span class="comment">/* For a structure or union the behaviour is as if the value had</span>
<a name="l08916"></a>08916 <span class="comment">         been stored to word-aligned memory and then loaded into </span>
<a name="l08917"></a>08917 <span class="comment">         registers with 32-bit load instruction(s).  */</span>
<a name="l08918"></a>08918       <span class="keywordtype">int</span> len = <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type);
<a name="l08919"></a>08919       <span class="keywordtype">int</span> regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>;
<a name="l08920"></a>08920       bfd_byte tmpbuf[<a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>];
<a name="l08921"></a>08921 
<a name="l08922"></a>08922       <span class="keywordflow">while</span> (len &gt; 0)
<a name="l08923"></a>08923         {
<a name="l08924"></a>08924           <a class="code" href="regcache_8c.html#a7056a5ea585aa0938893952f52d95e2e">regcache_cooked_read</a> (regs, regno++, tmpbuf);
<a name="l08925"></a>08925           <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (valbuf, tmpbuf,
<a name="l08926"></a>08926                   len &gt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> ? <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> : len);
<a name="l08927"></a>08927           len -= <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l08928"></a>08928           valbuf += <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l08929"></a>08929         }
<a name="l08930"></a>08930     }
<a name="l08931"></a>08931 }
<a name="l08932"></a>08932 
<a name="l08933"></a>08933 
<a name="l08934"></a>08934 <span class="comment">/* Will a function return an aggregate type in memory or in a</span>
<a name="l08935"></a>08935 <span class="comment">   register?  Return 0 if an aggregate type can be returned in a</span>
<a name="l08936"></a>08936 <span class="comment">   register, 1 if it must be returned in memory.  */</span>
<a name="l08937"></a>08937 
<a name="l08938"></a>08938 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l08939"></a>08939 arm_return_in_memory (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> type *type)
<a name="l08940"></a>08940 {
<a name="l08941"></a>08941   <span class="keywordtype">int</span> nRc;
<a name="l08942"></a>08942   <span class="keyword">enum</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462">type_code</a> <a class="code" href="ser-unix_8c.html#a45a5b7c00a796a23f01673cef1dbe0a9">code</a>;
<a name="l08943"></a>08943 
<a name="l08944"></a>08944   <a class="code" href="gdbtypes_8h.html#ae2f9348c644babaa9038b4dc18bffaac">CHECK_TYPEDEF</a> (type);
<a name="l08945"></a>08945 
<a name="l08946"></a>08946   <span class="comment">/* In the ARM ABI, &quot;integer&quot; like aggregate types are returned in</span>
<a name="l08947"></a>08947 <span class="comment">     registers.  For an aggregate type to be integer like, its size</span>
<a name="l08948"></a>08948 <span class="comment">     must be less than or equal to INT_REGISTER_SIZE and the</span>
<a name="l08949"></a>08949 <span class="comment">     offset of each addressable subfield must be zero.  Note that bit</span>
<a name="l08950"></a>08950 <span class="comment">     fields are not addressable, and all addressable subfields of</span>
<a name="l08951"></a>08951 <span class="comment">     unions always start at offset zero.</span>
<a name="l08952"></a>08952 <span class="comment"></span>
<a name="l08953"></a>08953 <span class="comment">     This function is based on the behaviour of GCC 2.95.1.</span>
<a name="l08954"></a>08954 <span class="comment">     See: gcc/arm.c: arm_return_in_memory() for details.</span>
<a name="l08955"></a>08955 <span class="comment"></span>
<a name="l08956"></a>08956 <span class="comment">     Note: All versions of GCC before GCC 2.95.2 do not set up the</span>
<a name="l08957"></a>08957 <span class="comment">     parameters correctly for a function returning the following</span>
<a name="l08958"></a>08958 <span class="comment">     structure: struct { float f;}; This should be returned in memory,</span>
<a name="l08959"></a>08959 <span class="comment">     not a register.  Richard Earnshaw sent me a patch, but I do not</span>
<a name="l08960"></a>08960 <span class="comment">     know of any way to detect if a function like the above has been</span>
<a name="l08961"></a>08961 <span class="comment">     compiled with the correct calling convention.  */</span>
<a name="l08962"></a>08962 
<a name="l08963"></a>08963   <span class="comment">/* All aggregate types that won&#39;t fit in a register must be returned</span>
<a name="l08964"></a>08964 <span class="comment">     in memory.  */</span>
<a name="l08965"></a>08965   <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type) &gt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>)
<a name="l08966"></a>08966     {
<a name="l08967"></a>08967       <span class="keywordflow">return</span> 1;
<a name="l08968"></a>08968     }
<a name="l08969"></a>08969 
<a name="l08970"></a>08970   <span class="comment">/* The AAPCS says all aggregates not larger than a word are returned</span>
<a name="l08971"></a>08971 <span class="comment">     in a register.  */</span>
<a name="l08972"></a>08972   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;arm_abi != <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>)
<a name="l08973"></a>08973     <span class="keywordflow">return</span> 0;
<a name="l08974"></a>08974 
<a name="l08975"></a>08975   <span class="comment">/* The only aggregate types that can be returned in a register are</span>
<a name="l08976"></a>08976 <span class="comment">     structs and unions.  Arrays must be returned in memory.  */</span>
<a name="l08977"></a>08977   code = <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type);
<a name="l08978"></a>08978   <span class="keywordflow">if</span> ((<a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462af3b3fc76f66c95e12946c0ef84409365">TYPE_CODE_STRUCT</a> != code) &amp;&amp; (<a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a8c3218d2f780665395d57dcd4d909191">TYPE_CODE_UNION</a> != code))
<a name="l08979"></a>08979     {
<a name="l08980"></a>08980       <span class="keywordflow">return</span> 1;
<a name="l08981"></a>08981     }
<a name="l08982"></a>08982 
<a name="l08983"></a>08983   <span class="comment">/* Assume all other aggregate types can be returned in a register.</span>
<a name="l08984"></a>08984 <span class="comment">     Run a check for structures, unions and arrays.  */</span>
<a name="l08985"></a>08985   nRc = 0;
<a name="l08986"></a>08986 
<a name="l08987"></a>08987   <span class="keywordflow">if</span> ((<a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462af3b3fc76f66c95e12946c0ef84409365">TYPE_CODE_STRUCT</a> == code) || (<a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a8c3218d2f780665395d57dcd4d909191">TYPE_CODE_UNION</a> == code))
<a name="l08988"></a>08988     {
<a name="l08989"></a>08989       <span class="keywordtype">int</span> i;
<a name="l08990"></a>08990       <span class="comment">/* Need to check if this struct/union is &quot;integer&quot; like.  For</span>
<a name="l08991"></a>08991 <span class="comment">         this to be true, its size must be less than or equal to</span>
<a name="l08992"></a>08992 <span class="comment">         INT_REGISTER_SIZE and the offset of each addressable</span>
<a name="l08993"></a>08993 <span class="comment">         subfield must be zero.  Note that bit fields are not</span>
<a name="l08994"></a>08994 <span class="comment">         addressable, and unions always start at offset zero.  If any</span>
<a name="l08995"></a>08995 <span class="comment">         of the subfields is a floating point type, the struct/union</span>
<a name="l08996"></a>08996 <span class="comment">         cannot be an integer type.  */</span>
<a name="l08997"></a>08997 
<a name="l08998"></a>08998       <span class="comment">/* For each field in the object, check:</span>
<a name="l08999"></a>08999 <span class="comment">         1) Is it FP? --&gt; yes, nRc = 1;</span>
<a name="l09000"></a>09000 <span class="comment">         2) Is it addressable (bitpos != 0) and</span>
<a name="l09001"></a>09001 <span class="comment">         not packed (bitsize == 0)?</span>
<a name="l09002"></a>09002 <span class="comment">         --&gt; yes, nRc = 1  </span>
<a name="l09003"></a>09003 <span class="comment">       */</span>
<a name="l09004"></a>09004 
<a name="l09005"></a>09005       <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="gdbtypes_8h.html#a2872fd7f60b18f9cf1ed3227fc4441cd">TYPE_NFIELDS</a> (type); i++)
<a name="l09006"></a>09006         {
<a name="l09007"></a>09007           <span class="keyword">enum</span> <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462">type_code</a> field_type_code;
<a name="l09008"></a>09008           field_type_code = <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (<a class="code" href="gdbtypes_8c.html#a0bf29d7521d8a8b8735b9a259e380386">check_typedef</a> (<a class="code" href="gdbtypes_8h.html#a57f5958d4f2803d1e17748bcfa9c23c3">TYPE_FIELD_TYPE</a> (type,
<a name="l09009"></a>09009                                                                        i)));
<a name="l09010"></a>09010 
<a name="l09011"></a>09011           <span class="comment">/* Is it a floating point type field?  */</span>
<a name="l09012"></a>09012           <span class="keywordflow">if</span> (field_type_code == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a98f3aa25f923ee0cd1d009e77b0a551a">TYPE_CODE_FLT</a>)
<a name="l09013"></a>09013             {
<a name="l09014"></a>09014               nRc = 1;
<a name="l09015"></a>09015               <span class="keywordflow">break</span>;
<a name="l09016"></a>09016             }
<a name="l09017"></a>09017 
<a name="l09018"></a>09018           <span class="comment">/* If bitpos != 0, then we have to care about it.  */</span>
<a name="l09019"></a>09019           <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a676725f445f8fc5dad99cd215778b3a4">TYPE_FIELD_BITPOS</a> (type, i) != 0)
<a name="l09020"></a>09020             {
<a name="l09021"></a>09021               <span class="comment">/* Bitfields are not addressable.  If the field bitsize is </span>
<a name="l09022"></a>09022 <span class="comment">                 zero, then the field is not packed.  Hence it cannot be</span>
<a name="l09023"></a>09023 <span class="comment">                 a bitfield or any other packed type.  */</span>
<a name="l09024"></a>09024               <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#abc55e4d1aac1dfb1c8183d412aca66b1">TYPE_FIELD_BITSIZE</a> (type, i) == 0)
<a name="l09025"></a>09025                 {
<a name="l09026"></a>09026                   nRc = 1;
<a name="l09027"></a>09027                   <span class="keywordflow">break</span>;
<a name="l09028"></a>09028                 }
<a name="l09029"></a>09029             }
<a name="l09030"></a>09030         }
<a name="l09031"></a>09031     }
<a name="l09032"></a>09032 
<a name="l09033"></a>09033   <span class="keywordflow">return</span> nRc;
<a name="l09034"></a>09034 }
<a name="l09035"></a>09035 
<a name="l09036"></a>09036 <span class="comment">/* Write into appropriate registers a function return value of type</span>
<a name="l09037"></a>09037 <span class="comment">   TYPE, given in virtual format.  */</span>
<a name="l09038"></a>09038 
<a name="l09039"></a>09039 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09040"></a>09040 arm_store_return_value (<span class="keyword">struct</span> type *type, <span class="keyword">struct</span> regcache *regs,
<a name="l09041"></a>09041                         <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *valbuf)
<a name="l09042"></a>09042 {
<a name="l09043"></a>09043   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regs);
<a name="l09044"></a>09044   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l09045"></a>09045 
<a name="l09046"></a>09046   <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a98f3aa25f923ee0cd1d009e77b0a551a">TYPE_CODE_FLT</a>)
<a name="l09047"></a>09047     {
<a name="l09048"></a>09048       <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[<a class="code" href="defs_8h.html#a1f9aebf1de3ebbf4283a4dcf73308562a4f3d67bb99ae292178850a8930ab8252">MAX_REGISTER_SIZE</a>];
<a name="l09049"></a>09049 
<a name="l09050"></a>09050       <span class="keywordflow">switch</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;fp_model)
<a name="l09051"></a>09051         {
<a name="l09052"></a>09052         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea31fd2be6c3adc447513c9222e7d2aef3">ARM_FLOAT_FPA</a>:
<a name="l09053"></a>09053 
<a name="l09054"></a>09054           convert_to_extended (<a class="code" href="doublest_8c.html#a43c5fb1783586898ad489cd4586d98a6">floatformat_from_type</a> (type), buf, valbuf,
<a name="l09055"></a>09055                                <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch));
<a name="l09056"></a>09056           <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a>, buf);
<a name="l09057"></a>09057           <span class="keywordflow">break</span>;
<a name="l09058"></a>09058 
<a name="l09059"></a>09059         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea7aab390baa024917e0e5ec390d02ba43">ARM_FLOAT_SOFT_FPA</a>:
<a name="l09060"></a>09060         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea670a186c50a9a22ff0293a8a838d241f">ARM_FLOAT_SOFT_VFP</a>:
<a name="l09061"></a>09061           <span class="comment">/* ARM_FLOAT_VFP can arise if this is a variadic function so</span>
<a name="l09062"></a>09062 <span class="comment">             not using the VFP ABI code.  */</span>
<a name="l09063"></a>09063         <span class="keywordflow">case</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7eac8ae5ae1622bd2002287a653d3e2e631">ARM_FLOAT_VFP</a>:
<a name="l09064"></a>09064           <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>, valbuf);
<a name="l09065"></a>09065           <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type) &gt; 4)
<a name="l09066"></a>09066             <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a> + 1, 
<a name="l09067"></a>09067                                    valbuf + <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>);
<a name="l09068"></a>09068           <span class="keywordflow">break</span>;
<a name="l09069"></a>09069 
<a name="l09070"></a>09070         <span class="keywordflow">default</span>:
<a name="l09071"></a>09071           <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l09072"></a>09072                           <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;arm_store_return_value: Floating &quot;</span>
<a name="l09073"></a>09073                             <span class="stringliteral">&quot;point model not supported&quot;</span>));
<a name="l09074"></a>09074           <span class="keywordflow">break</span>;
<a name="l09075"></a>09075         }
<a name="l09076"></a>09076     }
<a name="l09077"></a>09077   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a7071a71840688811b992838bb09d0ddd">TYPE_CODE_INT</a>
<a name="l09078"></a>09078            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462ae991dd7ea70631f3e1b67a1a75020b5f">TYPE_CODE_CHAR</a>
<a name="l09079"></a>09079            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462afbf0aa0241df408e1017ae7ff8e6798c">TYPE_CODE_BOOL</a>
<a name="l09080"></a>09080            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1a639160f3e3a2f9f7ac55255942c581">TYPE_CODE_PTR</a>
<a name="l09081"></a>09081            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a476430709e5a251f7e0f8e3fb48a713f">TYPE_CODE_REF</a>
<a name="l09082"></a>09082            || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (type) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a1afbc1e8f69012b205070a3b5eac7217">TYPE_CODE_ENUM</a>)
<a name="l09083"></a>09083     {
<a name="l09084"></a>09084       <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type) &lt;= 4)
<a name="l09085"></a>09085         {
<a name="l09086"></a>09086           <span class="comment">/* Values of one word or less are zero/sign-extended and</span>
<a name="l09087"></a>09087 <span class="comment">             returned in r0.  */</span>
<a name="l09088"></a>09088           bfd_byte tmpbuf[<a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>];
<a name="l09089"></a>09089           <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> val = <a class="code" href="value_8c.html#af8ee32c3e2a2e1cd7cdfe92be37a759f">unpack_long</a> (type, valbuf);
<a name="l09090"></a>09090 
<a name="l09091"></a>09091           <a class="code" href="defs_8h.html#a7617dac62d71b03b2a4c546ced8fccbb">store_signed_integer</a> (tmpbuf, <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>, byte_order, val);
<a name="l09092"></a>09092           <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regs, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>, tmpbuf);
<a name="l09093"></a>09093         }
<a name="l09094"></a>09094       <span class="keywordflow">else</span>
<a name="l09095"></a>09095         {
<a name="l09096"></a>09096           <span class="comment">/* Integral values greater than one word are stored in consecutive</span>
<a name="l09097"></a>09097 <span class="comment">             registers starting with r0.  This will always be a multiple of</span>
<a name="l09098"></a>09098 <span class="comment">             the regiser size.  */</span>
<a name="l09099"></a>09099           <span class="keywordtype">int</span> len = <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type);
<a name="l09100"></a>09100           <span class="keywordtype">int</span> regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>;
<a name="l09101"></a>09101 
<a name="l09102"></a>09102           <span class="keywordflow">while</span> (len &gt; 0)
<a name="l09103"></a>09103             {
<a name="l09104"></a>09104               <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regs, regno++, valbuf);
<a name="l09105"></a>09105               len -= <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l09106"></a>09106               valbuf += <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l09107"></a>09107             }
<a name="l09108"></a>09108         }
<a name="l09109"></a>09109     }
<a name="l09110"></a>09110   <span class="keywordflow">else</span>
<a name="l09111"></a>09111     {
<a name="l09112"></a>09112       <span class="comment">/* For a structure or union the behaviour is as if the value had</span>
<a name="l09113"></a>09113 <span class="comment">         been stored to word-aligned memory and then loaded into </span>
<a name="l09114"></a>09114 <span class="comment">         registers with 32-bit load instruction(s).  */</span>
<a name="l09115"></a>09115       <span class="keywordtype">int</span> len = <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (type);
<a name="l09116"></a>09116       <span class="keywordtype">int</span> regno = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>;
<a name="l09117"></a>09117       bfd_byte tmpbuf[<a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>];
<a name="l09118"></a>09118 
<a name="l09119"></a>09119       <span class="keywordflow">while</span> (len &gt; 0)
<a name="l09120"></a>09120         {
<a name="l09121"></a>09121           <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (tmpbuf, valbuf,
<a name="l09122"></a>09122                   len &gt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> ? <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a> : len);
<a name="l09123"></a>09123           <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regs, regno++, tmpbuf);
<a name="l09124"></a>09124           len -= <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l09125"></a>09125           valbuf += <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>;
<a name="l09126"></a>09126         }
<a name="l09127"></a>09127     }
<a name="l09128"></a>09128 }
<a name="l09129"></a>09129 
<a name="l09130"></a>09130 
<a name="l09131"></a>09131 <span class="comment">/* Handle function return values.  */</span>
<a name="l09132"></a>09132 
<a name="l09133"></a>09133 <span class="keyword">static</span> <span class="keyword">enum</span> <a class="code" href="defs_8h.html#ad73ff2db888df8f297b907f7093082a5">return_value_convention</a>
<a name="l09134"></a>09134 arm_return_value (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> value *<span class="keyword">function</span>,
<a name="l09135"></a>09135                   <span class="keyword">struct</span> type *valtype, <span class="keyword">struct</span> regcache *regcache,
<a name="l09136"></a>09136                   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *readbuf, <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *writebuf)
<a name="l09137"></a>09137 {
<a name="l09138"></a>09138   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l09139"></a>09139   <span class="keyword">struct </span>type *func_type = <span class="keyword">function</span> ? <a class="code" href="value_8c.html#a263a4c0bee0b0df41074b952d3c121d0">value_type</a> (<span class="keyword">function</span>) : NULL;
<a name="l09140"></a>09140   <span class="keyword">enum</span> <a class="code" href="arm-tdep_8c.html#a58000bbe921f8f8fc39a273b7ffbc94c">arm_vfp_cprc_base_type</a> vfp_base_type;
<a name="l09141"></a>09141   <span class="keywordtype">int</span> vfp_base_count;
<a name="l09142"></a>09142 
<a name="l09143"></a>09143   <span class="keywordflow">if</span> (arm_vfp_abi_for_function (gdbarch, func_type)
<a name="l09144"></a>09144       &amp;&amp; arm_vfp_call_candidate (valtype, &amp;vfp_base_type, &amp;vfp_base_count))
<a name="l09145"></a>09145     {
<a name="l09146"></a>09146       <span class="keywordtype">int</span> reg_char = arm_vfp_cprc_reg_char (vfp_base_type);
<a name="l09147"></a>09147       <span class="keywordtype">int</span> unit_length = arm_vfp_cprc_unit_length (vfp_base_type);
<a name="l09148"></a>09148       <span class="keywordtype">int</span> i;
<a name="l09149"></a>09149       <span class="keywordflow">for</span> (i = 0; i &lt; vfp_base_count; i++)
<a name="l09150"></a>09150         {
<a name="l09151"></a>09151           <span class="keywordflow">if</span> (reg_char == <span class="charliteral">&#39;q&#39;</span>)
<a name="l09152"></a>09152             {
<a name="l09153"></a>09153               <span class="keywordflow">if</span> (writebuf)
<a name="l09154"></a>09154                 arm_neon_quad_write (gdbarch, regcache, i,
<a name="l09155"></a>09155                                      writebuf + i * unit_length);
<a name="l09156"></a>09156 
<a name="l09157"></a>09157               <span class="keywordflow">if</span> (readbuf)
<a name="l09158"></a>09158                 arm_neon_quad_read (gdbarch, regcache, i,
<a name="l09159"></a>09159                                     readbuf + i * unit_length);
<a name="l09160"></a>09160             }
<a name="l09161"></a>09161           <span class="keywordflow">else</span>
<a name="l09162"></a>09162             {
<a name="l09163"></a>09163               <span class="keywordtype">char</span> name_buf[4];
<a name="l09164"></a>09164               <span class="keywordtype">int</span> <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>;
<a name="l09165"></a>09165 
<a name="l09166"></a>09166               <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;%c%d&quot;</span>, reg_char, i);
<a name="l09167"></a>09167               regnum = <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l09168"></a>09168                                                     strlen (name_buf));
<a name="l09169"></a>09169               <span class="keywordflow">if</span> (writebuf)
<a name="l09170"></a>09170                 <a class="code" href="regcache_8c.html#a25a43a21da95fa740c8efca31cf61d56">regcache_cooked_write</a> (regcache, regnum,
<a name="l09171"></a>09171                                        writebuf + i * unit_length);
<a name="l09172"></a>09172               <span class="keywordflow">if</span> (readbuf)
<a name="l09173"></a>09173                 <a class="code" href="regcache_8c.html#a7056a5ea585aa0938893952f52d95e2e">regcache_cooked_read</a> (regcache, regnum,
<a name="l09174"></a>09174                                       readbuf + i * unit_length);
<a name="l09175"></a>09175             }
<a name="l09176"></a>09176         }
<a name="l09177"></a>09177       <span class="keywordflow">return</span> <a class="code" href="defs_8h.html#ad73ff2db888df8f297b907f7093082a5a0cd14b7546740080384acc0c7e5caf3b">RETURN_VALUE_REGISTER_CONVENTION</a>;
<a name="l09178"></a>09178     }
<a name="l09179"></a>09179 
<a name="l09180"></a>09180   <span class="keywordflow">if</span> (<a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (valtype) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462af3b3fc76f66c95e12946c0ef84409365">TYPE_CODE_STRUCT</a>
<a name="l09181"></a>09181       || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (valtype) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a8c3218d2f780665395d57dcd4d909191">TYPE_CODE_UNION</a>
<a name="l09182"></a>09182       || <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (valtype) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462a00c795b43d1a39f57d3e222385f14fc0">TYPE_CODE_ARRAY</a>)
<a name="l09183"></a>09183     {
<a name="l09184"></a>09184       <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a930f192ec0bc917591af57ef96b110a2">struct_return</a> == <a class="code" href="arm-tdep_8h.html#aabb639d85dec2f973451bb1e7b6d1be8a4562780a18d3f92572e8ec8eaa7590c6">pcc_struct_return</a>
<a name="l09185"></a>09185           || arm_return_in_memory (gdbarch, valtype))
<a name="l09186"></a>09186         <span class="keywordflow">return</span> <a class="code" href="defs_8h.html#ad73ff2db888df8f297b907f7093082a5a1fab6a0bfd44af88ba17a143673dc937">RETURN_VALUE_STRUCT_CONVENTION</a>;
<a name="l09187"></a>09187     }
<a name="l09188"></a>09188 
<a name="l09189"></a>09189   <span class="comment">/* AAPCS returns complex types longer than a register in memory.  */</span>
<a name="l09190"></a>09190   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a> != <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>
<a name="l09191"></a>09191       &amp;&amp; <a class="code" href="gdbtypes_8h.html#a9505f41c7012665947c6b4065ce190e1">TYPE_CODE</a> (valtype) == <a class="code" href="gdbtypes_8h.html#a90e2a0fddaa6afff6a0a489ff4da3462ad8de4d143b624cd2bcab740a51a04658">TYPE_CODE_COMPLEX</a>
<a name="l09192"></a>09192       &amp;&amp; <a class="code" href="gdbtypes_8h.html#aeac33f868e763780094aec8a2dcb9a1a">TYPE_LENGTH</a> (valtype) &gt; <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>)
<a name="l09193"></a>09193     <span class="keywordflow">return</span> <a class="code" href="defs_8h.html#ad73ff2db888df8f297b907f7093082a5a1fab6a0bfd44af88ba17a143673dc937">RETURN_VALUE_STRUCT_CONVENTION</a>;
<a name="l09194"></a>09194 
<a name="l09195"></a>09195   <span class="keywordflow">if</span> (writebuf)
<a name="l09196"></a>09196     arm_store_return_value (valtype, regcache, writebuf);
<a name="l09197"></a>09197 
<a name="l09198"></a>09198   <span class="keywordflow">if</span> (readbuf)
<a name="l09199"></a>09199     arm_extract_return_value (valtype, regcache, readbuf);
<a name="l09200"></a>09200 
<a name="l09201"></a>09201   <span class="keywordflow">return</span> <a class="code" href="defs_8h.html#ad73ff2db888df8f297b907f7093082a5a0cd14b7546740080384acc0c7e5caf3b">RETURN_VALUE_REGISTER_CONVENTION</a>;
<a name="l09202"></a>09202 }
<a name="l09203"></a>09203 
<a name="l09204"></a>09204 
<a name="l09205"></a>09205 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l09206"></a>09206 arm_get_longjmp_target (<span class="keyword">struct</span> frame_info *frame, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> *pc)
<a name="l09207"></a>09207 {
<a name="l09208"></a>09208   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="frame_8c.html#ab44507b5655da44e522ed5857835ede7">get_frame_arch</a> (frame);
<a name="l09209"></a>09209   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l09210"></a>09210   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l09211"></a>09211   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> jb_addr;
<a name="l09212"></a>09212   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[<a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>];
<a name="l09213"></a>09213   
<a name="l09214"></a>09214   jb_addr = <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a95438c68f8f4fdaf2b33f6681a2a3ce2">ARM_A1_REGNUM</a>);
<a name="l09215"></a>09215 
<a name="l09216"></a>09216   <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (jb_addr + tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ab239cee5e4f9c98642ba75a9609f1122">jb_pc</a> * tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ab03518eb4891a769e7816e52a7f748ae">jb_elt_size</a>, buf,
<a name="l09217"></a>09217                           <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>))
<a name="l09218"></a>09218     <span class="keywordflow">return</span> 0;
<a name="l09219"></a>09219 
<a name="l09220"></a>09220   *pc = <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>, byte_order);
<a name="l09221"></a>09221   <span class="keywordflow">return</span> 1;
<a name="l09222"></a>09222 }
<a name="l09223"></a>09223 
<a name="l09224"></a>09224 <span class="comment">/* Recognize GCC and GNU ld&#39;s trampolines.  If we are in a trampoline,</span>
<a name="l09225"></a>09225 <span class="comment">   return the target PC.  Otherwise return 0.  */</span>
<a name="l09226"></a>09226 
<a name="l09227"></a>09227 <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>
<a name="l09228"></a><a class="code" href="arm-tdep_8h.html#a192428fb7198ef98797f47f12444c8ea">09228</a> <a class="code" href="arm-tdep_8c.html#afaafca0a5120b875eaf769c731cd4c5c">arm_skip_stub</a> (<span class="keyword">struct</span> frame_info *frame, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l09229"></a>09229 {
<a name="l09230"></a>09230   <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="aarch64-tdep_8c.html#acc128f98d9ceca227038c771308eff39">name</a>;
<a name="l09231"></a>09231   <span class="keywordtype">int</span> namelen;
<a name="l09232"></a>09232   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> start_addr;
<a name="l09233"></a>09233 
<a name="l09234"></a>09234   <span class="comment">/* Find the starting address and name of the function containing the PC.  */</span>
<a name="l09235"></a>09235   <span class="keywordflow">if</span> (<a class="code" href="blockframe_8c.html#a2dae2257ad1417604d2c26f8b9071ca9">find_pc_partial_function</a> (pc, &amp;name, &amp;start_addr, NULL) == 0)
<a name="l09236"></a>09236     <span class="keywordflow">return</span> 0;
<a name="l09237"></a>09237 
<a name="l09238"></a>09238   <span class="comment">/* If PC is in a Thumb call or return stub, return the address of the</span>
<a name="l09239"></a>09239 <span class="comment">     target PC, which is in a register.  The thunk functions are called</span>
<a name="l09240"></a>09240 <span class="comment">     _call_via_xx, where x is the register name.  The possible names</span>
<a name="l09241"></a>09241 <span class="comment">     are r0-r9, sl, fp, ip, sp, and lr.  ARM RealView has similar</span>
<a name="l09242"></a>09242 <span class="comment">     functions, named __ARM_call_via_r[0-7].  */</span>
<a name="l09243"></a>09243   <span class="keywordflow">if</span> (strncmp (name, <span class="stringliteral">&quot;_call_via_&quot;</span>, 10) == 0
<a name="l09244"></a>09244       || strncmp (name, <span class="stringliteral">&quot;__ARM_call_via_&quot;</span>, strlen (<span class="stringliteral">&quot;__ARM_call_via_&quot;</span>)) == 0)
<a name="l09245"></a>09245     {
<a name="l09246"></a>09246       <span class="comment">/* Use the name suffix to determine which register contains the</span>
<a name="l09247"></a>09247 <span class="comment">         target PC.  */</span>
<a name="l09248"></a>09248       <span class="keyword">static</span> <span class="keywordtype">char</span> *table[15] =
<a name="l09249"></a>09249       {<span class="stringliteral">&quot;r0&quot;</span>, <span class="stringliteral">&quot;r1&quot;</span>, <span class="stringliteral">&quot;r2&quot;</span>, <span class="stringliteral">&quot;r3&quot;</span>, <span class="stringliteral">&quot;r4&quot;</span>, <span class="stringliteral">&quot;r5&quot;</span>, <span class="stringliteral">&quot;r6&quot;</span>, <span class="stringliteral">&quot;r7&quot;</span>,
<a name="l09250"></a>09250        <span class="stringliteral">&quot;r8&quot;</span>, <span class="stringliteral">&quot;r9&quot;</span>, <span class="stringliteral">&quot;sl&quot;</span>, <span class="stringliteral">&quot;fp&quot;</span>, <span class="stringliteral">&quot;ip&quot;</span>, <span class="stringliteral">&quot;sp&quot;</span>, <span class="stringliteral">&quot;lr&quot;</span>
<a name="l09251"></a>09251       };
<a name="l09252"></a>09252       <span class="keywordtype">int</span> regno;
<a name="l09253"></a>09253       <span class="keywordtype">int</span> offset = strlen (name) - 2;
<a name="l09254"></a>09254 
<a name="l09255"></a>09255       <span class="keywordflow">for</span> (regno = 0; regno &lt;= 14; regno++)
<a name="l09256"></a>09256         <span class="keywordflow">if</span> (strcmp (&amp;name[offset], table[regno]) == 0)
<a name="l09257"></a>09257           <span class="keywordflow">return</span> <a class="code" href="frame_8c.html#affa785e8937e96fd727e46a2cfec94c4">get_frame_register_unsigned</a> (frame, regno);
<a name="l09258"></a>09258     }
<a name="l09259"></a>09259 
<a name="l09260"></a>09260   <span class="comment">/* GNU ld generates __foo_from_arm or __foo_from_thumb for</span>
<a name="l09261"></a>09261 <span class="comment">     non-interworking calls to foo.  We could decode the stubs</span>
<a name="l09262"></a>09262 <span class="comment">     to find the target but it&#39;s easier to use the symbol table.  */</span>
<a name="l09263"></a>09263   namelen = strlen (name);
<a name="l09264"></a>09264   <span class="keywordflow">if</span> (name[0] == <span class="charliteral">&#39;_&#39;</span> &amp;&amp; name[1] == <span class="charliteral">&#39;_&#39;</span>
<a name="l09265"></a>09265       &amp;&amp; ((namelen &gt; 2 + strlen (<span class="stringliteral">&quot;_from_thumb&quot;</span>)
<a name="l09266"></a>09266            &amp;&amp; strncmp (name + namelen - strlen (<span class="stringliteral">&quot;_from_thumb&quot;</span>), <span class="stringliteral">&quot;_from_thumb&quot;</span>,
<a name="l09267"></a>09267                        strlen (<span class="stringliteral">&quot;_from_thumb&quot;</span>)) == 0)
<a name="l09268"></a>09268           || (namelen &gt; 2 + strlen (<span class="stringliteral">&quot;_from_arm&quot;</span>)
<a name="l09269"></a>09269               &amp;&amp; strncmp (name + namelen - strlen (<span class="stringliteral">&quot;_from_arm&quot;</span>), <span class="stringliteral">&quot;_from_arm&quot;</span>,
<a name="l09270"></a>09270                           strlen (<span class="stringliteral">&quot;_from_arm&quot;</span>)) == 0)))
<a name="l09271"></a>09271     {
<a name="l09272"></a>09272       <span class="keywordtype">char</span> *<a class="code" href="version_8h.html#af50a56fcd2740b76fa19ce6fd8df24bc">target_name</a>;
<a name="l09273"></a>09273       <span class="keywordtype">int</span> target_len = namelen - 2;
<a name="l09274"></a>09274       <span class="keyword">struct </span><a class="code" href="structminimal__symbol.html">minimal_symbol</a> *minsym;
<a name="l09275"></a>09275       <span class="keyword">struct </span>objfile *objfile;
<a name="l09276"></a>09276       <span class="keyword">struct </span><a class="code" href="structobj__section.html">obj_section</a> *sec;
<a name="l09277"></a>09277 
<a name="l09278"></a>09278       <span class="keywordflow">if</span> (name[namelen - 1] == <span class="charliteral">&#39;b&#39;</span>)
<a name="l09279"></a>09279         target_len -= strlen (<span class="stringliteral">&quot;_from_thumb&quot;</span>);
<a name="l09280"></a>09280       <span class="keywordflow">else</span>
<a name="l09281"></a>09281         target_len -= strlen (<span class="stringliteral">&quot;_from_arm&quot;</span>);
<a name="l09282"></a>09282 
<a name="l09283"></a>09283       target_name = alloca (target_len + 1);
<a name="l09284"></a>09284       <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (target_name, name + 2, target_len);
<a name="l09285"></a>09285       target_name[target_len] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l09286"></a>09286 
<a name="l09287"></a>09287       sec = <a class="code" href="objfiles_8c.html#a458f94deb438e6e7908997a9b496674d">find_pc_section</a> (pc);
<a name="l09288"></a>09288       objfile = (sec == NULL) ? NULL : sec-&gt;<a class="code" href="structobj__section.html#a3dba4273f49b43a5e8c64bd29ac39ef1">objfile</a>;
<a name="l09289"></a>09289       minsym = <a class="code" href="minsyms_8c.html#af87f7a894386515074ddd71365bc09b8">lookup_minimal_symbol</a> (target_name, NULL, objfile);
<a name="l09290"></a>09290       <span class="keywordflow">if</span> (minsym != NULL)
<a name="l09291"></a>09291         <span class="keywordflow">return</span> <a class="code" href="symtab_8h.html#abee697b9e3bb4f4d164ad920a87ab854">SYMBOL_VALUE_ADDRESS</a> (minsym);
<a name="l09292"></a>09292       <span class="keywordflow">else</span>
<a name="l09293"></a>09293         <span class="keywordflow">return</span> 0;
<a name="l09294"></a>09294     }
<a name="l09295"></a>09295 
<a name="l09296"></a>09296   <span class="keywordflow">return</span> 0;                     <span class="comment">/* not a stub */</span>
<a name="l09297"></a>09297 }
<a name="l09298"></a>09298 
<a name="l09299"></a>09299 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09300"></a>09300 set_arm_command (<span class="keywordtype">char</span> *args, <span class="keywordtype">int</span> from_tty)
<a name="l09301"></a>09301 {
<a name="l09302"></a>09302   <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;\</span>
<a name="l09303"></a>09303 <span class="stringliteral">\&quot;set arm\&quot; must be followed by an apporpriate subcommand.\n&quot;</span>));
<a name="l09304"></a>09304   <a class="code" href="cli-decode_8c.html#a2ae762f5189f3597666852868defc038">help_list</a> (setarmcmdlist, <span class="stringliteral">&quot;set arm &quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49a470d2795fd53d63204eb7343b0c8bb50">all_commands</a>, <a class="code" href="main_8c.html#a41a2b997ba5454df787d61f051dd918c">gdb_stdout</a>);
<a name="l09305"></a>09305 }
<a name="l09306"></a>09306 
<a name="l09307"></a>09307 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09308"></a>09308 show_arm_command (<span class="keywordtype">char</span> *args, <span class="keywordtype">int</span> from_tty)
<a name="l09309"></a>09309 {
<a name="l09310"></a>09310   <a class="code" href="cli-setshow_8c.html#acad906a9e078be9cde70874ab62b1b1e">cmd_show_list</a> (showarmcmdlist, from_tty, <span class="stringliteral">&quot;&quot;</span>);
<a name="l09311"></a>09311 }
<a name="l09312"></a>09312 
<a name="l09313"></a>09313 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09314"></a>09314 arm_update_current_architecture (<span class="keywordtype">void</span>)
<a name="l09315"></a>09315 {
<a name="l09316"></a>09316   <span class="keyword">struct </span><a class="code" href="structgdbarch__info.html">gdbarch_info</a> info;
<a name="l09317"></a>09317 
<a name="l09318"></a>09318   <span class="comment">/* If the current architecture is not ARM, we have nothing to do.  */</span>
<a name="l09319"></a>09319   <span class="keywordflow">if</span> (<a class="code" href="gdbarch_8c.html#a305465885963fbf0fb5a7543594a7bff">gdbarch_bfd_arch_info</a> (<a class="code" href="gdbarch_8c.html#ad648a33f69abe34e9679744a0c5a0580">target_gdbarch</a> ())-&gt;arch != bfd_arch_arm)
<a name="l09320"></a>09320     <span class="keywordflow">return</span>;
<a name="l09321"></a>09321 
<a name="l09322"></a>09322   <span class="comment">/* Update the architecture.  */</span>
<a name="l09323"></a>09323   <a class="code" href="arch-utils_8c.html#a69412d47dc7577cf9160de19970a56e9">gdbarch_info_init</a> (&amp;info);
<a name="l09324"></a>09324 
<a name="l09325"></a>09325   <span class="keywordflow">if</span> (!<a class="code" href="arch-utils_8c.html#a34a812430575336ce60a4dda51535cfb">gdbarch_update_p</a> (info))
<a name="l09326"></a>09326     <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;could not update architecture&quot;</span>));
<a name="l09327"></a>09327 }
<a name="l09328"></a>09328 
<a name="l09329"></a>09329 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09330"></a>09330 set_fp_model_sfunc (<span class="keywordtype">char</span> *args, <span class="keywordtype">int</span> from_tty,
<a name="l09331"></a>09331                     <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *c)
<a name="l09332"></a>09332 {
<a name="l09333"></a>09333   <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7e">arm_float_model</a> fp_model;
<a name="l09334"></a>09334 
<a name="l09335"></a>09335   <span class="keywordflow">for</span> (fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea15c02589ecdd678d73fc153c80b02921">ARM_FLOAT_AUTO</a>; fp_model != <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea7bfae9e147f0bf00dc94b8ea1b4a05af">ARM_FLOAT_LAST</a>; fp_model++)
<a name="l09336"></a>09336     <span class="keywordflow">if</span> (strcmp (current_fp_model, fp_model_strings[fp_model]) == 0)
<a name="l09337"></a>09337       {
<a name="l09338"></a>09338         arm_fp_model = fp_model;
<a name="l09339"></a>09339         <span class="keywordflow">break</span>;
<a name="l09340"></a>09340       }
<a name="l09341"></a>09341 
<a name="l09342"></a>09342   <span class="keywordflow">if</span> (fp_model == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea7bfae9e147f0bf00dc94b8ea1b4a05af">ARM_FLOAT_LAST</a>)
<a name="l09343"></a>09343     <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid fp model accepted: %s.&quot;</span>),
<a name="l09344"></a>09344                     current_fp_model);
<a name="l09345"></a>09345 
<a name="l09346"></a>09346   arm_update_current_architecture ();
<a name="l09347"></a>09347 }
<a name="l09348"></a>09348 
<a name="l09349"></a>09349 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09350"></a>09350 show_fp_model (<span class="keyword">struct</span> ui_file *file, <span class="keywordtype">int</span> from_tty,
<a name="l09351"></a>09351                <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *c, <span class="keyword">const</span> <span class="keywordtype">char</span> *value)
<a name="l09352"></a>09352 {
<a name="l09353"></a>09353   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (<a class="code" href="gdbarch_8c.html#ad648a33f69abe34e9679744a0c5a0580">target_gdbarch</a> ());
<a name="l09354"></a>09354 
<a name="l09355"></a>09355   <span class="keywordflow">if</span> (arm_fp_model == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea15c02589ecdd678d73fc153c80b02921">ARM_FLOAT_AUTO</a>
<a name="l09356"></a>09356       &amp;&amp; <a class="code" href="gdbarch_8c.html#a305465885963fbf0fb5a7543594a7bff">gdbarch_bfd_arch_info</a> (<a class="code" href="gdbarch_8c.html#ad648a33f69abe34e9679744a0c5a0580">target_gdbarch</a> ())-&gt;arch == bfd_arch_arm)
<a name="l09357"></a>09357     <a class="code" href="utils_8c.html#aaa819b1a6c0b6c4090bdc0b027eaf64b">fprintf_filtered</a> (file, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;\</span>
<a name="l09358"></a>09358 <span class="stringliteral">The current ARM floating point model is \&quot;auto\&quot; (currently \&quot;%s\&quot;).\n&quot;</span>),
<a name="l09359"></a>09359                       fp_model_strings[tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a>]);
<a name="l09360"></a>09360   <span class="keywordflow">else</span>
<a name="l09361"></a>09361     <a class="code" href="utils_8c.html#aaa819b1a6c0b6c4090bdc0b027eaf64b">fprintf_filtered</a> (file, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;\</span>
<a name="l09362"></a>09362 <span class="stringliteral">The current ARM floating point model is \&quot;%s\&quot;.\n&quot;</span>),
<a name="l09363"></a>09363                       fp_model_strings[arm_fp_model]);
<a name="l09364"></a>09364 }
<a name="l09365"></a>09365 
<a name="l09366"></a>09366 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09367"></a>09367 arm_set_abi (<span class="keywordtype">char</span> *args, <span class="keywordtype">int</span> from_tty,
<a name="l09368"></a>09368              <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *c)
<a name="l09369"></a>09369 {
<a name="l09370"></a>09370   <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29c">arm_abi_kind</a> <a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a>;
<a name="l09371"></a>09371 
<a name="l09372"></a>09372   <span class="keywordflow">for</span> (arm_abi = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29caf454f26f905a90207985b78fe87c7c52">ARM_ABI_AUTO</a>; arm_abi != <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca81c4cc2c664b9abef0d58cbcd6a555b8">ARM_ABI_LAST</a>; arm_abi++)
<a name="l09373"></a>09373     <span class="keywordflow">if</span> (strcmp (arm_abi_string, arm_abi_strings[arm_abi]) == 0)
<a name="l09374"></a>09374       {
<a name="l09375"></a>09375         arm_abi_global = <a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a>;
<a name="l09376"></a>09376         <span class="keywordflow">break</span>;
<a name="l09377"></a>09377       }
<a name="l09378"></a>09378 
<a name="l09379"></a>09379   <span class="keywordflow">if</span> (arm_abi == <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca81c4cc2c664b9abef0d58cbcd6a555b8">ARM_ABI_LAST</a>)
<a name="l09380"></a>09380     <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Invalid ABI accepted: %s.&quot;</span>),
<a name="l09381"></a>09381                     arm_abi_string);
<a name="l09382"></a>09382 
<a name="l09383"></a>09383   arm_update_current_architecture ();
<a name="l09384"></a>09384 }
<a name="l09385"></a>09385 
<a name="l09386"></a>09386 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09387"></a>09387 arm_show_abi (<span class="keyword">struct</span> ui_file *file, <span class="keywordtype">int</span> from_tty,
<a name="l09388"></a>09388              <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *c, <span class="keyword">const</span> <span class="keywordtype">char</span> *value)
<a name="l09389"></a>09389 {
<a name="l09390"></a>09390   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (<a class="code" href="gdbarch_8c.html#ad648a33f69abe34e9679744a0c5a0580">target_gdbarch</a> ());
<a name="l09391"></a>09391 
<a name="l09392"></a>09392   <span class="keywordflow">if</span> (arm_abi_global == <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29caf454f26f905a90207985b78fe87c7c52">ARM_ABI_AUTO</a>
<a name="l09393"></a>09393       &amp;&amp; <a class="code" href="gdbarch_8c.html#a305465885963fbf0fb5a7543594a7bff">gdbarch_bfd_arch_info</a> (<a class="code" href="gdbarch_8c.html#ad648a33f69abe34e9679744a0c5a0580">target_gdbarch</a> ())-&gt;arch == bfd_arch_arm)
<a name="l09394"></a>09394     <a class="code" href="utils_8c.html#aaa819b1a6c0b6c4090bdc0b027eaf64b">fprintf_filtered</a> (file, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;\</span>
<a name="l09395"></a>09395 <span class="stringliteral">The current ARM ABI is \&quot;auto\&quot; (currently \&quot;%s\&quot;).\n&quot;</span>),
<a name="l09396"></a>09396                       arm_abi_strings[tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a>]);
<a name="l09397"></a>09397   <span class="keywordflow">else</span>
<a name="l09398"></a>09398     <a class="code" href="utils_8c.html#aaa819b1a6c0b6c4090bdc0b027eaf64b">fprintf_filtered</a> (file, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;The current ARM ABI is \&quot;%s\&quot;.\n&quot;</span>),
<a name="l09399"></a>09399                       arm_abi_string);
<a name="l09400"></a>09400 }
<a name="l09401"></a>09401 
<a name="l09402"></a>09402 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09403"></a>09403 arm_show_fallback_mode (<span class="keyword">struct</span> ui_file *file, <span class="keywordtype">int</span> from_tty,
<a name="l09404"></a>09404                         <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *c, <span class="keyword">const</span> <span class="keywordtype">char</span> *value)
<a name="l09405"></a>09405 {
<a name="l09406"></a>09406   <a class="code" href="utils_8c.html#aaa819b1a6c0b6c4090bdc0b027eaf64b">fprintf_filtered</a> (file,
<a name="l09407"></a>09407                     <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;The current execution mode assumed &quot;</span>
<a name="l09408"></a>09408                       <span class="stringliteral">&quot;(when symbols are unavailable) is \&quot;%s\&quot;.\n&quot;</span>),
<a name="l09409"></a>09409                     arm_fallback_mode_string);
<a name="l09410"></a>09410 }
<a name="l09411"></a>09411 
<a name="l09412"></a>09412 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09413"></a>09413 arm_show_force_mode (<span class="keyword">struct</span> ui_file *file, <span class="keywordtype">int</span> from_tty,
<a name="l09414"></a>09414                      <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *c, <span class="keyword">const</span> <span class="keywordtype">char</span> *value)
<a name="l09415"></a>09415 {
<a name="l09416"></a>09416   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (<a class="code" href="gdbarch_8c.html#ad648a33f69abe34e9679744a0c5a0580">target_gdbarch</a> ());
<a name="l09417"></a>09417 
<a name="l09418"></a>09418   <a class="code" href="utils_8c.html#aaa819b1a6c0b6c4090bdc0b027eaf64b">fprintf_filtered</a> (file,
<a name="l09419"></a>09419                     <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;The current execution mode assumed &quot;</span>
<a name="l09420"></a>09420                       <span class="stringliteral">&quot;(even when symbols are available) is \&quot;%s\&quot;.\n&quot;</span>),
<a name="l09421"></a>09421                     arm_force_mode_string);
<a name="l09422"></a>09422 }
<a name="l09423"></a>09423 
<a name="l09424"></a>09424 <span class="comment">/* If the user changes the register disassembly style used for info</span>
<a name="l09425"></a>09425 <span class="comment">   register and other commands, we have to also switch the style used</span>
<a name="l09426"></a>09426 <span class="comment">   in opcodes for disassembly output.  This function is run in the &quot;set</span>
<a name="l09427"></a>09427 <span class="comment">   arm disassembly&quot; command, and does that.  */</span>
<a name="l09428"></a>09428 
<a name="l09429"></a>09429 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09430"></a>09430 set_disassembly_style_sfunc (<span class="keywordtype">char</span> *args, <span class="keywordtype">int</span> from_tty,
<a name="l09431"></a>09431                               <span class="keyword">struct</span> <a class="code" href="structcmd__list__element.html">cmd_list_element</a> *c)
<a name="l09432"></a>09432 {
<a name="l09433"></a>09433   set_disassembly_style ();
<a name="l09434"></a>09434 }
<a name="l09435"></a>09435 
<a name="l09436"></a>09436 <span class="comment">/* Return the ARM register name corresponding to register I.  */</span>
<a name="l09437"></a>09437 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *
<a name="l09438"></a>09438 arm_register_name (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">int</span> i)
<a name="l09439"></a>09439 {
<a name="l09440"></a>09440   <span class="keyword">const</span> <span class="keywordtype">int</span> num_regs = <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (gdbarch);
<a name="l09441"></a>09441 
<a name="l09442"></a>09442   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;<a class="code" href="structgdbarch__tdep.html#aab8bc742cffc120e337aea7e4e4f502a">have_vfp_pseudos</a>
<a name="l09443"></a>09443       &amp;&amp; i &gt;= num_regs &amp;&amp; i &lt; num_regs + 32)
<a name="l09444"></a>09444     {
<a name="l09445"></a>09445       <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> vfp_pseudo_names[] = {
<a name="l09446"></a>09446         <span class="stringliteral">&quot;s0&quot;</span>, <span class="stringliteral">&quot;s1&quot;</span>, <span class="stringliteral">&quot;s2&quot;</span>, <span class="stringliteral">&quot;s3&quot;</span>, <span class="stringliteral">&quot;s4&quot;</span>, <span class="stringliteral">&quot;s5&quot;</span>, <span class="stringliteral">&quot;s6&quot;</span>, <span class="stringliteral">&quot;s7&quot;</span>,
<a name="l09447"></a>09447         <span class="stringliteral">&quot;s8&quot;</span>, <span class="stringliteral">&quot;s9&quot;</span>, <span class="stringliteral">&quot;s10&quot;</span>, <span class="stringliteral">&quot;s11&quot;</span>, <span class="stringliteral">&quot;s12&quot;</span>, <span class="stringliteral">&quot;s13&quot;</span>, <span class="stringliteral">&quot;s14&quot;</span>, <span class="stringliteral">&quot;s15&quot;</span>,
<a name="l09448"></a>09448         <span class="stringliteral">&quot;s16&quot;</span>, <span class="stringliteral">&quot;s17&quot;</span>, <span class="stringliteral">&quot;s18&quot;</span>, <span class="stringliteral">&quot;s19&quot;</span>, <span class="stringliteral">&quot;s20&quot;</span>, <span class="stringliteral">&quot;s21&quot;</span>, <span class="stringliteral">&quot;s22&quot;</span>, <span class="stringliteral">&quot;s23&quot;</span>,
<a name="l09449"></a>09449         <span class="stringliteral">&quot;s24&quot;</span>, <span class="stringliteral">&quot;s25&quot;</span>, <span class="stringliteral">&quot;s26&quot;</span>, <span class="stringliteral">&quot;s27&quot;</span>, <span class="stringliteral">&quot;s28&quot;</span>, <span class="stringliteral">&quot;s29&quot;</span>, <span class="stringliteral">&quot;s30&quot;</span>, <span class="stringliteral">&quot;s31&quot;</span>,
<a name="l09450"></a>09450       };
<a name="l09451"></a>09451 
<a name="l09452"></a>09452       <span class="keywordflow">return</span> vfp_pseudo_names[i - <a class="code" href="structgdbarch__tdep.html#a083bd3bbf2c561bb72054acc63a1ee6e">num_regs</a>];
<a name="l09453"></a>09453     }
<a name="l09454"></a>09454 
<a name="l09455"></a>09455   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;<a class="code" href="structgdbarch__tdep.html#abfcd6b38187dac62e887c92aaa854a4e">have_neon_pseudos</a>
<a name="l09456"></a>09456       &amp;&amp; i &gt;= num_regs + 32 &amp;&amp; i &lt; num_regs + 32 + 16)
<a name="l09457"></a>09457     {
<a name="l09458"></a>09458       <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> neon_pseudo_names[] = {
<a name="l09459"></a>09459         <span class="stringliteral">&quot;q0&quot;</span>, <span class="stringliteral">&quot;q1&quot;</span>, <span class="stringliteral">&quot;q2&quot;</span>, <span class="stringliteral">&quot;q3&quot;</span>, <span class="stringliteral">&quot;q4&quot;</span>, <span class="stringliteral">&quot;q5&quot;</span>, <span class="stringliteral">&quot;q6&quot;</span>, <span class="stringliteral">&quot;q7&quot;</span>,
<a name="l09460"></a>09460         <span class="stringliteral">&quot;q8&quot;</span>, <span class="stringliteral">&quot;q9&quot;</span>, <span class="stringliteral">&quot;q10&quot;</span>, <span class="stringliteral">&quot;q11&quot;</span>, <span class="stringliteral">&quot;q12&quot;</span>, <span class="stringliteral">&quot;q13&quot;</span>, <span class="stringliteral">&quot;q14&quot;</span>, <span class="stringliteral">&quot;q15&quot;</span>,
<a name="l09461"></a>09461       };
<a name="l09462"></a>09462 
<a name="l09463"></a>09463       <span class="keywordflow">return</span> neon_pseudo_names[i - num_regs - 32];
<a name="l09464"></a>09464     }
<a name="l09465"></a>09465 
<a name="l09466"></a>09466   <span class="keywordflow">if</span> (i &gt;= ARRAY_SIZE (arm_register_names))
<a name="l09467"></a>09467     <span class="comment">/* These registers are only supported on targets which supply</span>
<a name="l09468"></a>09468 <span class="comment">       an XML description.  */</span>
<a name="l09469"></a>09469     <span class="keywordflow">return</span> <span class="stringliteral">&quot;&quot;</span>;
<a name="l09470"></a>09470 
<a name="l09471"></a>09471   <span class="keywordflow">return</span> arm_register_names[i];
<a name="l09472"></a>09472 }
<a name="l09473"></a>09473 
<a name="l09474"></a>09474 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09475"></a>09475 set_disassembly_style (<span class="keywordtype">void</span>)
<a name="l09476"></a>09476 {
<a name="l09477"></a>09477   <span class="keywordtype">int</span> current;
<a name="l09478"></a>09478 
<a name="l09479"></a>09479   <span class="comment">/* Find the style that the user wants.  */</span>
<a name="l09480"></a>09480   <span class="keywordflow">for</span> (current = 0; current &lt; num_disassembly_options; current++)
<a name="l09481"></a>09481     <span class="keywordflow">if</span> (disassembly_style == valid_disassembly_styles[current])
<a name="l09482"></a>09482       <span class="keywordflow">break</span>;
<a name="l09483"></a>09483   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (current &lt; num_disassembly_options);
<a name="l09484"></a>09484 
<a name="l09485"></a>09485   <span class="comment">/* Synchronize the disassembler.  */</span>
<a name="l09486"></a>09486   set_arm_regname_option (current);
<a name="l09487"></a>09487 }
<a name="l09488"></a>09488 
<a name="l09489"></a>09489 <span class="comment">/* Test whether the coff symbol specific value corresponds to a Thumb</span>
<a name="l09490"></a>09490 <span class="comment">   function.  */</span>
<a name="l09491"></a>09491 
<a name="l09492"></a>09492 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l09493"></a>09493 coff_sym_is_thumb (<span class="keywordtype">int</span> val)
<a name="l09494"></a>09494 {
<a name="l09495"></a>09495   <span class="keywordflow">return</span> (val == C_THUMBEXT
<a name="l09496"></a>09496           || val == C_THUMBSTAT
<a name="l09497"></a>09497           || val == C_THUMBEXTFUNC
<a name="l09498"></a>09498           || val == C_THUMBSTATFUNC
<a name="l09499"></a>09499           || val == C_THUMBLABEL);
<a name="l09500"></a>09500 }
<a name="l09501"></a>09501 
<a name="l09502"></a>09502 <span class="comment">/* arm_coff_make_msymbol_special()</span>
<a name="l09503"></a>09503 <span class="comment">   arm_elf_make_msymbol_special()</span>
<a name="l09504"></a>09504 <span class="comment">   </span>
<a name="l09505"></a>09505 <span class="comment">   These functions test whether the COFF or ELF symbol corresponds to</span>
<a name="l09506"></a>09506 <span class="comment">   an address in thumb code, and set a &quot;special&quot; bit in a minimal</span>
<a name="l09507"></a>09507 <span class="comment">   symbol to indicate that it does.  */</span>
<a name="l09508"></a>09508    
<a name="l09509"></a>09509 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09510"></a>09510 arm_elf_make_msymbol_special(asymbol *sym, <span class="keyword">struct</span> <a class="code" href="structminimal__symbol.html">minimal_symbol</a> *msym)
<a name="l09511"></a>09511 {
<a name="l09512"></a>09512   <span class="keywordflow">if</span> (ARM_SYM_BRANCH_TYPE (&amp;((elf_symbol_type *)sym)-&gt;internal_elf_sym)
<a name="l09513"></a>09513       == ST_BRANCH_TO_THUMB)
<a name="l09514"></a>09514     <a class="code" href="arm-tdep_8c.html#a87fe930eb1f79e9855b17b0ac8cd1edb">MSYMBOL_SET_SPECIAL</a> (msym);
<a name="l09515"></a>09515 }
<a name="l09516"></a>09516 
<a name="l09517"></a>09517 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09518"></a>09518 arm_coff_make_msymbol_special(<span class="keywordtype">int</span> val, <span class="keyword">struct</span> <a class="code" href="structminimal__symbol.html">minimal_symbol</a> *msym)
<a name="l09519"></a>09519 {
<a name="l09520"></a>09520   <span class="keywordflow">if</span> (coff_sym_is_thumb (val))
<a name="l09521"></a>09521     <a class="code" href="arm-tdep_8c.html#a87fe930eb1f79e9855b17b0ac8cd1edb">MSYMBOL_SET_SPECIAL</a> (msym);
<a name="l09522"></a>09522 }
<a name="l09523"></a>09523 
<a name="l09524"></a>09524 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09525"></a>09525 arm_objfile_data_free (<span class="keyword">struct</span> objfile *objfile, <span class="keywordtype">void</span> *arg)
<a name="l09526"></a>09526 {
<a name="l09527"></a>09527   <span class="keyword">struct </span>arm_per_objfile *data = arg;
<a name="l09528"></a>09528   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l09529"></a>09529 
<a name="l09530"></a>09530   <span class="keywordflow">for</span> (i = 0; i &lt; objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>-&gt;section_count; i++)
<a name="l09531"></a>09531     <a class="code" href="vec_8h.html#af5724b2bbce65103300279f9abe7f577">VEC_free</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, data-&gt;section_maps[i]);
<a name="l09532"></a>09532 }
<a name="l09533"></a>09533 
<a name="l09534"></a>09534 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09535"></a>09535 arm_record_special_symbol (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> objfile *objfile,
<a name="l09536"></a>09536                            asymbol *sym)
<a name="l09537"></a>09537 {
<a name="l09538"></a>09538   <span class="keyword">const</span> <span class="keywordtype">char</span> *name = bfd_asymbol_name (sym);
<a name="l09539"></a>09539   <span class="keyword">struct </span>arm_per_objfile *data;
<a name="l09540"></a>09540   <a class="code" href="vec_8h.html#ab084f6f29fcf16a6b15d15feb653d414">VEC</a>(<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>) **map_p;
<a name="l09541"></a>09541   <span class="keyword">struct </span>arm_mapping_symbol new_map_sym;
<a name="l09542"></a>09542 
<a name="l09543"></a>09543   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (name[0] == <span class="charliteral">&#39;$&#39;</span>);
<a name="l09544"></a>09544   <span class="keywordflow">if</span> (name[1] != <span class="charliteral">&#39;a&#39;</span> &amp;&amp; name[1] != <span class="charliteral">&#39;t&#39;</span> &amp;&amp; name[1] != <span class="charliteral">&#39;d&#39;</span>)
<a name="l09545"></a>09545     <span class="keywordflow">return</span>;
<a name="l09546"></a>09546 
<a name="l09547"></a>09547   data = objfile_data (objfile, arm_objfile_data_key);
<a name="l09548"></a>09548   <span class="keywordflow">if</span> (data == NULL)
<a name="l09549"></a>09549     {
<a name="l09550"></a>09550       data = <a class="code" href="gdb__obstack_8h.html#a3852d9feffb1b3682384631c1356ad3e">OBSTACK_ZALLOC</a> (&amp;objfile-&gt;<a class="code" href="structobjfile.html#aab9cedc53383f1b540f0b725edd2d9be">objfile_obstack</a>,
<a name="l09551"></a>09551                              <span class="keyword">struct</span> arm_per_objfile);
<a name="l09552"></a>09552       set_objfile_data (objfile, arm_objfile_data_key, data);
<a name="l09553"></a>09553       data-&gt;section_maps = <a class="code" href="gdb__obstack_8h.html#ade84d21769345a1fad382ba39d83eb90">OBSTACK_CALLOC</a> (&amp;objfile-&gt;<a class="code" href="structobjfile.html#aab9cedc53383f1b540f0b725edd2d9be">objfile_obstack</a>,
<a name="l09554"></a>09554                                            objfile-&gt;<a class="code" href="structobjfile.html#a0b967b64f365ef71d618700b7308dcde">obfd</a>-&gt;section_count,
<a name="l09555"></a>09555                                            <a class="code" href="vec_8h.html#ab084f6f29fcf16a6b15d15feb653d414">VEC</a>(<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>) *);
<a name="l09556"></a>09556     }
<a name="l09557"></a>09557   map_p = &amp;data-&gt;section_maps[bfd_get_section (sym)-&gt;index];
<a name="l09558"></a>09558 
<a name="l09559"></a>09559   new_map_sym.value = sym-&gt;value;
<a name="l09560"></a>09560   new_map_sym.type = name[1];
<a name="l09561"></a>09561 
<a name="l09562"></a>09562   <span class="comment">/* Assume that most mapping symbols appear in order of increasing</span>
<a name="l09563"></a>09563 <span class="comment">     value.  If they were randomly distributed, it would be faster to</span>
<a name="l09564"></a>09564 <span class="comment">     always push here and then sort at first use.  */</span>
<a name="l09565"></a>09565   <span class="keywordflow">if</span> (!<a class="code" href="vec_8h.html#ac9981d313a5e114db0e05b7b9cd16319">VEC_empty</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, *map_p))
<a name="l09566"></a>09566     {
<a name="l09567"></a>09567       <span class="keyword">struct </span>arm_mapping_symbol *prev_map_sym;
<a name="l09568"></a>09568 
<a name="l09569"></a>09569       prev_map_sym = <a class="code" href="vec_8h.html#a052f53853ecb73bd3c5251a6939b6c08">VEC_last</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, *map_p);
<a name="l09570"></a>09570       <span class="keywordflow">if</span> (prev_map_sym-&gt;value &gt;= sym-&gt;value)
<a name="l09571"></a>09571         {
<a name="l09572"></a>09572           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> idx;
<a name="l09573"></a>09573           idx = <a class="code" href="vec_8h.html#a52a22061d595a36750b2f660e6d22c4a">VEC_lower_bound</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, *map_p, &amp;new_map_sym,
<a name="l09574"></a>09574                                  arm_compare_mapping_symbols);
<a name="l09575"></a>09575           <a class="code" href="vec_8h.html#a1a1b490ac4dbccf5d49418ac5975af73">VEC_safe_insert</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, *map_p, idx, &amp;new_map_sym);
<a name="l09576"></a>09576           <span class="keywordflow">return</span>;
<a name="l09577"></a>09577         }
<a name="l09578"></a>09578     }
<a name="l09579"></a>09579 
<a name="l09580"></a>09580   <a class="code" href="vec_8h.html#a8d090c0524726d00931070e0c438ba3f">VEC_safe_push</a> (<a class="code" href="arm-tdep_8c.html#aafc7c28fc2b0dcae66dc07acb317efb6">arm_mapping_symbol_s</a>, *map_p, &amp;new_map_sym);
<a name="l09581"></a>09581 }
<a name="l09582"></a>09582 
<a name="l09583"></a>09583 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09584"></a>09584 arm_write_pc (<span class="keyword">struct</span> regcache *regcache, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> pc)
<a name="l09585"></a>09585 {
<a name="l09586"></a>09586   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regcache);
<a name="l09587"></a>09587   <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regcache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, pc);
<a name="l09588"></a>09588 
<a name="l09589"></a>09589   <span class="comment">/* If necessary, set the T bit.  */</span>
<a name="l09590"></a>09590   <span class="keywordflow">if</span> (<a class="code" href="arm-linux-nat_8c.html#a77dfd4d77596fabb416e373c5631335c">arm_apcs_32</a>)
<a name="l09591"></a>09591     {
<a name="l09592"></a>09592       <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> val, t_bit;
<a name="l09593"></a>09593       <a class="code" href="regcache_8c.html#a959a077d769de1641d4f9754cc7b4a1f">regcache_cooked_read_unsigned</a> (regcache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, &amp;val);
<a name="l09594"></a>09594       t_bit = <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (gdbarch);
<a name="l09595"></a>09595       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a8a54dd742a45afff0e80c767e7855752">arm_pc_is_thumb</a> (gdbarch, pc))
<a name="l09596"></a>09596         <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regcache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>,
<a name="l09597"></a>09597                                         val | t_bit);
<a name="l09598"></a>09598       <span class="keywordflow">else</span>
<a name="l09599"></a>09599         <a class="code" href="regcache_8c.html#ae5fb22bfd07bc89a855768ef6f910745">regcache_cooked_write_unsigned</a> (regcache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>,
<a name="l09600"></a>09600                                         val &amp; ~t_bit);
<a name="l09601"></a>09601     }
<a name="l09602"></a>09602 }
<a name="l09603"></a>09603 
<a name="l09604"></a>09604 <span class="comment">/* Read the contents of a NEON quad register, by reading from two</span>
<a name="l09605"></a>09605 <span class="comment">   double registers.  This is used to implement the quad pseudo</span>
<a name="l09606"></a>09606 <span class="comment">   registers, and for argument passing in case the quad registers are</span>
<a name="l09607"></a>09607 <span class="comment">   missing; vectors are passed in quad registers when using the VFP</span>
<a name="l09608"></a>09608 <span class="comment">   ABI, even if a NEON unit is not present.  REGNUM is the index of</span>
<a name="l09609"></a>09609 <span class="comment">   the quad register, in [0, 15].  */</span>
<a name="l09610"></a>09610 
<a name="l09611"></a>09611 <span class="keyword">static</span> <span class="keyword">enum</span> <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7">register_status</a>
<a name="l09612"></a>09612 arm_neon_quad_read (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regcache,
<a name="l09613"></a>09613                     <span class="keywordtype">int</span> regnum, <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf)
<a name="l09614"></a>09614 {
<a name="l09615"></a>09615   <span class="keywordtype">char</span> name_buf[4];
<a name="l09616"></a>09616   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> reg_buf[8];
<a name="l09617"></a>09617   <span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, double_regnum;
<a name="l09618"></a>09618   <span class="keyword">enum</span> <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7">register_status</a> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l09619"></a>09619 
<a name="l09620"></a>09620   <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;d%d&quot;</span>, regnum &lt;&lt; 1);
<a name="l09621"></a>09621   double_regnum = <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l09622"></a>09622                                                strlen (name_buf));
<a name="l09623"></a>09623 
<a name="l09624"></a>09624   <span class="comment">/* d0 is always the least significant half of q0.  */</span>
<a name="l09625"></a>09625   <span class="keywordflow">if</span> (<a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch) == BFD_ENDIAN_BIG)
<a name="l09626"></a>09626     offset = 8;
<a name="l09627"></a>09627   <span class="keywordflow">else</span>
<a name="l09628"></a>09628     offset = 0;
<a name="l09629"></a>09629 
<a name="l09630"></a>09630   status = <a class="code" href="regcache_8c.html#a995b366cfa6f89eaa36c6e88227f3462">regcache_raw_read</a> (regcache, double_regnum, reg_buf);
<a name="l09631"></a>09631   <span class="keywordflow">if</span> (status != <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7a0155a2fd1e7e3b53cf1d75cf675d2ea2">REG_VALID</a>)
<a name="l09632"></a>09632     <span class="keywordflow">return</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l09633"></a>09633   <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (buf + offset, reg_buf, 8);
<a name="l09634"></a>09634 
<a name="l09635"></a>09635   offset = 8 - <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l09636"></a>09636   status = <a class="code" href="regcache_8c.html#a995b366cfa6f89eaa36c6e88227f3462">regcache_raw_read</a> (regcache, double_regnum + 1, reg_buf);
<a name="l09637"></a>09637   <span class="keywordflow">if</span> (status != <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7a0155a2fd1e7e3b53cf1d75cf675d2ea2">REG_VALID</a>)
<a name="l09638"></a>09638     <span class="keywordflow">return</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l09639"></a>09639   <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (buf + offset, reg_buf, 8);
<a name="l09640"></a>09640 
<a name="l09641"></a>09641   <span class="keywordflow">return</span> <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7a0155a2fd1e7e3b53cf1d75cf675d2ea2">REG_VALID</a>;
<a name="l09642"></a>09642 }
<a name="l09643"></a>09643 
<a name="l09644"></a>09644 <span class="keyword">static</span> <span class="keyword">enum</span> <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7">register_status</a>
<a name="l09645"></a>09645 arm_pseudo_read (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regcache,
<a name="l09646"></a>09646                  <span class="keywordtype">int</span> regnum, <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf)
<a name="l09647"></a>09647 {
<a name="l09648"></a>09648   <span class="keyword">const</span> <span class="keywordtype">int</span> num_regs = <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (gdbarch);
<a name="l09649"></a>09649   <span class="keywordtype">char</span> name_buf[4];
<a name="l09650"></a>09650   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> reg_buf[8];
<a name="l09651"></a>09651   <span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, double_regnum;
<a name="l09652"></a>09652 
<a name="l09653"></a>09653   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (regnum &gt;= num_regs);
<a name="l09654"></a>09654   regnum -= num_regs;
<a name="l09655"></a>09655 
<a name="l09656"></a>09656   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_neon_pseudos &amp;&amp; regnum &gt;= 32 &amp;&amp; regnum &lt; 48)
<a name="l09657"></a>09657     <span class="comment">/* Quad-precision register.  */</span>
<a name="l09658"></a>09658     <span class="keywordflow">return</span> arm_neon_quad_read (gdbarch, regcache, regnum - 32, buf);
<a name="l09659"></a>09659   <span class="keywordflow">else</span>
<a name="l09660"></a>09660     {
<a name="l09661"></a>09661       <span class="keyword">enum</span> <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7">register_status</a> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l09662"></a>09662 
<a name="l09663"></a>09663       <span class="comment">/* Single-precision register.  */</span>
<a name="l09664"></a>09664       <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (regnum &lt; 32);
<a name="l09665"></a>09665 
<a name="l09666"></a>09666       <span class="comment">/* s0 is always the least significant half of d0.  */</span>
<a name="l09667"></a>09667       <span class="keywordflow">if</span> (<a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch) == BFD_ENDIAN_BIG)
<a name="l09668"></a>09668         offset = (regnum &amp; 1) ? 0 : 4;
<a name="l09669"></a>09669       <span class="keywordflow">else</span>
<a name="l09670"></a>09670         offset = (regnum &amp; 1) ? 4 : 0;
<a name="l09671"></a>09671 
<a name="l09672"></a>09672       <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;d%d&quot;</span>, regnum &gt;&gt; 1);
<a name="l09673"></a>09673       double_regnum = <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l09674"></a>09674                                                    strlen (name_buf));
<a name="l09675"></a>09675 
<a name="l09676"></a>09676       status = <a class="code" href="regcache_8c.html#a995b366cfa6f89eaa36c6e88227f3462">regcache_raw_read</a> (regcache, double_regnum, reg_buf);
<a name="l09677"></a>09677       <span class="keywordflow">if</span> (status == <a class="code" href="regcache_8h.html#af900cc04e1a55ea5ae1edc80570f91f7a0155a2fd1e7e3b53cf1d75cf675d2ea2">REG_VALID</a>)
<a name="l09678"></a>09678         <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (buf, reg_buf + offset, 4);
<a name="l09679"></a>09679       <span class="keywordflow">return</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l09680"></a>09680     }
<a name="l09681"></a>09681 }
<a name="l09682"></a>09682 
<a name="l09683"></a>09683 <span class="comment">/* Store the contents of BUF to a NEON quad register, by writing to</span>
<a name="l09684"></a>09684 <span class="comment">   two double registers.  This is used to implement the quad pseudo</span>
<a name="l09685"></a>09685 <span class="comment">   registers, and for argument passing in case the quad registers are</span>
<a name="l09686"></a>09686 <span class="comment">   missing; vectors are passed in quad registers when using the VFP</span>
<a name="l09687"></a>09687 <span class="comment">   ABI, even if a NEON unit is not present.  REGNUM is the index</span>
<a name="l09688"></a>09688 <span class="comment">   of the quad register, in [0, 15].  */</span>
<a name="l09689"></a>09689 
<a name="l09690"></a>09690 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09691"></a>09691 arm_neon_quad_write (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regcache,
<a name="l09692"></a>09692                      <span class="keywordtype">int</span> regnum, <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf)
<a name="l09693"></a>09693 {
<a name="l09694"></a>09694   <span class="keywordtype">char</span> name_buf[4];
<a name="l09695"></a>09695   <span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, double_regnum;
<a name="l09696"></a>09696 
<a name="l09697"></a>09697   <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;d%d&quot;</span>, regnum &lt;&lt; 1);
<a name="l09698"></a>09698   double_regnum = <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l09699"></a>09699                                                strlen (name_buf));
<a name="l09700"></a>09700 
<a name="l09701"></a>09701   <span class="comment">/* d0 is always the least significant half of q0.  */</span>
<a name="l09702"></a>09702   <span class="keywordflow">if</span> (<a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch) == BFD_ENDIAN_BIG)
<a name="l09703"></a>09703     offset = 8;
<a name="l09704"></a>09704   <span class="keywordflow">else</span>
<a name="l09705"></a>09705     offset = 0;
<a name="l09706"></a>09706 
<a name="l09707"></a>09707   <a class="code" href="regcache_8c.html#a1102769bb633fd84087614a3fc5c6e20">regcache_raw_write</a> (regcache, double_regnum, buf + offset);
<a name="l09708"></a>09708   offset = 8 - <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>;
<a name="l09709"></a>09709   <a class="code" href="regcache_8c.html#a1102769bb633fd84087614a3fc5c6e20">regcache_raw_write</a> (regcache, double_regnum + 1, buf + offset);
<a name="l09710"></a>09710 }
<a name="l09711"></a>09711 
<a name="l09712"></a>09712 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09713"></a>09713 arm_pseudo_write (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regcache,
<a name="l09714"></a>09714                   <span class="keywordtype">int</span> regnum, <span class="keyword">const</span> <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf)
<a name="l09715"></a>09715 {
<a name="l09716"></a>09716   <span class="keyword">const</span> <span class="keywordtype">int</span> num_regs = <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (gdbarch);
<a name="l09717"></a>09717   <span class="keywordtype">char</span> name_buf[4];
<a name="l09718"></a>09718   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> reg_buf[8];
<a name="l09719"></a>09719   <span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, double_regnum;
<a name="l09720"></a>09720 
<a name="l09721"></a>09721   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (regnum &gt;= num_regs);
<a name="l09722"></a>09722   regnum -= num_regs;
<a name="l09723"></a>09723 
<a name="l09724"></a>09724   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_neon_pseudos &amp;&amp; regnum &gt;= 32 &amp;&amp; regnum &lt; 48)
<a name="l09725"></a>09725     <span class="comment">/* Quad-precision register.  */</span>
<a name="l09726"></a>09726     arm_neon_quad_write (gdbarch, regcache, regnum - 32, buf);
<a name="l09727"></a>09727   <span class="keywordflow">else</span>
<a name="l09728"></a>09728     {
<a name="l09729"></a>09729       <span class="comment">/* Single-precision register.  */</span>
<a name="l09730"></a>09730       <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (regnum &lt; 32);
<a name="l09731"></a>09731 
<a name="l09732"></a>09732       <span class="comment">/* s0 is always the least significant half of d0.  */</span>
<a name="l09733"></a>09733       <span class="keywordflow">if</span> (<a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch) == BFD_ENDIAN_BIG)
<a name="l09734"></a>09734         offset = (regnum &amp; 1) ? 0 : 4;
<a name="l09735"></a>09735       <span class="keywordflow">else</span>
<a name="l09736"></a>09736         offset = (regnum &amp; 1) ? 4 : 0;
<a name="l09737"></a>09737 
<a name="l09738"></a>09738       <a class="code" href="common-utils_8c.html#ad9940337ec98983dae9951c947879fc8">xsnprintf</a> (name_buf, <span class="keyword">sizeof</span> (name_buf), <span class="stringliteral">&quot;d%d&quot;</span>, regnum &gt;&gt; 1);
<a name="l09739"></a>09739       double_regnum = <a class="code" href="user-regs_8c.html#a73129d16744501cecc45fb94c573c277">user_reg_map_name_to_regnum</a> (gdbarch, name_buf,
<a name="l09740"></a>09740                                                    strlen (name_buf));
<a name="l09741"></a>09741 
<a name="l09742"></a>09742       <a class="code" href="regcache_8c.html#a995b366cfa6f89eaa36c6e88227f3462">regcache_raw_read</a> (regcache, double_regnum, reg_buf);
<a name="l09743"></a>09743       <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (reg_buf + offset, buf, 4);
<a name="l09744"></a>09744       <a class="code" href="regcache_8c.html#a1102769bb633fd84087614a3fc5c6e20">regcache_raw_write</a> (regcache, double_regnum, reg_buf);
<a name="l09745"></a>09745     }
<a name="l09746"></a>09746 }
<a name="l09747"></a>09747 
<a name="l09748"></a>09748 <span class="keyword">static</span> <span class="keyword">struct </span>value *
<a name="l09749"></a>09749 value_of_arm_user_reg (<span class="keyword">struct</span> frame_info *frame, <span class="keyword">const</span> <span class="keywordtype">void</span> *baton)
<a name="l09750"></a>09750 {
<a name="l09751"></a>09751   <span class="keyword">const</span> <span class="keywordtype">int</span> *reg_p = baton;
<a name="l09752"></a>09752   <span class="keywordflow">return</span> <a class="code" href="findvar_8c.html#a4ed0b2d0013e393d2391ff10de16ab52">value_of_register</a> (*reg_p, frame);
<a name="l09753"></a>09753 }
<a name="l09754"></a>09754 
<a name="l09755"></a>09755 <span class="keyword">static</span> <span class="keyword">enum</span> <a class="code" href="defs_8h.html#a9cd05255f6826ff913d539652b5e624f">gdb_osabi</a>
<a name="l09756"></a>09756 arm_elf_osabi_sniffer (bfd *abfd)
<a name="l09757"></a>09757 {
<a name="l09758"></a>09758   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> elfosabi;
<a name="l09759"></a>09759   <span class="keyword">enum</span> <a class="code" href="defs_8h.html#a9cd05255f6826ff913d539652b5e624f">gdb_osabi</a> osabi = <a class="code" href="defs_8h.html#a9cd05255f6826ff913d539652b5e624fad5a2527db28cba3a012b7db9fa1a29f3">GDB_OSABI_UNKNOWN</a>;
<a name="l09760"></a>09760 
<a name="l09761"></a>09761   elfosabi = elf_elfheader (abfd)-&gt;e_ident[EI_OSABI];
<a name="l09762"></a>09762 
<a name="l09763"></a>09763   <span class="keywordflow">if</span> (elfosabi == ELFOSABI_ARM)
<a name="l09764"></a>09764     <span class="comment">/* GNU tools use this value.  Check note sections in this case,</span>
<a name="l09765"></a>09765 <span class="comment">       as well.  */</span>
<a name="l09766"></a>09766     bfd_map_over_sections (abfd,
<a name="l09767"></a>09767                            <a class="code" href="osabi_8c.html#a82345993025c89fb424e194d285d6f12">generic_elf_osabi_sniff_abi_tag_sections</a>, 
<a name="l09768"></a>09768                            &amp;osabi);
<a name="l09769"></a>09769 
<a name="l09770"></a>09770   <span class="comment">/* Anything else will be handled by the generic ELF sniffer.  */</span>
<a name="l09771"></a>09771   <span class="keywordflow">return</span> osabi;
<a name="l09772"></a>09772 }
<a name="l09773"></a>09773 
<a name="l09774"></a>09774 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l09775"></a>09775 arm_register_reggroup_p (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keywordtype">int</span> regnum,
<a name="l09776"></a>09776                           <span class="keyword">struct</span> reggroup *group)
<a name="l09777"></a>09777 {
<a name="l09778"></a>09778   <span class="comment">/* FPS register&#39;s type is INT, but belongs to float_reggroup.  Beside</span>
<a name="l09779"></a>09779 <span class="comment">     this, FPS register belongs to save_regroup, restore_reggroup, and</span>
<a name="l09780"></a>09780 <span class="comment">     all_reggroup, of course.  */</span>
<a name="l09781"></a>09781   <span class="keywordflow">if</span> (regnum == ARM_FPS_REGNUM)
<a name="l09782"></a>09782     <span class="keywordflow">return</span> (group == <a class="code" href="reggroups_8c.html#ad0b48edad91dabaa07f672908185a7d4">float_reggroup</a>
<a name="l09783"></a>09783             || group == <a class="code" href="reggroups_8c.html#a9be54927c9d0393a70b8a3f0bc740de3">save_reggroup</a>
<a name="l09784"></a>09784             || group == <a class="code" href="reggroups_8c.html#a627d3b74a917560e7d81d93c472e915c">restore_reggroup</a>
<a name="l09785"></a>09785             || group == <a class="code" href="reggroups_8c.html#a1c7760844f4c40a5fb70e84f76f39676">all_reggroup</a>);
<a name="l09786"></a>09786   <span class="keywordflow">else</span>
<a name="l09787"></a>09787     <span class="keywordflow">return</span> <a class="code" href="reggroups_8c.html#af8dd83e11930382e46910f10da113e94">default_register_reggroup_p</a> (gdbarch, regnum, group);
<a name="l09788"></a>09788 }
<a name="l09789"></a>09789 
<a name="l09790"></a>09790 
<a name="l09791"></a>09791 <span class="comment">/* For backward-compatibility we allow two &#39;g&#39; packet lengths with</span>
<a name="l09792"></a>09792 <span class="comment">   the remote protocol depending on whether FPA registers are</span>
<a name="l09793"></a>09793 <span class="comment">   supplied.  M-profile targets do not have FPA registers, but some</span>
<a name="l09794"></a>09794 <span class="comment">   stubs already exist in the wild which use a &#39;g&#39; packet which</span>
<a name="l09795"></a>09795 <span class="comment">   supplies them albeit with dummy values.  The packet format which</span>
<a name="l09796"></a>09796 <span class="comment">   includes FPA registers should be considered deprecated for</span>
<a name="l09797"></a>09797 <span class="comment">   M-profile targets.  */</span>
<a name="l09798"></a>09798 
<a name="l09799"></a>09799 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l09800"></a>09800 arm_register_g_packet_guesses (<span class="keyword">struct</span> gdbarch *gdbarch)
<a name="l09801"></a>09801 {
<a name="l09802"></a>09802   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;is_m)
<a name="l09803"></a>09803     {
<a name="l09804"></a>09804       <span class="comment">/* If we know from the executable this is an M-profile target,</span>
<a name="l09805"></a>09805 <span class="comment">         cater for remote targets whose register set layout is the</span>
<a name="l09806"></a>09806 <span class="comment">         same as the FPA layout.  */</span>
<a name="l09807"></a>09807       <a class="code" href="remote_8c.html#abfcdde1315c9ce31011196d8497c6a79">register_remote_g_packet_guess</a> (gdbarch,
<a name="l09808"></a>09808                                       <span class="comment">/* r0-r12,sp,lr,pc; f0-f7; fps,xpsr */</span>
<a name="l09809"></a>09809                                       (16 * <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>)
<a name="l09810"></a>09810                                       + (8 * <a class="code" href="arm-tdep_8h.html#a532d90c962634229443833678c8a54c3">FP_REGISTER_SIZE</a>)
<a name="l09811"></a>09811                                       + (2 * <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>),
<a name="l09812"></a>09812                                       <a class="code" href="arm-with-m-fpa-layout_8c.html#aff6734cebed94595896d4ab791241462">tdesc_arm_with_m_fpa_layout</a>);
<a name="l09813"></a>09813 
<a name="l09814"></a>09814       <span class="comment">/* The regular M-profile layout.  */</span>
<a name="l09815"></a>09815       <a class="code" href="remote_8c.html#abfcdde1315c9ce31011196d8497c6a79">register_remote_g_packet_guess</a> (gdbarch,
<a name="l09816"></a>09816                                       <span class="comment">/* r0-r12,sp,lr,pc; xpsr */</span>
<a name="l09817"></a>09817                                       (16 * <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>)
<a name="l09818"></a>09818                                       + <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>,
<a name="l09819"></a>09819                                       <a class="code" href="arm-tdep_8h.html#aa3c30019ce37e7935226994013caa383">tdesc_arm_with_m</a>);
<a name="l09820"></a>09820 
<a name="l09821"></a>09821       <span class="comment">/* M-profile plus M4F VFP.  */</span>
<a name="l09822"></a>09822       <a class="code" href="remote_8c.html#abfcdde1315c9ce31011196d8497c6a79">register_remote_g_packet_guess</a> (gdbarch,
<a name="l09823"></a>09823                                       <span class="comment">/* r0-r12,sp,lr,pc; d0-d15; fpscr,xpsr */</span>
<a name="l09824"></a>09824                                       (16 * <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>)
<a name="l09825"></a>09825                                       + (16 * <a class="code" href="arm-tdep_8h.html#af185b2c1bd2bf3745b9e2869f7d797fe">VFP_REGISTER_SIZE</a>)
<a name="l09826"></a>09826                                       + (2 * <a class="code" href="arm-tdep_8h.html#af8951908fefcd1695cfc95be61c50806">INT_REGISTER_SIZE</a>),
<a name="l09827"></a>09827                                       <a class="code" href="arm-with-m-vfp-d16_8c.html#a9f47d2c8966a4224529151508f6ee7fa">tdesc_arm_with_m_vfp_d16</a>);
<a name="l09828"></a>09828     }
<a name="l09829"></a>09829 
<a name="l09830"></a>09830   <span class="comment">/* Otherwise we don&#39;t have a useful guess.  */</span>
<a name="l09831"></a>09831 }
<a name="l09832"></a>09832 
<a name="l09833"></a>09833 
<a name="l09834"></a>09834 <span class="comment">/* Initialize the current architecture based on INFO.  If possible,</span>
<a name="l09835"></a>09835 <span class="comment">   re-use an architecture from ARCHES, which is a list of</span>
<a name="l09836"></a>09836 <span class="comment">   architectures already created during this debugging session.</span>
<a name="l09837"></a>09837 <span class="comment"></span>
<a name="l09838"></a>09838 <span class="comment">   Called e.g. at program startup, when reading a core file, and when</span>
<a name="l09839"></a>09839 <span class="comment">   reading a binary file.  */</span>
<a name="l09840"></a>09840 
<a name="l09841"></a>09841 <span class="keyword">static</span> <span class="keyword">struct </span>gdbarch *
<a name="l09842"></a>09842 arm_gdbarch_init (<span class="keyword">struct</span> <a class="code" href="structgdbarch__info.html">gdbarch_info</a> info, <span class="keyword">struct</span> <a class="code" href="structgdbarch__list.html">gdbarch_list</a> *arches)
<a name="l09843"></a>09843 {
<a name="l09844"></a>09844   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep;
<a name="l09845"></a>09845   <span class="keyword">struct </span>gdbarch *gdbarch;
<a name="l09846"></a>09846   <span class="keyword">struct </span><a class="code" href="structgdbarch__list.html">gdbarch_list</a> *best_arch;
<a name="l09847"></a>09847   <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29c">arm_abi_kind</a> arm_abi = arm_abi_global;
<a name="l09848"></a>09848   <span class="keyword">enum</span> <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7e">arm_float_model</a> fp_model = arm_fp_model;
<a name="l09849"></a>09849   <span class="keyword">struct </span>tdesc_arch_data *tdesc_data = NULL;
<a name="l09850"></a>09850   <span class="keywordtype">int</span> i, is_m = 0;
<a name="l09851"></a>09851   <span class="keywordtype">int</span> have_vfp_registers = 0, have_vfp_pseudos = 0, have_neon_pseudos = 0;
<a name="l09852"></a>09852   <span class="keywordtype">int</span> have_neon = 0;
<a name="l09853"></a>09853   <span class="keywordtype">int</span> have_fpa_registers = 1;
<a name="l09854"></a>09854   <span class="keyword">const</span> <span class="keyword">struct </span>target_desc *tdesc = info.<a class="code" href="structgdbarch__info.html#ac92a2218499c8147be64826e303d688e">target_desc</a>;
<a name="l09855"></a>09855 
<a name="l09856"></a>09856   <span class="comment">/* If we have an object to base this architecture on, try to determine</span>
<a name="l09857"></a>09857 <span class="comment">     its ABI.  */</span>
<a name="l09858"></a>09858 
<a name="l09859"></a>09859   <span class="keywordflow">if</span> (arm_abi == <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29caf454f26f905a90207985b78fe87c7c52">ARM_ABI_AUTO</a> &amp;&amp; info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a> != NULL)
<a name="l09860"></a>09860     {
<a name="l09861"></a>09861       <span class="keywordtype">int</span> ei_osabi, e_flags;
<a name="l09862"></a>09862 
<a name="l09863"></a>09863       <span class="keywordflow">switch</span> (bfd_get_flavour (info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a>))
<a name="l09864"></a>09864         {
<a name="l09865"></a>09865         <span class="keywordflow">case</span> bfd_target_aout_flavour:
<a name="l09866"></a>09866           <span class="comment">/* Assume it&#39;s an old APCS-style ABI.  */</span>
<a name="l09867"></a>09867           arm_abi = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>;
<a name="l09868"></a>09868           <span class="keywordflow">break</span>;
<a name="l09869"></a>09869 
<a name="l09870"></a>09870         <span class="keywordflow">case</span> bfd_target_coff_flavour:
<a name="l09871"></a>09871           <span class="comment">/* Assume it&#39;s an old APCS-style ABI.  */</span>
<a name="l09872"></a>09872           <span class="comment">/* XXX WinCE?  */</span>
<a name="l09873"></a>09873           arm_abi = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>;
<a name="l09874"></a>09874           <span class="keywordflow">break</span>;
<a name="l09875"></a>09875 
<a name="l09876"></a>09876         <span class="keywordflow">case</span> bfd_target_elf_flavour:
<a name="l09877"></a>09877           ei_osabi = elf_elfheader (info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a>)-&gt;e_ident[EI_OSABI];
<a name="l09878"></a>09878           e_flags = elf_elfheader (info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a>)-&gt;e_flags;
<a name="l09879"></a>09879 
<a name="l09880"></a>09880           <span class="keywordflow">if</span> (ei_osabi == ELFOSABI_ARM)
<a name="l09881"></a>09881             {
<a name="l09882"></a>09882               <span class="comment">/* GNU tools used to use this value, but do not for EABI</span>
<a name="l09883"></a>09883 <span class="comment">                 objects.  There&#39;s nowhere to tag an EABI version</span>
<a name="l09884"></a>09884 <span class="comment">                 anyway, so assume APCS.  */</span>
<a name="l09885"></a>09885               arm_abi = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>;
<a name="l09886"></a>09886             }
<a name="l09887"></a>09887           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ei_osabi == ELFOSABI_NONE)
<a name="l09888"></a>09888             {
<a name="l09889"></a>09889               <span class="keywordtype">int</span> eabi_ver = EF_ARM_EABI_VERSION (e_flags);
<a name="l09890"></a>09890               <span class="keywordtype">int</span> attr_arch, attr_profile;
<a name="l09891"></a>09891 
<a name="l09892"></a>09892               <span class="keywordflow">switch</span> (eabi_ver)
<a name="l09893"></a>09893                 {
<a name="l09894"></a>09894                 <span class="keywordflow">case</span> EF_ARM_EABI_UNKNOWN:
<a name="l09895"></a>09895                   <span class="comment">/* Assume GNU tools.  */</span>
<a name="l09896"></a>09896                   arm_abi = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>;
<a name="l09897"></a>09897                   <span class="keywordflow">break</span>;
<a name="l09898"></a>09898 
<a name="l09899"></a>09899                 <span class="keywordflow">case</span> EF_ARM_EABI_VER4:
<a name="l09900"></a>09900                 <span class="keywordflow">case</span> EF_ARM_EABI_VER5:
<a name="l09901"></a>09901                   arm_abi = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca3eda474c622aa5a9947544ca5f49f234">ARM_ABI_AAPCS</a>;
<a name="l09902"></a>09902                   <span class="comment">/* EABI binaries default to VFP float ordering.</span>
<a name="l09903"></a>09903 <span class="comment">                     They may also contain build attributes that can</span>
<a name="l09904"></a>09904 <span class="comment">                     be used to identify if the VFP argument-passing</span>
<a name="l09905"></a>09905 <span class="comment">                     ABI is in use.  */</span>
<a name="l09906"></a>09906                   <span class="keywordflow">if</span> (fp_model == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea15c02589ecdd678d73fc153c80b02921">ARM_FLOAT_AUTO</a>)
<a name="l09907"></a>09907                     {
<a name="l09908"></a>09908 <span class="preprocessor">#ifdef HAVE_ELF</span>
<a name="l09909"></a>09909 <span class="preprocessor"></span>                      <span class="keywordflow">switch</span> (bfd_elf_get_obj_attr_int (info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a>,
<a name="l09910"></a>09910                                                         OBJ_ATTR_PROC,
<a name="l09911"></a>09911                                                         Tag_ABI_VFP_args))
<a name="l09912"></a>09912                         {
<a name="l09913"></a>09913                         <span class="keywordflow">case</span> 0:
<a name="l09914"></a>09914                           <span class="comment">/* &quot;The user intended FP parameter/result</span>
<a name="l09915"></a>09915 <span class="comment">                             passing to conform to AAPCS, base</span>
<a name="l09916"></a>09916 <span class="comment">                             variant&quot;.  */</span>
<a name="l09917"></a>09917                           fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea670a186c50a9a22ff0293a8a838d241f">ARM_FLOAT_SOFT_VFP</a>;
<a name="l09918"></a>09918                           <span class="keywordflow">break</span>;
<a name="l09919"></a>09919                         <span class="keywordflow">case</span> 1:
<a name="l09920"></a>09920                           <span class="comment">/* &quot;The user intended FP parameter/result</span>
<a name="l09921"></a>09921 <span class="comment">                             passing to conform to AAPCS, VFP</span>
<a name="l09922"></a>09922 <span class="comment">                             variant&quot;.  */</span>
<a name="l09923"></a>09923                           fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7eac8ae5ae1622bd2002287a653d3e2e631">ARM_FLOAT_VFP</a>;
<a name="l09924"></a>09924                           <span class="keywordflow">break</span>;
<a name="l09925"></a>09925                         <span class="keywordflow">case</span> 2:
<a name="l09926"></a>09926                           <span class="comment">/* &quot;The user intended FP parameter/result</span>
<a name="l09927"></a>09927 <span class="comment">                             passing to conform to tool chain-specific</span>
<a name="l09928"></a>09928 <span class="comment">                             conventions&quot; - we don&#39;t know any such</span>
<a name="l09929"></a>09929 <span class="comment">                             conventions, so leave it as &quot;auto&quot;.  */</span>
<a name="l09930"></a>09930                           <span class="keywordflow">break</span>;
<a name="l09931"></a>09931                         <span class="keywordflow">default</span>:
<a name="l09932"></a>09932                           <span class="comment">/* Attribute value not mentioned in the</span>
<a name="l09933"></a>09933 <span class="comment">                             October 2008 ABI, so leave it as</span>
<a name="l09934"></a>09934 <span class="comment">                             &quot;auto&quot;.  */</span>
<a name="l09935"></a>09935                           <span class="keywordflow">break</span>;
<a name="l09936"></a>09936                         }
<a name="l09937"></a>09937 <span class="preprocessor">#else</span>
<a name="l09938"></a>09938 <span class="preprocessor"></span>                      fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea670a186c50a9a22ff0293a8a838d241f">ARM_FLOAT_SOFT_VFP</a>;
<a name="l09939"></a>09939 <span class="preprocessor">#endif</span>
<a name="l09940"></a>09940 <span class="preprocessor"></span>                    }
<a name="l09941"></a>09941                   <span class="keywordflow">break</span>;
<a name="l09942"></a>09942 
<a name="l09943"></a>09943                 <span class="keywordflow">default</span>:
<a name="l09944"></a>09944                   <span class="comment">/* Leave it as &quot;auto&quot;.  */</span>
<a name="l09945"></a>09945                   <a class="code" href="utils_8c.html#a5fc201a4181499a6b4057a6caa15b5e2">warning</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;unknown ARM EABI version 0x%x&quot;</span>), eabi_ver);
<a name="l09946"></a>09946                   <span class="keywordflow">break</span>;
<a name="l09947"></a>09947                 }
<a name="l09948"></a>09948 
<a name="l09949"></a>09949 <span class="preprocessor">#ifdef HAVE_ELF</span>
<a name="l09950"></a>09950 <span class="preprocessor"></span>              <span class="comment">/* Detect M-profile programs.  This only works if the</span>
<a name="l09951"></a>09951 <span class="comment">                 executable file includes build attributes; GCC does</span>
<a name="l09952"></a>09952 <span class="comment">                 copy them to the executable, but e.g. RealView does</span>
<a name="l09953"></a>09953 <span class="comment">                 not.  */</span>
<a name="l09954"></a>09954               attr_arch = bfd_elf_get_obj_attr_int (info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a>, OBJ_ATTR_PROC,
<a name="l09955"></a>09955                                                     Tag_CPU_arch);
<a name="l09956"></a>09956               attr_profile = bfd_elf_get_obj_attr_int (info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a>,
<a name="l09957"></a>09957                                                        OBJ_ATTR_PROC,
<a name="l09958"></a>09958                                                        Tag_CPU_arch_profile);
<a name="l09959"></a>09959               <span class="comment">/* GCC specifies the profile for v6-M; RealView only</span>
<a name="l09960"></a>09960 <span class="comment">                 specifies the profile for architectures starting with</span>
<a name="l09961"></a>09961 <span class="comment">                 V7 (as opposed to architectures with a tag</span>
<a name="l09962"></a>09962 <span class="comment">                 numerically greater than TAG_CPU_ARCH_V7).  */</span>
<a name="l09963"></a>09963               <span class="keywordflow">if</span> (!<a class="code" href="target-descriptions_8c.html#a54a8994f193cc0a0cf6dbb6d771becf2">tdesc_has_registers</a> (tdesc)
<a name="l09964"></a>09964                   &amp;&amp; (attr_arch == TAG_CPU_ARCH_V6_M
<a name="l09965"></a>09965                       || attr_arch == TAG_CPU_ARCH_V6S_M
<a name="l09966"></a>09966                       || attr_profile == <span class="charliteral">&#39;M&#39;</span>))
<a name="l09967"></a>09967                 is_m = 1;
<a name="l09968"></a>09968 <span class="preprocessor">#endif</span>
<a name="l09969"></a>09969 <span class="preprocessor"></span>            }
<a name="l09970"></a>09970 
<a name="l09971"></a>09971           <span class="keywordflow">if</span> (fp_model == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea15c02589ecdd678d73fc153c80b02921">ARM_FLOAT_AUTO</a>)
<a name="l09972"></a>09972             {
<a name="l09973"></a>09973               <span class="keywordtype">int</span> e_flags = elf_elfheader (info.<a class="code" href="structgdbarch__info.html#a3c4162054156176568f3b6aab88c2d58">abfd</a>)-&gt;e_flags;
<a name="l09974"></a>09974 
<a name="l09975"></a>09975               <span class="keywordflow">switch</span> (e_flags &amp; (EF_ARM_SOFT_FLOAT | EF_ARM_VFP_FLOAT))
<a name="l09976"></a>09976                 {
<a name="l09977"></a>09977                 <span class="keywordflow">case</span> 0:
<a name="l09978"></a>09978                   <span class="comment">/* Leave it as &quot;auto&quot;.  Strictly speaking this case</span>
<a name="l09979"></a>09979 <span class="comment">                     means FPA, but almost nobody uses that now, and</span>
<a name="l09980"></a>09980 <span class="comment">                     many toolchains fail to set the appropriate bits</span>
<a name="l09981"></a>09981 <span class="comment">                     for the floating-point model they use.  */</span>
<a name="l09982"></a>09982                   <span class="keywordflow">break</span>;
<a name="l09983"></a>09983                 <span class="keywordflow">case</span> EF_ARM_SOFT_FLOAT:
<a name="l09984"></a>09984                   fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea7aab390baa024917e0e5ec390d02ba43">ARM_FLOAT_SOFT_FPA</a>;
<a name="l09985"></a>09985                   <span class="keywordflow">break</span>;
<a name="l09986"></a>09986                 <span class="keywordflow">case</span> EF_ARM_VFP_FLOAT:
<a name="l09987"></a>09987                   fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7eac8ae5ae1622bd2002287a653d3e2e631">ARM_FLOAT_VFP</a>;
<a name="l09988"></a>09988                   <span class="keywordflow">break</span>;
<a name="l09989"></a>09989                 <span class="keywordflow">case</span> EF_ARM_SOFT_FLOAT | EF_ARM_VFP_FLOAT:
<a name="l09990"></a>09990                   fp_model = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea670a186c50a9a22ff0293a8a838d241f">ARM_FLOAT_SOFT_VFP</a>;
<a name="l09991"></a>09991                   <span class="keywordflow">break</span>;
<a name="l09992"></a>09992                 }
<a name="l09993"></a>09993             }
<a name="l09994"></a>09994 
<a name="l09995"></a>09995           <span class="keywordflow">if</span> (e_flags &amp; EF_ARM_BE8)
<a name="l09996"></a>09996             info.<a class="code" href="structgdbarch__info.html#a1b42abb6e8a40731f263aa295afddfef">byte_order_for_code</a> = BFD_ENDIAN_LITTLE;
<a name="l09997"></a>09997 
<a name="l09998"></a>09998           <span class="keywordflow">break</span>;
<a name="l09999"></a>09999 
<a name="l10000"></a>10000         <span class="keywordflow">default</span>:
<a name="l10001"></a>10001           <span class="comment">/* Leave it as &quot;auto&quot;.  */</span>
<a name="l10002"></a>10002           <span class="keywordflow">break</span>;
<a name="l10003"></a>10003         }
<a name="l10004"></a>10004     }
<a name="l10005"></a>10005 
<a name="l10006"></a>10006   <span class="comment">/* Check any target description for validity.  */</span>
<a name="l10007"></a>10007   <span class="keywordflow">if</span> (<a class="code" href="target-descriptions_8c.html#a54a8994f193cc0a0cf6dbb6d771becf2">tdesc_has_registers</a> (tdesc))
<a name="l10008"></a>10008     {
<a name="l10009"></a>10009       <span class="comment">/* For most registers we require GDB&#39;s default names; but also allow</span>
<a name="l10010"></a>10010 <span class="comment">         the numeric names for sp / lr / pc, as a convenience.  */</span>
<a name="l10011"></a>10011       <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> arm_sp_names[] = { <span class="stringliteral">&quot;r13&quot;</span>, <span class="stringliteral">&quot;sp&quot;</span>, NULL };
<a name="l10012"></a>10012       <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> arm_lr_names[] = { <span class="stringliteral">&quot;r14&quot;</span>, <span class="stringliteral">&quot;lr&quot;</span>, NULL };
<a name="l10013"></a>10013       <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> arm_pc_names[] = { <span class="stringliteral">&quot;r15&quot;</span>, <span class="stringliteral">&quot;pc&quot;</span>, NULL };
<a name="l10014"></a>10014 
<a name="l10015"></a>10015       <span class="keyword">const</span> <span class="keyword">struct </span>tdesc_feature *feature;
<a name="l10016"></a>10016       <span class="keywordtype">int</span> valid_p;
<a name="l10017"></a>10017 
<a name="l10018"></a>10018       feature = <a class="code" href="target-descriptions_8c.html#abc4d5a3eeb4bfc94bd14ac763516e938">tdesc_find_feature</a> (tdesc,
<a name="l10019"></a>10019                                     <span class="stringliteral">&quot;org.gnu.gdb.arm.core&quot;</span>);
<a name="l10020"></a>10020       <span class="keywordflow">if</span> (feature == NULL)
<a name="l10021"></a>10021         {
<a name="l10022"></a>10022           feature = <a class="code" href="target-descriptions_8c.html#abc4d5a3eeb4bfc94bd14ac763516e938">tdesc_find_feature</a> (tdesc,
<a name="l10023"></a>10023                                         <span class="stringliteral">&quot;org.gnu.gdb.arm.m-profile&quot;</span>);
<a name="l10024"></a>10024           <span class="keywordflow">if</span> (feature == NULL)
<a name="l10025"></a>10025             <span class="keywordflow">return</span> NULL;
<a name="l10026"></a>10026           <span class="keywordflow">else</span>
<a name="l10027"></a>10027             is_m = 1;
<a name="l10028"></a>10028         }
<a name="l10029"></a>10029 
<a name="l10030"></a>10030       tdesc_data = <a class="code" href="target-descriptions_8c.html#ae51f8476cf65c9be4b3ed6a83aff1671">tdesc_data_alloc</a> ();
<a name="l10031"></a>10031 
<a name="l10032"></a>10032       valid_p = 1;
<a name="l10033"></a>10033       <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>; i++)
<a name="l10034"></a>10034         valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data, i,
<a name="l10035"></a>10035                                             arm_register_names[i]);
<a name="l10036"></a>10036       valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a7f849089001126c4698f3aa8789621e8">tdesc_numbered_register_choices</a> (feature, tdesc_data,
<a name="l10037"></a>10037                                                   ARM_SP_REGNUM,
<a name="l10038"></a>10038                                                   arm_sp_names);
<a name="l10039"></a>10039       valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a7f849089001126c4698f3aa8789621e8">tdesc_numbered_register_choices</a> (feature, tdesc_data,
<a name="l10040"></a>10040                                                   <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>,
<a name="l10041"></a>10041                                                   arm_lr_names);
<a name="l10042"></a>10042       valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a7f849089001126c4698f3aa8789621e8">tdesc_numbered_register_choices</a> (feature, tdesc_data,
<a name="l10043"></a>10043                                                   <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>,
<a name="l10044"></a>10044                                                   arm_pc_names);
<a name="l10045"></a>10045       <span class="keywordflow">if</span> (is_m)
<a name="l10046"></a>10046         valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data,
<a name="l10047"></a>10047                                             <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, <span class="stringliteral">&quot;xpsr&quot;</span>);
<a name="l10048"></a>10048       <span class="keywordflow">else</span>
<a name="l10049"></a>10049         valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data,
<a name="l10050"></a>10050                                             <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, <span class="stringliteral">&quot;cpsr&quot;</span>);
<a name="l10051"></a>10051 
<a name="l10052"></a>10052       <span class="keywordflow">if</span> (!valid_p)
<a name="l10053"></a>10053         {
<a name="l10054"></a>10054           <a class="code" href="target-descriptions_8c.html#a873586b621fb2a8ab911f5506cfd9bc7">tdesc_data_cleanup</a> (tdesc_data);
<a name="l10055"></a>10055           <span class="keywordflow">return</span> NULL;
<a name="l10056"></a>10056         }
<a name="l10057"></a>10057 
<a name="l10058"></a>10058       feature = <a class="code" href="target-descriptions_8c.html#abc4d5a3eeb4bfc94bd14ac763516e938">tdesc_find_feature</a> (tdesc,
<a name="l10059"></a>10059                                     <span class="stringliteral">&quot;org.gnu.gdb.arm.fpa&quot;</span>);
<a name="l10060"></a>10060       <span class="keywordflow">if</span> (feature != NULL)
<a name="l10061"></a>10061         {
<a name="l10062"></a>10062           valid_p = 1;
<a name="l10063"></a>10063           <span class="keywordflow">for</span> (i = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a922ac632f7e25706b6a67b32a8ea966f">ARM_F0_REGNUM</a>; i &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39aefb13a782da52622fafa8f2a0385763f">ARM_FPS_REGNUM</a>; i++)
<a name="l10064"></a>10064             valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data, i,
<a name="l10065"></a>10065                                                 arm_register_names[i]);
<a name="l10066"></a>10066           <span class="keywordflow">if</span> (!valid_p)
<a name="l10067"></a>10067             {
<a name="l10068"></a>10068               <a class="code" href="target-descriptions_8c.html#a873586b621fb2a8ab911f5506cfd9bc7">tdesc_data_cleanup</a> (tdesc_data);
<a name="l10069"></a>10069               <span class="keywordflow">return</span> NULL;
<a name="l10070"></a>10070             }
<a name="l10071"></a>10071         }
<a name="l10072"></a>10072       <span class="keywordflow">else</span>
<a name="l10073"></a>10073         have_fpa_registers = 0;
<a name="l10074"></a>10074 
<a name="l10075"></a>10075       feature = <a class="code" href="target-descriptions_8c.html#abc4d5a3eeb4bfc94bd14ac763516e938">tdesc_find_feature</a> (tdesc,
<a name="l10076"></a>10076                                     <span class="stringliteral">&quot;org.gnu.gdb.xscale.iwmmxt&quot;</span>);
<a name="l10077"></a>10077       <span class="keywordflow">if</span> (feature != NULL)
<a name="l10078"></a>10078         {
<a name="l10079"></a>10079           <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> iwmmxt_names[] = {
<a name="l10080"></a>10080             <span class="stringliteral">&quot;wR0&quot;</span>, <span class="stringliteral">&quot;wR1&quot;</span>, <span class="stringliteral">&quot;wR2&quot;</span>, <span class="stringliteral">&quot;wR3&quot;</span>, <span class="stringliteral">&quot;wR4&quot;</span>, <span class="stringliteral">&quot;wR5&quot;</span>, <span class="stringliteral">&quot;wR6&quot;</span>, <span class="stringliteral">&quot;wR7&quot;</span>,
<a name="l10081"></a>10081             <span class="stringliteral">&quot;wR8&quot;</span>, <span class="stringliteral">&quot;wR9&quot;</span>, <span class="stringliteral">&quot;wR10&quot;</span>, <span class="stringliteral">&quot;wR11&quot;</span>, <span class="stringliteral">&quot;wR12&quot;</span>, <span class="stringliteral">&quot;wR13&quot;</span>, <span class="stringliteral">&quot;wR14&quot;</span>, <span class="stringliteral">&quot;wR15&quot;</span>,
<a name="l10082"></a>10082             <span class="stringliteral">&quot;wCID&quot;</span>, <span class="stringliteral">&quot;wCon&quot;</span>, <span class="stringliteral">&quot;wCSSF&quot;</span>, <span class="stringliteral">&quot;wCASF&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l10083"></a>10083             <span class="stringliteral">&quot;wCGR0&quot;</span>, <span class="stringliteral">&quot;wCGR1&quot;</span>, <span class="stringliteral">&quot;wCGR2&quot;</span>, <span class="stringliteral">&quot;wCGR3&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,
<a name="l10084"></a>10084           };
<a name="l10085"></a>10085 
<a name="l10086"></a>10086           valid_p = 1;
<a name="l10087"></a>10087           <span class="keywordflow">for</span> (i = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a>; i &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39acc9352d6a2503b8d10d50edd4a54ac92">ARM_WR15_REGNUM</a>; i++)
<a name="l10088"></a>10088             valid_p
<a name="l10089"></a>10089               &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data, i,
<a name="l10090"></a>10090                                           iwmmxt_names[i - <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a>]);
<a name="l10091"></a>10091 
<a name="l10092"></a>10092           <span class="comment">/* Check for the control registers, but do not fail if they</span>
<a name="l10093"></a>10093 <span class="comment">             are missing.  */</span>
<a name="l10094"></a>10094           <span class="keywordflow">for</span> (i = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a1e01032e8ac78cf4b834d3a9167580b1">ARM_WC0_REGNUM</a>; i &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39ac5beb7a13d7c472144058cfaece3f6e2">ARM_WCASF_REGNUM</a>; i++)
<a name="l10095"></a>10095             <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data, i,
<a name="l10096"></a>10096                                      iwmmxt_names[i - <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a>]);
<a name="l10097"></a>10097 
<a name="l10098"></a>10098           <span class="keywordflow">for</span> (i = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9beda907143d60d6aa9f30620f4fc498">ARM_WCGR0_REGNUM</a>; i &lt;= <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39ac19735375d994d2b2164e09c460d006c">ARM_WCGR3_REGNUM</a>; i++)
<a name="l10099"></a>10099             valid_p
<a name="l10100"></a>10100               &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data, i,
<a name="l10101"></a>10101                                           iwmmxt_names[i - <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a6ba88f4325269ccb374a1d7f68c33bdb">ARM_WR0_REGNUM</a>]);
<a name="l10102"></a>10102 
<a name="l10103"></a>10103           <span class="keywordflow">if</span> (!valid_p)
<a name="l10104"></a>10104             {
<a name="l10105"></a>10105               <a class="code" href="target-descriptions_8c.html#a873586b621fb2a8ab911f5506cfd9bc7">tdesc_data_cleanup</a> (tdesc_data);
<a name="l10106"></a>10106               <span class="keywordflow">return</span> NULL;
<a name="l10107"></a>10107             }
<a name="l10108"></a>10108         }
<a name="l10109"></a>10109 
<a name="l10110"></a>10110       <span class="comment">/* If we have a VFP unit, check whether the single precision registers</span>
<a name="l10111"></a>10111 <span class="comment">         are present.  If not, then we will synthesize them as pseudo</span>
<a name="l10112"></a>10112 <span class="comment">         registers.  */</span>
<a name="l10113"></a>10113       feature = <a class="code" href="target-descriptions_8c.html#abc4d5a3eeb4bfc94bd14ac763516e938">tdesc_find_feature</a> (tdesc,
<a name="l10114"></a>10114                                     <span class="stringliteral">&quot;org.gnu.gdb.arm.vfp&quot;</span>);
<a name="l10115"></a>10115       <span class="keywordflow">if</span> (feature != NULL)
<a name="l10116"></a>10116         {
<a name="l10117"></a>10117           <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> vfp_double_names[] = {
<a name="l10118"></a>10118             <span class="stringliteral">&quot;d0&quot;</span>, <span class="stringliteral">&quot;d1&quot;</span>, <span class="stringliteral">&quot;d2&quot;</span>, <span class="stringliteral">&quot;d3&quot;</span>, <span class="stringliteral">&quot;d4&quot;</span>, <span class="stringliteral">&quot;d5&quot;</span>, <span class="stringliteral">&quot;d6&quot;</span>, <span class="stringliteral">&quot;d7&quot;</span>,
<a name="l10119"></a>10119             <span class="stringliteral">&quot;d8&quot;</span>, <span class="stringliteral">&quot;d9&quot;</span>, <span class="stringliteral">&quot;d10&quot;</span>, <span class="stringliteral">&quot;d11&quot;</span>, <span class="stringliteral">&quot;d12&quot;</span>, <span class="stringliteral">&quot;d13&quot;</span>, <span class="stringliteral">&quot;d14&quot;</span>, <span class="stringliteral">&quot;d15&quot;</span>,
<a name="l10120"></a>10120             <span class="stringliteral">&quot;d16&quot;</span>, <span class="stringliteral">&quot;d17&quot;</span>, <span class="stringliteral">&quot;d18&quot;</span>, <span class="stringliteral">&quot;d19&quot;</span>, <span class="stringliteral">&quot;d20&quot;</span>, <span class="stringliteral">&quot;d21&quot;</span>, <span class="stringliteral">&quot;d22&quot;</span>, <span class="stringliteral">&quot;d23&quot;</span>,
<a name="l10121"></a>10121             <span class="stringliteral">&quot;d24&quot;</span>, <span class="stringliteral">&quot;d25&quot;</span>, <span class="stringliteral">&quot;d26&quot;</span>, <span class="stringliteral">&quot;d27&quot;</span>, <span class="stringliteral">&quot;d28&quot;</span>, <span class="stringliteral">&quot;d29&quot;</span>, <span class="stringliteral">&quot;d30&quot;</span>, <span class="stringliteral">&quot;d31&quot;</span>,
<a name="l10122"></a>10122           };
<a name="l10123"></a>10123 
<a name="l10124"></a>10124           <span class="comment">/* Require the double precision registers.  There must be either</span>
<a name="l10125"></a>10125 <span class="comment">             16 or 32.  */</span>
<a name="l10126"></a>10126           valid_p = 1;
<a name="l10127"></a>10127           <span class="keywordflow">for</span> (i = 0; i &lt; 32; i++)
<a name="l10128"></a>10128             {
<a name="l10129"></a>10129               valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data,
<a name="l10130"></a>10130                                                   <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a704528f53cbbdab4140a945da9610a94">ARM_D0_REGNUM</a> + i,
<a name="l10131"></a>10131                                                   vfp_double_names[i]);
<a name="l10132"></a>10132               <span class="keywordflow">if</span> (!valid_p)
<a name="l10133"></a>10133                 <span class="keywordflow">break</span>;
<a name="l10134"></a>10134             }
<a name="l10135"></a>10135           <span class="keywordflow">if</span> (!valid_p &amp;&amp; i == 16)
<a name="l10136"></a>10136             valid_p = 1;
<a name="l10137"></a>10137 
<a name="l10138"></a>10138           <span class="comment">/* Also require FPSCR.  */</span>
<a name="l10139"></a>10139           valid_p &amp;= <a class="code" href="target-descriptions_8c.html#a32eadffa81e6bfdd019d344e218f0e65">tdesc_numbered_register</a> (feature, tdesc_data,
<a name="l10140"></a>10140                                               <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a333661b23ddb7e0877059ba1c32a6d65">ARM_FPSCR_REGNUM</a>, <span class="stringliteral">&quot;fpscr&quot;</span>);
<a name="l10141"></a>10141           <span class="keywordflow">if</span> (!valid_p)
<a name="l10142"></a>10142             {
<a name="l10143"></a>10143               <a class="code" href="target-descriptions_8c.html#a873586b621fb2a8ab911f5506cfd9bc7">tdesc_data_cleanup</a> (tdesc_data);
<a name="l10144"></a>10144               <span class="keywordflow">return</span> NULL;
<a name="l10145"></a>10145             }
<a name="l10146"></a>10146 
<a name="l10147"></a>10147           <span class="keywordflow">if</span> (<a class="code" href="target-descriptions_8c.html#aa786fd075f843e8cdaf2f482685fc47c">tdesc_unnumbered_register</a> (feature, <span class="stringliteral">&quot;s0&quot;</span>) == 0)
<a name="l10148"></a>10148             have_vfp_pseudos = 1;
<a name="l10149"></a>10149 
<a name="l10150"></a>10150           have_vfp_registers = 1;
<a name="l10151"></a>10151 
<a name="l10152"></a>10152           <span class="comment">/* If we have VFP, also check for NEON.  The architecture allows</span>
<a name="l10153"></a>10153 <span class="comment">             NEON without VFP (integer vector operations only), but GDB</span>
<a name="l10154"></a>10154 <span class="comment">             does not support that.  */</span>
<a name="l10155"></a>10155           feature = <a class="code" href="target-descriptions_8c.html#abc4d5a3eeb4bfc94bd14ac763516e938">tdesc_find_feature</a> (tdesc,
<a name="l10156"></a>10156                                         <span class="stringliteral">&quot;org.gnu.gdb.arm.neon&quot;</span>);
<a name="l10157"></a>10157           <span class="keywordflow">if</span> (feature != NULL)
<a name="l10158"></a>10158             {
<a name="l10159"></a>10159               <span class="comment">/* NEON requires 32 double-precision registers.  */</span>
<a name="l10160"></a>10160               <span class="keywordflow">if</span> (i != 32)
<a name="l10161"></a>10161                 {
<a name="l10162"></a>10162                   <a class="code" href="target-descriptions_8c.html#a873586b621fb2a8ab911f5506cfd9bc7">tdesc_data_cleanup</a> (tdesc_data);
<a name="l10163"></a>10163                   <span class="keywordflow">return</span> NULL;
<a name="l10164"></a>10164                 }
<a name="l10165"></a>10165 
<a name="l10166"></a>10166               <span class="comment">/* If there are quad registers defined by the stub, use</span>
<a name="l10167"></a>10167 <span class="comment">                 their type; otherwise (normally) provide them with</span>
<a name="l10168"></a>10168 <span class="comment">                 the default type.  */</span>
<a name="l10169"></a>10169               <span class="keywordflow">if</span> (<a class="code" href="target-descriptions_8c.html#aa786fd075f843e8cdaf2f482685fc47c">tdesc_unnumbered_register</a> (feature, <span class="stringliteral">&quot;q0&quot;</span>) == 0)
<a name="l10170"></a>10170                 have_neon_pseudos = 1;
<a name="l10171"></a>10171 
<a name="l10172"></a>10172               have_neon = 1;
<a name="l10173"></a>10173             }
<a name="l10174"></a>10174         }
<a name="l10175"></a>10175     }
<a name="l10176"></a>10176 
<a name="l10177"></a>10177   <span class="comment">/* If there is already a candidate, use it.  */</span>
<a name="l10178"></a>10178   <span class="keywordflow">for</span> (best_arch = <a class="code" href="gdbarch_8c.html#aa3ea1c25a21a533dfd0d924a7d9778e4">gdbarch_list_lookup_by_info</a> (arches, &amp;info);
<a name="l10179"></a>10179        best_arch != NULL;
<a name="l10180"></a>10180        best_arch = <a class="code" href="gdbarch_8c.html#aa3ea1c25a21a533dfd0d924a7d9778e4">gdbarch_list_lookup_by_info</a> (best_arch-&gt;<a class="code" href="structgdbarch__list.html#a9da6f84112797b67d5d8e7b8d4e26b14">next</a>, &amp;info))
<a name="l10181"></a>10181     {
<a name="l10182"></a>10182       <span class="keywordflow">if</span> (arm_abi != <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29caf454f26f905a90207985b78fe87c7c52">ARM_ABI_AUTO</a>
<a name="l10183"></a>10183           &amp;&amp; arm_abi != <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (best_arch-&gt;<a class="code" href="structgdbarch__list.html#a6c51da8c4c95249704dfe18394fd08f9">gdbarch</a>)-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a>)
<a name="l10184"></a>10184         <span class="keywordflow">continue</span>;
<a name="l10185"></a>10185 
<a name="l10186"></a>10186       <span class="keywordflow">if</span> (fp_model != <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea15c02589ecdd678d73fc153c80b02921">ARM_FLOAT_AUTO</a>
<a name="l10187"></a>10187           &amp;&amp; fp_model != <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (best_arch-&gt;<a class="code" href="structgdbarch__list.html#a6c51da8c4c95249704dfe18394fd08f9">gdbarch</a>)-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a>)
<a name="l10188"></a>10188         <span class="keywordflow">continue</span>;
<a name="l10189"></a>10189 
<a name="l10190"></a>10190       <span class="comment">/* There are various other properties in tdep that we do not</span>
<a name="l10191"></a>10191 <span class="comment">         need to check here: those derived from a target description,</span>
<a name="l10192"></a>10192 <span class="comment">         since gdbarches with a different target description are</span>
<a name="l10193"></a>10193 <span class="comment">         automatically disqualified.  */</span>
<a name="l10194"></a>10194 
<a name="l10195"></a>10195       <span class="comment">/* Do check is_m, though, since it might come from the binary.  */</span>
<a name="l10196"></a>10196       <span class="keywordflow">if</span> (is_m != <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (best_arch-&gt;<a class="code" href="structgdbarch__list.html#a6c51da8c4c95249704dfe18394fd08f9">gdbarch</a>)-&gt;<a class="code" href="structgdbarch__tdep.html#ab39bb42e5f268934ebc8587cae15b984">is_m</a>)
<a name="l10197"></a>10197         <span class="keywordflow">continue</span>;
<a name="l10198"></a>10198 
<a name="l10199"></a>10199       <span class="comment">/* Found a match.  */</span>
<a name="l10200"></a>10200       <span class="keywordflow">break</span>;
<a name="l10201"></a>10201     }
<a name="l10202"></a>10202 
<a name="l10203"></a>10203   <span class="keywordflow">if</span> (best_arch != NULL)
<a name="l10204"></a>10204     {
<a name="l10205"></a>10205       <span class="keywordflow">if</span> (tdesc_data != NULL)
<a name="l10206"></a>10206         <a class="code" href="target-descriptions_8c.html#a873586b621fb2a8ab911f5506cfd9bc7">tdesc_data_cleanup</a> (tdesc_data);
<a name="l10207"></a>10207       <span class="keywordflow">return</span> best_arch-&gt;<a class="code" href="structgdbarch__list.html#a6c51da8c4c95249704dfe18394fd08f9">gdbarch</a>;
<a name="l10208"></a>10208     }
<a name="l10209"></a>10209 
<a name="l10210"></a>10210   tdep = <a class="code" href="common-utils_8c.html#a05a0a3435b91a07d6cc1a0b4c8788a4d">xcalloc</a> (1, <span class="keyword">sizeof</span> (<span class="keyword">struct</span> <a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a>));
<a name="l10211"></a>10211   gdbarch = <a class="code" href="gdbarch_8c.html#a9e0b0979fa2cb7439f41f66deda8dec5">gdbarch_alloc</a> (&amp;info, tdep);
<a name="l10212"></a>10212 
<a name="l10213"></a>10213   <span class="comment">/* Record additional information about the architecture we are defining.</span>
<a name="l10214"></a>10214 <span class="comment">     These are gdbarch discriminators, like the OSABI.  */</span>
<a name="l10215"></a>10215   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a> = arm_abi;
<a name="l10216"></a>10216   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a> = fp_model;
<a name="l10217"></a>10217   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ab39bb42e5f268934ebc8587cae15b984">is_m</a> = is_m;
<a name="l10218"></a>10218   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a1997edf4ff854cd0de5e7c0858da087c">have_fpa_registers</a> = have_fpa_registers;
<a name="l10219"></a>10219   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a6a413f7ff5a4461f50bc12932c21f1da">have_vfp_registers</a> = have_vfp_registers;
<a name="l10220"></a>10220   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#aab8bc742cffc120e337aea7e4e4f502a">have_vfp_pseudos</a> = have_vfp_pseudos;
<a name="l10221"></a>10221   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#abfcd6b38187dac62e887c92aaa854a4e">have_neon_pseudos</a> = have_neon_pseudos;
<a name="l10222"></a>10222   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#aea1ca4716e7798b2d65e41ffc694bde4">have_neon</a> = have_neon;
<a name="l10223"></a>10223 
<a name="l10224"></a>10224   arm_register_g_packet_guesses (gdbarch);
<a name="l10225"></a>10225 
<a name="l10226"></a>10226   <span class="comment">/* Breakpoints.  */</span>
<a name="l10227"></a>10227   <span class="keywordflow">switch</span> (info.<a class="code" href="structgdbarch__info.html#a1b42abb6e8a40731f263aa295afddfef">byte_order_for_code</a>)
<a name="l10228"></a>10228     {
<a name="l10229"></a>10229     <span class="keywordflow">case</span> BFD_ENDIAN_BIG:
<a name="l10230"></a>10230       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a358b1b8065fb8765a53374922660deb5">arm_breakpoint</a> = arm_default_arm_be_breakpoint;
<a name="l10231"></a>10231       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ada1ff5cc815d068bb4283b46ac02a28d">arm_breakpoint_size</a> = <span class="keyword">sizeof</span> (arm_default_arm_be_breakpoint);
<a name="l10232"></a>10232       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ae2dcea210fe9ec4d6dd020dfd6aa3b8e">thumb_breakpoint</a> = arm_default_thumb_be_breakpoint;
<a name="l10233"></a>10233       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#afe9c8596f7d7dc1675927920a14ad2b2">thumb_breakpoint_size</a> = <span class="keyword">sizeof</span> (arm_default_thumb_be_breakpoint);
<a name="l10234"></a>10234 
<a name="l10235"></a>10235       <span class="keywordflow">break</span>;
<a name="l10236"></a>10236 
<a name="l10237"></a>10237     <span class="keywordflow">case</span> BFD_ENDIAN_LITTLE:
<a name="l10238"></a>10238       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a358b1b8065fb8765a53374922660deb5">arm_breakpoint</a> = arm_default_arm_le_breakpoint;
<a name="l10239"></a>10239       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ada1ff5cc815d068bb4283b46ac02a28d">arm_breakpoint_size</a> = <span class="keyword">sizeof</span> (arm_default_arm_le_breakpoint);
<a name="l10240"></a>10240       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ae2dcea210fe9ec4d6dd020dfd6aa3b8e">thumb_breakpoint</a> = arm_default_thumb_le_breakpoint;
<a name="l10241"></a>10241       tdep-&gt;<a class="code" href="structgdbarch__tdep.html#afe9c8596f7d7dc1675927920a14ad2b2">thumb_breakpoint_size</a> = <span class="keyword">sizeof</span> (arm_default_thumb_le_breakpoint);
<a name="l10242"></a>10242 
<a name="l10243"></a>10243       <span class="keywordflow">break</span>;
<a name="l10244"></a>10244 
<a name="l10245"></a>10245     <span class="keywordflow">default</span>:
<a name="l10246"></a>10246       <a class="code" href="common-utils_8h.html#aa14285d9d3d4171016ef9cf09447e8bb">internal_error</a> (__FILE__, __LINE__,
<a name="l10247"></a>10247                       <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;arm_gdbarch_init: bad byte order for float format&quot;</span>));
<a name="l10248"></a>10248     }
<a name="l10249"></a>10249 
<a name="l10250"></a>10250   <span class="comment">/* On ARM targets char defaults to unsigned.  */</span>
<a name="l10251"></a>10251   <a class="code" href="gdbarch_8c.html#a0863fa86a9cb752711cca456e3f829b7">set_gdbarch_char_signed</a> (gdbarch, 0);
<a name="l10252"></a>10252 
<a name="l10253"></a>10253   <span class="comment">/* Note: for displaced stepping, this includes the breakpoint, and one word</span>
<a name="l10254"></a>10254 <span class="comment">     of additional scratch space.  This setting isn&#39;t used for anything beside</span>
<a name="l10255"></a>10255 <span class="comment">     displaced stepping at present.  */</span>
<a name="l10256"></a>10256   <a class="code" href="gdbarch_8c.html#a2bc6e109dc44de5a8ecf843b8304bb90">set_gdbarch_max_insn_length</a> (gdbarch, 4 * <a class="code" href="arm-tdep_8h.html#a8c79da2c04c288be134fc63c13ee6af8">DISPLACED_MODIFIED_INSNS</a>);
<a name="l10257"></a>10257 
<a name="l10258"></a>10258   <span class="comment">/* This should be low enough for everything.  */</span>
<a name="l10259"></a>10259   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ab1315fad109488af7b69c3d1dedafde5">lowest_pc</a> = 0x20;
<a name="l10260"></a>10260   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ab239cee5e4f9c98642ba75a9609f1122">jb_pc</a> = -1;     <span class="comment">/* Longjump support not enabled by default.  */</span>
<a name="l10261"></a>10261 
<a name="l10262"></a>10262   <span class="comment">/* The default, for both APCS and AAPCS, is to return small</span>
<a name="l10263"></a>10263 <span class="comment">     structures in registers.  */</span>
<a name="l10264"></a>10264   tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a930f192ec0bc917591af57ef96b110a2">struct_return</a> = <a class="code" href="arm-tdep_8h.html#aabb639d85dec2f973451bb1e7b6d1be8aebe03115ab388f4c2597b46145b57575">reg_struct_return</a>;
<a name="l10265"></a>10265 
<a name="l10266"></a>10266   <a class="code" href="gdbarch_8c.html#a853528dceff46211c1bb8c57b77dca31">set_gdbarch_push_dummy_call</a> (gdbarch, arm_push_dummy_call);
<a name="l10267"></a>10267   <a class="code" href="gdbarch_8c.html#aff48f6a8b2982831522fc7b3af596654">set_gdbarch_frame_align</a> (gdbarch, arm_frame_align);
<a name="l10268"></a>10268 
<a name="l10269"></a>10269   <a class="code" href="gdbarch_8c.html#a3209bbcdaee096f4977ef11291f0be48">set_gdbarch_write_pc</a> (gdbarch, arm_write_pc);
<a name="l10270"></a>10270 
<a name="l10271"></a>10271   <span class="comment">/* Frame handling.  */</span>
<a name="l10272"></a>10272   <a class="code" href="gdbarch_8c.html#a23da982924f904d22d0b58639a48bccf">set_gdbarch_dummy_id</a> (gdbarch, arm_dummy_id);
<a name="l10273"></a>10273   <a class="code" href="gdbarch_8c.html#a1974f5f26c09a4cd32165286c3769621">set_gdbarch_unwind_pc</a> (gdbarch, arm_unwind_pc);
<a name="l10274"></a>10274   <a class="code" href="gdbarch_8c.html#ababd871cc4b5fac1831e52f7331d7572">set_gdbarch_unwind_sp</a> (gdbarch, arm_unwind_sp);
<a name="l10275"></a>10275 
<a name="l10276"></a>10276   <a class="code" href="frame-base_8c.html#afc9e209b41e14278fb1ab72c1d3c6e5d">frame_base_set_default</a> (gdbarch, &amp;arm_normal_base);
<a name="l10277"></a>10277 
<a name="l10278"></a>10278   <span class="comment">/* Address manipulation.  */</span>
<a name="l10279"></a>10279   <a class="code" href="gdbarch_8c.html#a1e314a0b4b604768d8e16730dd201820">set_gdbarch_addr_bits_remove</a> (gdbarch, arm_addr_bits_remove);
<a name="l10280"></a>10280 
<a name="l10281"></a>10281   <span class="comment">/* Advance PC across function entry code.  */</span>
<a name="l10282"></a>10282   <a class="code" href="gdbarch_8c.html#a841509ae0070f2f12aa9b3b7fd52b92f">set_gdbarch_skip_prologue</a> (gdbarch, arm_skip_prologue);
<a name="l10283"></a>10283 
<a name="l10284"></a>10284   <span class="comment">/* Detect whether PC is in function epilogue.  */</span>
<a name="l10285"></a>10285   <a class="code" href="gdbarch_8c.html#ab1ffbc0d23252e88823c50139b8464fb">set_gdbarch_in_function_epilogue_p</a> (gdbarch, arm_in_function_epilogue_p);
<a name="l10286"></a>10286 
<a name="l10287"></a>10287   <span class="comment">/* Skip trampolines.  */</span>
<a name="l10288"></a>10288   <a class="code" href="gdbarch_8c.html#a07ccbd7ea452da3be3982cf93d7976c7">set_gdbarch_skip_trampoline_code</a> (gdbarch, <a class="code" href="arm-tdep_8c.html#afaafca0a5120b875eaf769c731cd4c5c">arm_skip_stub</a>);
<a name="l10289"></a>10289 
<a name="l10290"></a>10290   <span class="comment">/* The stack grows downward.  */</span>
<a name="l10291"></a>10291   <a class="code" href="gdbarch_8c.html#ad66381ed135b13aa5635f0485211ca71">set_gdbarch_inner_than</a> (gdbarch, <a class="code" href="arch-utils_8c.html#aaceae1c07203f3091df647f813b9f20e">core_addr_lessthan</a>);
<a name="l10292"></a>10292 
<a name="l10293"></a>10293   <span class="comment">/* Breakpoint manipulation.  */</span>
<a name="l10294"></a>10294   <a class="code" href="gdbarch_8c.html#ad738cdf37fa27f4cf3642107cadf61d3">set_gdbarch_breakpoint_from_pc</a> (gdbarch, arm_breakpoint_from_pc);
<a name="l10295"></a>10295   <a class="code" href="gdbarch_8c.html#a3df6c7c9b74c5289c753524602fce47c">set_gdbarch_remote_breakpoint_from_pc</a> (gdbarch,
<a name="l10296"></a>10296                                          arm_remote_breakpoint_from_pc);
<a name="l10297"></a>10297 
<a name="l10298"></a>10298   <span class="comment">/* Information about registers, etc.  */</span>
<a name="l10299"></a>10299   <a class="code" href="gdbarch_8c.html#a81a92a88a67093d18e59fd5650fda352">set_gdbarch_sp_regnum</a> (gdbarch, ARM_SP_REGNUM);
<a name="l10300"></a>10300   <a class="code" href="gdbarch_8c.html#a8852f70e2afc74953a57521ed08a3381">set_gdbarch_pc_regnum</a> (gdbarch, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>);
<a name="l10301"></a>10301   <a class="code" href="gdbarch_8c.html#ad8417c5d66cf04d0587f58f82de94c48">set_gdbarch_num_regs</a> (gdbarch, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39accfe5159e09fb14b0973be669af3190c">ARM_NUM_REGS</a>);
<a name="l10302"></a>10302   <a class="code" href="gdbarch_8c.html#a21919f6adfae80ed36e69e89cdfea531">set_gdbarch_register_type</a> (gdbarch, arm_register_type);
<a name="l10303"></a>10303   <a class="code" href="gdbarch_8c.html#a17301533b8e9f7002350ed0a2f4b5558">set_gdbarch_register_reggroup_p</a> (gdbarch, arm_register_reggroup_p);
<a name="l10304"></a>10304 
<a name="l10305"></a>10305   <span class="comment">/* This &quot;info float&quot; is FPA-specific.  Use the generic version if we</span>
<a name="l10306"></a>10306 <span class="comment">     do not have FPA.  */</span>
<a name="l10307"></a>10307   <span class="keywordflow">if</span> (<a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> (gdbarch)-&gt;have_fpa_registers)
<a name="l10308"></a>10308     <a class="code" href="gdbarch_8c.html#a778e13c338da91eb5fbcc56381bafc49">set_gdbarch_print_float_info</a> (gdbarch, arm_print_float_info);
<a name="l10309"></a>10309 
<a name="l10310"></a>10310   <span class="comment">/* Internal &lt;-&gt; external register number maps.  */</span>
<a name="l10311"></a>10311   <a class="code" href="gdbarch_8c.html#a43ca55f05fcf599681eb376bbc6c8ece">set_gdbarch_dwarf2_reg_to_regnum</a> (gdbarch, arm_dwarf_reg_to_regnum);
<a name="l10312"></a>10312   <a class="code" href="gdbarch_8c.html#a76132b68159d6b89283516c768e22839">set_gdbarch_register_sim_regno</a> (gdbarch, arm_register_sim_regno);
<a name="l10313"></a>10313 
<a name="l10314"></a>10314   <a class="code" href="gdbarch_8c.html#a378ba40a6275393e204873c5bba602ad">set_gdbarch_register_name</a> (gdbarch, arm_register_name);
<a name="l10315"></a>10315 
<a name="l10316"></a>10316   <span class="comment">/* Returning results.  */</span>
<a name="l10317"></a>10317   <a class="code" href="gdbarch_8c.html#ad9b13a9323cac027c4b805953b4fff63">set_gdbarch_return_value</a> (gdbarch, arm_return_value);
<a name="l10318"></a>10318 
<a name="l10319"></a>10319   <span class="comment">/* Disassembly.  */</span>
<a name="l10320"></a>10320   <a class="code" href="gdbarch_8c.html#a0c9e9e391e44d476b74debefc407e9bb">set_gdbarch_print_insn</a> (gdbarch, gdb_print_insn_arm);
<a name="l10321"></a>10321 
<a name="l10322"></a>10322   <span class="comment">/* Minsymbol frobbing.  */</span>
<a name="l10323"></a>10323   <a class="code" href="gdbarch_8c.html#aa76b9bf8a4bb23e591853131518bc8d3">set_gdbarch_elf_make_msymbol_special</a> (gdbarch, arm_elf_make_msymbol_special);
<a name="l10324"></a>10324   <a class="code" href="gdbarch_8c.html#a71184bf89ee4d3a0d64da0d75c8beaad">set_gdbarch_coff_make_msymbol_special</a> (gdbarch,
<a name="l10325"></a>10325                                          arm_coff_make_msymbol_special);
<a name="l10326"></a>10326   <a class="code" href="gdbarch_8c.html#a677ba4bcb88af9c57a064762d002379f">set_gdbarch_record_special_symbol</a> (gdbarch, arm_record_special_symbol);
<a name="l10327"></a>10327 
<a name="l10328"></a>10328   <span class="comment">/* Thumb-2 IT block support.  */</span>
<a name="l10329"></a>10329   <a class="code" href="gdbarch_8c.html#ab88519824540baf1d512e1b8096ecb2e">set_gdbarch_adjust_breakpoint_address</a> (gdbarch,
<a name="l10330"></a>10330                                          arm_adjust_breakpoint_address);
<a name="l10331"></a>10331 
<a name="l10332"></a>10332   <span class="comment">/* Virtual tables.  */</span>
<a name="l10333"></a>10333   <a class="code" href="gdbarch_8c.html#afb0266d395ca763cef13e8a6b16d0f50">set_gdbarch_vbit_in_delta</a> (gdbarch, 1);
<a name="l10334"></a>10334 
<a name="l10335"></a>10335   <span class="comment">/* Hook in the ABI-specific overrides, if they have been registered.  */</span>
<a name="l10336"></a>10336   <a class="code" href="osabi_8c.html#a38a6d312b216043e2dc48d1ada09035b">gdbarch_init_osabi</a> (info, gdbarch);
<a name="l10337"></a>10337 
<a name="l10338"></a>10338   <a class="code" href="dwarf2-frame_8c.html#ad49836c98fc45f9fde8518a0f599aff0">dwarf2_frame_set_init_reg</a> (gdbarch, arm_dwarf2_frame_init_reg);
<a name="l10339"></a>10339 
<a name="l10340"></a>10340   <span class="comment">/* Add some default predicates.  */</span>
<a name="l10341"></a>10341   <span class="keywordflow">if</span> (is_m)
<a name="l10342"></a>10342     <a class="code" href="frame-unwind_8c.html#afa4de8a130514bfd524d46f32e35a534">frame_unwind_append_unwinder</a> (gdbarch, &amp;arm_m_exception_unwind);
<a name="l10343"></a>10343   <a class="code" href="frame-unwind_8c.html#afa4de8a130514bfd524d46f32e35a534">frame_unwind_append_unwinder</a> (gdbarch, &amp;arm_stub_unwind);
<a name="l10344"></a>10344   <a class="code" href="dwarf2-frame_8c.html#ab2a0a14bba7f1db72907039eb3356975">dwarf2_append_unwinders</a> (gdbarch);
<a name="l10345"></a>10345   <a class="code" href="frame-unwind_8c.html#afa4de8a130514bfd524d46f32e35a534">frame_unwind_append_unwinder</a> (gdbarch, &amp;arm_exidx_unwind);
<a name="l10346"></a>10346   <a class="code" href="frame-unwind_8c.html#afa4de8a130514bfd524d46f32e35a534">frame_unwind_append_unwinder</a> (gdbarch, &amp;arm_prologue_unwind);
<a name="l10347"></a>10347 
<a name="l10348"></a>10348   <span class="comment">/* Now we have tuned the configuration, set a few final things,</span>
<a name="l10349"></a>10349 <span class="comment">     based on what the OS ABI has told us.  */</span>
<a name="l10350"></a>10350 
<a name="l10351"></a>10351   <span class="comment">/* If the ABI is not otherwise marked, assume the old GNU APCS.  EABI</span>
<a name="l10352"></a>10352 <span class="comment">     binaries are always marked.  */</span>
<a name="l10353"></a>10353   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a> == <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29caf454f26f905a90207985b78fe87c7c52">ARM_ABI_AUTO</a>)
<a name="l10354"></a>10354     tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a50f6120551679a45f42a7c200005940f">arm_abi</a> = <a class="code" href="arm-tdep_8h.html#a3dc29a5ec67bbce52b3f60f88de6c29ca7c18c83409a7ea1b176a768ca7fe49e7">ARM_ABI_APCS</a>;
<a name="l10355"></a>10355 
<a name="l10356"></a>10356   <span class="comment">/* Watchpoints are not steppable.  */</span>
<a name="l10357"></a>10357   <a class="code" href="gdbarch_8c.html#a6143b9e1e9c2f9cc83ab8a64424e9219">set_gdbarch_have_nonsteppable_watchpoint</a> (gdbarch, 1);
<a name="l10358"></a>10358 
<a name="l10359"></a>10359   <span class="comment">/* We used to default to FPA for generic ARM, but almost nobody</span>
<a name="l10360"></a>10360 <span class="comment">     uses that now, and we now provide a way for the user to force</span>
<a name="l10361"></a>10361 <span class="comment">     the model.  So default to the most useful variant.  */</span>
<a name="l10362"></a>10362   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a> == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea15c02589ecdd678d73fc153c80b02921">ARM_FLOAT_AUTO</a>)
<a name="l10363"></a>10363     tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a> = <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea7aab390baa024917e0e5ec390d02ba43">ARM_FLOAT_SOFT_FPA</a>;
<a name="l10364"></a>10364 
<a name="l10365"></a>10365   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ab239cee5e4f9c98642ba75a9609f1122">jb_pc</a> &gt;= 0)
<a name="l10366"></a>10366     <a class="code" href="gdbarch_8c.html#ae8e313db3a0bf29bc29ab4173b6d4418">set_gdbarch_get_longjmp_target</a> (gdbarch, arm_get_longjmp_target);
<a name="l10367"></a>10367 
<a name="l10368"></a>10368   <span class="comment">/* Floating point sizes and format.  */</span>
<a name="l10369"></a>10369   <a class="code" href="gdbarch_8c.html#af3d3823011ac395f80e7f616ba59d252">set_gdbarch_float_format</a> (gdbarch, <a class="code" href="gdbtypes_8c.html#a2fcc5f34f85af43cce0eb78225fd2a11">floatformats_ieee_single</a>);
<a name="l10370"></a>10370   <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a> == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea7aab390baa024917e0e5ec390d02ba43">ARM_FLOAT_SOFT_FPA</a> || tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a53a748d892840b403d670577feae3de2">fp_model</a> == <a class="code" href="arm-tdep_8h.html#a9f4e225709d59537eba126cb9894ab7ea31fd2be6c3adc447513c9222e7d2aef3">ARM_FLOAT_FPA</a>)
<a name="l10371"></a>10371     {
<a name="l10372"></a>10372       <a class="code" href="gdbarch_8c.html#aeda072f3599a56ad1fdfe82f4c99f1f8">set_gdbarch_double_format</a>
<a name="l10373"></a>10373         (gdbarch, <a class="code" href="gdbtypes_8c.html#a956f16db2cd5f9acd4169d60ccae1456">floatformats_ieee_double_littlebyte_bigword</a>);
<a name="l10374"></a>10374       <a class="code" href="gdbarch_8c.html#a882287a38d1557dce54fdb2172756b2f">set_gdbarch_long_double_format</a>
<a name="l10375"></a>10375         (gdbarch, <a class="code" href="gdbtypes_8c.html#a956f16db2cd5f9acd4169d60ccae1456">floatformats_ieee_double_littlebyte_bigword</a>);
<a name="l10376"></a>10376     }
<a name="l10377"></a>10377   <span class="keywordflow">else</span>
<a name="l10378"></a>10378     {
<a name="l10379"></a>10379       <a class="code" href="gdbarch_8c.html#aeda072f3599a56ad1fdfe82f4c99f1f8">set_gdbarch_double_format</a> (gdbarch, <a class="code" href="gdbtypes_8c.html#ab5eaf32f7eeeb57f880c28ff0d7544ae">floatformats_ieee_double</a>);
<a name="l10380"></a>10380       <a class="code" href="gdbarch_8c.html#a882287a38d1557dce54fdb2172756b2f">set_gdbarch_long_double_format</a> (gdbarch, <a class="code" href="gdbtypes_8c.html#ab5eaf32f7eeeb57f880c28ff0d7544ae">floatformats_ieee_double</a>);
<a name="l10381"></a>10381     }
<a name="l10382"></a>10382 
<a name="l10383"></a>10383   <span class="keywordflow">if</span> (have_vfp_pseudos)
<a name="l10384"></a>10384     {
<a name="l10385"></a>10385       <span class="comment">/* NOTE: These are the only pseudo registers used by</span>
<a name="l10386"></a>10386 <span class="comment">         the ARM target at the moment.  If more are added, a</span>
<a name="l10387"></a>10387 <span class="comment">         little more care in numbering will be needed.  */</span>
<a name="l10388"></a>10388 
<a name="l10389"></a>10389       <span class="keywordtype">int</span> num_pseudos = 32;
<a name="l10390"></a>10390       <span class="keywordflow">if</span> (have_neon_pseudos)
<a name="l10391"></a>10391         num_pseudos += 16;
<a name="l10392"></a>10392       <a class="code" href="gdbarch_8c.html#aaf72e08f972ba348d5d28f6b6b8db638">set_gdbarch_num_pseudo_regs</a> (gdbarch, num_pseudos);
<a name="l10393"></a>10393       <a class="code" href="gdbarch_8c.html#a99fd57c1a882cf61c413e64028937a1b">set_gdbarch_pseudo_register_read</a> (gdbarch, arm_pseudo_read);
<a name="l10394"></a>10394       <a class="code" href="gdbarch_8c.html#ae463eca1992acf69ff1bc28ed8ca3aea">set_gdbarch_pseudo_register_write</a> (gdbarch, arm_pseudo_write);
<a name="l10395"></a>10395     }
<a name="l10396"></a>10396 
<a name="l10397"></a>10397   <span class="keywordflow">if</span> (tdesc_data)
<a name="l10398"></a>10398     {
<a name="l10399"></a>10399       <a class="code" href="target-descriptions_8c.html#a48762ce6e7501227a51eebe0b806d711">set_tdesc_pseudo_register_name</a> (gdbarch, arm_register_name);
<a name="l10400"></a>10400 
<a name="l10401"></a>10401       <a class="code" href="target-descriptions_8c.html#a6e7158d012f081cc038d2b5b1b0830ee">tdesc_use_registers</a> (gdbarch, tdesc, tdesc_data);
<a name="l10402"></a>10402 
<a name="l10403"></a>10403       <span class="comment">/* Override tdesc_register_type to adjust the types of VFP</span>
<a name="l10404"></a>10404 <span class="comment">         registers for NEON.  */</span>
<a name="l10405"></a>10405       <a class="code" href="gdbarch_8c.html#a21919f6adfae80ed36e69e89cdfea531">set_gdbarch_register_type</a> (gdbarch, arm_register_type);
<a name="l10406"></a>10406     }
<a name="l10407"></a>10407 
<a name="l10408"></a>10408   <span class="comment">/* Add standard register aliases.  We add aliases even for those</span>
<a name="l10409"></a>10409 <span class="comment">     nanes which are used by the current architecture - it&#39;s simpler,</span>
<a name="l10410"></a>10410 <span class="comment">     and does no harm, since nothing ever lists user registers.  */</span>
<a name="l10411"></a>10411   <span class="keywordflow">for</span> (i = 0; i &lt; ARRAY_SIZE (arm_register_aliases); i++)
<a name="l10412"></a>10412     <a class="code" href="user-regs_8c.html#ac008121ce474bc7e4ea596c5d96814cf">user_reg_add</a> (gdbarch, arm_register_aliases[i].name,
<a name="l10413"></a>10413                   value_of_arm_user_reg, &amp;arm_register_aliases[i].regnum);
<a name="l10414"></a>10414 
<a name="l10415"></a>10415   <span class="keywordflow">return</span> gdbarch;
<a name="l10416"></a>10416 }
<a name="l10417"></a>10417 
<a name="l10418"></a>10418 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l10419"></a>10419 arm_dump_tdep (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> ui_file *file)
<a name="l10420"></a>10420 {
<a name="l10421"></a>10421   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (gdbarch);
<a name="l10422"></a>10422 
<a name="l10423"></a>10423   <span class="keywordflow">if</span> (tdep == NULL)
<a name="l10424"></a>10424     <span class="keywordflow">return</span>;
<a name="l10425"></a>10425 
<a name="l10426"></a>10426   <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (file, <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;arm_dump_tdep: Lowest pc = 0x%lx&quot;</span>),
<a name="l10427"></a>10427                       (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>) tdep-&gt;<a class="code" href="structgdbarch__tdep.html#ab1315fad109488af7b69c3d1dedafde5">lowest_pc</a>);
<a name="l10428"></a>10428 }
<a name="l10429"></a>10429 
<a name="l10430"></a>10430 <span class="keyword">extern</span> <a class="code" href="defs_8h.html#a686ed07d4fdcdc366f2bc677216ca08d">initialize_file_ftype</a> <a class="code" href="arm-tdep_8c.html#a90bfd3629f277338eb66ca957b07c32c">_initialize_arm_tdep</a>; <span class="comment">/* -Wmissing-prototypes */</span>
<a name="l10431"></a>10431 
<a name="l10432"></a>10432 <span class="keywordtype">void</span>
<a name="l10433"></a><a class="code" href="arm-tdep_8c.html#aa8c207146bd3bcb1f46ceda859d66c4d">10433</a> _initialize_arm_tdep (<span class="keywordtype">void</span>)
<a name="l10434"></a>10434 {
<a name="l10435"></a>10435   <span class="keyword">struct </span>ui_file *stb;
<a name="l10436"></a>10436   <span class="keywordtype">long</span> length;
<a name="l10437"></a>10437   <span class="keyword">struct </span><a class="code" href="structcmd__list__element.html">cmd_list_element</a> *new_set, *new_show;
<a name="l10438"></a>10438   <span class="keyword">const</span> <span class="keywordtype">char</span> *setname;
<a name="l10439"></a>10439   <span class="keyword">const</span> <span class="keywordtype">char</span> *setdesc;
<a name="l10440"></a>10440   <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *regnames;
<a name="l10441"></a>10441   <span class="keywordtype">int</span> numregs, i, j;
<a name="l10442"></a>10442   <span class="keyword">static</span> <span class="keywordtype">char</span> *helptext;
<a name="l10443"></a>10443   <span class="keywordtype">char</span> regdesc[1024], *rdptr = regdesc;
<a name="l10444"></a>10444   <span class="keywordtype">size_t</span> rest = <span class="keyword">sizeof</span> (regdesc);
<a name="l10445"></a>10445 
<a name="l10446"></a>10446   <a class="code" href="gdbarch_8c.html#a7583cf6ebd6f4484dec544d7d1af38a1">gdbarch_register</a> (bfd_arch_arm, arm_gdbarch_init, arm_dump_tdep);
<a name="l10447"></a>10447 
<a name="l10448"></a>10448   arm_objfile_data_key
<a name="l10449"></a>10449     = register_objfile_data_with_cleanup (NULL, arm_objfile_data_free);
<a name="l10450"></a>10450 
<a name="l10451"></a>10451   <span class="comment">/* Add ourselves to objfile event chain.  */</span>
<a name="l10452"></a>10452   <a class="code" href="observer_8h.html#a688df6ed7b6f01418f3498e7c376e360">observer_attach_new_objfile</a> (arm_exidx_new_objfile);
<a name="l10453"></a>10453   arm_exidx_data_key
<a name="l10454"></a>10454     = register_objfile_data_with_cleanup (NULL, arm_exidx_data_free);
<a name="l10455"></a>10455 
<a name="l10456"></a>10456   <span class="comment">/* Register an ELF OS ABI sniffer for ARM binaries.  */</span>
<a name="l10457"></a>10457   <a class="code" href="osabi_8c.html#ab2271b60df6794925cd306d9f7ceb20b">gdbarch_register_osabi_sniffer</a> (bfd_arch_arm,
<a name="l10458"></a>10458                                   bfd_target_elf_flavour,
<a name="l10459"></a>10459                                   arm_elf_osabi_sniffer);
<a name="l10460"></a>10460 
<a name="l10461"></a>10461   <span class="comment">/* Initialize the standard target descriptions.  */</span>
<a name="l10462"></a>10462   initialize_tdesc_arm_with_m ();
<a name="l10463"></a>10463   initialize_tdesc_arm_with_m_fpa_layout ();
<a name="l10464"></a>10464   initialize_tdesc_arm_with_m_vfp_d16 ();
<a name="l10465"></a>10465   initialize_tdesc_arm_with_iwmmxt ();
<a name="l10466"></a>10466   initialize_tdesc_arm_with_vfpv2 ();
<a name="l10467"></a>10467   initialize_tdesc_arm_with_vfpv3 ();
<a name="l10468"></a>10468   initialize_tdesc_arm_with_neon ();
<a name="l10469"></a>10469 
<a name="l10470"></a>10470   <span class="comment">/* Get the number of possible sets of register names defined in opcodes.  */</span>
<a name="l10471"></a>10471   num_disassembly_options = get_arm_regname_num_options ();
<a name="l10472"></a>10472 
<a name="l10473"></a>10473   <span class="comment">/* Add root prefix command for all &quot;set arm&quot;/&quot;show arm&quot; commands.  */</span>
<a name="l10474"></a>10474   <a class="code" href="cli-decode_8c.html#a8abc1e9af59eb3cb12bb03977d5e8e5a">add_prefix_cmd</a> (<span class="stringliteral">&quot;arm&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49afbf489a4abce7e8770b178aa54f0908b">no_class</a>, set_arm_command,
<a name="l10475"></a>10475                   <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Various ARM-specific commands.&quot;</span>),
<a name="l10476"></a>10476                   &amp;setarmcmdlist, <span class="stringliteral">&quot;set arm &quot;</span>, 0, &amp;<a class="code" href="cli-cmds_8c.html#a723e0174d833cba0aa82fb936a56c8fa">setlist</a>);
<a name="l10477"></a>10477 
<a name="l10478"></a>10478   <a class="code" href="cli-decode_8c.html#a8abc1e9af59eb3cb12bb03977d5e8e5a">add_prefix_cmd</a> (<span class="stringliteral">&quot;arm&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49afbf489a4abce7e8770b178aa54f0908b">no_class</a>, show_arm_command,
<a name="l10479"></a>10479                   <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Various ARM-specific commands.&quot;</span>),
<a name="l10480"></a>10480                   &amp;showarmcmdlist, <span class="stringliteral">&quot;show arm &quot;</span>, 0, &amp;<a class="code" href="cli-cmds_8c.html#a003932aa76fd3f41763ecc6bee5e2ca8">showlist</a>);
<a name="l10481"></a>10481 
<a name="l10482"></a>10482   <span class="comment">/* Sync the opcode insn printer with our register viewer.  */</span>
<a name="l10483"></a>10483   parse_arm_disassembler_option (<span class="stringliteral">&quot;reg-names-std&quot;</span>);
<a name="l10484"></a>10484 
<a name="l10485"></a>10485   <span class="comment">/* Initialize the array that will be passed to</span>
<a name="l10486"></a>10486 <span class="comment">     add_setshow_enum_cmd().  */</span>
<a name="l10487"></a>10487   valid_disassembly_styles
<a name="l10488"></a>10488     = <a class="code" href="common-utils_8c.html#a634d6cd850bb831afebc499579303b3b">xmalloc</a> ((num_disassembly_options + 1) * <span class="keyword">sizeof</span> (<span class="keywordtype">char</span> *));
<a name="l10489"></a>10489   <span class="keywordflow">for</span> (i = 0; i &lt; num_disassembly_options; i++)
<a name="l10490"></a>10490     {
<a name="l10491"></a>10491       numregs = get_arm_regnames (i, &amp;setname, &amp;setdesc, &amp;regnames);
<a name="l10492"></a>10492       valid_disassembly_styles[i] = setname;
<a name="l10493"></a>10493       length = snprintf (rdptr, rest, <span class="stringliteral">&quot;%s - %s\n&quot;</span>, setname, setdesc);
<a name="l10494"></a>10494       rdptr += length;
<a name="l10495"></a>10495       rest -= length;
<a name="l10496"></a>10496       <span class="comment">/* When we find the default names, tell the disassembler to use</span>
<a name="l10497"></a>10497 <span class="comment">         them.  */</span>
<a name="l10498"></a>10498       <span class="keywordflow">if</span> (!strcmp (setname, <span class="stringliteral">&quot;std&quot;</span>))
<a name="l10499"></a>10499         {
<a name="l10500"></a>10500           disassembly_style = setname;
<a name="l10501"></a>10501           set_arm_regname_option (i);
<a name="l10502"></a>10502         }
<a name="l10503"></a>10503     }
<a name="l10504"></a>10504   <span class="comment">/* Mark the end of valid options.  */</span>
<a name="l10505"></a>10505   valid_disassembly_styles[num_disassembly_options] = NULL;
<a name="l10506"></a>10506 
<a name="l10507"></a>10507   <span class="comment">/* Create the help text.  */</span>
<a name="l10508"></a>10508   stb = <a class="code" href="ui-file_8c.html#a340771735f105582d314e191a399a45c">mem_fileopen</a> ();
<a name="l10509"></a>10509   <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (stb, <span class="stringliteral">&quot;%s%s%s&quot;</span>,
<a name="l10510"></a>10510                       <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;The valid values are:\n&quot;</span>),
<a name="l10511"></a>10511                       regdesc,
<a name="l10512"></a>10512                       <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;The default is \&quot;std\&quot;.&quot;</span>));
<a name="l10513"></a>10513   helptext = <a class="code" href="ui-file_8c.html#a995485039ce5a1d994a1863cd76a5356">ui_file_xstrdup</a> (stb, NULL);
<a name="l10514"></a>10514   <a class="code" href="ui-file_8c.html#a17fda20af14c0187cbda770d4eb2777b">ui_file_delete</a> (stb);
<a name="l10515"></a>10515 
<a name="l10516"></a>10516   <a class="code" href="cli-decode_8c.html#a79332268b2efb4698434e6ddf4d8c00e">add_setshow_enum_cmd</a>(<span class="stringliteral">&quot;disassembler&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49afbf489a4abce7e8770b178aa54f0908b">no_class</a>,
<a name="l10517"></a>10517                        valid_disassembly_styles, &amp;disassembly_style,
<a name="l10518"></a>10518                        <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Set the disassembly style.&quot;</span>),
<a name="l10519"></a>10519                        <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Show the disassembly style.&quot;</span>),
<a name="l10520"></a>10520                        helptext,
<a name="l10521"></a>10521                        set_disassembly_style_sfunc,
<a name="l10522"></a>10522                        NULL, <span class="comment">/* FIXME: i18n: The disassembly style is</span>
<a name="l10523"></a>10523 <span class="comment">                                \&quot;%s\&quot;.  */</span>
<a name="l10524"></a>10524                        &amp;setarmcmdlist, &amp;showarmcmdlist);
<a name="l10525"></a>10525 
<a name="l10526"></a>10526   <a class="code" href="cli-decode_8c.html#ad86a0f135b6c546ae7ffbb41fd72e14f">add_setshow_boolean_cmd</a> (<span class="stringliteral">&quot;apcs32&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49afbf489a4abce7e8770b178aa54f0908b">no_class</a>, &amp;<a class="code" href="arm-linux-nat_8c.html#a77dfd4d77596fabb416e373c5631335c">arm_apcs_32</a>,
<a name="l10527"></a>10527                            <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Set usage of ARM 32-bit mode.&quot;</span>),
<a name="l10528"></a>10528                            <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Show usage of ARM 32-bit mode.&quot;</span>),
<a name="l10529"></a>10529                            <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;When off, a 26-bit PC will be used.&quot;</span>),
<a name="l10530"></a>10530                            NULL,
<a name="l10531"></a>10531                            NULL, <span class="comment">/* FIXME: i18n: Usage of ARM 32-bit</span>
<a name="l10532"></a>10532 <span class="comment">                                    mode is %s.  */</span>
<a name="l10533"></a>10533                            &amp;setarmcmdlist, &amp;showarmcmdlist);
<a name="l10534"></a>10534 
<a name="l10535"></a>10535   <span class="comment">/* Add a command to allow the user to force the FPU model.  */</span>
<a name="l10536"></a>10536   <a class="code" href="cli-decode_8c.html#a79332268b2efb4698434e6ddf4d8c00e">add_setshow_enum_cmd</a> (<span class="stringliteral">&quot;fpu&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49afbf489a4abce7e8770b178aa54f0908b">no_class</a>, fp_model_strings, &amp;current_fp_model,
<a name="l10537"></a>10537                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Set the floating point type.&quot;</span>),
<a name="l10538"></a>10538                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Show the floating point type.&quot;</span>),
<a name="l10539"></a>10539                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;auto - Determine the FP typefrom the OS-ABI.\n\</span>
<a name="l10540"></a>10540 <span class="stringliteral">softfpa - Software FP, mixed-endian doubles on little-endian ARMs.\n\</span>
<a name="l10541"></a>10541 <span class="stringliteral">fpa - FPA co-processor (GCC compiled).\n\</span>
<a name="l10542"></a>10542 <span class="stringliteral">softvfp - Software FP with pure-endian doubles.\n\</span>
<a name="l10543"></a>10543 <span class="stringliteral">vfp - VFP co-processor.&quot;</span>),
<a name="l10544"></a>10544                         set_fp_model_sfunc, show_fp_model,
<a name="l10545"></a>10545                         &amp;setarmcmdlist, &amp;showarmcmdlist);
<a name="l10546"></a>10546 
<a name="l10547"></a>10547   <span class="comment">/* Add a command to allow the user to force the ABI.  */</span>
<a name="l10548"></a>10548   <a class="code" href="cli-decode_8c.html#a79332268b2efb4698434e6ddf4d8c00e">add_setshow_enum_cmd</a> (<span class="stringliteral">&quot;abi&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49a92be6efbab6bd9647a6f7a2862712d9b">class_support</a>, arm_abi_strings, &amp;arm_abi_string,
<a name="l10549"></a>10549                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Set the ABI.&quot;</span>),
<a name="l10550"></a>10550                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Show the ABI.&quot;</span>),
<a name="l10551"></a>10551                         NULL, arm_set_abi, arm_show_abi,
<a name="l10552"></a>10552                         &amp;setarmcmdlist, &amp;showarmcmdlist);
<a name="l10553"></a>10553 
<a name="l10554"></a>10554   <span class="comment">/* Add two commands to allow the user to force the assumed</span>
<a name="l10555"></a>10555 <span class="comment">     execution mode.  */</span>
<a name="l10556"></a>10556   <a class="code" href="cli-decode_8c.html#a79332268b2efb4698434e6ddf4d8c00e">add_setshow_enum_cmd</a> (<span class="stringliteral">&quot;fallback-mode&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49a92be6efbab6bd9647a6f7a2862712d9b">class_support</a>,
<a name="l10557"></a>10557                         arm_mode_strings, &amp;arm_fallback_mode_string,
<a name="l10558"></a>10558                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Set the mode assumed when symbols are unavailable.&quot;</span>),
<a name="l10559"></a>10559                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Show the mode assumed when symbols are unavailable.&quot;</span>),
<a name="l10560"></a>10560                         NULL, NULL, arm_show_fallback_mode,
<a name="l10561"></a>10561                         &amp;setarmcmdlist, &amp;showarmcmdlist);
<a name="l10562"></a>10562   <a class="code" href="cli-decode_8c.html#a79332268b2efb4698434e6ddf4d8c00e">add_setshow_enum_cmd</a> (<span class="stringliteral">&quot;force-mode&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49a92be6efbab6bd9647a6f7a2862712d9b">class_support</a>,
<a name="l10563"></a>10563                         arm_mode_strings, &amp;arm_force_mode_string,
<a name="l10564"></a>10564                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Set the mode assumed even when symbols are available.&quot;</span>),
<a name="l10565"></a>10565                         <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Show the mode assumed even when symbols are available.&quot;</span>),
<a name="l10566"></a>10566                         NULL, NULL, arm_show_force_mode,
<a name="l10567"></a>10567                         &amp;setarmcmdlist, &amp;showarmcmdlist);
<a name="l10568"></a>10568 
<a name="l10569"></a>10569   <span class="comment">/* Debugging flag.  */</span>
<a name="l10570"></a>10570   <a class="code" href="cli-decode_8c.html#ad86a0f135b6c546ae7ffbb41fd72e14f">add_setshow_boolean_cmd</a> (<span class="stringliteral">&quot;arm&quot;</span>, <a class="code" href="command_8h.html#ad71b5a938f3966cf81293bca79acef49a502c7b57c7172ac88ef735f68070bb59">class_maintenance</a>, &amp;arm_debug,
<a name="l10571"></a>10571                            <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Set ARM debugging.&quot;</span>),
<a name="l10572"></a>10572                            <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Show ARM debugging.&quot;</span>),
<a name="l10573"></a>10573                            <a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;When on, arm-specific debugging is enabled.&quot;</span>),
<a name="l10574"></a>10574                            NULL,
<a name="l10575"></a>10575                            NULL, <span class="comment">/* FIXME: i18n: &quot;ARM debugging is %s.  */</span>
<a name="l10576"></a>10576                            &amp;<a class="code" href="cli-cmds_8c.html#ae5f16c782e4a29124f3175f4a6285244">setdebuglist</a>, &amp;<a class="code" href="cli-cmds_8c.html#a7e2eed475764f70df1e9c0f5d2476a11">showdebuglist</a>);
<a name="l10577"></a>10577 }
<a name="l10578"></a>10578 
<a name="l10579"></a>10579 <span class="comment">/* ARM-reversible process record data structures.  */</span>
<a name="l10580"></a>10580 
<a name="l10581"></a><a class="code" href="arm-tdep_8c.html#a46c1edf10052f37ab5ec00a179d8e057">10581</a> <span class="preprocessor">#define ARM_INSN_SIZE_BYTES 4    </span>
<a name="l10582"></a><a class="code" href="arm-tdep_8c.html#a81ed540871e2a4d9f3d7a83d4b831bc1">10582</a> <span class="preprocessor"></span><span class="preprocessor">#define THUMB_INSN_SIZE_BYTES 2</span>
<a name="l10583"></a><a class="code" href="arm-tdep_8c.html#ac3a0f9a5e0578836c7b37b28b9f68c7f">10583</a> <span class="preprocessor"></span><span class="preprocessor">#define THUMB2_INSN_SIZE_BYTES 4</span>
<a name="l10584"></a>10584 <span class="preprocessor"></span>
<a name="l10585"></a>10585 
<a name="l10586"></a><a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">10586</a> <span class="preprocessor">#define INSN_S_L_BIT_NUM 20</span>
<a name="l10587"></a>10587 <span class="preprocessor"></span>
<a name="l10588"></a><a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">10588</a> <span class="preprocessor">#define REG_ALLOC(REGS, LENGTH, RECORD_BUF) \</span>
<a name="l10589"></a>10589 <span class="preprocessor">        do  \</span>
<a name="l10590"></a>10590 <span class="preprocessor">          { \</span>
<a name="l10591"></a>10591 <span class="preprocessor">            unsigned int reg_len = LENGTH; \</span>
<a name="l10592"></a>10592 <span class="preprocessor">            if (reg_len) \</span>
<a name="l10593"></a>10593 <span class="preprocessor">              { \</span>
<a name="l10594"></a>10594 <span class="preprocessor">                REGS = XNEWVEC (uint32_t, reg_len); \</span>
<a name="l10595"></a>10595 <span class="preprocessor">                memcpy(&amp;REGS[0], &amp;RECORD_BUF[0], sizeof(uint32_t)*LENGTH); \</span>
<a name="l10596"></a>10596 <span class="preprocessor">              } \</span>
<a name="l10597"></a>10597 <span class="preprocessor">          } \</span>
<a name="l10598"></a>10598 <span class="preprocessor">        while (0)</span>
<a name="l10599"></a>10599 <span class="preprocessor"></span>
<a name="l10600"></a><a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">10600</a> <span class="preprocessor">#define MEM_ALLOC(MEMS, LENGTH, RECORD_BUF) \</span>
<a name="l10601"></a>10601 <span class="preprocessor">        do  \</span>
<a name="l10602"></a>10602 <span class="preprocessor">          { \</span>
<a name="l10603"></a>10603 <span class="preprocessor">            unsigned int mem_len = LENGTH; \</span>
<a name="l10604"></a>10604 <span class="preprocessor">            if (mem_len) \</span>
<a name="l10605"></a>10605 <span class="preprocessor">            { \</span>
<a name="l10606"></a>10606 <span class="preprocessor">              MEMS =  XNEWVEC (struct arm_mem_r, mem_len);  \</span>
<a name="l10607"></a>10607 <span class="preprocessor">              memcpy(&amp;MEMS-&gt;len, &amp;RECORD_BUF[0], \</span>
<a name="l10608"></a>10608 <span class="preprocessor">                     sizeof(struct arm_mem_r) * LENGTH); \</span>
<a name="l10609"></a>10609 <span class="preprocessor">            } \</span>
<a name="l10610"></a>10610 <span class="preprocessor">          } \</span>
<a name="l10611"></a>10611 <span class="preprocessor">          while (0)</span>
<a name="l10612"></a>10612 <span class="preprocessor"></span>
<a name="l10613"></a>10613 <span class="comment">/* Checks whether insn is already recorded or yet to be decoded. (boolean expression).  */</span>
<a name="l10614"></a><a class="code" href="arm-tdep_8c.html#a6c5fdd3b00e1d19cab7baad7ac36a8ef">10614</a> <span class="preprocessor">#define INSN_RECORDED(ARM_RECORD) \</span>
<a name="l10615"></a>10615 <span class="preprocessor">        (0 != (ARM_RECORD)-&gt;reg_rec_count || 0 != (ARM_RECORD)-&gt;mem_rec_count)</span>
<a name="l10616"></a>10616 <span class="preprocessor"></span>
<a name="l10617"></a>10617 <span class="comment">/* ARM memory record structure.  */</span>
<a name="l10618"></a>10618 <span class="keyword">struct </span>arm_mem_r
<a name="l10619"></a>10619 {
<a name="l10620"></a>10620   uint32_t <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;    <span class="comment">/* Record length.  */</span>
<a name="l10621"></a>10621   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr;  <span class="comment">/* Memory address.  */</span>
<a name="l10622"></a>10622 };
<a name="l10623"></a>10623 
<a name="l10624"></a>10624 <span class="comment">/* ARM instruction record contains opcode of current insn</span>
<a name="l10625"></a>10625 <span class="comment">   and execution state (before entry to decode_insn()),</span>
<a name="l10626"></a>10626 <span class="comment">   contains list of to-be-modified registers and</span>
<a name="l10627"></a>10627 <span class="comment">   memory blocks (on return from decode_insn()).  */</span>
<a name="l10628"></a>10628 
<a name="l10629"></a>10629 <span class="keyword">typedef</span> <span class="keyword">struct </span>insn_decode_record_t
<a name="l10630"></a>10630 {
<a name="l10631"></a>10631   <span class="keyword">struct </span>gdbarch *gdbarch;
<a name="l10632"></a>10632   <span class="keyword">struct </span>regcache *regcache;
<a name="l10633"></a>10633   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> this_addr;          <span class="comment">/* Address of the insn being decoded.  */</span>
<a name="l10634"></a>10634   uint32_t arm_insn;            <span class="comment">/* Should accommodate thumb.  */</span>
<a name="l10635"></a>10635   uint32_t cond;                <span class="comment">/* Condition code.  */</span>
<a name="l10636"></a>10636   uint32_t opcode;              <span class="comment">/* Insn opcode.  */</span>
<a name="l10637"></a>10637   uint32_t decode;              <span class="comment">/* Insn decode bits.  */</span>
<a name="l10638"></a>10638   uint32_t mem_rec_count;       <span class="comment">/* No of mem records.  */</span>
<a name="l10639"></a>10639   uint32_t reg_rec_count;       <span class="comment">/* No of reg records.  */</span>
<a name="l10640"></a>10640   uint32_t *arm_regs;           <span class="comment">/* Registers to be saved for this record.  */</span>
<a name="l10641"></a>10641   <span class="keyword">struct </span>arm_mem_r *arm_mems;   <span class="comment">/* Memory to be saved for this record.  */</span>
<a name="l10642"></a>10642 } <a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a>;
<a name="l10643"></a>10643 
<a name="l10644"></a>10644 
<a name="l10645"></a>10645 <span class="comment">/* Checks ARM SBZ and SBO mandatory fields.  */</span>
<a name="l10646"></a>10646 
<a name="l10647"></a>10647 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l10648"></a>10648 sbo_sbz (uint32_t insn, uint32_t bit_num, uint32_t len, uint32_t sbo)
<a name="l10649"></a>10649 {
<a name="l10650"></a>10650   uint32_t ones = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (insn, bit_num - 1, (bit_num -1) + (len - 1));
<a name="l10651"></a>10651 
<a name="l10652"></a>10652   <span class="keywordflow">if</span> (!len)
<a name="l10653"></a>10653     <span class="keywordflow">return</span> 1;
<a name="l10654"></a>10654 
<a name="l10655"></a>10655   <span class="keywordflow">if</span> (!sbo)
<a name="l10656"></a>10656     ones = ~ones;
<a name="l10657"></a>10657 
<a name="l10658"></a>10658   <span class="keywordflow">while</span> (ones)
<a name="l10659"></a>10659     {
<a name="l10660"></a>10660       <span class="keywordflow">if</span> (!(ones &amp; sbo))
<a name="l10661"></a>10661         {
<a name="l10662"></a>10662           <span class="keywordflow">return</span> 0;
<a name="l10663"></a>10663         }
<a name="l10664"></a>10664       ones = ones &gt;&gt; 1;
<a name="l10665"></a>10665     }
<a name="l10666"></a>10666   <span class="keywordflow">return</span> 1;
<a name="l10667"></a>10667 }
<a name="l10668"></a>10668 
<a name="l10669"></a><a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47">10669</a> <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l10670"></a>10670 {
<a name="l10671"></a><a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">10671</a>   <a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">ARM_RECORD_STRH</a>=1,
<a name="l10672"></a><a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a6bca084298ceb7826d9facedc8731968">10672</a>   <a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a6bca084298ceb7826d9facedc8731968">ARM_RECORD_STRD</a>
<a name="l10673"></a>10673 } <a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47">arm_record_strx_t</a>;
<a name="l10674"></a>10674 
<a name="l10675"></a><a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647">10675</a> <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l10676"></a>10676 {
<a name="l10677"></a><a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a1703139d9defb0d083f00c14e0116297">10677</a>   <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a1703139d9defb0d083f00c14e0116297">ARM_RECORD</a>=1,
<a name="l10678"></a><a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a9c34eb4b2d056dcbfc5eaa1a267a88e1">10678</a>   <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a9c34eb4b2d056dcbfc5eaa1a267a88e1">THUMB_RECORD</a>,
<a name="l10679"></a><a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647acf3203274f1081c430414e052038cc0e">10679</a>   <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647acf3203274f1081c430414e052038cc0e">THUMB2_RECORD</a>
<a name="l10680"></a>10680 } <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647">record_type_t</a>;
<a name="l10681"></a>10681 
<a name="l10682"></a>10682 
<a name="l10683"></a>10683 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l10684"></a>10684 arm_record_strx (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r, uint32_t *record_buf, 
<a name="l10685"></a>10685                  uint32_t *record_buf_mem, <a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47">arm_record_strx_t</a> str_type)
<a name="l10686"></a>10686 {
<a name="l10687"></a>10687 
<a name="l10688"></a>10688   <span class="keyword">struct </span>regcache *reg_cache = arm_insn_r-&gt;regcache;
<a name="l10689"></a>10689   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval[2]= {0};
<a name="l10690"></a>10690 
<a name="l10691"></a>10691   uint32_t reg_src1 = 0, reg_src2 = 0;
<a name="l10692"></a>10692   uint32_t immed_high = 0, immed_low = 0,offset_8 = 0, tgt_mem_addr = 0;
<a name="l10693"></a>10693   uint32_t opcode1 = 0;
<a name="l10694"></a>10694 
<a name="l10695"></a>10695   arm_insn_r-&gt;opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 21, 24);
<a name="l10696"></a>10696   arm_insn_r-&gt;decode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7);
<a name="l10697"></a>10697   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 20, 24);
<a name="l10698"></a>10698 
<a name="l10699"></a>10699 
<a name="l10700"></a>10700   <span class="keywordflow">if</span> (14 == arm_insn_r-&gt;opcode || 10 == arm_insn_r-&gt;opcode)
<a name="l10701"></a>10701     {
<a name="l10702"></a>10702       <span class="comment">/* 1) Handle misc store, immediate offset.  */</span>
<a name="l10703"></a>10703       immed_low = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 3);
<a name="l10704"></a>10704       immed_high = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 8, 11);
<a name="l10705"></a>10705       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l10706"></a>10706       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1,
<a name="l10707"></a>10707                                   &amp;u_regval[0]);
<a name="l10708"></a>10708       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> == reg_src1)
<a name="l10709"></a>10709         {
<a name="l10710"></a>10710           <span class="comment">/* If R15 was used as Rn, hence current PC+8.  */</span>
<a name="l10711"></a>10711           u_regval[0] = u_regval[0] + 8;
<a name="l10712"></a>10712         }
<a name="l10713"></a>10713       offset_8 = (immed_high &lt;&lt; 4) | immed_low;
<a name="l10714"></a>10714       <span class="comment">/* Calculate target store address.  */</span>
<a name="l10715"></a>10715       <span class="keywordflow">if</span> (14 == arm_insn_r-&gt;opcode)
<a name="l10716"></a>10716         {
<a name="l10717"></a>10717           tgt_mem_addr = u_regval[0] + offset_8;
<a name="l10718"></a>10718         }
<a name="l10719"></a>10719       <span class="keywordflow">else</span>
<a name="l10720"></a>10720         {
<a name="l10721"></a>10721           tgt_mem_addr = u_regval[0] - offset_8;
<a name="l10722"></a>10722         }
<a name="l10723"></a>10723       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">ARM_RECORD_STRH</a> == str_type)
<a name="l10724"></a>10724         {
<a name="l10725"></a>10725           record_buf_mem[0] = 2;
<a name="l10726"></a>10726           record_buf_mem[1] = tgt_mem_addr;
<a name="l10727"></a>10727           arm_insn_r-&gt;mem_rec_count = 1;
<a name="l10728"></a>10728         }
<a name="l10729"></a>10729       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a6bca084298ceb7826d9facedc8731968">ARM_RECORD_STRD</a> == str_type)
<a name="l10730"></a>10730         {
<a name="l10731"></a>10731           record_buf_mem[0] = 4;
<a name="l10732"></a>10732           record_buf_mem[1] = tgt_mem_addr;
<a name="l10733"></a>10733           record_buf_mem[2] = 4;
<a name="l10734"></a>10734           record_buf_mem[3] = tgt_mem_addr + 4;
<a name="l10735"></a>10735           arm_insn_r-&gt;mem_rec_count = 2;
<a name="l10736"></a>10736         }
<a name="l10737"></a>10737     }
<a name="l10738"></a>10738   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (12 == arm_insn_r-&gt;opcode || 8 == arm_insn_r-&gt;opcode)
<a name="l10739"></a>10739     {
<a name="l10740"></a>10740       <span class="comment">/* 2) Store, register offset.  */</span>
<a name="l10741"></a>10741       <span class="comment">/* Get Rm.  */</span>
<a name="l10742"></a>10742       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 3);
<a name="l10743"></a>10743       <span class="comment">/* Get Rn.  */</span>
<a name="l10744"></a>10744       reg_src2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l10745"></a>10745       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval[0]);
<a name="l10746"></a>10746       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src2, &amp;u_regval[1]);
<a name="l10747"></a>10747       <span class="keywordflow">if</span> (15 == reg_src2)
<a name="l10748"></a>10748         {
<a name="l10749"></a>10749           <span class="comment">/* If R15 was used as Rn, hence current PC+8.  */</span>
<a name="l10750"></a>10750           u_regval[0] = u_regval[0] + 8;
<a name="l10751"></a>10751         }
<a name="l10752"></a>10752       <span class="comment">/* Calculate target store address, Rn +/- Rm, register offset.  */</span>
<a name="l10753"></a>10753       <span class="keywordflow">if</span> (12 == arm_insn_r-&gt;opcode)
<a name="l10754"></a>10754         {
<a name="l10755"></a>10755           tgt_mem_addr = u_regval[0] + u_regval[1];
<a name="l10756"></a>10756         }
<a name="l10757"></a>10757       <span class="keywordflow">else</span>
<a name="l10758"></a>10758         {
<a name="l10759"></a>10759           tgt_mem_addr = u_regval[1] - u_regval[0];
<a name="l10760"></a>10760         }
<a name="l10761"></a>10761       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">ARM_RECORD_STRH</a> == str_type)
<a name="l10762"></a>10762         {
<a name="l10763"></a>10763           record_buf_mem[0] = 2;
<a name="l10764"></a>10764           record_buf_mem[1] = tgt_mem_addr;
<a name="l10765"></a>10765           arm_insn_r-&gt;mem_rec_count = 1;
<a name="l10766"></a>10766         }
<a name="l10767"></a>10767       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a6bca084298ceb7826d9facedc8731968">ARM_RECORD_STRD</a> == str_type)
<a name="l10768"></a>10768         {
<a name="l10769"></a>10769           record_buf_mem[0] = 4;
<a name="l10770"></a>10770           record_buf_mem[1] = tgt_mem_addr;
<a name="l10771"></a>10771           record_buf_mem[2] = 4;
<a name="l10772"></a>10772           record_buf_mem[3] = tgt_mem_addr + 4;
<a name="l10773"></a>10773           arm_insn_r-&gt;mem_rec_count = 2;
<a name="l10774"></a>10774         }
<a name="l10775"></a>10775     }
<a name="l10776"></a>10776   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (11 == arm_insn_r-&gt;opcode || 15 == arm_insn_r-&gt;opcode
<a name="l10777"></a>10777            || 2 == arm_insn_r-&gt;opcode  || 6 == arm_insn_r-&gt;opcode)
<a name="l10778"></a>10778     {
<a name="l10779"></a>10779       <span class="comment">/* 3) Store, immediate pre-indexed.  */</span>
<a name="l10780"></a>10780       <span class="comment">/* 5) Store, immediate post-indexed.  */</span>
<a name="l10781"></a>10781       immed_low = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 3);
<a name="l10782"></a>10782       immed_high = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 8, 11);
<a name="l10783"></a>10783       offset_8 = (immed_high &lt;&lt; 4) | immed_low;
<a name="l10784"></a>10784       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l10785"></a>10785       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval[0]);
<a name="l10786"></a>10786       <span class="comment">/* Calculate target store address, Rn +/- Rm, register offset.  */</span>
<a name="l10787"></a>10787       <span class="keywordflow">if</span> (15 == arm_insn_r-&gt;opcode || 6 == arm_insn_r-&gt;opcode)
<a name="l10788"></a>10788         {
<a name="l10789"></a>10789           tgt_mem_addr = u_regval[0] + offset_8;
<a name="l10790"></a>10790         }
<a name="l10791"></a>10791       <span class="keywordflow">else</span>
<a name="l10792"></a>10792         {
<a name="l10793"></a>10793           tgt_mem_addr = u_regval[0] - offset_8;
<a name="l10794"></a>10794         }
<a name="l10795"></a>10795       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">ARM_RECORD_STRH</a> == str_type)
<a name="l10796"></a>10796         {
<a name="l10797"></a>10797           record_buf_mem[0] = 2;
<a name="l10798"></a>10798           record_buf_mem[1] = tgt_mem_addr;
<a name="l10799"></a>10799           arm_insn_r-&gt;mem_rec_count = 1;
<a name="l10800"></a>10800         }
<a name="l10801"></a>10801       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a6bca084298ceb7826d9facedc8731968">ARM_RECORD_STRD</a> == str_type)
<a name="l10802"></a>10802         {
<a name="l10803"></a>10803           record_buf_mem[0] = 4;
<a name="l10804"></a>10804           record_buf_mem[1] = tgt_mem_addr;
<a name="l10805"></a>10805           record_buf_mem[2] = 4;
<a name="l10806"></a>10806           record_buf_mem[3] = tgt_mem_addr + 4;
<a name="l10807"></a>10807           arm_insn_r-&gt;mem_rec_count = 2;
<a name="l10808"></a>10808         }
<a name="l10809"></a>10809       <span class="comment">/* Record Rn also as it changes.  */</span>
<a name="l10810"></a>10810       *(record_buf) = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l10811"></a>10811       arm_insn_r-&gt;reg_rec_count = 1;
<a name="l10812"></a>10812     }
<a name="l10813"></a>10813   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;opcode || 13 == arm_insn_r-&gt;opcode
<a name="l10814"></a>10814            || 0 == arm_insn_r-&gt;opcode || 4 == arm_insn_r-&gt;opcode)
<a name="l10815"></a>10815     {
<a name="l10816"></a>10816       <span class="comment">/* 4) Store, register pre-indexed.  */</span>
<a name="l10817"></a>10817       <span class="comment">/* 6) Store, register post -indexed.  */</span>
<a name="l10818"></a>10818       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 3);
<a name="l10819"></a>10819       reg_src2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l10820"></a>10820       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval[0]);
<a name="l10821"></a>10821       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src2, &amp;u_regval[1]);
<a name="l10822"></a>10822       <span class="comment">/* Calculate target store address, Rn +/- Rm, register offset.  */</span>
<a name="l10823"></a>10823       <span class="keywordflow">if</span> (13 == arm_insn_r-&gt;opcode || 4 == arm_insn_r-&gt;opcode)
<a name="l10824"></a>10824         {
<a name="l10825"></a>10825           tgt_mem_addr = u_regval[0] + u_regval[1];
<a name="l10826"></a>10826         }
<a name="l10827"></a>10827       <span class="keywordflow">else</span>
<a name="l10828"></a>10828         {
<a name="l10829"></a>10829           tgt_mem_addr = u_regval[1] - u_regval[0];
<a name="l10830"></a>10830         }
<a name="l10831"></a>10831       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">ARM_RECORD_STRH</a> == str_type)
<a name="l10832"></a>10832         {
<a name="l10833"></a>10833           record_buf_mem[0] = 2;
<a name="l10834"></a>10834           record_buf_mem[1] = tgt_mem_addr;
<a name="l10835"></a>10835           arm_insn_r-&gt;mem_rec_count = 1;
<a name="l10836"></a>10836         }
<a name="l10837"></a>10837       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a6bca084298ceb7826d9facedc8731968">ARM_RECORD_STRD</a> == str_type)
<a name="l10838"></a>10838         {
<a name="l10839"></a>10839           record_buf_mem[0] = 4;
<a name="l10840"></a>10840           record_buf_mem[1] = tgt_mem_addr;
<a name="l10841"></a>10841           record_buf_mem[2] = 4;
<a name="l10842"></a>10842           record_buf_mem[3] = tgt_mem_addr + 4;
<a name="l10843"></a>10843           arm_insn_r-&gt;mem_rec_count = 2;
<a name="l10844"></a>10844         }
<a name="l10845"></a>10845       <span class="comment">/* Record Rn also as it changes.  */</span>
<a name="l10846"></a>10846       *(record_buf) = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l10847"></a>10847       arm_insn_r-&gt;reg_rec_count = 1;
<a name="l10848"></a>10848     }
<a name="l10849"></a>10849   <span class="keywordflow">return</span> 0;
<a name="l10850"></a>10850 }
<a name="l10851"></a>10851 
<a name="l10852"></a>10852 <span class="comment">/* Handling ARM extension space insns.  */</span>
<a name="l10853"></a>10853 
<a name="l10854"></a>10854 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l10855"></a>10855 arm_record_extension_space (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l10856"></a>10856 {
<a name="l10857"></a>10857   uint32_t ret = 0;  <span class="comment">/* Return value: -1:record failure ;  0:success  */</span>
<a name="l10858"></a>10858   uint32_t opcode1 = 0, opcode2 = 0, insn_op1 = 0;
<a name="l10859"></a>10859   uint32_t record_buf[8], record_buf_mem[8];
<a name="l10860"></a>10860   uint32_t reg_src1 = 0;
<a name="l10861"></a>10861   uint32_t immed_high = 0, immed_low = 0,offset_8 = 0, tgt_mem_addr = 0;
<a name="l10862"></a>10862   <span class="keyword">struct </span>regcache *reg_cache = arm_insn_r-&gt;regcache;
<a name="l10863"></a>10863   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval = 0;
<a name="l10864"></a>10864 
<a name="l10865"></a>10865   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (!<a class="code" href="arm-tdep_8c.html#a6c5fdd3b00e1d19cab7baad7ac36a8ef">INSN_RECORDED</a>(arm_insn_r));
<a name="l10866"></a>10866   <span class="comment">/* Handle unconditional insn extension space.  */</span>
<a name="l10867"></a>10867 
<a name="l10868"></a>10868   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 20, 27);
<a name="l10869"></a>10869   opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7);
<a name="l10870"></a>10870   <span class="keywordflow">if</span> (arm_insn_r-&gt;cond)
<a name="l10871"></a>10871     {
<a name="l10872"></a>10872       <span class="comment">/* PLD has no affect on architectural state, it just affects</span>
<a name="l10873"></a>10873 <span class="comment">         the caches.  */</span>
<a name="l10874"></a>10874       <span class="keywordflow">if</span> (5 == ((opcode1 &amp; 0xE0) &gt;&gt; 5))
<a name="l10875"></a>10875         {
<a name="l10876"></a>10876           <span class="comment">/* BLX(1) */</span>
<a name="l10877"></a>10877           record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10878"></a>10878           record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l10879"></a>10879           arm_insn_r-&gt;reg_rec_count = 2;
<a name="l10880"></a>10880         }
<a name="l10881"></a>10881       <span class="comment">/* STC2, LDC2, MCR2, MRC2, CDP2: &lt;TBD&gt;, co-processor insn.  */</span>
<a name="l10882"></a>10882     }
<a name="l10883"></a>10883 
<a name="l10884"></a>10884 
<a name="l10885"></a>10885   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 25, 27);
<a name="l10886"></a>10886   <span class="keywordflow">if</span> (3 == opcode1 &amp;&amp; bit (arm_insn_r-&gt;arm_insn, 4))
<a name="l10887"></a>10887     {
<a name="l10888"></a>10888       ret = -1;
<a name="l10889"></a>10889       <span class="comment">/* Undefined instruction on ARM V5; need to handle if later </span>
<a name="l10890"></a>10890 <span class="comment">         versions define it.  */</span>
<a name="l10891"></a>10891     }
<a name="l10892"></a>10892 
<a name="l10893"></a>10893   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 24, 27);
<a name="l10894"></a>10894   opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7);
<a name="l10895"></a>10895   insn_op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 20, 23);
<a name="l10896"></a>10896 
<a name="l10897"></a>10897   <span class="comment">/* Handle arithmetic insn extension space.  */</span>
<a name="l10898"></a>10898   <span class="keywordflow">if</span> (!opcode1 &amp;&amp; 9 == opcode2 &amp;&amp; 1 != arm_insn_r-&gt;cond
<a name="l10899"></a>10899       &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a6c5fdd3b00e1d19cab7baad7ac36a8ef">INSN_RECORDED</a>(arm_insn_r))
<a name="l10900"></a>10900     {
<a name="l10901"></a>10901       <span class="comment">/* Handle MLA(S) and MUL(S).  */</span>
<a name="l10902"></a>10902       <span class="keywordflow">if</span> (0 &lt;= insn_op1 &amp;&amp; 3 &gt;= insn_op1)
<a name="l10903"></a>10903       {
<a name="l10904"></a>10904         record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l10905"></a>10905         record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10906"></a>10906         arm_insn_r-&gt;reg_rec_count = 2;
<a name="l10907"></a>10907       }
<a name="l10908"></a>10908       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (4 &lt;= insn_op1 &amp;&amp; 15 &gt;= insn_op1)
<a name="l10909"></a>10909       {
<a name="l10910"></a>10910         <span class="comment">/* Handle SMLAL(S), SMULL(S), UMLAL(S), UMULL(S).  */</span>
<a name="l10911"></a>10911         record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l10912"></a>10912         record_buf[1] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l10913"></a>10913         record_buf[2] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10914"></a>10914         arm_insn_r-&gt;reg_rec_count = 3;
<a name="l10915"></a>10915       }
<a name="l10916"></a>10916     }
<a name="l10917"></a>10917 
<a name="l10918"></a>10918   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 26, 27);
<a name="l10919"></a>10919   opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 23, 24);
<a name="l10920"></a>10920   insn_op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 21, 22);
<a name="l10921"></a>10921 
<a name="l10922"></a>10922   <span class="comment">/* Handle control insn extension space.  */</span>
<a name="l10923"></a>10923 
<a name="l10924"></a>10924   <span class="keywordflow">if</span> (!opcode1 &amp;&amp; 2 == opcode2 &amp;&amp; !bit (arm_insn_r-&gt;arm_insn, 20)
<a name="l10925"></a>10925       &amp;&amp; 1 != arm_insn_r-&gt;cond &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a6c5fdd3b00e1d19cab7baad7ac36a8ef">INSN_RECORDED</a>(arm_insn_r))
<a name="l10926"></a>10926     {
<a name="l10927"></a>10927       <span class="keywordflow">if</span> (!bit (arm_insn_r-&gt;arm_insn,25))
<a name="l10928"></a>10928         {
<a name="l10929"></a>10929           <span class="keywordflow">if</span> (!<a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7))
<a name="l10930"></a>10930             {
<a name="l10931"></a>10931               <span class="keywordflow">if</span> ((0 == insn_op1) || (2 == insn_op1))
<a name="l10932"></a>10932                 {
<a name="l10933"></a>10933                   <span class="comment">/* MRS.  */</span>
<a name="l10934"></a>10934                   record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l10935"></a>10935                   arm_insn_r-&gt;reg_rec_count = 1;
<a name="l10936"></a>10936                 }
<a name="l10937"></a>10937               <span class="keywordflow">else</span> <span class="keywordflow">if</span> (1 == insn_op1)
<a name="l10938"></a>10938                 {
<a name="l10939"></a>10939                   <span class="comment">/* CSPR is going to be changed.  */</span>
<a name="l10940"></a>10940                   record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10941"></a>10941                   arm_insn_r-&gt;reg_rec_count = 1;
<a name="l10942"></a>10942                 }
<a name="l10943"></a>10943               <span class="keywordflow">else</span> <span class="keywordflow">if</span> (3 == insn_op1)
<a name="l10944"></a>10944                 {
<a name="l10945"></a>10945                   <span class="comment">/* SPSR is going to be changed.  */</span>
<a name="l10946"></a>10946                   <span class="comment">/* We need to get SPSR value, which is yet to be done.  */</span>
<a name="l10947"></a>10947                   <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support &quot;</span>
<a name="l10948"></a>10948                                      <span class="stringliteral">&quot;instruction  0x%0x at address %s.\n&quot;</span>),
<a name="l10949"></a>10949                                      arm_insn_r-&gt;arm_insn,
<a name="l10950"></a>10950                                      <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, 
<a name="l10951"></a>10951                                      arm_insn_r-&gt;this_addr));
<a name="l10952"></a>10952                   <span class="keywordflow">return</span> -1;
<a name="l10953"></a>10953                 }
<a name="l10954"></a>10954             }
<a name="l10955"></a>10955           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (1 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7))
<a name="l10956"></a>10956             {
<a name="l10957"></a>10957               <span class="keywordflow">if</span> (1 == insn_op1)
<a name="l10958"></a>10958                 {
<a name="l10959"></a>10959                   <span class="comment">/* BX.  */</span>
<a name="l10960"></a>10960                   record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10961"></a>10961                   arm_insn_r-&gt;reg_rec_count = 1;
<a name="l10962"></a>10962                 }
<a name="l10963"></a>10963               <span class="keywordflow">else</span> <span class="keywordflow">if</span> (3 == insn_op1)
<a name="l10964"></a>10964                 {
<a name="l10965"></a>10965                   <span class="comment">/* CLZ.  */</span>
<a name="l10966"></a>10966                   record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l10967"></a>10967                   arm_insn_r-&gt;reg_rec_count = 1;
<a name="l10968"></a>10968                 }
<a name="l10969"></a>10969             }
<a name="l10970"></a>10970           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (3 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7))
<a name="l10971"></a>10971             {
<a name="l10972"></a>10972               <span class="comment">/* BLX.  */</span>
<a name="l10973"></a>10973               record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10974"></a>10974               record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l10975"></a>10975               arm_insn_r-&gt;reg_rec_count = 2;
<a name="l10976"></a>10976             }
<a name="l10977"></a>10977           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (5 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7))
<a name="l10978"></a>10978             {
<a name="l10979"></a>10979               <span class="comment">/* QADD, QSUB, QDADD, QDSUB */</span>
<a name="l10980"></a>10980               record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10981"></a>10981               record_buf[1] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l10982"></a>10982               arm_insn_r-&gt;reg_rec_count = 2;
<a name="l10983"></a>10983             }
<a name="l10984"></a>10984           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (7 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7))
<a name="l10985"></a>10985             {
<a name="l10986"></a>10986               <span class="comment">/* BKPT.  */</span>
<a name="l10987"></a>10987               record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l10988"></a>10988               record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l10989"></a>10989               arm_insn_r-&gt;reg_rec_count = 2;
<a name="l10990"></a>10990 
<a name="l10991"></a>10991               <span class="comment">/* Save SPSR also;how?  */</span>
<a name="l10992"></a>10992               <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support &quot;</span>
<a name="l10993"></a>10993                                   <span class="stringliteral">&quot;instruction 0x%0x at address %s.\n&quot;</span>),
<a name="l10994"></a>10994                                   arm_insn_r-&gt;arm_insn,
<a name="l10995"></a>10995                   <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, arm_insn_r-&gt;this_addr));
<a name="l10996"></a>10996               <span class="keywordflow">return</span> -1;
<a name="l10997"></a>10997             }
<a name="l10998"></a>10998           <span class="keywordflow">else</span> <span class="keywordflow">if</span>(8 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7) 
<a name="l10999"></a>10999                   || 10 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7)
<a name="l11000"></a>11000                   || 12 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7)
<a name="l11001"></a>11001                   || 14 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7)
<a name="l11002"></a>11002                  )
<a name="l11003"></a>11003             {
<a name="l11004"></a>11004               <span class="keywordflow">if</span> (0 == insn_op1 || 1 == insn_op1)
<a name="l11005"></a>11005                 {
<a name="l11006"></a>11006                   <span class="comment">/* SMLA&lt;x&gt;&lt;y&gt;, SMLAW&lt;y&gt;, SMULW&lt;y&gt;.  */</span>
<a name="l11007"></a>11007                   <span class="comment">/* We dont do optimization for SMULW&lt;y&gt; where we</span>
<a name="l11008"></a>11008 <span class="comment">                     need only Rd.  */</span>
<a name="l11009"></a>11009                   record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11010"></a>11010                   record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11011"></a>11011                   arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11012"></a>11012                 }
<a name="l11013"></a>11013               <span class="keywordflow">else</span> <span class="keywordflow">if</span> (2 == insn_op1)
<a name="l11014"></a>11014                 {
<a name="l11015"></a>11015                   <span class="comment">/* SMLAL&lt;x&gt;&lt;y&gt;.  */</span>
<a name="l11016"></a>11016                   record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11017"></a>11017                   record_buf[1] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11018"></a>11018                   arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11019"></a>11019                 }
<a name="l11020"></a>11020               <span class="keywordflow">else</span> <span class="keywordflow">if</span> (3 == insn_op1)
<a name="l11021"></a>11021                 {
<a name="l11022"></a>11022                   <span class="comment">/* SMUL&lt;x&gt;&lt;y&gt;.  */</span>
<a name="l11023"></a>11023                   record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11024"></a>11024                   arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11025"></a>11025                 }
<a name="l11026"></a>11026             }
<a name="l11027"></a>11027         }
<a name="l11028"></a>11028       <span class="keywordflow">else</span>
<a name="l11029"></a>11029         {
<a name="l11030"></a>11030           <span class="comment">/* MSR : immediate form.  */</span>
<a name="l11031"></a>11031           <span class="keywordflow">if</span> (1 == insn_op1)
<a name="l11032"></a>11032             {
<a name="l11033"></a>11033               <span class="comment">/* CSPR is going to be changed.  */</span>
<a name="l11034"></a>11034               record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11035"></a>11035               arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11036"></a>11036             }
<a name="l11037"></a>11037           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (3 == insn_op1)
<a name="l11038"></a>11038             {
<a name="l11039"></a>11039               <span class="comment">/* SPSR is going to be changed.  */</span>
<a name="l11040"></a>11040               <span class="comment">/* we need to get SPSR value, which is yet to be done  */</span>
<a name="l11041"></a>11041               <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support &quot;</span>
<a name="l11042"></a>11042                                    <span class="stringliteral">&quot;instruction 0x%0x at address %s.\n&quot;</span>),
<a name="l11043"></a>11043                                     arm_insn_r-&gt;arm_insn,
<a name="l11044"></a>11044                                     <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, 
<a name="l11045"></a>11045                                     arm_insn_r-&gt;this_addr));
<a name="l11046"></a>11046               <span class="keywordflow">return</span> -1;
<a name="l11047"></a>11047             }
<a name="l11048"></a>11048         }
<a name="l11049"></a>11049     }
<a name="l11050"></a>11050 
<a name="l11051"></a>11051   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 25, 27);
<a name="l11052"></a>11052   opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 20, 24);
<a name="l11053"></a>11053   insn_op1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 5, 6);
<a name="l11054"></a>11054 
<a name="l11055"></a>11055   <span class="comment">/* Handle load/store insn extension space.  */</span>
<a name="l11056"></a>11056 
<a name="l11057"></a>11057   <span class="keywordflow">if</span> (!opcode1 &amp;&amp; bit (arm_insn_r-&gt;arm_insn, 7) 
<a name="l11058"></a>11058       &amp;&amp; bit (arm_insn_r-&gt;arm_insn, 4) &amp;&amp; 1 != arm_insn_r-&gt;cond
<a name="l11059"></a>11059       &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a6c5fdd3b00e1d19cab7baad7ac36a8ef">INSN_RECORDED</a>(arm_insn_r))
<a name="l11060"></a>11060     {
<a name="l11061"></a>11061       <span class="comment">/* SWP/SWPB.  */</span>
<a name="l11062"></a>11062       <span class="keywordflow">if</span> (0 == insn_op1)
<a name="l11063"></a>11063         {
<a name="l11064"></a>11064           <span class="comment">/* These insn, changes register and memory as well.  */</span>
<a name="l11065"></a>11065           <span class="comment">/* SWP or SWPB insn.  */</span>
<a name="l11066"></a>11066           <span class="comment">/* Get memory address given by Rn.  */</span>
<a name="l11067"></a>11067           reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11068"></a>11068           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval);
<a name="l11069"></a>11069           <span class="comment">/* SWP insn ?, swaps word.  */</span>
<a name="l11070"></a>11070           <span class="keywordflow">if</span> (8 == arm_insn_r-&gt;opcode)
<a name="l11071"></a>11071             {
<a name="l11072"></a>11072               record_buf_mem[0] = 4;
<a name="l11073"></a>11073             }
<a name="l11074"></a>11074           <span class="keywordflow">else</span>
<a name="l11075"></a>11075             {
<a name="l11076"></a>11076               <span class="comment">/* SWPB insn, swaps only byte.  */</span>
<a name="l11077"></a>11077               record_buf_mem[0] = 1;
<a name="l11078"></a>11078             }
<a name="l11079"></a>11079           record_buf_mem[1] = u_regval;
<a name="l11080"></a>11080           arm_insn_r-&gt;mem_rec_count = 1;
<a name="l11081"></a>11081           record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11082"></a>11082           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11083"></a>11083         }
<a name="l11084"></a>11084       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (1 == insn_op1 &amp;&amp; !bit (arm_insn_r-&gt;arm_insn, 20))
<a name="l11085"></a>11085         {
<a name="l11086"></a>11086           <span class="comment">/* STRH.  */</span>
<a name="l11087"></a>11087           arm_record_strx(arm_insn_r, &amp;record_buf[0], &amp;record_buf_mem[0],
<a name="l11088"></a>11088                           <a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">ARM_RECORD_STRH</a>);
<a name="l11089"></a>11089         }
<a name="l11090"></a>11090       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (2 == insn_op1 &amp;&amp; !bit (arm_insn_r-&gt;arm_insn, 20))
<a name="l11091"></a>11091         {
<a name="l11092"></a>11092           <span class="comment">/* LDRD.  */</span>
<a name="l11093"></a>11093           record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11094"></a>11094           record_buf[1] = record_buf[0] + 1;
<a name="l11095"></a>11095           arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11096"></a>11096         }
<a name="l11097"></a>11097       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (3 == insn_op1 &amp;&amp; !bit (arm_insn_r-&gt;arm_insn, 20))
<a name="l11098"></a>11098         {
<a name="l11099"></a>11099           <span class="comment">/* STRD.  */</span>
<a name="l11100"></a>11100           arm_record_strx(arm_insn_r, &amp;record_buf[0], &amp;record_buf_mem[0],
<a name="l11101"></a>11101                         <a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a6bca084298ceb7826d9facedc8731968">ARM_RECORD_STRD</a>);
<a name="l11102"></a>11102         }
<a name="l11103"></a>11103       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, 20) &amp;&amp; insn_op1 &lt;= 3)
<a name="l11104"></a>11104         {
<a name="l11105"></a>11105           <span class="comment">/* LDRH, LDRSB, LDRSH.  */</span>
<a name="l11106"></a>11106           record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11107"></a>11107           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11108"></a>11108         }
<a name="l11109"></a>11109 
<a name="l11110"></a>11110     }
<a name="l11111"></a>11111 
<a name="l11112"></a>11112   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 23, 27);
<a name="l11113"></a>11113   <span class="keywordflow">if</span> (24 == opcode1 &amp;&amp; bit (arm_insn_r-&gt;arm_insn, 21)
<a name="l11114"></a>11114       &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a6c5fdd3b00e1d19cab7baad7ac36a8ef">INSN_RECORDED</a>(arm_insn_r))
<a name="l11115"></a>11115     {
<a name="l11116"></a>11116       ret = -1;
<a name="l11117"></a>11117       <span class="comment">/* Handle coprocessor insn extension space.  */</span>
<a name="l11118"></a>11118     }
<a name="l11119"></a>11119 
<a name="l11120"></a>11120   <span class="comment">/* To be done for ARMv5 and later; as of now we return -1.  */</span>
<a name="l11121"></a>11121   <span class="keywordflow">if</span> (-1 == ret)
<a name="l11122"></a>11122     <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support instruction x%0x &quot;</span>
<a name="l11123"></a>11123                          <span class="stringliteral">&quot;at address %s.\n&quot;</span>),arm_insn_r-&gt;arm_insn,
<a name="l11124"></a>11124                          <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, arm_insn_r-&gt;this_addr));
<a name="l11125"></a>11125 
<a name="l11126"></a>11126 
<a name="l11127"></a>11127   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (arm_insn_r-&gt;arm_regs, arm_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11128"></a>11128   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (arm_insn_r-&gt;arm_mems, arm_insn_r-&gt;mem_rec_count, record_buf_mem);
<a name="l11129"></a>11129 
<a name="l11130"></a>11130   <span class="keywordflow">return</span> ret;
<a name="l11131"></a>11131 }
<a name="l11132"></a>11132 
<a name="l11133"></a>11133 <span class="comment">/* Handling opcode 000 insns.  */</span>
<a name="l11134"></a>11134 
<a name="l11135"></a>11135 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11136"></a>11136 arm_record_data_proc_misc_ld_str (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11137"></a>11137 {
<a name="l11138"></a>11138   <span class="keyword">struct </span>regcache *reg_cache = arm_insn_r-&gt;regcache;
<a name="l11139"></a>11139   uint32_t record_buf[8], record_buf_mem[8];
<a name="l11140"></a>11140   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval[2] = {0};
<a name="l11141"></a>11141 
<a name="l11142"></a>11142   uint32_t reg_src1 = 0, reg_src2 = 0, reg_dest = 0;
<a name="l11143"></a>11143   uint32_t immed_high = 0, immed_low = 0, offset_8 = 0, tgt_mem_addr = 0;
<a name="l11144"></a>11144   uint32_t opcode1 = 0;
<a name="l11145"></a>11145 
<a name="l11146"></a>11146   arm_insn_r-&gt;opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 21, 24);
<a name="l11147"></a>11147   arm_insn_r-&gt;decode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7);
<a name="l11148"></a>11148   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 20, 24);
<a name="l11149"></a>11149 
<a name="l11150"></a>11150   <span class="comment">/* Data processing insn /multiply insn.  */</span>
<a name="l11151"></a>11151   <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;decode
<a name="l11152"></a>11152       &amp;&amp; ((4 &lt;= arm_insn_r-&gt;opcode &amp;&amp; 7 &gt;= arm_insn_r-&gt;opcode)
<a name="l11153"></a>11153       ||  (0 == arm_insn_r-&gt;opcode || 1 == arm_insn_r-&gt;opcode)))
<a name="l11154"></a>11154     {
<a name="l11155"></a>11155       <span class="comment">/* Handle multiply instructions.  */</span>
<a name="l11156"></a>11156       <span class="comment">/* MLA, MUL, SMLAL, SMULL, UMLAL, UMULL.  */</span>
<a name="l11157"></a>11157         <span class="keywordflow">if</span> (0 == arm_insn_r-&gt;opcode || 1 == arm_insn_r-&gt;opcode)
<a name="l11158"></a>11158           {
<a name="l11159"></a>11159             <span class="comment">/* Handle MLA and MUL.  */</span>
<a name="l11160"></a>11160             record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11161"></a>11161             record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11162"></a>11162             arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11163"></a>11163           }
<a name="l11164"></a>11164         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (4 &lt;= arm_insn_r-&gt;opcode &amp;&amp; 7 &gt;= arm_insn_r-&gt;opcode)
<a name="l11165"></a>11165           {
<a name="l11166"></a>11166             <span class="comment">/* Handle SMLAL, SMULL, UMLAL, UMULL.  */</span>
<a name="l11167"></a>11167             record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11168"></a>11168             record_buf[1] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11169"></a>11169             record_buf[2] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11170"></a>11170             arm_insn_r-&gt;reg_rec_count = 3;
<a name="l11171"></a>11171           }
<a name="l11172"></a>11172     }
<a name="l11173"></a>11173   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, <a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">INSN_S_L_BIT_NUM</a>)
<a name="l11174"></a>11174            &amp;&amp; (11 == arm_insn_r-&gt;decode || 13 == arm_insn_r-&gt;decode))
<a name="l11175"></a>11175     {
<a name="l11176"></a>11176       <span class="comment">/* Handle misc load insns, as 20th bit  (L = 1).  */</span>
<a name="l11177"></a>11177       <span class="comment">/* LDR insn has a capability to do branching, if</span>
<a name="l11178"></a>11178 <span class="comment">         MOV LR, PC is precceded by LDR insn having Rn as R15</span>
<a name="l11179"></a>11179 <span class="comment">         in that case, it emulates branch and link insn, and hence we </span>
<a name="l11180"></a>11180 <span class="comment">         need to save CSPR and PC as well. I am not sure this is right</span>
<a name="l11181"></a>11181 <span class="comment">         place; as opcode = 010 LDR insn make this happen, if R15 was</span>
<a name="l11182"></a>11182 <span class="comment">         used.  */</span>
<a name="l11183"></a>11183       reg_dest = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11184"></a>11184       <span class="keywordflow">if</span> (15 != reg_dest)
<a name="l11185"></a>11185         {
<a name="l11186"></a>11186           record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11187"></a>11187           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11188"></a>11188         }
<a name="l11189"></a>11189       <span class="keywordflow">else</span>
<a name="l11190"></a>11190         {
<a name="l11191"></a>11191           record_buf[0] = reg_dest;
<a name="l11192"></a>11192           record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11193"></a>11193           arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11194"></a>11194         }
<a name="l11195"></a>11195     }
<a name="l11196"></a>11196   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((9 == arm_insn_r-&gt;opcode || 11 == arm_insn_r-&gt;opcode)
<a name="l11197"></a>11197            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 5, 12, 0)
<a name="l11198"></a>11198            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 13, 4, 1)
<a name="l11199"></a>11199            &amp;&amp; 2 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 20, 21))
<a name="l11200"></a>11200     {
<a name="l11201"></a>11201       <span class="comment">/* Handle MSR insn.  */</span>
<a name="l11202"></a>11202       <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;opcode)
<a name="l11203"></a>11203         {
<a name="l11204"></a>11204           <span class="comment">/* CSPR is going to be changed.  */</span>
<a name="l11205"></a>11205           record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11206"></a>11206           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11207"></a>11207         }
<a name="l11208"></a>11208       <span class="keywordflow">else</span>
<a name="l11209"></a>11209         {
<a name="l11210"></a>11210           <span class="comment">/* SPSR is going to be changed.  */</span>
<a name="l11211"></a>11211           <span class="comment">/* How to read SPSR value?  */</span>
<a name="l11212"></a>11212           <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support instruction &quot;</span>
<a name="l11213"></a>11213                             <span class="stringliteral">&quot;0x%0x at address %s.\n&quot;</span>),
<a name="l11214"></a>11214                             arm_insn_r-&gt;arm_insn,
<a name="l11215"></a>11215                         <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, arm_insn_r-&gt;this_addr));
<a name="l11216"></a>11216           <span class="keywordflow">return</span> -1;
<a name="l11217"></a>11217         }
<a name="l11218"></a>11218     }
<a name="l11219"></a>11219   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;decode
<a name="l11220"></a>11220            &amp;&amp; (8 == arm_insn_r-&gt;opcode || 10 == arm_insn_r-&gt;opcode)
<a name="l11221"></a>11221            &amp;&amp; !bit (arm_insn_r-&gt;arm_insn, <a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">INSN_S_L_BIT_NUM</a>))
<a name="l11222"></a>11222     {
<a name="l11223"></a>11223       <span class="comment">/* Handling SWP, SWPB.  */</span>
<a name="l11224"></a>11224       <span class="comment">/* These insn, changes register and memory as well.  */</span>
<a name="l11225"></a>11225       <span class="comment">/* SWP or SWPB insn.  */</span>
<a name="l11226"></a>11226 
<a name="l11227"></a>11227       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11228"></a>11228       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval[0]);
<a name="l11229"></a>11229       <span class="comment">/* SWP insn ?, swaps word.  */</span>
<a name="l11230"></a>11230       <span class="keywordflow">if</span> (8 == arm_insn_r-&gt;opcode)
<a name="l11231"></a>11231         {
<a name="l11232"></a>11232           record_buf_mem[0] = 4;
<a name="l11233"></a>11233         }
<a name="l11234"></a>11234         <span class="keywordflow">else</span>
<a name="l11235"></a>11235         {
<a name="l11236"></a>11236           <span class="comment">/* SWPB insn, swaps only byte.  */</span>
<a name="l11237"></a>11237           record_buf_mem[0] = 1;
<a name="l11238"></a>11238         }
<a name="l11239"></a>11239       record_buf_mem[1] = u_regval[0];
<a name="l11240"></a>11240       arm_insn_r-&gt;mem_rec_count = 1;
<a name="l11241"></a>11241       record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11242"></a>11242       arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11243"></a>11243     }
<a name="l11244"></a>11244   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (3 == arm_insn_r-&gt;decode &amp;&amp; 0x12 == opcode1
<a name="l11245"></a>11245            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 9, 12, 1))
<a name="l11246"></a>11246     {
<a name="l11247"></a>11247       <span class="comment">/* Handle BLX, branch and link/exchange.  */</span>
<a name="l11248"></a>11248       <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;opcode)
<a name="l11249"></a>11249       {
<a name="l11250"></a>11250         <span class="comment">/* Branch is chosen by setting T bit of CSPR, bitp[0] of Rm,</span>
<a name="l11251"></a>11251 <span class="comment">           and R14 stores the return address.  */</span>
<a name="l11252"></a>11252         record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11253"></a>11253         record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l11254"></a>11254         arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11255"></a>11255       }
<a name="l11256"></a>11256     }
<a name="l11257"></a>11257   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (7 == arm_insn_r-&gt;decode &amp;&amp; 0x12 == opcode1)
<a name="l11258"></a>11258     {
<a name="l11259"></a>11259       <span class="comment">/* Handle enhanced software breakpoint insn, BKPT.  */</span>
<a name="l11260"></a>11260       <span class="comment">/* CPSR is changed to be executed in ARM state,  disabling normal</span>
<a name="l11261"></a>11261 <span class="comment">         interrupts, entering abort mode.  */</span>
<a name="l11262"></a>11262       <span class="comment">/* According to high vector configuration PC is set.  */</span>
<a name="l11263"></a>11263       <span class="comment">/* user hit breakpoint and type reverse, in</span>
<a name="l11264"></a>11264 <span class="comment">         that case, we need to go back with previous CPSR and</span>
<a name="l11265"></a>11265 <span class="comment">         Program Counter.  */</span>
<a name="l11266"></a>11266       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11267"></a>11267       record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l11268"></a>11268       arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11269"></a>11269 
<a name="l11270"></a>11270       <span class="comment">/* Save SPSR also; how?  */</span>
<a name="l11271"></a>11271       <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support instruction &quot;</span>
<a name="l11272"></a>11272                            <span class="stringliteral">&quot;0x%0x at address %s.\n&quot;</span>),arm_insn_r-&gt;arm_insn,
<a name="l11273"></a>11273                            <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, 
<a name="l11274"></a>11274                            arm_insn_r-&gt;this_addr));
<a name="l11275"></a>11275       <span class="keywordflow">return</span> -1;
<a name="l11276"></a>11276     }
<a name="l11277"></a>11277   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (11 == arm_insn_r-&gt;decode
<a name="l11278"></a>11278            &amp;&amp; !bit (arm_insn_r-&gt;arm_insn, <a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">INSN_S_L_BIT_NUM</a>))
<a name="l11279"></a>11279   {
<a name="l11280"></a>11280     <span class="comment">/* Handle enhanced store insns and DSP insns (e.g. LDRD).  */</span>
<a name="l11281"></a>11281 
<a name="l11282"></a>11282     <span class="comment">/* Handle str(x) insn */</span>
<a name="l11283"></a>11283     arm_record_strx(arm_insn_r, &amp;record_buf[0], &amp;record_buf_mem[0],
<a name="l11284"></a>11284                     <a class="code" href="arm-tdep_8c.html#a04002b840fee8e289b4d0a9c99322a47a1c97154f63ce641f1571f348b7b7ab8e">ARM_RECORD_STRH</a>);
<a name="l11285"></a>11285   }
<a name="l11286"></a>11286   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (1 == arm_insn_r-&gt;decode &amp;&amp; 0x12 == opcode1
<a name="l11287"></a>11287            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 9, 12, 1))
<a name="l11288"></a>11288     {
<a name="l11289"></a>11289       <span class="comment">/* Handle BX, branch and link/exchange.  */</span>
<a name="l11290"></a>11290       <span class="comment">/* Branch is chosen by setting T bit of CSPR, bitp[0] of Rm.  */</span>
<a name="l11291"></a>11291       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11292"></a>11292       arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11293"></a>11293     }
<a name="l11294"></a>11294   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (1 == arm_insn_r-&gt;decode &amp;&amp; 0x16 == opcode1
<a name="l11295"></a>11295            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 9, 4, 1)
<a name="l11296"></a>11296            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 17, 4, 1))
<a name="l11297"></a>11297     {
<a name="l11298"></a>11298       <span class="comment">/* Count leading zeros: CLZ.  */</span>
<a name="l11299"></a>11299       record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11300"></a>11300       arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11301"></a>11301     }
<a name="l11302"></a>11302   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!bit (arm_insn_r-&gt;arm_insn, <a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">INSN_S_L_BIT_NUM</a>)
<a name="l11303"></a>11303            &amp;&amp; (8 == arm_insn_r-&gt;opcode || 10 == arm_insn_r-&gt;opcode)
<a name="l11304"></a>11304            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 17, 4, 1)
<a name="l11305"></a>11305            &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 1, 12, 0)
<a name="l11306"></a>11306           )
<a name="l11307"></a>11307     {
<a name="l11308"></a>11308       <span class="comment">/* Handle MRS insn.  */</span>
<a name="l11309"></a>11309       record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11310"></a>11310       arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11311"></a>11311     }
<a name="l11312"></a>11312   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (arm_insn_r-&gt;opcode &lt;= 15)
<a name="l11313"></a>11313     {
<a name="l11314"></a>11314       <span class="comment">/* Normal data processing insns.  */</span>
<a name="l11315"></a>11315       <span class="comment">/* Out of 11 shifter operands mode, all the insn modifies destination</span>
<a name="l11316"></a>11316 <span class="comment">         register, which is specified by 13-16 decode.  */</span>
<a name="l11317"></a>11317       record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11318"></a>11318       record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11319"></a>11319       arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11320"></a>11320     }
<a name="l11321"></a>11321   <span class="keywordflow">else</span>
<a name="l11322"></a>11322     {
<a name="l11323"></a>11323       <span class="keywordflow">return</span> -1;
<a name="l11324"></a>11324     }
<a name="l11325"></a>11325 
<a name="l11326"></a>11326   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (arm_insn_r-&gt;arm_regs, arm_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11327"></a>11327   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (arm_insn_r-&gt;arm_mems, arm_insn_r-&gt;mem_rec_count, record_buf_mem);
<a name="l11328"></a>11328   <span class="keywordflow">return</span> 0;
<a name="l11329"></a>11329 }
<a name="l11330"></a>11330 
<a name="l11331"></a>11331 <span class="comment">/* Handling opcode 001 insns.  */</span>
<a name="l11332"></a>11332 
<a name="l11333"></a>11333 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11334"></a>11334 arm_record_data_proc_imm (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11335"></a>11335 {
<a name="l11336"></a>11336   uint32_t record_buf[8], record_buf_mem[8];
<a name="l11337"></a>11337 
<a name="l11338"></a>11338   arm_insn_r-&gt;opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 21, 24);
<a name="l11339"></a>11339   arm_insn_r-&gt;decode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7);
<a name="l11340"></a>11340 
<a name="l11341"></a>11341   <span class="keywordflow">if</span> ((9 == arm_insn_r-&gt;opcode || 11 == arm_insn_r-&gt;opcode)
<a name="l11342"></a>11342       &amp;&amp; 2 == <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 20, 21)
<a name="l11343"></a>11343       &amp;&amp; sbo_sbz (arm_insn_r-&gt;arm_insn, 13, 4, 1)
<a name="l11344"></a>11344      )
<a name="l11345"></a>11345     {
<a name="l11346"></a>11346       <span class="comment">/* Handle MSR insn.  */</span>
<a name="l11347"></a>11347       <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;opcode)
<a name="l11348"></a>11348         {
<a name="l11349"></a>11349           <span class="comment">/* CSPR is going to be changed.  */</span>
<a name="l11350"></a>11350           record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11351"></a>11351           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11352"></a>11352         }
<a name="l11353"></a>11353       <span class="keywordflow">else</span>
<a name="l11354"></a>11354         {
<a name="l11355"></a>11355           <span class="comment">/* SPSR is going to be changed.  */</span>
<a name="l11356"></a>11356         }
<a name="l11357"></a>11357     }
<a name="l11358"></a>11358   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (arm_insn_r-&gt;opcode &lt;= 15)
<a name="l11359"></a>11359     {
<a name="l11360"></a>11360       <span class="comment">/* Normal data processing insns.  */</span>
<a name="l11361"></a>11361       <span class="comment">/* Out of 11 shifter operands mode, all the insn modifies destination</span>
<a name="l11362"></a>11362 <span class="comment">         register, which is specified by 13-16 decode.  */</span>
<a name="l11363"></a>11363       record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11364"></a>11364       record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11365"></a>11365       arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11366"></a>11366     }
<a name="l11367"></a>11367   <span class="keywordflow">else</span>
<a name="l11368"></a>11368     {
<a name="l11369"></a>11369       <span class="keywordflow">return</span> -1;
<a name="l11370"></a>11370     }
<a name="l11371"></a>11371 
<a name="l11372"></a>11372   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (arm_insn_r-&gt;arm_regs, arm_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11373"></a>11373   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (arm_insn_r-&gt;arm_mems, arm_insn_r-&gt;mem_rec_count, record_buf_mem);
<a name="l11374"></a>11374   <span class="keywordflow">return</span> 0;
<a name="l11375"></a>11375 }
<a name="l11376"></a>11376 
<a name="l11377"></a>11377 <span class="comment">/* Handling opcode 010 insns.  */</span>
<a name="l11378"></a>11378 
<a name="l11379"></a>11379 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11380"></a>11380 arm_record_ld_st_imm_offset (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11381"></a>11381 {
<a name="l11382"></a>11382   <span class="keyword">struct </span>regcache *reg_cache = arm_insn_r-&gt;regcache;
<a name="l11383"></a>11383 
<a name="l11384"></a>11384   uint32_t reg_src1 = 0 , reg_dest = 0;
<a name="l11385"></a>11385   uint32_t offset_12 = 0, tgt_mem_addr = 0;
<a name="l11386"></a>11386   uint32_t record_buf[8], record_buf_mem[8];
<a name="l11387"></a>11387 
<a name="l11388"></a>11388   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval = 0;
<a name="l11389"></a>11389 
<a name="l11390"></a>11390   arm_insn_r-&gt;opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 21, 24);
<a name="l11391"></a>11391   arm_insn_r-&gt;decode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7);
<a name="l11392"></a>11392 
<a name="l11393"></a>11393   <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, <a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">INSN_S_L_BIT_NUM</a>))
<a name="l11394"></a>11394     {
<a name="l11395"></a>11395       reg_dest = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11396"></a>11396       <span class="comment">/* LDR insn has a capability to do branching, if</span>
<a name="l11397"></a>11397 <span class="comment">         MOV LR, PC is precedded by LDR insn having Rn as R15</span>
<a name="l11398"></a>11398 <span class="comment">         in that case, it emulates branch and link insn, and hence we</span>
<a name="l11399"></a>11399 <span class="comment">         need to save CSPR and PC as well.  */</span>
<a name="l11400"></a>11400       <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a> != reg_dest)
<a name="l11401"></a>11401         {
<a name="l11402"></a>11402           record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11403"></a>11403           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11404"></a>11404         }
<a name="l11405"></a>11405       <span class="keywordflow">else</span>
<a name="l11406"></a>11406         {
<a name="l11407"></a>11407           record_buf[0] = reg_dest;
<a name="l11408"></a>11408           record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11409"></a>11409           arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11410"></a>11410         }
<a name="l11411"></a>11411     }
<a name="l11412"></a>11412   <span class="keywordflow">else</span>
<a name="l11413"></a>11413     {
<a name="l11414"></a>11414       <span class="comment">/* Store, immediate offset, immediate pre-indexed,</span>
<a name="l11415"></a>11415 <span class="comment">         immediate post-indexed.  */</span>
<a name="l11416"></a>11416       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11417"></a>11417       offset_12 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 11);
<a name="l11418"></a>11418       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval);
<a name="l11419"></a>11419       <span class="comment">/* U == 1 */</span>
<a name="l11420"></a>11420       <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, 23))
<a name="l11421"></a>11421         {
<a name="l11422"></a>11422           tgt_mem_addr = u_regval + offset_12;
<a name="l11423"></a>11423         }
<a name="l11424"></a>11424       <span class="keywordflow">else</span>
<a name="l11425"></a>11425         {
<a name="l11426"></a>11426           tgt_mem_addr = u_regval - offset_12;
<a name="l11427"></a>11427         }
<a name="l11428"></a>11428 
<a name="l11429"></a>11429       <span class="keywordflow">switch</span> (arm_insn_r-&gt;opcode)
<a name="l11430"></a>11430         {
<a name="l11431"></a>11431           <span class="comment">/* STR.  */</span>
<a name="l11432"></a>11432           <span class="keywordflow">case</span> 8:
<a name="l11433"></a>11433           <span class="keywordflow">case</span> 12:
<a name="l11434"></a>11434           <span class="comment">/* STR.  */</span>
<a name="l11435"></a>11435           <span class="keywordflow">case</span> 9:
<a name="l11436"></a>11436           <span class="keywordflow">case</span> 13:
<a name="l11437"></a>11437           <span class="comment">/* STRT.  */</span>    
<a name="l11438"></a>11438           <span class="keywordflow">case</span> 1:
<a name="l11439"></a>11439           <span class="keywordflow">case</span> 5:
<a name="l11440"></a>11440           <span class="comment">/* STR.  */</span>    
<a name="l11441"></a>11441           <span class="keywordflow">case</span> 4:
<a name="l11442"></a>11442           <span class="keywordflow">case</span> 0:
<a name="l11443"></a>11443             record_buf_mem[0] = 4;
<a name="l11444"></a>11444           <span class="keywordflow">break</span>;
<a name="l11445"></a>11445 
<a name="l11446"></a>11446           <span class="comment">/* STRB.  */</span>
<a name="l11447"></a>11447           <span class="keywordflow">case</span> 10:
<a name="l11448"></a>11448           <span class="keywordflow">case</span> 14:
<a name="l11449"></a>11449           <span class="comment">/* STRB.  */</span>    
<a name="l11450"></a>11450           <span class="keywordflow">case</span> 11:
<a name="l11451"></a>11451           <span class="keywordflow">case</span> 15:
<a name="l11452"></a>11452           <span class="comment">/* STRBT.  */</span>    
<a name="l11453"></a>11453           <span class="keywordflow">case</span> 3:
<a name="l11454"></a>11454           <span class="keywordflow">case</span> 7:
<a name="l11455"></a>11455           <span class="comment">/* STRB.  */</span>    
<a name="l11456"></a>11456           <span class="keywordflow">case</span> 2:
<a name="l11457"></a>11457           <span class="keywordflow">case</span> 6:
<a name="l11458"></a>11458             record_buf_mem[0] = 1;
<a name="l11459"></a>11459           <span class="keywordflow">break</span>;
<a name="l11460"></a>11460 
<a name="l11461"></a>11461           <span class="keywordflow">default</span>:
<a name="l11462"></a>11462             <a class="code" href="gdb__assert_8h.html#aa0526ecd768317edecf0b46c981cbcc0">gdb_assert_not_reached</a> (<span class="stringliteral">&quot;no decoding pattern found&quot;</span>);
<a name="l11463"></a>11463           <span class="keywordflow">break</span>;
<a name="l11464"></a>11464         }
<a name="l11465"></a>11465       record_buf_mem[1] = tgt_mem_addr;
<a name="l11466"></a>11466       arm_insn_r-&gt;mem_rec_count = 1;
<a name="l11467"></a>11467 
<a name="l11468"></a>11468       <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;opcode || 11 == arm_insn_r-&gt;opcode
<a name="l11469"></a>11469           || 13 == arm_insn_r-&gt;opcode || 15 == arm_insn_r-&gt;opcode
<a name="l11470"></a>11470           || 0 == arm_insn_r-&gt;opcode || 2 == arm_insn_r-&gt;opcode
<a name="l11471"></a>11471           || 4 == arm_insn_r-&gt;opcode || 6 == arm_insn_r-&gt;opcode
<a name="l11472"></a>11472           || 1 == arm_insn_r-&gt;opcode || 3 == arm_insn_r-&gt;opcode
<a name="l11473"></a>11473           || 5 == arm_insn_r-&gt;opcode || 7 == arm_insn_r-&gt;opcode
<a name="l11474"></a>11474          )
<a name="l11475"></a>11475         {
<a name="l11476"></a>11476           <span class="comment">/* We are handling pre-indexed mode; post-indexed mode;</span>
<a name="l11477"></a>11477 <span class="comment">             where Rn is going to be changed.  */</span>
<a name="l11478"></a>11478           record_buf[0] = reg_src1;
<a name="l11479"></a>11479           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11480"></a>11480         }
<a name="l11481"></a>11481     }
<a name="l11482"></a>11482 
<a name="l11483"></a>11483   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (arm_insn_r-&gt;arm_regs, arm_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11484"></a>11484   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (arm_insn_r-&gt;arm_mems, arm_insn_r-&gt;mem_rec_count, record_buf_mem);
<a name="l11485"></a>11485   <span class="keywordflow">return</span> 0;
<a name="l11486"></a>11486 }
<a name="l11487"></a>11487 
<a name="l11488"></a>11488 <span class="comment">/* Handling opcode 011 insns.  */</span>
<a name="l11489"></a>11489 
<a name="l11490"></a>11490 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11491"></a>11491 arm_record_ld_st_reg_offset (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11492"></a>11492 {
<a name="l11493"></a>11493   <span class="keyword">struct </span>regcache *reg_cache = arm_insn_r-&gt;regcache;
<a name="l11494"></a>11494 
<a name="l11495"></a>11495   uint32_t shift_imm = 0;
<a name="l11496"></a>11496   uint32_t reg_src1 = 0, reg_src2 = 0, reg_dest = 0;
<a name="l11497"></a>11497   uint32_t offset_12 = 0, tgt_mem_addr = 0;
<a name="l11498"></a>11498   uint32_t record_buf[8], record_buf_mem[8];
<a name="l11499"></a>11499 
<a name="l11500"></a>11500   <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> s_word;
<a name="l11501"></a>11501   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval[2];
<a name="l11502"></a>11502 
<a name="l11503"></a>11503   arm_insn_r-&gt;opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 21, 24);
<a name="l11504"></a>11504   arm_insn_r-&gt;decode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 7);
<a name="l11505"></a>11505 
<a name="l11506"></a>11506   <span class="comment">/* Handle enhanced store insns and LDRD DSP insn,</span>
<a name="l11507"></a>11507 <span class="comment">     order begins according to addressing modes for store insns</span>
<a name="l11508"></a>11508 <span class="comment">     STRH insn.  */</span>
<a name="l11509"></a>11509 
<a name="l11510"></a>11510   <span class="comment">/* LDR or STR?  */</span>
<a name="l11511"></a>11511   <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, <a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">INSN_S_L_BIT_NUM</a>))
<a name="l11512"></a>11512     {
<a name="l11513"></a>11513       reg_dest = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11514"></a>11514       <span class="comment">/* LDR insn has a capability to do branching, if</span>
<a name="l11515"></a>11515 <span class="comment">         MOV LR, PC is precedded by LDR insn having Rn as R15</span>
<a name="l11516"></a>11516 <span class="comment">         in that case, it emulates branch and link insn, and hence we</span>
<a name="l11517"></a>11517 <span class="comment">         need to save CSPR and PC as well.  */</span>
<a name="l11518"></a>11518       <span class="keywordflow">if</span> (15 != reg_dest)
<a name="l11519"></a>11519         {
<a name="l11520"></a>11520           record_buf[0] = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 12, 15);
<a name="l11521"></a>11521           arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11522"></a>11522         }
<a name="l11523"></a>11523       <span class="keywordflow">else</span>
<a name="l11524"></a>11524         {
<a name="l11525"></a>11525           record_buf[0] = reg_dest;
<a name="l11526"></a>11526           record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11527"></a>11527           arm_insn_r-&gt;reg_rec_count = 2;
<a name="l11528"></a>11528         }
<a name="l11529"></a>11529     }
<a name="l11530"></a>11530   <span class="keywordflow">else</span>
<a name="l11531"></a>11531     {
<a name="l11532"></a>11532       <span class="keywordflow">if</span> (! <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 4, 11))
<a name="l11533"></a>11533         {
<a name="l11534"></a>11534           <span class="comment">/* Store insn, register offset and register pre-indexed,</span>
<a name="l11535"></a>11535 <span class="comment">             register post-indexed.  */</span>
<a name="l11536"></a>11536           <span class="comment">/* Get Rm.  */</span>
<a name="l11537"></a>11537           reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 3);
<a name="l11538"></a>11538           <span class="comment">/* Get Rn.  */</span>
<a name="l11539"></a>11539           reg_src2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11540"></a>11540           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1
<a name="l11541"></a>11541                                       , &amp;u_regval[0]);
<a name="l11542"></a>11542           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src2
<a name="l11543"></a>11543                                       , &amp;u_regval[1]);
<a name="l11544"></a>11544           <span class="keywordflow">if</span> (15 == reg_src2)
<a name="l11545"></a>11545             {
<a name="l11546"></a>11546               <span class="comment">/* If R15 was used as Rn, hence current PC+8.  */</span>
<a name="l11547"></a>11547               <span class="comment">/* Pre-indexed mode doesnt reach here ; illegal insn.  */</span>
<a name="l11548"></a>11548                 u_regval[0] = u_regval[0] + 8;
<a name="l11549"></a>11549             }
<a name="l11550"></a>11550           <span class="comment">/* Calculate target store address, Rn +/- Rm, register offset.  */</span>
<a name="l11551"></a>11551           <span class="comment">/* U == 1.  */</span>
<a name="l11552"></a>11552           <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, 23))
<a name="l11553"></a>11553             {
<a name="l11554"></a>11554               tgt_mem_addr = u_regval[0] + u_regval[1];
<a name="l11555"></a>11555             }
<a name="l11556"></a>11556           <span class="keywordflow">else</span>
<a name="l11557"></a>11557             {
<a name="l11558"></a>11558               tgt_mem_addr = u_regval[1] - u_regval[0];
<a name="l11559"></a>11559             }
<a name="l11560"></a>11560 
<a name="l11561"></a>11561           <span class="keywordflow">switch</span> (arm_insn_r-&gt;opcode)
<a name="l11562"></a>11562             {
<a name="l11563"></a>11563               <span class="comment">/* STR.  */</span>
<a name="l11564"></a>11564               <span class="keywordflow">case</span> 8:
<a name="l11565"></a>11565               <span class="keywordflow">case</span> 12:
<a name="l11566"></a>11566               <span class="comment">/* STR.  */</span>    
<a name="l11567"></a>11567               <span class="keywordflow">case</span> 9:
<a name="l11568"></a>11568               <span class="keywordflow">case</span> 13:
<a name="l11569"></a>11569               <span class="comment">/* STRT.  */</span>
<a name="l11570"></a>11570               <span class="keywordflow">case</span> 1:
<a name="l11571"></a>11571               <span class="keywordflow">case</span> 5:
<a name="l11572"></a>11572               <span class="comment">/* STR.  */</span>
<a name="l11573"></a>11573               <span class="keywordflow">case</span> 0:
<a name="l11574"></a>11574               <span class="keywordflow">case</span> 4:
<a name="l11575"></a>11575                 record_buf_mem[0] = 4;
<a name="l11576"></a>11576               <span class="keywordflow">break</span>;
<a name="l11577"></a>11577 
<a name="l11578"></a>11578               <span class="comment">/* STRB.  */</span>
<a name="l11579"></a>11579               <span class="keywordflow">case</span> 10:
<a name="l11580"></a>11580               <span class="keywordflow">case</span> 14:
<a name="l11581"></a>11581               <span class="comment">/* STRB.  */</span>
<a name="l11582"></a>11582               <span class="keywordflow">case</span> 11:
<a name="l11583"></a>11583               <span class="keywordflow">case</span> 15:
<a name="l11584"></a>11584               <span class="comment">/* STRBT.  */</span>    
<a name="l11585"></a>11585               <span class="keywordflow">case</span> 3:
<a name="l11586"></a>11586               <span class="keywordflow">case</span> 7:
<a name="l11587"></a>11587               <span class="comment">/* STRB.  */</span>
<a name="l11588"></a>11588               <span class="keywordflow">case</span> 2:
<a name="l11589"></a>11589               <span class="keywordflow">case</span> 6:
<a name="l11590"></a>11590                 record_buf_mem[0] = 1;
<a name="l11591"></a>11591               <span class="keywordflow">break</span>;
<a name="l11592"></a>11592 
<a name="l11593"></a>11593               <span class="keywordflow">default</span>:
<a name="l11594"></a>11594                 <a class="code" href="gdb__assert_8h.html#aa0526ecd768317edecf0b46c981cbcc0">gdb_assert_not_reached</a> (<span class="stringliteral">&quot;no decoding pattern found&quot;</span>);
<a name="l11595"></a>11595               <span class="keywordflow">break</span>;
<a name="l11596"></a>11596             }
<a name="l11597"></a>11597           record_buf_mem[1] = tgt_mem_addr;
<a name="l11598"></a>11598           arm_insn_r-&gt;mem_rec_count = 1;
<a name="l11599"></a>11599 
<a name="l11600"></a>11600           <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;opcode || 11 == arm_insn_r-&gt;opcode
<a name="l11601"></a>11601               || 13 == arm_insn_r-&gt;opcode || 15 == arm_insn_r-&gt;opcode
<a name="l11602"></a>11602               || 0 == arm_insn_r-&gt;opcode || 2 == arm_insn_r-&gt;opcode
<a name="l11603"></a>11603               || 4 == arm_insn_r-&gt;opcode || 6 == arm_insn_r-&gt;opcode
<a name="l11604"></a>11604               || 1 == arm_insn_r-&gt;opcode || 3 == arm_insn_r-&gt;opcode
<a name="l11605"></a>11605               || 5 == arm_insn_r-&gt;opcode || 7 == arm_insn_r-&gt;opcode
<a name="l11606"></a>11606              )
<a name="l11607"></a>11607             {
<a name="l11608"></a>11608               <span class="comment">/* Rn is going to be changed in pre-indexed mode and</span>
<a name="l11609"></a>11609 <span class="comment">                 post-indexed mode as well.  */</span>
<a name="l11610"></a>11610               record_buf[0] = reg_src2;
<a name="l11611"></a>11611               arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11612"></a>11612             }
<a name="l11613"></a>11613         }
<a name="l11614"></a>11614       <span class="keywordflow">else</span>
<a name="l11615"></a>11615         {
<a name="l11616"></a>11616           <span class="comment">/* Store insn, scaled register offset; scaled pre-indexed.  */</span>
<a name="l11617"></a>11617           offset_12 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 5, 6);
<a name="l11618"></a>11618           <span class="comment">/* Get Rm.  */</span>
<a name="l11619"></a>11619           reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 3);
<a name="l11620"></a>11620           <span class="comment">/* Get Rn.  */</span>
<a name="l11621"></a>11621           reg_src2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11622"></a>11622           <span class="comment">/* Get shift_imm.  */</span>
<a name="l11623"></a>11623           shift_imm = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 7, 11);
<a name="l11624"></a>11624           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval[0]);
<a name="l11625"></a>11625           <a class="code" href="regcache_8c.html#a2fd86b56e425cf004d0bc5cebcd0e4f6">regcache_raw_read_signed</a> (reg_cache, reg_src1, &amp;s_word);
<a name="l11626"></a>11626           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src2, &amp;u_regval[1]);
<a name="l11627"></a>11627           <span class="comment">/* Offset_12 used as shift.  */</span>
<a name="l11628"></a>11628           <span class="keywordflow">switch</span> (offset_12)
<a name="l11629"></a>11629             {
<a name="l11630"></a>11630               <span class="keywordflow">case</span> 0:
<a name="l11631"></a>11631                 <span class="comment">/* Offset_12 used as index.  */</span>
<a name="l11632"></a>11632                 offset_12 = u_regval[0] &lt;&lt; shift_imm;
<a name="l11633"></a>11633               <span class="keywordflow">break</span>;
<a name="l11634"></a>11634 
<a name="l11635"></a>11635               <span class="keywordflow">case</span> 1:
<a name="l11636"></a>11636                 offset_12 = (!shift_imm)?0:u_regval[0] &gt;&gt; shift_imm;
<a name="l11637"></a>11637               <span class="keywordflow">break</span>;
<a name="l11638"></a>11638 
<a name="l11639"></a>11639               <span class="keywordflow">case</span> 2:
<a name="l11640"></a>11640                 <span class="keywordflow">if</span> (!shift_imm)
<a name="l11641"></a>11641                   {
<a name="l11642"></a>11642                     <span class="keywordflow">if</span> (bit (u_regval[0], 31))
<a name="l11643"></a>11643                       {
<a name="l11644"></a>11644                         offset_12 = 0xFFFFFFFF;
<a name="l11645"></a>11645                       }
<a name="l11646"></a>11646                     <span class="keywordflow">else</span>
<a name="l11647"></a>11647                       {
<a name="l11648"></a>11648                         offset_12 = 0;
<a name="l11649"></a>11649                       }
<a name="l11650"></a>11650                   }
<a name="l11651"></a>11651                 <span class="keywordflow">else</span>
<a name="l11652"></a>11652                   {
<a name="l11653"></a>11653                     <span class="comment">/* This is arithmetic shift.  */</span>
<a name="l11654"></a>11654                     offset_12 = s_word &gt;&gt; shift_imm;
<a name="l11655"></a>11655                   }
<a name="l11656"></a>11656                 <span class="keywordflow">break</span>;
<a name="l11657"></a>11657 
<a name="l11658"></a>11658               <span class="keywordflow">case</span> 3:
<a name="l11659"></a>11659                 <span class="keywordflow">if</span> (!shift_imm)
<a name="l11660"></a>11660                   {
<a name="l11661"></a>11661                     <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>,
<a name="l11662"></a>11662                                                 &amp;u_regval[1]);
<a name="l11663"></a>11663                     <span class="comment">/* Get C flag value and shift it by 31.  */</span>
<a name="l11664"></a>11664                     offset_12 = (((<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (u_regval[1], 29)) &lt;&lt; 31) \
<a name="l11665"></a>11665                                   | (u_regval[0]) &gt;&gt; 1);
<a name="l11666"></a>11666                   }
<a name="l11667"></a>11667                 <span class="keywordflow">else</span>
<a name="l11668"></a>11668                   {
<a name="l11669"></a>11669                     offset_12 = (u_regval[0] &gt;&gt; shift_imm) \
<a name="l11670"></a>11670                                 | (u_regval[0] &lt;&lt;
<a name="l11671"></a>11671                                 (<span class="keyword">sizeof</span>(uint32_t) - shift_imm));
<a name="l11672"></a>11672                   }
<a name="l11673"></a>11673               <span class="keywordflow">break</span>;
<a name="l11674"></a>11674 
<a name="l11675"></a>11675               <span class="keywordflow">default</span>:
<a name="l11676"></a>11676                 <a class="code" href="gdb__assert_8h.html#aa0526ecd768317edecf0b46c981cbcc0">gdb_assert_not_reached</a> (<span class="stringliteral">&quot;no decoding pattern found&quot;</span>);
<a name="l11677"></a>11677               <span class="keywordflow">break</span>;
<a name="l11678"></a>11678             }
<a name="l11679"></a>11679 
<a name="l11680"></a>11680           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src2, &amp;u_regval[1]);
<a name="l11681"></a>11681           <span class="comment">/* bit U set.  */</span>
<a name="l11682"></a>11682           <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, 23))
<a name="l11683"></a>11683             {
<a name="l11684"></a>11684               tgt_mem_addr = u_regval[1] + offset_12;
<a name="l11685"></a>11685             }
<a name="l11686"></a>11686           <span class="keywordflow">else</span>
<a name="l11687"></a>11687             {
<a name="l11688"></a>11688               tgt_mem_addr = u_regval[1] - offset_12;
<a name="l11689"></a>11689             }
<a name="l11690"></a>11690 
<a name="l11691"></a>11691           <span class="keywordflow">switch</span> (arm_insn_r-&gt;opcode)
<a name="l11692"></a>11692             {
<a name="l11693"></a>11693               <span class="comment">/* STR.  */</span>
<a name="l11694"></a>11694               <span class="keywordflow">case</span> 8:
<a name="l11695"></a>11695               <span class="keywordflow">case</span> 12:
<a name="l11696"></a>11696               <span class="comment">/* STR.  */</span>    
<a name="l11697"></a>11697               <span class="keywordflow">case</span> 9:
<a name="l11698"></a>11698               <span class="keywordflow">case</span> 13:
<a name="l11699"></a>11699               <span class="comment">/* STRT.  */</span>
<a name="l11700"></a>11700               <span class="keywordflow">case</span> 1:
<a name="l11701"></a>11701               <span class="keywordflow">case</span> 5:
<a name="l11702"></a>11702               <span class="comment">/* STR.  */</span>
<a name="l11703"></a>11703               <span class="keywordflow">case</span> 0:
<a name="l11704"></a>11704               <span class="keywordflow">case</span> 4:
<a name="l11705"></a>11705                 record_buf_mem[0] = 4;
<a name="l11706"></a>11706               <span class="keywordflow">break</span>;
<a name="l11707"></a>11707 
<a name="l11708"></a>11708               <span class="comment">/* STRB.  */</span>
<a name="l11709"></a>11709               <span class="keywordflow">case</span> 10:
<a name="l11710"></a>11710               <span class="keywordflow">case</span> 14:
<a name="l11711"></a>11711               <span class="comment">/* STRB.  */</span>
<a name="l11712"></a>11712               <span class="keywordflow">case</span> 11:
<a name="l11713"></a>11713               <span class="keywordflow">case</span> 15:
<a name="l11714"></a>11714               <span class="comment">/* STRBT.  */</span>    
<a name="l11715"></a>11715               <span class="keywordflow">case</span> 3:
<a name="l11716"></a>11716               <span class="keywordflow">case</span> 7:
<a name="l11717"></a>11717               <span class="comment">/* STRB.  */</span>
<a name="l11718"></a>11718               <span class="keywordflow">case</span> 2:
<a name="l11719"></a>11719               <span class="keywordflow">case</span> 6:
<a name="l11720"></a>11720                 record_buf_mem[0] = 1;
<a name="l11721"></a>11721               <span class="keywordflow">break</span>;
<a name="l11722"></a>11722 
<a name="l11723"></a>11723               <span class="keywordflow">default</span>:
<a name="l11724"></a>11724                 <a class="code" href="gdb__assert_8h.html#aa0526ecd768317edecf0b46c981cbcc0">gdb_assert_not_reached</a> (<span class="stringliteral">&quot;no decoding pattern found&quot;</span>);
<a name="l11725"></a>11725               <span class="keywordflow">break</span>;
<a name="l11726"></a>11726             }
<a name="l11727"></a>11727           record_buf_mem[1] = tgt_mem_addr;
<a name="l11728"></a>11728           arm_insn_r-&gt;mem_rec_count = 1;
<a name="l11729"></a>11729 
<a name="l11730"></a>11730           <span class="keywordflow">if</span> (9 == arm_insn_r-&gt;opcode || 11 == arm_insn_r-&gt;opcode
<a name="l11731"></a>11731               || 13 == arm_insn_r-&gt;opcode || 15 == arm_insn_r-&gt;opcode
<a name="l11732"></a>11732               || 0 == arm_insn_r-&gt;opcode || 2 == arm_insn_r-&gt;opcode
<a name="l11733"></a>11733               || 4 == arm_insn_r-&gt;opcode || 6 == arm_insn_r-&gt;opcode
<a name="l11734"></a>11734               || 1 == arm_insn_r-&gt;opcode || 3 == arm_insn_r-&gt;opcode
<a name="l11735"></a>11735               || 5 == arm_insn_r-&gt;opcode || 7 == arm_insn_r-&gt;opcode
<a name="l11736"></a>11736              )
<a name="l11737"></a>11737             {
<a name="l11738"></a>11738               <span class="comment">/* Rn is going to be changed in register scaled pre-indexed</span>
<a name="l11739"></a>11739 <span class="comment">                 mode,and scaled post indexed mode.  */</span>
<a name="l11740"></a>11740               record_buf[0] = reg_src2;
<a name="l11741"></a>11741               arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11742"></a>11742             }
<a name="l11743"></a>11743         }
<a name="l11744"></a>11744     }
<a name="l11745"></a>11745 
<a name="l11746"></a>11746   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (arm_insn_r-&gt;arm_regs, arm_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11747"></a>11747   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (arm_insn_r-&gt;arm_mems, arm_insn_r-&gt;mem_rec_count, record_buf_mem);
<a name="l11748"></a>11748   <span class="keywordflow">return</span> 0;
<a name="l11749"></a>11749 }
<a name="l11750"></a>11750 
<a name="l11751"></a>11751 <span class="comment">/* Handling opcode 100 insns.  */</span>
<a name="l11752"></a>11752 
<a name="l11753"></a>11753 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11754"></a>11754 arm_record_ld_st_multiple (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11755"></a>11755 {
<a name="l11756"></a>11756   <span class="keyword">struct </span>regcache *reg_cache = arm_insn_r-&gt;regcache;
<a name="l11757"></a>11757 
<a name="l11758"></a>11758   uint32_t register_list[16] = {0}, register_count = 0, register_bits = 0;
<a name="l11759"></a>11759   uint32_t reg_src1 = 0, addr_mode = 0, no_of_regs = 0;
<a name="l11760"></a>11760   uint32_t start_address = 0, index = 0;
<a name="l11761"></a>11761   uint32_t record_buf[24], record_buf_mem[48];
<a name="l11762"></a>11762 
<a name="l11763"></a>11763   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval[2] = {0};
<a name="l11764"></a>11764 
<a name="l11765"></a>11765   <span class="comment">/* This mode is exclusively for load and store multiple.  */</span>
<a name="l11766"></a>11766   <span class="comment">/* Handle incremenrt after/before and decrment after.before mode;</span>
<a name="l11767"></a>11767 <span class="comment">     Rn is changing depending on W bit, but as of now we store Rn too</span>
<a name="l11768"></a>11768 <span class="comment">     without optimization.  */</span>
<a name="l11769"></a>11769 
<a name="l11770"></a>11770   <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, <a class="code" href="arm-tdep_8c.html#a1ff210056efeef4cb6210d7a6efdbeb3">INSN_S_L_BIT_NUM</a>))
<a name="l11771"></a>11771     {
<a name="l11772"></a>11772       <span class="comment">/* LDM  (1,2,3) where LDM  (3) changes CPSR too.  */</span>
<a name="l11773"></a>11773 
<a name="l11774"></a>11774       <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, 20) &amp;&amp; !bit (arm_insn_r-&gt;arm_insn, 22))
<a name="l11775"></a>11775         {
<a name="l11776"></a>11776           register_bits = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 15);
<a name="l11777"></a>11777           no_of_regs = 15;
<a name="l11778"></a>11778         }
<a name="l11779"></a>11779       <span class="keywordflow">else</span>
<a name="l11780"></a>11780         {
<a name="l11781"></a>11781           register_bits = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 14);
<a name="l11782"></a>11782           no_of_regs = 14;
<a name="l11783"></a>11783         }
<a name="l11784"></a>11784       <span class="comment">/* Get Rn.  */</span>
<a name="l11785"></a>11785       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11786"></a>11786       <span class="keywordflow">while</span> (register_bits)
<a name="l11787"></a>11787       {
<a name="l11788"></a>11788         <span class="keywordflow">if</span> (register_bits &amp; 0x00000001)
<a name="l11789"></a>11789           register_list[register_count++] = 1;
<a name="l11790"></a>11790         register_bits = register_bits &gt;&gt; 1;
<a name="l11791"></a>11791       }
<a name="l11792"></a>11792 
<a name="l11793"></a>11793         <span class="comment">/* Extra space for Base Register and CPSR; wihtout optimization.  */</span>
<a name="l11794"></a>11794         record_buf[register_count] = reg_src1;
<a name="l11795"></a>11795         record_buf[register_count + 1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11796"></a>11796         arm_insn_r-&gt;reg_rec_count = register_count + 2;
<a name="l11797"></a>11797 
<a name="l11798"></a>11798         <span class="keywordflow">for</span> (register_count = 0; register_count &lt; no_of_regs; register_count++)
<a name="l11799"></a>11799           {
<a name="l11800"></a>11800             <span class="keywordflow">if</span>  (register_list[register_count])
<a name="l11801"></a>11801               {
<a name="l11802"></a>11802                 <span class="comment">/* Register_count gives total no of registers</span>
<a name="l11803"></a>11803 <span class="comment">                and dually working as reg number.  */</span>
<a name="l11804"></a>11804                 record_buf[index] = register_count;
<a name="l11805"></a>11805                 index++;
<a name="l11806"></a>11806               }
<a name="l11807"></a>11807           }
<a name="l11808"></a>11808 
<a name="l11809"></a>11809     }
<a name="l11810"></a>11810   <span class="keywordflow">else</span>
<a name="l11811"></a>11811     {
<a name="l11812"></a>11812       <span class="comment">/* It handles both STM(1) and STM(2).  */</span>
<a name="l11813"></a>11813       addr_mode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 23, 24);    
<a name="l11814"></a>11814 
<a name="l11815"></a>11815       register_bits = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 0, 15);
<a name="l11816"></a>11816       <span class="comment">/* Get Rn.  */</span>
<a name="l11817"></a>11817       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 16, 19);
<a name="l11818"></a>11818       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval[0]);
<a name="l11819"></a>11819       <span class="keywordflow">while</span> (register_bits)
<a name="l11820"></a>11820         {
<a name="l11821"></a>11821           <span class="keywordflow">if</span> (register_bits &amp; 0x00000001)
<a name="l11822"></a>11822             register_count++;
<a name="l11823"></a>11823           register_bits = register_bits &gt;&gt; 1;
<a name="l11824"></a>11824         }
<a name="l11825"></a>11825 
<a name="l11826"></a>11826       <span class="keywordflow">switch</span> (addr_mode)
<a name="l11827"></a>11827         {
<a name="l11828"></a>11828           <span class="comment">/* Decrement after.  */</span>
<a name="l11829"></a>11829           <span class="keywordflow">case</span> 0:                          
<a name="l11830"></a>11830             start_address = (u_regval[0]) - (register_count * 4) + 4;
<a name="l11831"></a>11831             arm_insn_r-&gt;mem_rec_count = register_count;
<a name="l11832"></a>11832             <span class="keywordflow">while</span> (register_count)
<a name="l11833"></a>11833               {
<a name="l11834"></a>11834                 record_buf_mem[(register_count * 2) - 1] = start_address;
<a name="l11835"></a>11835                 record_buf_mem[(register_count * 2) - 2] = 4;
<a name="l11836"></a>11836                 start_address = start_address + 4;
<a name="l11837"></a>11837                 register_count--;
<a name="l11838"></a>11838               }
<a name="l11839"></a>11839           <span class="keywordflow">break</span>;    
<a name="l11840"></a>11840 
<a name="l11841"></a>11841           <span class="comment">/* Increment after.  */</span>
<a name="l11842"></a>11842           <span class="keywordflow">case</span> 1:
<a name="l11843"></a>11843             start_address = u_regval[0];
<a name="l11844"></a>11844             arm_insn_r-&gt;mem_rec_count = register_count;
<a name="l11845"></a>11845             <span class="keywordflow">while</span> (register_count)
<a name="l11846"></a>11846               {
<a name="l11847"></a>11847                 record_buf_mem[(register_count * 2) - 1] = start_address;
<a name="l11848"></a>11848                 record_buf_mem[(register_count * 2) - 2] = 4;
<a name="l11849"></a>11849                 start_address = start_address + 4;
<a name="l11850"></a>11850                 register_count--;
<a name="l11851"></a>11851               }
<a name="l11852"></a>11852           <span class="keywordflow">break</span>;    
<a name="l11853"></a>11853 
<a name="l11854"></a>11854           <span class="comment">/* Decrement before.  */</span>
<a name="l11855"></a>11855           <span class="keywordflow">case</span> 2:
<a name="l11856"></a>11856 
<a name="l11857"></a>11857             start_address = (u_regval[0]) - (register_count * 4);
<a name="l11858"></a>11858             arm_insn_r-&gt;mem_rec_count = register_count;
<a name="l11859"></a>11859             <span class="keywordflow">while</span> (register_count)
<a name="l11860"></a>11860               {
<a name="l11861"></a>11861                 record_buf_mem[(register_count * 2) - 1] = start_address;
<a name="l11862"></a>11862                 record_buf_mem[(register_count * 2) - 2] = 4;
<a name="l11863"></a>11863                 start_address = start_address + 4;
<a name="l11864"></a>11864                 register_count--;
<a name="l11865"></a>11865               }
<a name="l11866"></a>11866           <span class="keywordflow">break</span>;    
<a name="l11867"></a>11867 
<a name="l11868"></a>11868           <span class="comment">/* Increment before.  */</span>
<a name="l11869"></a>11869           <span class="keywordflow">case</span> 3:
<a name="l11870"></a>11870             start_address = u_regval[0] + 4;
<a name="l11871"></a>11871             arm_insn_r-&gt;mem_rec_count = register_count;
<a name="l11872"></a>11872             <span class="keywordflow">while</span> (register_count)
<a name="l11873"></a>11873               {
<a name="l11874"></a>11874                 record_buf_mem[(register_count * 2) - 1] = start_address;
<a name="l11875"></a>11875                 record_buf_mem[(register_count * 2) - 2] = 4;
<a name="l11876"></a>11876                 start_address = start_address + 4;
<a name="l11877"></a>11877                 register_count--;
<a name="l11878"></a>11878               }
<a name="l11879"></a>11879           <span class="keywordflow">break</span>;    
<a name="l11880"></a>11880 
<a name="l11881"></a>11881           <span class="keywordflow">default</span>:
<a name="l11882"></a>11882             <a class="code" href="gdb__assert_8h.html#aa0526ecd768317edecf0b46c981cbcc0">gdb_assert_not_reached</a> (<span class="stringliteral">&quot;no decoding pattern found&quot;</span>);
<a name="l11883"></a>11883           <span class="keywordflow">break</span>;    
<a name="l11884"></a>11884         }
<a name="l11885"></a>11885 
<a name="l11886"></a>11886       <span class="comment">/* Base register also changes; based on condition and W bit.  */</span>
<a name="l11887"></a>11887       <span class="comment">/* We save it anyway without optimization.  */</span>
<a name="l11888"></a>11888       record_buf[0] = reg_src1;
<a name="l11889"></a>11889       arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11890"></a>11890     }
<a name="l11891"></a>11891 
<a name="l11892"></a>11892   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (arm_insn_r-&gt;arm_regs, arm_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11893"></a>11893   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (arm_insn_r-&gt;arm_mems, arm_insn_r-&gt;mem_rec_count, record_buf_mem);
<a name="l11894"></a>11894   <span class="keywordflow">return</span> 0;
<a name="l11895"></a>11895 }
<a name="l11896"></a>11896 
<a name="l11897"></a>11897 <span class="comment">/* Handling opcode 101 insns.  */</span>
<a name="l11898"></a>11898 
<a name="l11899"></a>11899 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11900"></a>11900 arm_record_b_bl (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11901"></a>11901 {
<a name="l11902"></a>11902   uint32_t record_buf[8];
<a name="l11903"></a>11903 
<a name="l11904"></a>11904   <span class="comment">/* Handle B, BL, BLX(1) insns.  */</span>
<a name="l11905"></a>11905   <span class="comment">/* B simply branches so we do nothing here.  */</span>
<a name="l11906"></a>11906   <span class="comment">/* Note: BLX(1) doesnt fall here but instead it falls into</span>
<a name="l11907"></a>11907 <span class="comment">     extension space.  */</span>
<a name="l11908"></a>11908   <span class="keywordflow">if</span> (bit (arm_insn_r-&gt;arm_insn, 24))
<a name="l11909"></a>11909   {
<a name="l11910"></a>11910     record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l11911"></a>11911     arm_insn_r-&gt;reg_rec_count = 1;
<a name="l11912"></a>11912   }
<a name="l11913"></a>11913 
<a name="l11914"></a>11914   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (arm_insn_r-&gt;arm_regs, arm_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11915"></a>11915 
<a name="l11916"></a>11916   <span class="keywordflow">return</span> 0;
<a name="l11917"></a>11917 }
<a name="l11918"></a>11918 
<a name="l11919"></a>11919 <span class="comment">/* Handling opcode 110 insns.  */</span>
<a name="l11920"></a>11920 
<a name="l11921"></a>11921 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11922"></a>11922 arm_record_coproc (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11923"></a>11923 {
<a name="l11924"></a>11924   <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support instruction &quot;</span>
<a name="l11925"></a>11925                     <span class="stringliteral">&quot;0x%0x at address %s.\n&quot;</span>),arm_insn_r-&gt;arm_insn,
<a name="l11926"></a>11926                     <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, arm_insn_r-&gt;this_addr));
<a name="l11927"></a>11927 
<a name="l11928"></a>11928   <span class="keywordflow">return</span> -1;
<a name="l11929"></a>11929 }
<a name="l11930"></a>11930 
<a name="l11931"></a>11931 <span class="comment">/* Handling opcode 111 insns.  */</span>
<a name="l11932"></a>11932 
<a name="l11933"></a>11933 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11934"></a>11934 arm_record_coproc_data_proc (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_insn_r)
<a name="l11935"></a>11935 {
<a name="l11936"></a>11936   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (arm_insn_r-&gt;gdbarch);
<a name="l11937"></a>11937   <span class="keyword">struct </span>regcache *reg_cache = arm_insn_r-&gt;regcache;
<a name="l11938"></a>11938   uint32_t ret = 0; <span class="comment">/* function return value: -1:record failure ;  0:success  */</span>
<a name="l11939"></a>11939 
<a name="l11940"></a>11940   <span class="comment">/* Handle SWI insn; system call would be handled over here.  */</span>
<a name="l11941"></a>11941 
<a name="l11942"></a>11942   arm_insn_r-&gt;opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_insn_r-&gt;arm_insn, 24, 27);
<a name="l11943"></a>11943   <span class="keywordflow">if</span> (15 == arm_insn_r-&gt;opcode)
<a name="l11944"></a>11944   {
<a name="l11945"></a>11945     <span class="comment">/* Handle arm syscall insn.  */</span>
<a name="l11946"></a>11946     <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a7f5bf17211bc9002b1535ebb1247fd0f">arm_swi_record</a> != NULL)
<a name="l11947"></a>11947       {
<a name="l11948"></a>11948         ret = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a7f5bf17211bc9002b1535ebb1247fd0f">arm_swi_record</a>(reg_cache);
<a name="l11949"></a>11949       }
<a name="l11950"></a>11950     <span class="keywordflow">else</span>
<a name="l11951"></a>11951       {
<a name="l11952"></a>11952         <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;no syscall record support\n&quot;</span>));
<a name="l11953"></a>11953         ret = -1;
<a name="l11954"></a>11954       }
<a name="l11955"></a>11955   }
<a name="l11956"></a>11956 
<a name="l11957"></a>11957   <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support instruction &quot;</span>
<a name="l11958"></a>11958                         <span class="stringliteral">&quot;0x%0x at address %s.\n&quot;</span>),arm_insn_r-&gt;arm_insn,
<a name="l11959"></a>11959                         <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_insn_r-&gt;gdbarch, arm_insn_r-&gt;this_addr));
<a name="l11960"></a>11960   <span class="keywordflow">return</span> ret;
<a name="l11961"></a>11961 }
<a name="l11962"></a>11962 
<a name="l11963"></a>11963 <span class="comment">/* Handling opcode 000 insns.  */</span>
<a name="l11964"></a>11964 
<a name="l11965"></a>11965 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11966"></a>11966 thumb_record_shift_add_sub (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)
<a name="l11967"></a>11967 {
<a name="l11968"></a>11968   uint32_t record_buf[8];
<a name="l11969"></a>11969   uint32_t reg_src1 = 0;
<a name="l11970"></a>11970 
<a name="l11971"></a>11971   reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 2);
<a name="l11972"></a>11972 
<a name="l11973"></a>11973   record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11974"></a>11974   record_buf[1] = reg_src1;
<a name="l11975"></a>11975   thumb_insn_r-&gt;reg_rec_count = 2;
<a name="l11976"></a>11976 
<a name="l11977"></a>11977   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11978"></a>11978 
<a name="l11979"></a>11979   <span class="keywordflow">return</span> 0;
<a name="l11980"></a>11980 }
<a name="l11981"></a>11981 
<a name="l11982"></a>11982 
<a name="l11983"></a>11983 <span class="comment">/* Handling opcode 001 insns.  */</span>
<a name="l11984"></a>11984 
<a name="l11985"></a>11985 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l11986"></a>11986 thumb_record_add_sub_cmp_mov (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)
<a name="l11987"></a>11987 {
<a name="l11988"></a>11988   uint32_t record_buf[8];
<a name="l11989"></a>11989   uint32_t reg_src1 = 0;
<a name="l11990"></a>11990 
<a name="l11991"></a>11991   reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 10);
<a name="l11992"></a>11992 
<a name="l11993"></a>11993   record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l11994"></a>11994   record_buf[1] = reg_src1;
<a name="l11995"></a>11995   thumb_insn_r-&gt;reg_rec_count = 2;
<a name="l11996"></a>11996 
<a name="l11997"></a>11997   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l11998"></a>11998 
<a name="l11999"></a>11999   <span class="keywordflow">return</span> 0;
<a name="l12000"></a>12000 }
<a name="l12001"></a>12001 
<a name="l12002"></a>12002 <span class="comment">/* Handling opcode 010 insns.  */</span>
<a name="l12003"></a>12003 
<a name="l12004"></a>12004 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12005"></a>12005 thumb_record_ld_st_reg_offset (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)
<a name="l12006"></a>12006 {
<a name="l12007"></a>12007   <span class="keyword">struct </span>regcache *reg_cache =  thumb_insn_r-&gt;regcache;
<a name="l12008"></a>12008   uint32_t record_buf[8], record_buf_mem[8];
<a name="l12009"></a>12009 
<a name="l12010"></a>12010   uint32_t reg_src1 = 0, reg_src2 = 0;
<a name="l12011"></a>12011   uint32_t opcode1 = 0, opcode2 = 0, opcode3 = 0;
<a name="l12012"></a>12012 
<a name="l12013"></a>12013   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval[2] = {0};
<a name="l12014"></a>12014 
<a name="l12015"></a>12015   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 10, 12);
<a name="l12016"></a>12016 
<a name="l12017"></a>12017   <span class="keywordflow">if</span> (bit (thumb_insn_r-&gt;arm_insn, 12))
<a name="l12018"></a>12018     {
<a name="l12019"></a>12019       <span class="comment">/* Handle load/store register offset.  */</span>
<a name="l12020"></a>12020       opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 9, 10);
<a name="l12021"></a>12021       <span class="keywordflow">if</span> (opcode2 &gt;= 12 &amp;&amp; opcode2 &lt;= 15)
<a name="l12022"></a>12022         {
<a name="l12023"></a>12023           <span class="comment">/* LDR(2), LDRB(2) , LDRH(2), LDRSB, LDRSH.  */</span>
<a name="l12024"></a>12024           reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn,0, 2);
<a name="l12025"></a>12025           record_buf[0] = reg_src1;
<a name="l12026"></a>12026           thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12027"></a>12027         }
<a name="l12028"></a>12028       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (opcode2 &gt;= 8 &amp;&amp; opcode2 &lt;= 10)
<a name="l12029"></a>12029         {
<a name="l12030"></a>12030           <span class="comment">/* STR(2), STRB(2), STRH(2) .  */</span>
<a name="l12031"></a>12031           reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 3, 5);
<a name="l12032"></a>12032           reg_src2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 6, 8);
<a name="l12033"></a>12033           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval[0]);
<a name="l12034"></a>12034           <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src2, &amp;u_regval[1]);
<a name="l12035"></a>12035           <span class="keywordflow">if</span> (8 == opcode2)
<a name="l12036"></a>12036             record_buf_mem[0] = 4;    <span class="comment">/* STR (2).  */</span>
<a name="l12037"></a>12037           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (10 == opcode2)
<a name="l12038"></a>12038             record_buf_mem[0] = 1;    <span class="comment">/*  STRB (2).  */</span>
<a name="l12039"></a>12039           <span class="keywordflow">else</span> <span class="keywordflow">if</span> (9 == opcode2)
<a name="l12040"></a>12040             record_buf_mem[0] = 2;    <span class="comment">/* STRH (2).  */</span>
<a name="l12041"></a>12041           record_buf_mem[1] = u_regval[0] + u_regval[1];
<a name="l12042"></a>12042           thumb_insn_r-&gt;mem_rec_count = 1;
<a name="l12043"></a>12043         }
<a name="l12044"></a>12044     }
<a name="l12045"></a>12045   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (bit (thumb_insn_r-&gt;arm_insn, 11))
<a name="l12046"></a>12046     {
<a name="l12047"></a>12047       <span class="comment">/* Handle load from literal pool.  */</span>
<a name="l12048"></a>12048       <span class="comment">/* LDR(3).  */</span>
<a name="l12049"></a>12049       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 10);
<a name="l12050"></a>12050       record_buf[0] = reg_src1;
<a name="l12051"></a>12051       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12052"></a>12052     }
<a name="l12053"></a>12053   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (opcode1)
<a name="l12054"></a>12054     {
<a name="l12055"></a>12055       opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 9);
<a name="l12056"></a>12056       opcode3 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 2);
<a name="l12057"></a>12057       <span class="keywordflow">if</span> ((3 == opcode2) &amp;&amp; (!opcode3))
<a name="l12058"></a>12058         {
<a name="l12059"></a>12059           <span class="comment">/* Branch with exchange.  */</span>
<a name="l12060"></a>12060           record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l12061"></a>12061           thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12062"></a>12062         }
<a name="l12063"></a>12063       <span class="keywordflow">else</span>
<a name="l12064"></a>12064         {
<a name="l12065"></a>12065           <span class="comment">/* Format 8; special data processing insns.  */</span>
<a name="l12066"></a>12066           reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 2);
<a name="l12067"></a>12067           record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l12068"></a>12068           record_buf[1] = reg_src1;
<a name="l12069"></a>12069           thumb_insn_r-&gt;reg_rec_count = 2;
<a name="l12070"></a>12070         }
<a name="l12071"></a>12071     }
<a name="l12072"></a>12072   <span class="keywordflow">else</span>
<a name="l12073"></a>12073     {
<a name="l12074"></a>12074       <span class="comment">/* Format 5; data processing insns.  */</span>
<a name="l12075"></a>12075       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 2);
<a name="l12076"></a>12076       <span class="keywordflow">if</span> (bit (thumb_insn_r-&gt;arm_insn, 7))
<a name="l12077"></a>12077         {
<a name="l12078"></a>12078           reg_src1 = reg_src1 + 8;
<a name="l12079"></a>12079         }
<a name="l12080"></a>12080       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l12081"></a>12081       record_buf[1] = reg_src1;
<a name="l12082"></a>12082       thumb_insn_r-&gt;reg_rec_count = 2;
<a name="l12083"></a>12083     }
<a name="l12084"></a>12084 
<a name="l12085"></a>12085   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l12086"></a>12086   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (thumb_insn_r-&gt;arm_mems, thumb_insn_r-&gt;mem_rec_count,
<a name="l12087"></a>12087              record_buf_mem);
<a name="l12088"></a>12088 
<a name="l12089"></a>12089   <span class="keywordflow">return</span> 0;
<a name="l12090"></a>12090 }
<a name="l12091"></a>12091 
<a name="l12092"></a>12092 <span class="comment">/* Handling opcode 001 insns.  */</span>
<a name="l12093"></a>12093 
<a name="l12094"></a>12094 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12095"></a>12095 thumb_record_ld_st_imm_offset (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)
<a name="l12096"></a>12096 {
<a name="l12097"></a>12097   <span class="keyword">struct </span>regcache *reg_cache = thumb_insn_r-&gt;regcache;
<a name="l12098"></a>12098   uint32_t record_buf[8], record_buf_mem[8];
<a name="l12099"></a>12099 
<a name="l12100"></a>12100   uint32_t reg_src1 = 0;
<a name="l12101"></a>12101   uint32_t opcode = 0, immed_5 = 0;
<a name="l12102"></a>12102 
<a name="l12103"></a>12103   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval = 0;
<a name="l12104"></a>12104 
<a name="l12105"></a>12105   opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 11, 12);
<a name="l12106"></a>12106 
<a name="l12107"></a>12107   <span class="keywordflow">if</span> (opcode)
<a name="l12108"></a>12108     {
<a name="l12109"></a>12109       <span class="comment">/* LDR(1).  */</span>
<a name="l12110"></a>12110       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 2);
<a name="l12111"></a>12111       record_buf[0] = reg_src1;
<a name="l12112"></a>12112       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12113"></a>12113     }
<a name="l12114"></a>12114   <span class="keywordflow">else</span>
<a name="l12115"></a>12115     {
<a name="l12116"></a>12116       <span class="comment">/* STR(1).  */</span>
<a name="l12117"></a>12117       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 3, 5);
<a name="l12118"></a>12118       immed_5 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 6, 10);
<a name="l12119"></a>12119       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval);
<a name="l12120"></a>12120       record_buf_mem[0] = 4;
<a name="l12121"></a>12121       record_buf_mem[1] = u_regval + (immed_5 * 4);
<a name="l12122"></a>12122       thumb_insn_r-&gt;mem_rec_count = 1;
<a name="l12123"></a>12123     }
<a name="l12124"></a>12124 
<a name="l12125"></a>12125   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l12126"></a>12126   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (thumb_insn_r-&gt;arm_mems, thumb_insn_r-&gt;mem_rec_count, 
<a name="l12127"></a>12127              record_buf_mem);
<a name="l12128"></a>12128 
<a name="l12129"></a>12129   <span class="keywordflow">return</span> 0;
<a name="l12130"></a>12130 }
<a name="l12131"></a>12131 
<a name="l12132"></a>12132 <span class="comment">/* Handling opcode 100 insns.  */</span>
<a name="l12133"></a>12133 
<a name="l12134"></a>12134 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12135"></a>12135 thumb_record_ld_st_stack (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)
<a name="l12136"></a>12136 {
<a name="l12137"></a>12137   <span class="keyword">struct </span>regcache *reg_cache = thumb_insn_r-&gt;regcache;
<a name="l12138"></a>12138   uint32_t record_buf[8], record_buf_mem[8];
<a name="l12139"></a>12139 
<a name="l12140"></a>12140   uint32_t reg_src1 = 0;
<a name="l12141"></a>12141   uint32_t opcode = 0, immed_8 = 0, immed_5 = 0;
<a name="l12142"></a>12142 
<a name="l12143"></a>12143   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval = 0;
<a name="l12144"></a>12144 
<a name="l12145"></a>12145   opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 11, 12);
<a name="l12146"></a>12146 
<a name="l12147"></a>12147   <span class="keywordflow">if</span> (3 == opcode)
<a name="l12148"></a>12148     {
<a name="l12149"></a>12149       <span class="comment">/* LDR(4).  */</span>
<a name="l12150"></a>12150       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 10);
<a name="l12151"></a>12151       record_buf[0] = reg_src1;
<a name="l12152"></a>12152       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12153"></a>12153     }
<a name="l12154"></a>12154   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (1 == opcode)
<a name="l12155"></a>12155     {
<a name="l12156"></a>12156       <span class="comment">/* LDRH(1).  */</span>
<a name="l12157"></a>12157       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 2);
<a name="l12158"></a>12158       record_buf[0] = reg_src1;
<a name="l12159"></a>12159       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12160"></a>12160     }
<a name="l12161"></a>12161   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (2 == opcode)
<a name="l12162"></a>12162     {
<a name="l12163"></a>12163       <span class="comment">/* STR(3).  */</span>
<a name="l12164"></a>12164       immed_8 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 7);
<a name="l12165"></a>12165       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, ARM_SP_REGNUM, &amp;u_regval);
<a name="l12166"></a>12166       record_buf_mem[0] = 4;
<a name="l12167"></a>12167       record_buf_mem[1] = u_regval + (immed_8 * 4);
<a name="l12168"></a>12168       thumb_insn_r-&gt;mem_rec_count = 1;
<a name="l12169"></a>12169     }
<a name="l12170"></a>12170   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0 == opcode)
<a name="l12171"></a>12171     {
<a name="l12172"></a>12172       <span class="comment">/* STRH(1).  */</span>
<a name="l12173"></a>12173       immed_5 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 6, 10);
<a name="l12174"></a>12174       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 3, 5);
<a name="l12175"></a>12175       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval);
<a name="l12176"></a>12176       record_buf_mem[0] = 2;
<a name="l12177"></a>12177       record_buf_mem[1] = u_regval + (immed_5 * 2);
<a name="l12178"></a>12178       thumb_insn_r-&gt;mem_rec_count = 1;
<a name="l12179"></a>12179     }
<a name="l12180"></a>12180 
<a name="l12181"></a>12181   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l12182"></a>12182   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (thumb_insn_r-&gt;arm_mems, thumb_insn_r-&gt;mem_rec_count,
<a name="l12183"></a>12183              record_buf_mem);
<a name="l12184"></a>12184 
<a name="l12185"></a>12185   <span class="keywordflow">return</span> 0;
<a name="l12186"></a>12186 }
<a name="l12187"></a>12187 
<a name="l12188"></a>12188 <span class="comment">/* Handling opcode 101 insns.  */</span>
<a name="l12189"></a>12189 
<a name="l12190"></a>12190 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12191"></a>12191 thumb_record_misc (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)
<a name="l12192"></a>12192 {
<a name="l12193"></a>12193   <span class="keyword">struct </span>regcache *reg_cache = thumb_insn_r-&gt;regcache;
<a name="l12194"></a>12194 
<a name="l12195"></a>12195   uint32_t opcode = 0, opcode1 = 0, opcode2 = 0;
<a name="l12196"></a>12196   uint32_t register_bits = 0, register_count = 0;
<a name="l12197"></a>12197   uint32_t register_list[8] = {0}, index = 0, start_address = 0;
<a name="l12198"></a>12198   uint32_t record_buf[24], record_buf_mem[48];
<a name="l12199"></a>12199   uint32_t reg_src1;
<a name="l12200"></a>12200 
<a name="l12201"></a>12201   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval = 0;
<a name="l12202"></a>12202 
<a name="l12203"></a>12203   opcode = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 11, 12);
<a name="l12204"></a>12204   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 12);
<a name="l12205"></a>12205   opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 9, 12);
<a name="l12206"></a>12206 
<a name="l12207"></a>12207   <span class="keywordflow">if</span> (14 == opcode2)
<a name="l12208"></a>12208     {
<a name="l12209"></a>12209       <span class="comment">/* POP.  */</span>
<a name="l12210"></a>12210       register_bits = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 7);
<a name="l12211"></a>12211       <span class="keywordflow">while</span> (register_bits)
<a name="l12212"></a>12212         {
<a name="l12213"></a>12213           <span class="keywordflow">if</span> (register_bits &amp; 0x00000001)
<a name="l12214"></a>12214             register_list[register_count++] = 1;
<a name="l12215"></a>12215           register_bits = register_bits &gt;&gt; 1;
<a name="l12216"></a>12216         }
<a name="l12217"></a>12217       record_buf[register_count] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l12218"></a>12218       record_buf[register_count + 1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>;
<a name="l12219"></a>12219       thumb_insn_r-&gt;reg_rec_count = register_count + 2;
<a name="l12220"></a>12220       <span class="keywordflow">for</span> (register_count = 0; register_count &lt; 8; register_count++)
<a name="l12221"></a>12221         {
<a name="l12222"></a>12222           <span class="keywordflow">if</span>  (register_list[register_count])
<a name="l12223"></a>12223             {
<a name="l12224"></a>12224               record_buf[index] = register_count;
<a name="l12225"></a>12225               index++;
<a name="l12226"></a>12226             }
<a name="l12227"></a>12227         }
<a name="l12228"></a>12228     }
<a name="l12229"></a>12229   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (10 == opcode2)
<a name="l12230"></a>12230     {
<a name="l12231"></a>12231       <span class="comment">/* PUSH.  */</span>
<a name="l12232"></a>12232       register_bits = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 7);
<a name="l12233"></a>12233       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>, &amp;u_regval);
<a name="l12234"></a>12234       <span class="keywordflow">while</span> (register_bits)
<a name="l12235"></a>12235         {
<a name="l12236"></a>12236           <span class="keywordflow">if</span> (register_bits &amp; 0x00000001)
<a name="l12237"></a>12237             register_count++;
<a name="l12238"></a>12238           register_bits = register_bits &gt;&gt; 1;
<a name="l12239"></a>12239         }
<a name="l12240"></a>12240       start_address = u_regval -  \
<a name="l12241"></a>12241                   (4 * (<a class="code" href="arm-tdep_8c.html#a593c013b6ba3f27fd749b3d831fc53e9">bit</a> (thumb_insn_r-&gt;arm_insn, 8) + register_count));
<a name="l12242"></a>12242       thumb_insn_r-&gt;mem_rec_count = register_count;
<a name="l12243"></a>12243       <span class="keywordflow">while</span> (register_count)
<a name="l12244"></a>12244         {
<a name="l12245"></a>12245           record_buf_mem[(register_count * 2) - 1] = start_address;
<a name="l12246"></a>12246           record_buf_mem[(register_count * 2) - 2] = 4;
<a name="l12247"></a>12247           start_address = start_address + 4;
<a name="l12248"></a>12248           register_count--;
<a name="l12249"></a>12249         }
<a name="l12250"></a>12250       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>;
<a name="l12251"></a>12251       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12252"></a>12252     }
<a name="l12253"></a>12253   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0x1E == opcode1)
<a name="l12254"></a>12254     {
<a name="l12255"></a>12255       <span class="comment">/* BKPT insn.  */</span>
<a name="l12256"></a>12256       <span class="comment">/* Handle enhanced software breakpoint insn, BKPT.  */</span>
<a name="l12257"></a>12257       <span class="comment">/* CPSR is changed to be executed in ARM state,  disabling normal</span>
<a name="l12258"></a>12258 <span class="comment">         interrupts, entering abort mode.  */</span>
<a name="l12259"></a>12259       <span class="comment">/* According to high vector configuration PC is set.  */</span>
<a name="l12260"></a>12260       <span class="comment">/* User hits breakpoint and type reverse, in that case, we need to go back with </span>
<a name="l12261"></a>12261 <span class="comment">      previous CPSR and Program Counter.  */</span>
<a name="l12262"></a>12262       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l12263"></a>12263       record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l12264"></a>12264       thumb_insn_r-&gt;reg_rec_count = 2;
<a name="l12265"></a>12265       <span class="comment">/* We need to save SPSR value, which is not yet done.  */</span>
<a name="l12266"></a>12266       <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record does not support instruction &quot;</span>
<a name="l12267"></a>12267                            <span class="stringliteral">&quot;0x%0x at address %s.\n&quot;</span>),
<a name="l12268"></a>12268                            thumb_insn_r-&gt;arm_insn,
<a name="l12269"></a>12269                            <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (thumb_insn_r-&gt;gdbarch,
<a name="l12270"></a>12270                            thumb_insn_r-&gt;this_addr));
<a name="l12271"></a>12271       <span class="keywordflow">return</span> -1;
<a name="l12272"></a>12272     }
<a name="l12273"></a>12273   <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((0 == opcode) || (1 == opcode))
<a name="l12274"></a>12274     {
<a name="l12275"></a>12275       <span class="comment">/* ADD(5), ADD(6).  */</span>
<a name="l12276"></a>12276       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 10);
<a name="l12277"></a>12277       record_buf[0] = reg_src1;
<a name="l12278"></a>12278       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12279"></a>12279     }
<a name="l12280"></a>12280   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (2 == opcode)
<a name="l12281"></a>12281     {
<a name="l12282"></a>12282       <span class="comment">/* ADD(7), SUB(4).  */</span>
<a name="l12283"></a>12283       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 10);
<a name="l12284"></a>12284       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a9ea7438e672f1069ab82b9466196ac6d">ARM_SP_REGNUM</a>;
<a name="l12285"></a>12285       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12286"></a>12286     }
<a name="l12287"></a>12287 
<a name="l12288"></a>12288   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l12289"></a>12289   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (thumb_insn_r-&gt;arm_mems, thumb_insn_r-&gt;mem_rec_count,
<a name="l12290"></a>12290              record_buf_mem);
<a name="l12291"></a>12291 
<a name="l12292"></a>12292   <span class="keywordflow">return</span> 0;
<a name="l12293"></a>12293 }
<a name="l12294"></a>12294 
<a name="l12295"></a>12295 <span class="comment">/* Handling opcode 110 insns.  */</span>
<a name="l12296"></a>12296 
<a name="l12297"></a>12297 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12298"></a>12298 thumb_record_ldm_stm_swi (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)                
<a name="l12299"></a>12299 {
<a name="l12300"></a>12300   <span class="keyword">struct </span><a class="code" href="structgdbarch__tdep.html">gdbarch_tdep</a> *tdep = <a class="code" href="gdbarch_8c.html#acea996b7421706849bc20567695b5b31">gdbarch_tdep</a> (thumb_insn_r-&gt;gdbarch);
<a name="l12301"></a>12301   <span class="keyword">struct </span>regcache *reg_cache = thumb_insn_r-&gt;regcache;
<a name="l12302"></a>12302 
<a name="l12303"></a>12303   uint32_t ret = 0; <span class="comment">/* function return value: -1:record failure ;  0:success  */</span>
<a name="l12304"></a>12304   uint32_t reg_src1 = 0;
<a name="l12305"></a>12305   uint32_t opcode1 = 0, opcode2 = 0, register_bits = 0, register_count = 0;
<a name="l12306"></a>12306   uint32_t register_list[8] = {0}, index = 0, start_address = 0;
<a name="l12307"></a>12307   uint32_t record_buf[24], record_buf_mem[48];
<a name="l12308"></a>12308 
<a name="l12309"></a>12309   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval = 0;
<a name="l12310"></a>12310 
<a name="l12311"></a>12311   opcode1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 12);
<a name="l12312"></a>12312   opcode2 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 11, 12);
<a name="l12313"></a>12313 
<a name="l12314"></a>12314   <span class="keywordflow">if</span> (1 == opcode2)
<a name="l12315"></a>12315     {
<a name="l12316"></a>12316 
<a name="l12317"></a>12317       <span class="comment">/* LDMIA.  */</span>
<a name="l12318"></a>12318       register_bits = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 7);
<a name="l12319"></a>12319       <span class="comment">/* Get Rn.  */</span>
<a name="l12320"></a>12320       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 10);
<a name="l12321"></a>12321       <span class="keywordflow">while</span> (register_bits)
<a name="l12322"></a>12322         {
<a name="l12323"></a>12323           <span class="keywordflow">if</span> (register_bits &amp; 0x00000001)
<a name="l12324"></a>12324             register_list[register_count++] = 1;
<a name="l12325"></a>12325           register_bits = register_bits &gt;&gt; 1;
<a name="l12326"></a>12326         }
<a name="l12327"></a>12327       record_buf[register_count] = reg_src1;
<a name="l12328"></a>12328       thumb_insn_r-&gt;reg_rec_count = register_count + 1;
<a name="l12329"></a>12329       <span class="keywordflow">for</span> (register_count = 0; register_count &lt; 8; register_count++)
<a name="l12330"></a>12330         {
<a name="l12331"></a>12331           <span class="keywordflow">if</span> (register_list[register_count])
<a name="l12332"></a>12332             {
<a name="l12333"></a>12333               record_buf[index] = register_count;
<a name="l12334"></a>12334               index++;
<a name="l12335"></a>12335             }
<a name="l12336"></a>12336         }
<a name="l12337"></a>12337     }
<a name="l12338"></a>12338   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0 == opcode2)
<a name="l12339"></a>12339     {
<a name="l12340"></a>12340       <span class="comment">/* It handles both STMIA.  */</span>
<a name="l12341"></a>12341       register_bits = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 0, 7);
<a name="l12342"></a>12342       <span class="comment">/* Get Rn.  */</span>
<a name="l12343"></a>12343       reg_src1 = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 8, 10);
<a name="l12344"></a>12344       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (reg_cache, reg_src1, &amp;u_regval);
<a name="l12345"></a>12345       <span class="keywordflow">while</span> (register_bits)
<a name="l12346"></a>12346         {
<a name="l12347"></a>12347           <span class="keywordflow">if</span> (register_bits &amp; 0x00000001)
<a name="l12348"></a>12348             register_count++;
<a name="l12349"></a>12349           register_bits = register_bits &gt;&gt; 1;
<a name="l12350"></a>12350         }
<a name="l12351"></a>12351       start_address = u_regval;
<a name="l12352"></a>12352       thumb_insn_r-&gt;mem_rec_count = register_count;
<a name="l12353"></a>12353       <span class="keywordflow">while</span> (register_count)
<a name="l12354"></a>12354         {
<a name="l12355"></a>12355           record_buf_mem[(register_count * 2) - 1] = start_address;
<a name="l12356"></a>12356           record_buf_mem[(register_count * 2) - 2] = 4;
<a name="l12357"></a>12357           start_address = start_address + 4;
<a name="l12358"></a>12358           register_count--;
<a name="l12359"></a>12359         }
<a name="l12360"></a>12360     }
<a name="l12361"></a>12361   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (0x1F == opcode1)
<a name="l12362"></a>12362     {
<a name="l12363"></a>12363         <span class="comment">/* Handle arm syscall insn.  */</span>
<a name="l12364"></a>12364         <span class="keywordflow">if</span> (tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a7f5bf17211bc9002b1535ebb1247fd0f">arm_swi_record</a> != NULL)
<a name="l12365"></a>12365           {
<a name="l12366"></a>12366             ret = tdep-&gt;<a class="code" href="structgdbarch__tdep.html#a7f5bf17211bc9002b1535ebb1247fd0f">arm_swi_record</a>(reg_cache);
<a name="l12367"></a>12367           }
<a name="l12368"></a>12368         <span class="keywordflow">else</span>
<a name="l12369"></a>12369           {
<a name="l12370"></a>12370             <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;no syscall record support\n&quot;</span>));
<a name="l12371"></a>12371             <span class="keywordflow">return</span> -1;
<a name="l12372"></a>12372           }
<a name="l12373"></a>12373     }
<a name="l12374"></a>12374 
<a name="l12375"></a>12375   <span class="comment">/* B (1), conditional branch is automatically taken care in process_record,</span>
<a name="l12376"></a>12376 <span class="comment">    as PC is saved there.  */</span>
<a name="l12377"></a>12377 
<a name="l12378"></a>12378   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l12379"></a>12379   <a class="code" href="arm-tdep_8c.html#a444910bb496691d2a1dc6511646727e3">MEM_ALLOC</a> (thumb_insn_r-&gt;arm_mems, thumb_insn_r-&gt;mem_rec_count,
<a name="l12380"></a>12380              record_buf_mem);
<a name="l12381"></a>12381 
<a name="l12382"></a>12382   <span class="keywordflow">return</span> ret;
<a name="l12383"></a>12383 }
<a name="l12384"></a>12384 
<a name="l12385"></a>12385 <span class="comment">/* Handling opcode 111 insns.  */</span>
<a name="l12386"></a>12386 
<a name="l12387"></a>12387 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12388"></a>12388 thumb_record_branch (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *thumb_insn_r)
<a name="l12389"></a>12389 {
<a name="l12390"></a>12390   uint32_t record_buf[8];
<a name="l12391"></a>12391   uint32_t bits_h = 0;
<a name="l12392"></a>12392 
<a name="l12393"></a>12393   bits_h = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (thumb_insn_r-&gt;arm_insn, 11, 12);
<a name="l12394"></a>12394 
<a name="l12395"></a>12395   <span class="keywordflow">if</span> (2 == bits_h || 3 == bits_h)
<a name="l12396"></a>12396     {
<a name="l12397"></a>12397       <span class="comment">/* BL */</span>
<a name="l12398"></a>12398       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l12399"></a>12399       thumb_insn_r-&gt;reg_rec_count = 1;
<a name="l12400"></a>12400     }
<a name="l12401"></a>12401   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (1 == bits_h)
<a name="l12402"></a>12402     {
<a name="l12403"></a>12403       <span class="comment">/* BLX(1). */</span>
<a name="l12404"></a>12404       record_buf[0] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>;
<a name="l12405"></a>12405       record_buf[1] = <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a3824b70706baa72c058dc7740b3285e6">ARM_LR_REGNUM</a>;
<a name="l12406"></a>12406       thumb_insn_r-&gt;reg_rec_count = 2;
<a name="l12407"></a>12407     }
<a name="l12408"></a>12408 
<a name="l12409"></a>12409   <span class="comment">/* B(2) is automatically taken care in process_record, as PC is </span>
<a name="l12410"></a>12410 <span class="comment">     saved there.  */</span>
<a name="l12411"></a>12411 
<a name="l12412"></a>12412   <a class="code" href="arm-tdep_8c.html#a1d89eccdd3ef14363bc3cdec1876bdb6">REG_ALLOC</a> (thumb_insn_r-&gt;arm_regs, thumb_insn_r-&gt;reg_rec_count, record_buf);
<a name="l12413"></a>12413 
<a name="l12414"></a>12414   <span class="keywordflow">return</span> 0;     
<a name="l12415"></a>12415 }
<a name="l12416"></a>12416 
<a name="l12417"></a>12417 
<a name="l12418"></a>12418 <span class="comment">/* Extracts arm/thumb/thumb2 insn depending on the size, and returns 0 on success </span>
<a name="l12419"></a>12419 <span class="comment">and positive val on fauilure.  */</span>
<a name="l12420"></a>12420 
<a name="l12421"></a>12421 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12422"></a>12422 extract_arm_insn (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *insn_record, uint32_t insn_size)
<a name="l12423"></a>12423 {
<a name="l12424"></a>12424   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[insn_size];
<a name="l12425"></a>12425 
<a name="l12426"></a>12426   <a class="code" href="gdb__string_8h.html#adb03df3679ce1445e801310614624ccb">memset</a> (&amp;buf[0], 0, insn_size);
<a name="l12427"></a>12427   
<a name="l12428"></a>12428   <span class="keywordflow">if</span> (<a class="code" href="target_8c.html#ac579515fbccfb9e6b1a45766a71c1d4f">target_read_memory</a> (insn_record-&gt;this_addr, &amp;buf[0], insn_size))
<a name="l12429"></a>12429     <span class="keywordflow">return</span> 1;
<a name="l12430"></a>12430   insn_record-&gt;arm_insn = (uint32_t) <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (&amp;buf[0],
<a name="l12431"></a>12431                            insn_size, 
<a name="l12432"></a>12432                            <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (insn_record-&gt;gdbarch));
<a name="l12433"></a>12433   <span class="keywordflow">return</span> 0;
<a name="l12434"></a>12434 }
<a name="l12435"></a>12435 
<a name="l12436"></a><a class="code" href="arm-tdep_8c.html#a6e661aeaf02cb02254cdda95d16123bc">12436</a> <span class="keyword">typedef</span> <a class="code" href="command_8h.html#a74f207b5aa4ba51c3a2ad59b219a423b">int</a> (*<a class="code" href="arm-tdep_8c.html#a6e661aeaf02cb02254cdda95d16123bc">sti_arm_hdl_fp_t</a>) (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a>*);
<a name="l12437"></a>12437 
<a name="l12438"></a>12438 <span class="comment">/* Decode arm/thumb insn depending on condition cods and opcodes; and</span>
<a name="l12439"></a>12439 <span class="comment">   dispatch it.  */</span>
<a name="l12440"></a>12440 
<a name="l12441"></a>12441 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l12442"></a>12442 decode_insn (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *arm_record, <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647">record_type_t</a> record_type,
<a name="l12443"></a>12443                 uint32_t insn_size)
<a name="l12444"></a>12444 {
<a name="l12445"></a>12445 
<a name="l12446"></a>12446   <span class="comment">/* (Starting from numerical 0); bits 25, 26, 27 decodes type of arm instruction.  */</span>
<a name="l12447"></a>12447   <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="arm-tdep_8c.html#a6e661aeaf02cb02254cdda95d16123bc">sti_arm_hdl_fp_t</a> <span class="keyword">const</span> arm_handle_insn[8] =                    
<a name="l12448"></a>12448   {
<a name="l12449"></a>12449     arm_record_data_proc_misc_ld_str,   <span class="comment">/* 000.  */</span>
<a name="l12450"></a>12450     arm_record_data_proc_imm,           <span class="comment">/* 001.  */</span>
<a name="l12451"></a>12451     arm_record_ld_st_imm_offset,        <span class="comment">/* 010.  */</span>
<a name="l12452"></a>12452     arm_record_ld_st_reg_offset,        <span class="comment">/* 011.  */</span>
<a name="l12453"></a>12453     arm_record_ld_st_multiple,          <span class="comment">/* 100.  */</span>
<a name="l12454"></a>12454     arm_record_b_bl,                    <span class="comment">/* 101.  */</span>
<a name="l12455"></a>12455     arm_record_coproc,                  <span class="comment">/* 110.  */</span>
<a name="l12456"></a>12456     arm_record_coproc_data_proc         <span class="comment">/* 111.  */</span>
<a name="l12457"></a>12457   };
<a name="l12458"></a>12458 
<a name="l12459"></a>12459   <span class="comment">/* (Starting from numerical 0); bits 13,14,15 decodes type of thumb instruction.  */</span>
<a name="l12460"></a>12460   <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="arm-tdep_8c.html#a6e661aeaf02cb02254cdda95d16123bc">sti_arm_hdl_fp_t</a> <span class="keyword">const</span> thumb_handle_insn[8] =
<a name="l12461"></a>12461   { \
<a name="l12462"></a>12462     thumb_record_shift_add_sub,        <span class="comment">/* 000.  */</span>
<a name="l12463"></a>12463     thumb_record_add_sub_cmp_mov,      <span class="comment">/* 001.  */</span>
<a name="l12464"></a>12464     thumb_record_ld_st_reg_offset,     <span class="comment">/* 010.  */</span>
<a name="l12465"></a>12465     thumb_record_ld_st_imm_offset,     <span class="comment">/* 011.  */</span>
<a name="l12466"></a>12466     thumb_record_ld_st_stack,          <span class="comment">/* 100.  */</span>
<a name="l12467"></a>12467     thumb_record_misc,                 <span class="comment">/* 101.  */</span>
<a name="l12468"></a>12468     thumb_record_ldm_stm_swi,          <span class="comment">/* 110.  */</span>
<a name="l12469"></a>12469     thumb_record_branch                <span class="comment">/* 111.  */</span>
<a name="l12470"></a>12470   };
<a name="l12471"></a>12471 
<a name="l12472"></a>12472   uint32_t ret = 0;    <span class="comment">/* return value: negative:failure   0:success.  */</span>
<a name="l12473"></a>12473   uint32_t insn_id = 0;
<a name="l12474"></a>12474 
<a name="l12475"></a>12475   <span class="keywordflow">if</span> (extract_arm_insn (arm_record, insn_size))
<a name="l12476"></a>12476     {
<a name="l12477"></a>12477       <span class="keywordflow">if</span> (<a class="code" href="record_8c.html#a0701ba168cc333297a46c26689c0f30d">record_debug</a>)
<a name="l12478"></a>12478         {
<a name="l12479"></a>12479           <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record: error reading memory at &quot;</span>
<a name="l12480"></a>12480                               <span class="stringliteral">&quot;addr %s len = %d.\n&quot;</span>),
<a name="l12481"></a>12481           <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_record-&gt;gdbarch, arm_record-&gt;this_addr), insn_size);        
<a name="l12482"></a>12482         }
<a name="l12483"></a>12483       <span class="keywordflow">return</span> -1;
<a name="l12484"></a>12484     }
<a name="l12485"></a>12485   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a1703139d9defb0d083f00c14e0116297">ARM_RECORD</a> == record_type)
<a name="l12486"></a>12486     {
<a name="l12487"></a>12487       arm_record-&gt;cond = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_record-&gt;arm_insn, 28, 31);
<a name="l12488"></a>12488       insn_id = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_record-&gt;arm_insn, 25, 27);
<a name="l12489"></a>12489       ret = arm_record_extension_space (arm_record);
<a name="l12490"></a>12490       <span class="comment">/* If this insn has fallen into extension space </span>
<a name="l12491"></a>12491 <span class="comment">         then we need not decode it anymore.  */</span>
<a name="l12492"></a>12492       <span class="keywordflow">if</span> (ret != -1 &amp;&amp; !<a class="code" href="arm-tdep_8c.html#a6c5fdd3b00e1d19cab7baad7ac36a8ef">INSN_RECORDED</a>(arm_record))
<a name="l12493"></a>12493         {
<a name="l12494"></a>12494           ret = arm_handle_insn[insn_id] (arm_record);
<a name="l12495"></a>12495         }
<a name="l12496"></a>12496     }
<a name="l12497"></a>12497   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a9c34eb4b2d056dcbfc5eaa1a267a88e1">THUMB_RECORD</a> == record_type)
<a name="l12498"></a>12498     {
<a name="l12499"></a>12499       <span class="comment">/* As thumb does not have condition codes, we set negative.  */</span>
<a name="l12500"></a>12500       arm_record-&gt;cond = -1;
<a name="l12501"></a>12501       insn_id = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_record-&gt;arm_insn, 13, 15);
<a name="l12502"></a>12502       ret = thumb_handle_insn[insn_id] (arm_record);
<a name="l12503"></a>12503     }
<a name="l12504"></a>12504   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647acf3203274f1081c430414e052038cc0e">THUMB2_RECORD</a> == record_type)
<a name="l12505"></a>12505     {
<a name="l12506"></a>12506       <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record doesnt support thumb32 instruction &quot;</span>
<a name="l12507"></a>12507                            <span class="stringliteral">&quot;0x%0x at address %s.\n&quot;</span>),arm_record-&gt;arm_insn,
<a name="l12508"></a>12508                            <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_record-&gt;gdbarch, 
<a name="l12509"></a>12509                            arm_record-&gt;this_addr));
<a name="l12510"></a>12510       ret = -1;
<a name="l12511"></a>12511     }
<a name="l12512"></a>12512   <span class="keywordflow">else</span>
<a name="l12513"></a>12513     {
<a name="l12514"></a>12514       <span class="comment">/* Throw assertion.  */</span>
<a name="l12515"></a>12515       <a class="code" href="gdb__assert_8h.html#aa0526ecd768317edecf0b46c981cbcc0">gdb_assert_not_reached</a> (<span class="stringliteral">&quot;not a valid instruction, could not decode&quot;</span>);
<a name="l12516"></a>12516     }
<a name="l12517"></a>12517 
<a name="l12518"></a>12518   <span class="keywordflow">return</span> ret;
<a name="l12519"></a>12519 }
<a name="l12520"></a>12520 
<a name="l12521"></a>12521 
<a name="l12522"></a>12522 <span class="comment">/* Cleans up local record registers and memory allocations.  */</span>
<a name="l12523"></a>12523 
<a name="l12524"></a>12524 <span class="keyword">static</span> <span class="keywordtype">void</span> 
<a name="l12525"></a>12525 deallocate_reg_mem (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> *<a class="code" href="namespacearm-linux.html#a2ea8e9403858175cf6633eaf8c23c4f0">record</a>)
<a name="l12526"></a>12526 {
<a name="l12527"></a>12527   <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (record-&gt;arm_regs);
<a name="l12528"></a>12528   <a class="code" href="common-utils_8c.html#a976e14808b9247ec952c262553f09f8f">xfree</a> (record-&gt;arm_mems);    
<a name="l12529"></a>12529 }
<a name="l12530"></a>12530 
<a name="l12531"></a>12531 
<a name="l12532"></a>12532 <span class="comment">/* Parse the current instruction and record the values of the registers and    </span>
<a name="l12533"></a>12533 <span class="comment">   memory that will be changed in current instruction to record_arch_list&quot;.</span>
<a name="l12534"></a>12534 <span class="comment">   Return -1 if something is wrong.  */</span>
<a name="l12535"></a>12535 
<a name="l12536"></a>12536 <span class="keywordtype">int</span>
<a name="l12537"></a><a class="code" href="arm-tdep_8h.html#acee14c43010699004b8a5c3309945c50">12537</a> <a class="code" href="arm-tdep_8c.html#a07c811ccf523393ba33001394ec01cee">arm_process_record</a> (<span class="keyword">struct</span> gdbarch *gdbarch, <span class="keyword">struct</span> regcache *regcache, 
<a name="l12538"></a>12538                         <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> insn_addr)
<a name="l12539"></a>12539 {
<a name="l12540"></a>12540 
<a name="l12541"></a>12541   <span class="keyword">enum</span> bfd_endian byte_order = <a class="code" href="gdbarch_8c.html#abc300a3797421aa7342b288e1637483e">gdbarch_byte_order</a> (gdbarch);
<a name="l12542"></a>12542   uint32_t no_of_rec = 0;
<a name="l12543"></a>12543   uint32_t ret = 0;  <span class="comment">/* return value: -1:record failure ;  0:success  */</span>
<a name="l12544"></a>12544   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> t_bit = 0, insn_id = 0;
<a name="l12545"></a>12545 
<a name="l12546"></a>12546   <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a> u_regval = 0;
<a name="l12547"></a>12547 
<a name="l12548"></a>12548   <a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a> arm_record;
<a name="l12549"></a>12549 
<a name="l12550"></a>12550   <a class="code" href="gdb__string_8h.html#adb03df3679ce1445e801310614624ccb">memset</a> (&amp;arm_record, 0, <span class="keyword">sizeof</span> (<a class="code" href="arm-tdep_8c.html#a24947788af2fc244da6a47f473856250">insn_decode_record</a>));
<a name="l12551"></a>12551   arm_record.regcache = regcache;
<a name="l12552"></a>12552   arm_record.this_addr = insn_addr;
<a name="l12553"></a>12553   arm_record.gdbarch = gdbarch;
<a name="l12554"></a>12554 
<a name="l12555"></a>12555 
<a name="l12556"></a>12556   <span class="keywordflow">if</span> (<a class="code" href="record_8c.html#a0701ba168cc333297a46c26689c0f30d">record_debug</a> &gt; 1)
<a name="l12557"></a>12557     {
<a name="l12558"></a>12558       <a class="code" href="utils_8c.html#aa624d49eae7e3e3ee9124fde6c631392">fprintf_unfiltered</a> (<a class="code" href="main_8c.html#a097b10b28c07237b554c73fbf42a8e9e">gdb_stdlog</a>, <span class="stringliteral">&quot;Process record: arm_process_record &quot;</span>
<a name="l12559"></a>12559                                       <span class="stringliteral">&quot;addr = %s\n&quot;</span>,
<a name="l12560"></a>12560       <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (gdbarch, arm_record.this_addr));
<a name="l12561"></a>12561     }
<a name="l12562"></a>12562 
<a name="l12563"></a>12563   <span class="keywordflow">if</span> (extract_arm_insn (&amp;arm_record, 2))
<a name="l12564"></a>12564     {
<a name="l12565"></a>12565       <span class="keywordflow">if</span> (<a class="code" href="record_8c.html#a0701ba168cc333297a46c26689c0f30d">record_debug</a>)
<a name="l12566"></a>12566         {
<a name="l12567"></a>12567           <a class="code" href="utils_8c.html#ad57145632bbcb0361dc1dfa134b1efd0">printf_unfiltered</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Process record: error reading memory at &quot;</span>
<a name="l12568"></a>12568                              <span class="stringliteral">&quot;addr %s len = %d.\n&quot;</span>),
<a name="l12569"></a>12569                              <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (arm_record.gdbarch, 
<a name="l12570"></a>12570                              arm_record.this_addr), 2);
<a name="l12571"></a>12571         }
<a name="l12572"></a>12572       <span class="keywordflow">return</span> -1;
<a name="l12573"></a>12573     }
<a name="l12574"></a>12574 
<a name="l12575"></a>12575   <span class="comment">/* Check the insn, whether it is thumb or arm one.  */</span>
<a name="l12576"></a>12576 
<a name="l12577"></a>12577   t_bit = <a class="code" href="arm-tdep_8c.html#ab4ac7391690b407ffa6512903b634661">arm_psr_thumb_bit</a> (arm_record.gdbarch);
<a name="l12578"></a>12578   <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (arm_record.regcache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a4cb83620826d046dd42f444388bbd5b3">ARM_PS_REGNUM</a>, &amp;u_regval);
<a name="l12579"></a>12579 
<a name="l12580"></a>12580 
<a name="l12581"></a>12581   <span class="keywordflow">if</span> (!(u_regval &amp; t_bit))
<a name="l12582"></a>12582     {
<a name="l12583"></a>12583       <span class="comment">/* We are decoding arm insn.  */</span>
<a name="l12584"></a>12584       ret = decode_insn (&amp;arm_record, <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a1703139d9defb0d083f00c14e0116297">ARM_RECORD</a>, <a class="code" href="arm-tdep_8c.html#a46c1edf10052f37ab5ec00a179d8e057">ARM_INSN_SIZE_BYTES</a>);
<a name="l12585"></a>12585     }
<a name="l12586"></a>12586   <span class="keywordflow">else</span>
<a name="l12587"></a>12587     {
<a name="l12588"></a>12588       insn_id = <a class="code" href="arm-tdep_8c.html#a6d53921cd0f216408c4aed2806a0cb1f">bits</a> (arm_record.arm_insn, 11, 15);
<a name="l12589"></a>12589       <span class="comment">/* is it thumb2 insn?  */</span>
<a name="l12590"></a>12590       <span class="keywordflow">if</span> ((0x1D == insn_id) || (0x1E == insn_id) || (0x1F == insn_id))
<a name="l12591"></a>12591         {
<a name="l12592"></a>12592           ret = decode_insn (&amp;arm_record, <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647acf3203274f1081c430414e052038cc0e">THUMB2_RECORD</a>, 
<a name="l12593"></a>12593                              <a class="code" href="arm-tdep_8c.html#ac3a0f9a5e0578836c7b37b28b9f68c7f">THUMB2_INSN_SIZE_BYTES</a>);
<a name="l12594"></a>12594         }
<a name="l12595"></a>12595       <span class="keywordflow">else</span>
<a name="l12596"></a>12596         {
<a name="l12597"></a>12597           <span class="comment">/* We are decoding thumb insn.  */</span>
<a name="l12598"></a>12598           ret = decode_insn (&amp;arm_record, <a class="code" href="arm-tdep_8c.html#a82f4a5c36bbb14ac1c4b8e58c7f0a647a9c34eb4b2d056dcbfc5eaa1a267a88e1">THUMB_RECORD</a>, <a class="code" href="arm-tdep_8c.html#a81ed540871e2a4d9f3d7a83d4b831bc1">THUMB_INSN_SIZE_BYTES</a>);
<a name="l12599"></a>12599         }
<a name="l12600"></a>12600     }
<a name="l12601"></a>12601 
<a name="l12602"></a>12602   <span class="keywordflow">if</span> (0 == ret)
<a name="l12603"></a>12603     {
<a name="l12604"></a>12604       <span class="comment">/* Record registers.  */</span>
<a name="l12605"></a>12605       <a class="code" href="record-full_8c.html#a5fcf7b1f39983052860866c9eb6976ba">record_full_arch_list_add_reg</a> (arm_record.regcache, <a class="code" href="arm-tdep_8h.html#ad43b4f93ee5d7966ec86ea5c75163c39a26bb9ca3fd0b338a1fda326f772134c6">ARM_PC_REGNUM</a>);
<a name="l12606"></a>12606       <span class="keywordflow">if</span> (arm_record.arm_regs)
<a name="l12607"></a>12607         {
<a name="l12608"></a>12608           <span class="keywordflow">for</span> (no_of_rec = 0; no_of_rec &lt; arm_record.reg_rec_count; no_of_rec++)
<a name="l12609"></a>12609             {
<a name="l12610"></a>12610               <span class="keywordflow">if</span> (<a class="code" href="record-full_8c.html#a5fcf7b1f39983052860866c9eb6976ba">record_full_arch_list_add_reg</a>
<a name="l12611"></a>12611                   (arm_record.regcache , arm_record.arm_regs[no_of_rec]))
<a name="l12612"></a>12612               ret = -1;
<a name="l12613"></a>12613             }
<a name="l12614"></a>12614         }
<a name="l12615"></a>12615       <span class="comment">/* Record memories.  */</span>
<a name="l12616"></a>12616       <span class="keywordflow">if</span> (arm_record.arm_mems)
<a name="l12617"></a>12617         {
<a name="l12618"></a>12618           <span class="keywordflow">for</span> (no_of_rec = 0; no_of_rec &lt; arm_record.mem_rec_count; no_of_rec++)
<a name="l12619"></a>12619             {
<a name="l12620"></a>12620               <span class="keywordflow">if</span> (<a class="code" href="record-full_8c.html#a8c5820f1a4b024c531d0b6e6bcdd1fc5">record_full_arch_list_add_mem</a>
<a name="l12621"></a>12621                   ((<a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a>)arm_record.arm_mems[no_of_rec].addr,
<a name="l12622"></a>12622                    arm_record.arm_mems[no_of_rec].len))
<a name="l12623"></a>12623                 ret = -1;
<a name="l12624"></a>12624             }
<a name="l12625"></a>12625         }
<a name="l12626"></a>12626 
<a name="l12627"></a>12627       <span class="keywordflow">if</span> (<a class="code" href="record-full_8c.html#a93bd8b2cd011d6ca650af9909f1cd2e8">record_full_arch_list_add_end</a> ())
<a name="l12628"></a>12628         ret = -1;
<a name="l12629"></a>12629     }
<a name="l12630"></a>12630 
<a name="l12631"></a>12631 
<a name="l12632"></a>12632   deallocate_reg_mem (&amp;arm_record);
<a name="l12633"></a>12633 
<a name="l12634"></a>12634   <span class="keywordflow">return</span> ret;
<a name="l12635"></a>12635 }
<a name="l12636"></a>12636 
</pre></div></div><!-- contents -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>



<hr class="footer"/><address class="footer"><small>
Generated on Fri Oct 11 2013 14:12:10 for GDB (API) by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
