INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sim_1/new/traffic_light.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light
