Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Tue Mar  4 04:15:21 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bit8_calculator_timing_summary_routed.rpt -pb bit8_calculator_timing_summary_routed.pb -rpx bit8_calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : bit8_calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.419        0.000                      0                    1        0.421        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.419        0.000                      0                    1        0.421        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            select_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.580ns (39.236%)  route 0.898ns (60.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  select_reg/Q
                         net (fo=9, routed)           0.415     6.018    seg_comm_OBUF[1]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.142 r  seg_comm_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.483     6.625    seg_comm_OBUF[0]
    SLICE_X65Y29         FDRE                                         r  select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.508    14.849    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)       -0.067    15.044    select_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  8.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            select_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.863%)  route 0.305ns (62.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  select_reg/Q
                         net (fo=9, routed)           0.148     1.758    seg_comm_OBUF[1]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  seg_comm_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.157     1.960    seg_comm_OBUF[0]
    SLICE_X65Y29         FDRE                                         r  select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.855     1.982    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.070     1.539    select_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.421    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   select_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   select_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   select_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   select_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   select_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.115ns  (logic 5.919ns (36.732%)  route 10.196ns (63.268%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.714     6.752    U_adder/c_5
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.354     7.106 r  seg_overflow_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.848     7.954    U_adder/c_7
    SLICE_X65Y29         LUT3 (Prop_lut3_I0_O)        0.326     8.280 r  seg_overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.331    12.611    seg_overflow_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.115 r  seg_overflow_OBUF_inst/O
                         net (fo=0)                   0.000    16.115    seg_overflow
    V13                                                               r  seg_overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.858ns  (logic 5.692ns (41.073%)  route 8.166ns (58.927%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.714     6.752    U_adder/c_5
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.328     7.080 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.040     8.120    sum[6]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.109    10.353    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.858 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.858    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.757ns  (logic 5.719ns (41.571%)  route 8.038ns (58.429%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.714     6.752    U_adder/c_5
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.328     7.080 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.865     7.945    sum[6]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.069 r  seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.156    10.225    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.757 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.757    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.566ns  (logic 5.707ns (42.069%)  route 7.859ns (57.931%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.714     6.752    U_adder/c_5
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.328     7.080 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.883     7.963    sum[6]
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.087 r  seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.959    10.047    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.566 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.566    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.506ns  (logic 5.723ns (42.374%)  route 7.783ns (57.626%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.714     6.752    U_adder/c_5
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.328     7.080 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.864     7.944    sum[6]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.068 r  seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.902     9.970    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.506 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.506    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.499ns  (logic 5.716ns (42.348%)  route 7.782ns (57.652%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.688     6.726    U_adder/c_5
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.328     7.054 r  seg_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.885     7.939    sum[7]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.063 r  seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.907     9.970    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.499 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.499    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.347ns  (logic 5.722ns (42.875%)  route 7.624ns (57.125%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.688     6.726    U_adder/c_5
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.328     7.054 r  seg_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.875     7.929    sum[7]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.053 r  seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.759     9.812    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.347 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.347    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.150ns  (logic 5.698ns (43.331%)  route 7.452ns (56.669%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  num1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.470     4.932    num1_IBUF[1]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.832     5.888    U_adder/c_3
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     6.038 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=4, routed)           0.714     6.752    U_adder/c_5
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.328     7.080 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.687     7.767    sum[6]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.748     9.639    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.150 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.150    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2[0]
                            (input port)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.524ns (58.417%)  route 1.085ns (41.583%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  num2[0] (IN)
                         net (fo=0)                   0.000     0.000    num2[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num2_IBUF[0]_inst/O
                         net (fo=9, routed)           0.560     0.783    num2_IBUF[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.828 f  seg_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.135     0.963    seg_out_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.390     1.398    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.609 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.609    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[4]
                            (input port)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.548ns (57.661%)  route 1.136ns (42.339%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num2[4] (IN)
                         net (fo=0)                   0.000     0.000    num2[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  num2_IBUF[4]_inst/O
                         net (fo=2, routed)           0.499     0.735    num2_IBUF[4]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.780 r  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.153     0.934    sum[4]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.979 r  seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.484     1.463    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.684 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.684    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[4]
                            (input port)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.563ns (57.950%)  route 1.134ns (42.050%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num2[4] (IN)
                         net (fo=0)                   0.000     0.000    num2[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  num2_IBUF[4]_inst/O
                         net (fo=2, routed)           0.499     0.735    num2_IBUF[4]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.780 f  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.240     1.021    sum[4]
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.066 r  seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.460    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.696 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.696    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[4]
                            (input port)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.563ns (57.128%)  route 1.173ns (42.872%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num2[4] (IN)
                         net (fo=0)                   0.000     0.000    num2[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  num2_IBUF[4]_inst/O
                         net (fo=2, routed)           0.499     0.735    num2_IBUF[4]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.780 r  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.239     1.020    sum[4]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.065 r  seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.435     1.500    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.736 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.736    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[4]
                            (input port)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.557ns (56.822%)  route 1.183ns (43.178%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num2[4] (IN)
                         net (fo=0)                   0.000     0.000    num2[4]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  num2_IBUF[4]_inst/O
                         net (fo=2, routed)           0.499     0.735    num2_IBUF[4]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.780 r  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.022    sum[4]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.067 r  seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.510    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.740 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.740    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[5]
                            (input port)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.517ns (53.033%)  route 1.343ns (46.967%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num2[5] (IN)
                         net (fo=0)                   0.000     0.000    num2[5]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  num2_IBUF[5]_inst/O
                         net (fo=4, routed)           0.660     0.881    num2_IBUF[5]
    SLICE_X64Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.926 r  seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.142     1.068    sum[5]
    SLICE_X65Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.113 r  seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.541     1.654    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.860 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.860    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[5]
                            (input port)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.543ns (53.019%)  route 1.368ns (46.981%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num2[5] (IN)
                         net (fo=0)                   0.000     0.000    num2[5]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  num2_IBUF[5]_inst/O
                         net (fo=4, routed)           0.660     0.881    num2_IBUF[5]
    SLICE_X64Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.926 r  seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.145     1.071    sum[5]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.116 r  seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.563     1.679    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.911 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.911    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[7]
                            (input port)
  Destination:            seg_overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.896ns  (logic 1.474ns (37.848%)  route 2.421ns (62.152%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  num2[7] (IN)
                         net (fo=0)                   0.000     0.000    num2[7]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  num2_IBUF[7]_inst/O
                         net (fo=2, routed)           0.761     0.985    num2_IBUF[7]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.030 r  seg_overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.660     2.691    seg_overflow_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.896 r  seg_overflow_OBUF_inst/O
                         net (fo=0)                   0.000     3.896    seg_overflow
    V13                                                               r  seg_overflow (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 4.111ns (53.052%)  route 3.638ns (46.948%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           1.483     7.085    seg_comm_OBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.156     9.365    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.896 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.896    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 4.084ns (54.837%)  route 3.364ns (45.163%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           1.255     6.857    seg_comm_OBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.109     9.090    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.595 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.595    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 4.100ns (55.784%)  route 3.250ns (44.216%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           1.291     6.893    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.017 r  seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.959     8.976    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.496 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.496    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 4.109ns (58.656%)  route 2.896ns (41.344%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           0.990     6.592    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.907     8.623    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.152 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.152    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 4.116ns (58.769%)  route 2.887ns (41.231%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           0.986     6.588    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.902     8.614    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.149 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.149    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.860ns  (logic 4.115ns (59.984%)  route 2.745ns (40.016%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           0.987     6.589    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.713 r  seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.759     8.472    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.007 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.007    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.091ns (60.006%)  route 2.726ns (39.994%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           0.979     6.581    seg_comm_OBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.748     8.453    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.963 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.963    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_comm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 4.083ns (64.657%)  route 2.232ns (35.343%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  select_reg/Q
                         net (fo=9, routed)           0.415     6.018    seg_comm_OBUF[1]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.142 r  seg_comm_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.817     7.958    seg_comm_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.461 r  seg_comm_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.461    seg_comm[0]
    U2                                                                r  seg_comm[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_comm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.654ns  (logic 3.955ns (69.948%)  route 1.699ns (30.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  select_reg/Q
                         net (fo=9, routed)           1.699     7.302    seg_comm_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.801 r  seg_comm_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.801    seg_comm[1]
    U4                                                                r  seg_comm[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_comm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.341ns (79.294%)  route 0.350ns (20.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.350     1.960    seg_comm_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.161 r  seg_comm_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.161    seg_comm[1]
    U4                                                                r  seg_comm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_comm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.390ns (71.768%)  route 0.547ns (28.232%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  select_reg/Q
                         net (fo=9, routed)           0.148     1.758    seg_comm_OBUF[1]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  seg_comm_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.399     2.202    seg_comm_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.406 r  seg_comm_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.406    seg_comm[0]
    U2                                                                r  seg_comm[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.398ns (60.951%)  route 0.895ns (39.049%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.506     2.116    seg_comm_OBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.045     2.161 r  seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.551    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.762 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.762    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.422ns (61.154%)  route 0.903ns (38.846%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.509     2.119    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.164 r  seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.558    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.794 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.794    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.422ns (60.124%)  route 0.943ns (39.876%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.509     2.119    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.164 r  seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.599    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.835 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.835    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.416ns (59.765%)  route 0.953ns (40.235%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.511     2.121    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.166 r  seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.608    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.838 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.838    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.407ns (57.015%)  route 1.061ns (42.985%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.577     2.187    seg_comm_OBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.232 r  seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.716    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.937 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.937    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.392ns (55.144%)  route 1.132ns (44.856%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.591     2.201    seg_comm_OBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.246 r  seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.541     2.787    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.993 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.993    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.418ns (53.407%)  route 1.237ns (46.593%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  select_reg/Q
                         net (fo=9, routed)           0.675     2.285    seg_comm_OBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.330 r  seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.893    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.125 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.125    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





