LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY latchRS IS
	PORT(
		S, R :IN STD_LOGIC;
		Q :INOUT STD_LOGIC
		);
END latchRS;

ARCHITECTURE behavior OF test IS
SIGNAL notQ :STD_LOGIC;
BEGIN
	
	Q <= R NOR notQ;
	notQ <= S NOR Q;	
	

END behavior;