-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_0_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_0_TVALID : IN STD_LOGIC;
    in_0_TREADY : OUT STD_LOGIC;
    in_1_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_1_TVALID : IN STD_LOGIC;
    in_1_TREADY : OUT STD_LOGIC;
    in_0_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_1_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_0_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_1_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_0_TDATA_blk_n : OUT STD_LOGIC;
    in_1_TDATA_blk_n : OUT STD_LOGIC;
    out_r_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_C0 : STD_LOGIC_VECTOR (9 downto 0) := "0011000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv13_1FF3 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110011";
    constant ap_const_lv32_403FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000001111111111";
    constant ap_const_lv32_3FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111111111";
    constant ap_const_lv13_1FF5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110101";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal global_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal channel_idx : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal stripes_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_0_ce0 : STD_LOGIC;
    signal stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_0_ce1 : STD_LOGIC;
    signal stripes_0_0_we1 : STD_LOGIC;
    signal stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_1_ce0 : STD_LOGIC;
    signal stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_1_ce1 : STD_LOGIC;
    signal stripes_0_1_we1 : STD_LOGIC;
    signal stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_2_ce0 : STD_LOGIC;
    signal stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_2_ce1 : STD_LOGIC;
    signal stripes_0_2_we1 : STD_LOGIC;
    signal stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_ce0 : STD_LOGIC;
    signal stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_ce1 : STD_LOGIC;
    signal stripes_0_3_we1 : STD_LOGIC;
    signal stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_ce0 : STD_LOGIC;
    signal stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_ce1 : STD_LOGIC;
    signal stripes_0_4_we1 : STD_LOGIC;
    signal stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_ce0 : STD_LOGIC;
    signal stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_ce1 : STD_LOGIC;
    signal stripes_0_5_we1 : STD_LOGIC;
    signal stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_0_ce0 : STD_LOGIC;
    signal stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_0_ce1 : STD_LOGIC;
    signal stripes_1_0_we1 : STD_LOGIC;
    signal stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_ce0 : STD_LOGIC;
    signal stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_ce1 : STD_LOGIC;
    signal stripes_1_1_we1 : STD_LOGIC;
    signal stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_ce0 : STD_LOGIC;
    signal stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_ce1 : STD_LOGIC;
    signal stripes_1_2_we1 : STD_LOGIC;
    signal stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_ce0 : STD_LOGIC;
    signal stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_ce1 : STD_LOGIC;
    signal stripes_1_3_we1 : STD_LOGIC;
    signal stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_ce0 : STD_LOGIC;
    signal stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_ce1 : STD_LOGIC;
    signal stripes_1_4_we1 : STD_LOGIC;
    signal stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_ce0 : STD_LOGIC;
    signal stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_ce1 : STD_LOGIC;
    signal stripes_1_5_we1 : STD_LOGIC;
    signal stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_0_ce0 : STD_LOGIC;
    signal stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_0_ce1 : STD_LOGIC;
    signal stripes_2_0_we1 : STD_LOGIC;
    signal stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_ce0 : STD_LOGIC;
    signal stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_ce1 : STD_LOGIC;
    signal stripes_2_1_we1 : STD_LOGIC;
    signal stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_ce0 : STD_LOGIC;
    signal stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_ce1 : STD_LOGIC;
    signal stripes_2_2_we1 : STD_LOGIC;
    signal stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_ce0 : STD_LOGIC;
    signal stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_ce1 : STD_LOGIC;
    signal stripes_2_3_we1 : STD_LOGIC;
    signal stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_ce0 : STD_LOGIC;
    signal stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_ce1 : STD_LOGIC;
    signal stripes_2_4_we1 : STD_LOGIC;
    signal stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_ce0 : STD_LOGIC;
    signal stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_ce1 : STD_LOGIC;
    signal stripes_2_5_we1 : STD_LOGIC;
    signal stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal icmp_ln114_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln114_reg_6137 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_7195 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_reg_7289 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2126 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal global_iteration_loa_reg_6121 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op1711_write_state23 : BOOLEAN;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln114_fu_2135_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln114_reg_6132 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_col_offset_loa_reg_6141 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln122_fu_2241_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_reg_6150 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_1_fu_2245_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln122_1_reg_6154 : STD_LOGIC_VECTOR (2 downto 0);
    signal stripes_0_1_addr_reg_6158 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_2_addr_reg_6163 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_reg_6168 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_reg_6173 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_reg_6178 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_reg_6183 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_reg_6188 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_reg_6193 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_reg_6198 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_reg_6203 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_reg_6208 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_reg_6213 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_reg_6218 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_reg_6223 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_reg_6228 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln125_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_reg_6233 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_6239 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln122_2_fu_2279_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_2_reg_6261 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln124_1_fu_2283_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln124_1_reg_6265 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_reg_6271 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_reg_6293 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_reg_6315 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_reg_6337 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_reg_6359 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_reg_6381 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln125_fu_2377_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_reg_6403 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal stripes_0_1_addr_1_reg_6409 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_2_addr_1_reg_6414 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_1_reg_6419 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_1_reg_6424 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_1_reg_6429 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_1_reg_6434 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_1_reg_6439 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_1_reg_6444 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_1_reg_6449 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_1_reg_6454 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_1_reg_6459 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_1_reg_6464 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_1_reg_6469 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_1_reg_6474 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_1_reg_6479 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_1_1_reg_6484 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln125_1_fu_2415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_1_reg_6503 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln122_3_fu_2427_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_3_reg_6509 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_1_2_reg_6513 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln125_2_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_2_reg_6532 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln125_5_fu_2453_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln125_5_reg_6538 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln122_4_fu_2461_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_4_reg_6543 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_1_3_reg_6547 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_4_reg_6566 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_5_reg_6585 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_6_reg_6604 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_7_reg_6623 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_addr_2_reg_6642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal stripes_0_2_addr_2_reg_6647 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_2_reg_6652 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_2_reg_6657 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_2_reg_6662 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_2_reg_6667 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_2_reg_6672 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_2_reg_6677 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_2_reg_6682 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_2_reg_6687 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_2_reg_6692 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_2_reg_6697 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_2_reg_6702 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_2_reg_6707 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_2_reg_6712 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln125_4_fu_2554_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_4_reg_6717 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln125_3_fu_2566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_3_reg_6724 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln122_5_fu_2580_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_5_reg_6729 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln124_4_fu_2584_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln124_4_reg_6733 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln125_4_fu_2590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_4_reg_6738 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_2_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_2_reg_6745 : STD_LOGIC_VECTOR (0 downto 0);
    signal stripes_0_1_addr_3_reg_6750 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal stripes_0_2_addr_3_reg_6755 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_3_reg_6760 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_3_reg_6765 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_3_reg_6770 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_3_reg_6775 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_3_reg_6780 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_3_reg_6785 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_3_reg_6790 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_3_reg_6795 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_3_reg_6800 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_3_reg_6805 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_3_reg_6810 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_3_reg_6815 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_3_reg_6820 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln125_6_fu_2637_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_6_reg_6825 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln122_6_fu_2649_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_6_reg_6832 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln125_5_fu_2659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_5_reg_6836 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln122_7_fu_2673_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_7_reg_6842 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln124_6_fu_2677_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln124_6_reg_6846 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_addr_4_reg_6852 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal stripes_0_2_addr_4_reg_6857 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_4_reg_6862 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_4_reg_6867 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_4_reg_6872 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_4_reg_6877 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_4_reg_6882 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_4_reg_6887 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_4_reg_6892 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_4_reg_6897 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_4_reg_6902 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_4_reg_6907 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_4_reg_6912 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_4_reg_6917 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_4_reg_6922 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln125_8_fu_2709_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_8_reg_6927 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln125_6_fu_2715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_6_reg_6934 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln122_8_fu_2727_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln122_8_reg_6939 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln125_7_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_7_reg_6943 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_6_fu_2759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_6_reg_6948 : STD_LOGIC_VECTOR (0 downto 0);
    signal stripes_0_1_addr_5_reg_6953 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal stripes_0_2_addr_5_reg_6958 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_5_reg_6963 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_5_reg_6968 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_5_reg_6973 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_5_reg_6978 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_5_reg_6983 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_5_reg_6988 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_5_reg_6993 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_5_reg_6998 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_5_reg_7003 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_5_reg_7008 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_5_reg_7013 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_5_reg_7018 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_5_reg_7023 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln125_10_fu_2804_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_10_reg_7028 : STD_LOGIC_VECTOR (15 downto 0);
    signal stripes_0_1_addr_6_reg_7035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal stripes_0_2_addr_6_reg_7040 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_6_reg_7045 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_6_reg_7050 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_6_reg_7055 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_6_reg_7060 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_6_reg_7065 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_6_reg_7070 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_6_reg_7075 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_6_reg_7080 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_6_reg_7085 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_6_reg_7090 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_6_reg_7095 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_6_reg_7100 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_6_reg_7105 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln125_12_fu_2836_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_12_reg_7110 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_14_fu_2848_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal stripes_0_1_addr_7_reg_7120 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal stripes_0_2_addr_7_reg_7125 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_3_addr_7_reg_7130 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_4_addr_7_reg_7135 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_0_5_addr_7_reg_7140 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_1_addr_7_reg_7145 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_2_addr_7_reg_7150 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_3_addr_7_reg_7155 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_4_addr_7_reg_7160 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_1_5_addr_7_reg_7165 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_1_addr_7_reg_7170 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_2_addr_7_reg_7175 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_3_addr_7_reg_7180 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_4_addr_7_reg_7185 : STD_LOGIC_VECTOR (9 downto 0);
    signal stripes_2_5_addr_7_reg_7190 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln144_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal zext_ln166_fu_2918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln166_reg_7199 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln166_5_fu_2930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln166_5_reg_7229 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln166_9_fu_2943_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln166_9_reg_7263 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln188_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln211_fu_2953_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln212_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_7298 : STD_LOGIC_VECTOR (0 downto 0);
    signal stripes_0_0_load_reg_7302 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal stripes_2_0_load_reg_7334 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_0_load_1_reg_7361 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_0_load_1_reg_7388 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_0_load_1_reg_7415 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_0_load_2_reg_7447 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_load_reg_7479 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal stripes_0_2_load_reg_7486 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_load_reg_7493 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_4_load_reg_7500 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_0_load_reg_7507 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_1_load_reg_7534 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_2_load_reg_7541 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_3_load_reg_7548 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_4_load_reg_7555 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_load_1_reg_7562 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_2_load_1_reg_7569 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_load_1_reg_7576 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_4_load_1_reg_7583 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_1_load_1_reg_7590 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_2_load_1_reg_7597 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_3_load_1_reg_7604 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_4_load_1_reg_7611 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_1_load_1_reg_7618 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_2_load_1_reg_7625 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_3_load_1_reg_7632 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_4_load_1_reg_7639 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_0_load_2_reg_7646 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_1_load_2_reg_7673 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_2_load_2_reg_7680 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_3_load_2_reg_7687 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_4_load_2_reg_7694 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_0_load_2_reg_7701 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_1_load_reg_7728 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal stripes_1_2_load_reg_7735 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_3_load_reg_7742 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_4_load_reg_7749 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_1_load_2_reg_7756 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_2_load_2_reg_7763 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_3_load_2_reg_7770 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_4_load_2_reg_7777 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_1_load_2_reg_7784 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_2_load_2_reg_7791 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_3_load_2_reg_7798 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_4_load_2_reg_7805 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal select_ln156_fu_3018_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln156_reg_7842 : STD_LOGIC_VECTOR (2 downto 0);
    signal stripes_0_5_load_reg_7855 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_2_5_load_reg_7867 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_5_load_1_reg_7874 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_5_load_1_reg_7881 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_1_5_load_2_reg_7893 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln156_1_fu_3064_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln156_1_reg_7905 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln156_2_fu_3112_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln156_2_reg_7918 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_3146_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_7931 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_3157_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_7940 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_3169_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_7949 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_3180_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_7956 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_20_fu_3199_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_20_reg_7962 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_9_fu_3221_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_9_reg_7967 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_3225_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_7972 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_3236_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_7981 : STD_LOGIC_VECTOR (7 downto 0);
    signal stripes_0_5_load_2_reg_7990 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_3248_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_7995 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln166_19_fu_3272_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_19_reg_8002 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_3278_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_8007 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_38_fu_3289_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_38_reg_8013 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_3293_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_8018 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_3305_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_8028 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln166_26_fu_3328_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_26_reg_8035 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_3334_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_8040 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_3346_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_8049 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_60_fu_3357_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_60_reg_8054 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_4_fu_3361_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_4_reg_8059 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_3367_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_8065 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln166_5_fu_3382_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_5_reg_8070 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln166_fu_3388_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln166_reg_8076 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_3392_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_8081 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_68_fu_3411_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_68_reg_8088 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_fu_3437_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_8093 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_72_fu_3457_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_72_reg_8100 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_fu_3483_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_8106 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_3495_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_8113 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6036_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_21_reg_8120 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_fu_3510_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_8125 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_3522_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_8133 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_118_fu_3534_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_118_reg_8140 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6028_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_27_reg_8146 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6044_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_60_reg_8151 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_15_fu_3831_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_15_reg_8156 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal sub_ln166_22_fu_4013_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_22_reg_8161 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln166_9_fu_4123_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln166_9_reg_8166 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_30_fu_4191_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_30_reg_8171 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_32_fu_4207_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_32_reg_8176 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_36_fu_4277_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_36_reg_8181 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln166_18_fu_4340_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln166_18_reg_8186 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_42_fu_4377_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_42_reg_8191 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_16_fu_4422_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_8196 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_4438_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_8204 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln166_8_fu_4476_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_8_reg_8213 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_47_fu_4493_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln166_47_reg_8218 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_fu_4499_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_8223 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln166_50_fu_4528_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_50_reg_8231 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_fu_4550_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_8236 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_4561_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_8244 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_115_fu_4572_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_115_reg_8250 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_9_fu_4576_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_9_reg_8255 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_4582_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_8260 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_4593_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_8269 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_4604_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_8279 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln166_134_fu_4616_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_134_reg_8285 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_6_fu_4653_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln178_6_fu_4653_p2 : signal is "no";
    signal add_ln178_6_reg_8290 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_14_fu_4658_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_14_reg_8295 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_15_fu_4664_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_15_reg_8300 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6079_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_18_reg_8305 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_20_fu_4670_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_20_reg_8310 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_25_fu_4682_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_25_reg_8315 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_32_fu_4701_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_32_reg_8320 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_38_fu_4707_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln178_38_reg_8325 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln178_48_fu_4713_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_48_reg_8330 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_9_fu_5373_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_9_reg_8335 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal add_ln178_11_fu_5385_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_11_reg_8340 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_23_fu_5445_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_23_reg_8345 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_29_fu_5476_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_29_reg_8350 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_36_fu_5503_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_36_reg_8355 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_39_fu_5512_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_39_reg_8360 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_42_fu_5530_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_42_reg_8365 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_50_fu_5581_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_50_reg_8370 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_54_fu_5602_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_54_reg_8375 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_57_fu_5623_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_57_reg_8380 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_59_fu_5629_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_59_reg_8385 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_64_fu_5645_p2 : STD_LOGIC_VECTOR (11 downto 0);
    attribute use_dsp48 of add_ln178_64_fu_5645_p2 : signal is "no";
    signal add_ln178_64_reg_8390 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln178_68_fu_5666_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_68_reg_8395 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_72_fu_5697_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_72_reg_8400 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_74_fu_5703_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_74_reg_8405 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_75_fu_5709_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_75_reg_8410 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_80_fu_5735_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln178_80_fu_5735_p2 : signal is "no";
    signal add_ln178_80_reg_8415 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_1_fu_5764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_1_reg_8420 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_3_fu_5807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_3_reg_8426 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_5_fu_5850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_5_reg_8432 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_7_fu_5893_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_7_reg_8438 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_last_V_fu_5899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_8444 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_fu_5904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_phi_mux_write_col_offset_fla_phi_fu_2004_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_maxes_0_flag_0_reg_2039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_2055 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_fu_5920_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_2070 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_1_fu_5937_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_2085 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_2_fu_5954_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_2100 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_3_fu_5971_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln122_fu_2215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln122_1_fu_2383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln122_2_fu_2526_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln122_3_fu_2611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln122_4_fu_2683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln122_5_fu_2778_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln122_6_fu_2810_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln122_7_fu_2855_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal add_ln224_fu_5992_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_global_iteration_loa : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln138_fu_2175_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln125_15_fu_2764_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln216_fu_3132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln681_fu_2193_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln681_1_fu_2353_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal trunc_ln114_1_fu_2139_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln137_fu_2163_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln138_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_fu_2249_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln125_1_fu_2261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln128_fu_2372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_3_fu_2420_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln124_2_fu_2441_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln128_1_fu_2515_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_2_fu_2520_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln128_2_fu_2548_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln124_3_fu_2561_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln125_7_fu_2572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln125_1_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln128_3_fu_2632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_9_fu_2643_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln124_5_fu_2653_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln125_11_fu_2665_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln128_4_fu_2704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln125_13_fu_2720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln124_7_fu_2731_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln125_4_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_3_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_5_fu_2753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln128_5_fu_2799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln128_6_fu_2831_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln128_7_fu_2842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_2882_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln148_fu_2897_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln148_fu_2904_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_fu_2908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln155_fu_2914_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln166_fu_2924_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln166_2_fu_2937_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_2975_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln155_1_fu_2982_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln155_fu_2994_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln155_fu_2990_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln155_2_fu_2986_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln158_fu_3006_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln156_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln156_fu_3012_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln155_fu_3026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln155_1_fu_3034_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln158_3_fu_3046_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln158_1_fu_3052_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln156_1_fu_3040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln156_1_fu_3058_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_3072_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln155_3_fu_3080_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln155_2_fu_3088_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln155_4_fu_3084_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln158_2_fu_3100_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln156_2_fu_3094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln156_2_fu_3106_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln215_fu_3120_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln216_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal shl_ln166_s_fu_3191_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_10_fu_3203_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_21_fu_3211_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_11_fu_3215_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_17_fu_3260_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_36_fu_3268_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_23_fu_3316_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_51_fu_3324_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln166_4_fu_3361_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln166_5_fu_3382_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln166_31_fu_3403_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln166_33_fu_3415_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_70_fu_3423_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_35_fu_3427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_34_fu_3449_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_36_fu_3461_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_74_fu_3469_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_38_fu_3473_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal shl_ln_fu_3541_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_2_fu_3548_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_fu_3552_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_1_fu_3562_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln166_fu_3558_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_4_fu_3573_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_1_fu_3577_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_2_fu_3587_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_7_fu_3598_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_1_fu_3538_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_2_fu_3602_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_3_fu_3612_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_8_fu_3619_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_6_fu_3594_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_3_fu_3623_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_4_fu_3636_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_5_fu_3647_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_12_fu_3654_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_11_fu_3643_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_4_fu_3658_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_5_fu_3668_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_5_fu_3674_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_10_fu_3633_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_6_fu_3684_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_7_fu_3695_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_13_fu_3691_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_14_fu_3702_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_7_fu_3706_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_8_fu_3719_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_16_fu_3726_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_8_fu_3730_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_9_fu_3740_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln166_7_fu_3736_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_18_fu_3751_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_17_fu_3747_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_10_fu_3761_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_19_fu_3771_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_12_fu_3774_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_11_fu_3783_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_22_fu_3790_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_3_fu_3569_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_13_fu_3794_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_12_fu_3810_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_25_fu_3817_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_14_fu_3821_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_13_fu_3827_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_24_fu_3807_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_23_fu_3804_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_16_fu_3837_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_13_fu_3847_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_14_fu_3858_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_27_fu_3865_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_26_fu_3854_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_17_fu_3869_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_1_fu_3875_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_fu_3891_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_28_fu_3885_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_32_fu_3898_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_16_fu_3908_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_33_fu_3915_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_29_fu_3888_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_18_fu_3919_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_17_fu_3935_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_35_fu_3932_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_20_fu_3938_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_6070_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_3_fu_3629_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_19_fu_3948_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_28_fu_3957_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_34_fu_3929_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_37_fu_3964_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_63_fu_3968_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_18_fu_3978_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_40_fu_3989_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_21_fu_3993_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_19_fu_4002_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln166_15_fu_3881_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_39_fu_3985_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln166_20_fu_4028_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_46_fu_4039_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_23_fu_4043_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln166_23_fu_4049_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_44_fu_4025_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_24_fu_4053_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_21_fu_4063_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_62_fu_3902_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_43_fu_4022_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln166_6_fu_4080_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln166_5_fu_4074_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_48_fu_4086_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_22_fu_4096_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_49_fu_4103_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_45_fu_4035_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_25_fu_4107_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_25_fu_4113_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_16_fu_3925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_8_fu_3767_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln166_8_fu_4117_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_26_fu_4132_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_50_fu_4129_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_27_fu_4135_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_24_fu_4145_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_25_fu_4156_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln166_26_fu_4170_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_55_fu_4167_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_56_fu_4177_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_64_fu_4181_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln166_7_fu_4090_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_30_fu_4196_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln166_4_fu_3951_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_64_fu_4203_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_20_fu_3974_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_11_fu_3800_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_52_fu_4152_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_53_fu_4163_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_11_fu_4219_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_12_fu_4224_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_10_fu_4213_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_65_fu_4230_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln166_32_fu_4246_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_69_fu_4253_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_33_fu_4257_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln166_31_fu_4263_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_67_fu_4243_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_34_fu_4267_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_66_fu_4240_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_71_fu_4283_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_38_fu_4291_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln166_18_fu_3944_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_14_fu_4306_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_1_fu_3583_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_37_fu_4311_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_76_fu_4298_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln166_16_fu_4321_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_27_fu_4141_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_78_fu_4326_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_17_fu_4330_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_15_fu_4315_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_38_fu_4336_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln166_39_fu_4346_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_80_fu_4357_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_40_fu_4361_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_40_fu_4367_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_77_fu_4302_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_13_fu_4234_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_79_fu_4353_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_41_fu_4009_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_14_fu_3843_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln166_19_fu_4383_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_6_fu_3712_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_44_fu_4389_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln166_20_fu_4393_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_28_fu_4187_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_46_fu_4403_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln166_22_fu_4406_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_45_fu_4399_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln166_47_fu_4412_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln166_46_fu_4455_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_100_fu_4462_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_99_fu_4452_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_46_fu_4466_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln166_8_fu_4476_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln166_47_fu_4482_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln166_23_fu_4416_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_101_fu_4489_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln166_48_fu_4510_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_104_fu_4518_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_48_fu_4522_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_49_fu_4532_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_105_fu_4540_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_9_fu_4576_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_4620_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_135_fu_4628_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_2_fu_4638_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_21_fu_3998_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln178_fu_4643_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6052_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_4_fu_4647_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_9_fu_3755_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_49_fu_4472_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_37_fu_4286_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_24_fu_4059_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_70_fu_4632_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_32_fu_4273_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_6_fu_3678_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_24_fu_4676_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_2_fu_3608_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_30_fu_4688_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6061_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_16_fu_4694_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_17_fu_4698_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_47_fu_4070_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_15_fu_3716_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_42_fu_4019_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal shl_ln166_15_fu_4719_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln166_27_fu_4740_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln166_28_fu_4755_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_59_fu_4762_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_58_fu_4751_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_54_fu_4737_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_29_fu_4772_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_29_fu_4788_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_62_fu_4795_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln166_35_fu_4807_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_37_fu_4818_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_75_fu_4825_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_39_fu_4829_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_40_fu_4841_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln166_41_fu_4858_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_85_fu_4869_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_43_fu_4873_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_42_fu_4883_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln166_42_fu_4879_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_86_fu_4890_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_44_fu_4894_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_fu_4910_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_89_fu_4907_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_90_fu_4917_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_65_fu_4921_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_43_fu_4931_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_44_fu_4948_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln166_39_fu_4838_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_95_fu_4959_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln166_45_fu_4969_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_4980_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_93_fu_4945_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_97_fu_4987_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_50_fu_5003_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_107_fu_5014_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_50_fu_5018_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln166_51_fu_5024_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_103_fu_5000_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_51_fu_5028_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_51_fu_5038_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_108_fu_5045_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_106_fu_5010_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_52_fu_5049_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_102_fu_4997_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_53_fu_5059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_52_fu_5071_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln166_45_fu_4963_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_111_fu_5082_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln166_53_fu_5092_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_110_fu_5078_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_112_fu_5099_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_55_fu_5103_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_fu_5113_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_109_fu_5068_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_113_fu_5120_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_54_fu_5136_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_116_fu_5143_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_56_fu_5147_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_57_fu_5153_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_57_fu_5157_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_33_fu_5169_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_119_fu_5176_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_68_fu_5180_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_55_fu_5189_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_5206_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_122_fu_5203_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_123_fu_5213_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_69_fu_5217_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_56_fu_5227_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln166_57_fu_5242_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_126_fu_5249_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_125_fu_5238_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_58_fu_5253_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_58_fu_5269_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln166_59_fu_5280_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_129_fu_5276_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_130_fu_5287_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln166_59_fu_5291_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln166_60_fu_5301_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln166_61_fu_5312_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln166_132_fu_5319_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln166_60_fu_5323_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln166_65_fu_5329_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_128_fu_5266_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_61_fu_5333_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_5346_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_133_fu_5343_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_136_fu_5353_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln166_71_fu_5357_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_64_fu_5297_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln166_54_fu_5086_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_57_fu_4747_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_8_fu_5367_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln166_43_fu_4900_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_56_fu_5133_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_61_fu_5223_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_10_fu_5379_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_31_fu_4730_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_4_fu_5394_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_3_fu_5391_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_16_fu_5397_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_17_fu_5403_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_61_fu_4782_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_6_fu_5413_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_19_fu_5416_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_59_fu_5185_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_8_fu_5426_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_21_fu_5429_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_7_fu_5422_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_9_fu_5435_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_5_fu_5409_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_22_fu_5439_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln166_28_fu_4766_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_26_fu_5454_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln178_12_fu_5459_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_13_fu_5463_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_28_fu_5466_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_11_fu_5451_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_14_fu_5472_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_94_fu_4955_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_33_fu_5485_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln178_1_fu_5490_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6095_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_35_fu_5494_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of add_ln178_35_fu_5494_p2 : signal is "no";
    signal sext_ln178_18_fu_5482_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_19_fu_5499_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_30_fu_4726_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln178_2_fu_5509_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_73_fu_4814_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_40_fu_5518_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6087_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln178_4_fu_5523_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_21_fu_5527_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_67_fu_5363_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_52_fu_5034_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_83_fu_4855_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_114_fu_5130_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_45_fu_5542_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_44_fu_5536_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln178_5_fu_5548_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln166_92_fu_4942_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_127_fu_5263_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_47_fu_5558_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln178_6_fu_5564_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln178_7_fu_5568_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln178_49_fu_5571_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln178_46_fu_5552_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln178_8_fu_5577_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_58_fu_5162_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_81_fu_4848_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln166_131_fu_5308_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln178_53_fu_5592_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln178_52_fu_5587_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln178_9_fu_5598_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_96_fu_4976_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_67_fu_5124_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln166_124_fu_5234_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln178_56_fu_5613_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln178_55_fu_5608_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln178_26_fu_5619_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_53_fu_5055_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_30_fu_4785_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_87_fu_4904_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_63_fu_5635_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_6104_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln178_10_fu_5641_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln166_22_fu_4734_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln166_29_fu_4778_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln166_84_fu_4865_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_34_fu_4804_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_67_fu_5656_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_66_fu_5650_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_31_fu_5662_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln166_66_fu_4991_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln178_69_fu_5672_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln166_63_fu_5259_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln178_70_fu_5681_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_41_fu_4852_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_34_fu_5687_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_33_fu_5677_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_71_fu_5691_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln166_36_fu_4834_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_66_fu_5339_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln166_54_fu_5064_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln166_31_fu_4799_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln166_117_fu_5166_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln178_78_fu_5715_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln166_120_fu_5196_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln178_12_fu_5721_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln178_79_fu_5725_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_6113_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln178_13_fu_5731_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal sext_ln178_1_fu_5743_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_2_fu_5746_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_fu_5740_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_12_fu_5749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln178_13_fu_5755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_10_fu_5761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_15_fu_5770_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_20_fu_5773_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln178_3_fu_5782_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_22_fu_5785_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_43_fu_5788_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_23_fu_5794_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_51_fu_5797_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_37_fu_5776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_24_fu_5803_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_25_fu_5813_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_27_fu_5816_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_28_fu_5825_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_29_fu_5828_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_61_fu_5831_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln178_11_fu_5837_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_65_fu_5840_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_58_fu_5819_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_30_fu_5846_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_32_fu_5856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_35_fu_5859_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_36_fu_5868_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_37_fu_5871_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_76_fu_5874_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln178_38_fu_5880_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_81_fu_5883_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln178_73_fu_5862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln178_39_fu_5889_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln185_fu_5915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_1_fu_5932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_2_fu_5949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_3_fu_5966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_6028_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6028_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6036_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6036_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6044_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6044_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6052_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6052_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6061_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6061_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6061_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6070_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6079_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6079_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6079_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6087_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6087_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6095_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6095_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6104_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6104_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6104_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6113_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6113_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6113_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_6028_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6036_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6044_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6079_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6095_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6113_p20 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_4_fu_3361_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_5_fu_3382_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_8_fu_4476_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln166_9_fu_4576_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_4758 : BOOLEAN;
    signal ap_condition_5474 : BOOLEAN;
    signal ap_condition_5478 : BOOLEAN;
    signal ap_condition_5481 : BOOLEAN;
    signal ap_condition_73 : BOOLEAN;
    signal ap_condition_5486 : BOOLEAN;
    signal ap_condition_5502 : BOOLEAN;
    signal ap_condition_5506 : BOOLEAN;
    signal ap_condition_5512 : BOOLEAN;
    signal ap_condition_5516 : BOOLEAN;
    signal ap_condition_5522 : BOOLEAN;
    signal ap_condition_5526 : BOOLEAN;
    signal ap_condition_5532 : BOOLEAN;
    signal ap_condition_5536 : BOOLEAN;
    signal ap_condition_5542 : BOOLEAN;
    signal ap_condition_5546 : BOOLEAN;
    signal ap_condition_5551 : BOOLEAN;
    signal ap_condition_5555 : BOOLEAN;
    signal ap_condition_5561 : BOOLEAN;
    signal ap_condition_5565 : BOOLEAN;
    signal ap_condition_5568 : BOOLEAN;
    signal ap_condition_5572 : BOOLEAN;
    signal ap_condition_5575 : BOOLEAN;
    signal ap_condition_5579 : BOOLEAN;
    signal ap_condition_5582 : BOOLEAN;
    signal ap_condition_5586 : BOOLEAN;
    signal ap_condition_5589 : BOOLEAN;
    signal ap_condition_5593 : BOOLEAN;
    signal ap_condition_5596 : BOOLEAN;
    signal ap_condition_5600 : BOOLEAN;
    signal ap_condition_5603 : BOOLEAN;
    signal ap_condition_5607 : BOOLEAN;
    signal ap_condition_5610 : BOOLEAN;
    signal ap_condition_5614 : BOOLEAN;
    signal ap_condition_5617 : BOOLEAN;
    signal ap_condition_5621 : BOOLEAN;
    signal ap_condition_5624 : BOOLEAN;
    signal ap_condition_5628 : BOOLEAN;
    signal ap_condition_5631 : BOOLEAN;
    signal ap_condition_5635 : BOOLEAN;
    signal ap_condition_5638 : BOOLEAN;
    signal ap_condition_5642 : BOOLEAN;
    signal ap_condition_5645 : BOOLEAN;
    signal ap_condition_5649 : BOOLEAN;
    signal ap_condition_5652 : BOOLEAN;
    signal ap_condition_5656 : BOOLEAN;
    signal ap_condition_5659 : BOOLEAN;
    signal ap_condition_5663 : BOOLEAN;
    signal ap_condition_5666 : BOOLEAN;
    signal ap_condition_5670 : BOOLEAN;
    signal ap_condition_5673 : BOOLEAN;
    signal ap_condition_5677 : BOOLEAN;
    signal ap_condition_5680 : BOOLEAN;
    signal ap_condition_5684 : BOOLEAN;
    signal ap_condition_5687 : BOOLEAN;
    signal ap_condition_5691 : BOOLEAN;
    signal ap_condition_5694 : BOOLEAN;
    signal ap_condition_5698 : BOOLEAN;
    signal ap_condition_5701 : BOOLEAN;
    signal ap_condition_5705 : BOOLEAN;
    signal ap_condition_5708 : BOOLEAN;
    signal ap_condition_5712 : BOOLEAN;
    signal ap_condition_5723 : BOOLEAN;
    signal ap_condition_5727 : BOOLEAN;
    signal ap_condition_5731 : BOOLEAN;
    signal ap_condition_5735 : BOOLEAN;
    signal ap_condition_5739 : BOOLEAN;
    signal ap_condition_5743 : BOOLEAN;
    signal ap_condition_5747 : BOOLEAN;
    signal ap_condition_5751 : BOOLEAN;
    signal ap_condition_5755 : BOOLEAN;
    signal ap_condition_5759 : BOOLEAN;
    signal ap_condition_5763 : BOOLEAN;
    signal ap_condition_5767 : BOOLEAN;
    signal ap_condition_5771 : BOOLEAN;
    signal ap_condition_5775 : BOOLEAN;
    signal ap_condition_5778 : BOOLEAN;
    signal ap_condition_5781 : BOOLEAN;
    signal ap_condition_5784 : BOOLEAN;
    signal ap_condition_5787 : BOOLEAN;
    signal ap_condition_5790 : BOOLEAN;
    signal ap_condition_5793 : BOOLEAN;
    signal ap_condition_5796 : BOOLEAN;
    signal ap_condition_5799 : BOOLEAN;
    signal ap_condition_5802 : BOOLEAN;
    signal ap_condition_5805 : BOOLEAN;
    signal ap_condition_5808 : BOOLEAN;
    signal ap_condition_5811 : BOOLEAN;
    signal ap_condition_5814 : BOOLEAN;
    signal ap_condition_5817 : BOOLEAN;
    signal ap_condition_5820 : BOOLEAN;
    signal ap_condition_5823 : BOOLEAN;
    signal ap_condition_5826 : BOOLEAN;
    signal ap_condition_5829 : BOOLEAN;
    signal ap_condition_5832 : BOOLEAN;
    signal ap_condition_5835 : BOOLEAN;
    signal ap_condition_5838 : BOOLEAN;
    signal ap_condition_5841 : BOOLEAN;
    signal ap_condition_5844 : BOOLEAN;
    signal ap_condition_5847 : BOOLEAN;
    signal ap_condition_5850 : BOOLEAN;
    signal ap_condition_5853 : BOOLEAN;
    signal ap_condition_5856 : BOOLEAN;
    signal ap_condition_5859 : BOOLEAN;
    signal ap_condition_5862 : BOOLEAN;
    signal ap_condition_5865 : BOOLEAN;
    signal ap_condition_5868 : BOOLEAN;
    signal ap_condition_5871 : BOOLEAN;
    signal ap_condition_5874 : BOOLEAN;
    signal ap_condition_5877 : BOOLEAN;
    signal ap_condition_5880 : BOOLEAN;
    signal ap_condition_5883 : BOOLEAN;
    signal ap_condition_5886 : BOOLEAN;
    signal ap_condition_5889 : BOOLEAN;
    signal ap_condition_5892 : BOOLEAN;
    signal ap_condition_5895 : BOOLEAN;
    signal ap_condition_5898 : BOOLEAN;
    signal ap_condition_5901 : BOOLEAN;
    signal ap_condition_5905 : BOOLEAN;
    signal ap_condition_5909 : BOOLEAN;
    signal ap_condition_5913 : BOOLEAN;
    signal ap_condition_5917 : BOOLEAN;
    signal ap_condition_5921 : BOOLEAN;
    signal ap_condition_5925 : BOOLEAN;
    signal ap_condition_5929 : BOOLEAN;
    signal ap_condition_5933 : BOOLEAN;
    signal ap_condition_5937 : BOOLEAN;
    signal ap_condition_5941 : BOOLEAN;
    signal ap_condition_5945 : BOOLEAN;
    signal ap_condition_5949 : BOOLEAN;
    signal ap_condition_5953 : BOOLEAN;
    signal ap_condition_5957 : BOOLEAN;
    signal ap_condition_5961 : BOOLEAN;
    signal ap_condition_5965 : BOOLEAN;
    signal ap_condition_5969 : BOOLEAN;
    signal ap_condition_5973 : BOOLEAN;
    signal ap_condition_5977 : BOOLEAN;
    signal ap_condition_5981 : BOOLEAN;
    signal ap_condition_5985 : BOOLEAN;
    signal ap_condition_5989 : BOOLEAN;
    signal ap_condition_5993 : BOOLEAN;
    signal ap_condition_5997 : BOOLEAN;
    signal ap_condition_6001 : BOOLEAN;
    signal ap_condition_6005 : BOOLEAN;
    signal ap_condition_6009 : BOOLEAN;
    signal ap_condition_6013 : BOOLEAN;
    signal ap_condition_6017 : BOOLEAN;
    signal ap_condition_6021 : BOOLEAN;
    signal ap_condition_6025 : BOOLEAN;
    signal ap_condition_6029 : BOOLEAN;
    signal ap_condition_6033 : BOOLEAN;
    signal ap_condition_6037 : BOOLEAN;
    signal ap_condition_6041 : BOOLEAN;
    signal ap_condition_6045 : BOOLEAN;
    signal ap_condition_6049 : BOOLEAN;
    signal ap_condition_6053 : BOOLEAN;
    signal ap_condition_6057 : BOOLEAN;
    signal ap_condition_6061 : BOOLEAN;
    signal ap_condition_6065 : BOOLEAN;
    signal ap_condition_6069 : BOOLEAN;
    signal ap_condition_6073 : BOOLEAN;
    signal ap_condition_6077 : BOOLEAN;
    signal ap_condition_6081 : BOOLEAN;
    signal ap_condition_6085 : BOOLEAN;
    signal ap_condition_6089 : BOOLEAN;
    signal ap_condition_6093 : BOOLEAN;
    signal ap_condition_6097 : BOOLEAN;
    signal ap_condition_6101 : BOOLEAN;
    signal ap_condition_6105 : BOOLEAN;
    signal ap_condition_6109 : BOOLEAN;
    signal ap_condition_6113 : BOOLEAN;
    signal ap_condition_6117 : BOOLEAN;
    signal ap_condition_6121 : BOOLEAN;
    signal ap_condition_6125 : BOOLEAN;

    component fused_cnn_layer_mbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component fused_cnn_layer_mcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component fused_cnn_layer_mdEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component fused_cnn_layer_meOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component fused_cnn_layer_mfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component fused_cnn_layer_mg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component fused_cnn_layer_mhbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component fused_cnn_layer_mibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component fused_cnn_layer_mjbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component kernel_stripes_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    stripes_0_0_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_0_0_address0,
        ce0 => stripes_0_0_ce0,
        q0 => stripes_0_0_q0,
        address1 => stripes_0_0_address1,
        ce1 => stripes_0_0_ce1,
        we1 => stripes_0_0_we1,
        d1 => stripes_0_0_d1,
        q1 => stripes_0_0_q1);

    stripes_0_1_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_0_1_address0,
        ce0 => stripes_0_1_ce0,
        q0 => stripes_0_1_q0,
        address1 => stripes_0_1_address1,
        ce1 => stripes_0_1_ce1,
        we1 => stripes_0_1_we1,
        d1 => stripes_0_1_d1,
        q1 => stripes_0_1_q1);

    stripes_0_2_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_0_2_address0,
        ce0 => stripes_0_2_ce0,
        q0 => stripes_0_2_q0,
        address1 => stripes_0_2_address1,
        ce1 => stripes_0_2_ce1,
        we1 => stripes_0_2_we1,
        d1 => stripes_0_2_d1,
        q1 => stripes_0_2_q1);

    stripes_0_3_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_0_3_address0,
        ce0 => stripes_0_3_ce0,
        q0 => stripes_0_3_q0,
        address1 => stripes_0_3_address1,
        ce1 => stripes_0_3_ce1,
        we1 => stripes_0_3_we1,
        d1 => stripes_0_3_d1,
        q1 => stripes_0_3_q1);

    stripes_0_4_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_0_4_address0,
        ce0 => stripes_0_4_ce0,
        q0 => stripes_0_4_q0,
        address1 => stripes_0_4_address1,
        ce1 => stripes_0_4_ce1,
        we1 => stripes_0_4_we1,
        d1 => stripes_0_4_d1,
        q1 => stripes_0_4_q1);

    stripes_0_5_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_0_5_address0,
        ce0 => stripes_0_5_ce0,
        q0 => stripes_0_5_q0,
        address1 => stripes_0_5_address1,
        ce1 => stripes_0_5_ce1,
        we1 => stripes_0_5_we1,
        d1 => stripes_0_5_d1,
        q1 => stripes_0_5_q1);

    stripes_1_0_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_1_0_address0,
        ce0 => stripes_1_0_ce0,
        q0 => stripes_1_0_q0,
        address1 => stripes_1_0_address1,
        ce1 => stripes_1_0_ce1,
        we1 => stripes_1_0_we1,
        d1 => stripes_1_0_d1,
        q1 => stripes_1_0_q1);

    stripes_1_1_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_1_1_address0,
        ce0 => stripes_1_1_ce0,
        q0 => stripes_1_1_q0,
        address1 => stripes_1_1_address1,
        ce1 => stripes_1_1_ce1,
        we1 => stripes_1_1_we1,
        d1 => stripes_1_1_d1,
        q1 => stripes_1_1_q1);

    stripes_1_2_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_1_2_address0,
        ce0 => stripes_1_2_ce0,
        q0 => stripes_1_2_q0,
        address1 => stripes_1_2_address1,
        ce1 => stripes_1_2_ce1,
        we1 => stripes_1_2_we1,
        d1 => stripes_1_2_d1,
        q1 => stripes_1_2_q1);

    stripes_1_3_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_1_3_address0,
        ce0 => stripes_1_3_ce0,
        q0 => stripes_1_3_q0,
        address1 => stripes_1_3_address1,
        ce1 => stripes_1_3_ce1,
        we1 => stripes_1_3_we1,
        d1 => stripes_1_3_d1,
        q1 => stripes_1_3_q1);

    stripes_1_4_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_1_4_address0,
        ce0 => stripes_1_4_ce0,
        q0 => stripes_1_4_q0,
        address1 => stripes_1_4_address1,
        ce1 => stripes_1_4_ce1,
        we1 => stripes_1_4_we1,
        d1 => stripes_1_4_d1,
        q1 => stripes_1_4_q1);

    stripes_1_5_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_1_5_address0,
        ce0 => stripes_1_5_ce0,
        q0 => stripes_1_5_q0,
        address1 => stripes_1_5_address1,
        ce1 => stripes_1_5_ce1,
        we1 => stripes_1_5_we1,
        d1 => stripes_1_5_d1,
        q1 => stripes_1_5_q1);

    stripes_2_0_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_2_0_address0,
        ce0 => stripes_2_0_ce0,
        q0 => stripes_2_0_q0,
        address1 => stripes_2_0_address1,
        ce1 => stripes_2_0_ce1,
        we1 => stripes_2_0_we1,
        d1 => stripes_2_0_d1,
        q1 => stripes_2_0_q1);

    stripes_2_1_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_2_1_address0,
        ce0 => stripes_2_1_ce0,
        q0 => stripes_2_1_q0,
        address1 => stripes_2_1_address1,
        ce1 => stripes_2_1_ce1,
        we1 => stripes_2_1_we1,
        d1 => stripes_2_1_d1,
        q1 => stripes_2_1_q1);

    stripes_2_2_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_2_2_address0,
        ce0 => stripes_2_2_ce0,
        q0 => stripes_2_2_q0,
        address1 => stripes_2_2_address1,
        ce1 => stripes_2_2_ce1,
        we1 => stripes_2_2_we1,
        d1 => stripes_2_2_d1,
        q1 => stripes_2_2_q1);

    stripes_2_3_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_2_3_address0,
        ce0 => stripes_2_3_ce0,
        q0 => stripes_2_3_q0,
        address1 => stripes_2_3_address1,
        ce1 => stripes_2_3_ce1,
        we1 => stripes_2_3_we1,
        d1 => stripes_2_3_d1,
        q1 => stripes_2_3_q1);

    stripes_2_4_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_2_4_address0,
        ce0 => stripes_2_4_ce0,
        q0 => stripes_2_4_q0,
        address1 => stripes_2_4_address1,
        ce1 => stripes_2_4_ce1,
        we1 => stripes_2_4_we1,
        d1 => stripes_2_4_d1,
        q1 => stripes_2_4_q1);

    stripes_2_5_U : component kernel_stripes_0_0
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stripes_2_5_address0,
        ce0 => stripes_2_5_ce0,
        q0 => stripes_2_5_q0,
        address1 => stripes_2_5_address1,
        ce1 => stripes_2_5_ce1,
        we1 => stripes_2_5_we1,
        d1 => stripes_2_5_d1,
        q1 => stripes_2_5_q1);

    fused_cnn_layer_mbkb_U1 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_reg_7302,
        din1 => stripes_0_1_load_reg_7479,
        din2 => stripes_0_2_load_reg_7486,
        din3 => stripes_0_3_load_reg_7493,
        din4 => stripes_0_4_load_reg_7500,
        din5 => stripes_0_5_load_reg_7855,
        din6 => select_ln156_reg_7842,
        dout => tmp_fu_3146_p8);

    fused_cnn_layer_mbkb_U2 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_reg_7507,
        din1 => stripes_1_1_load_reg_7728,
        din2 => stripes_1_2_load_reg_7735,
        din3 => stripes_1_3_load_reg_7742,
        din4 => stripes_1_4_load_reg_7749,
        din5 => stripes_1_5_q0,
        din6 => select_ln156_reg_7842,
        dout => tmp_1_fu_3157_p8);

    fused_cnn_layer_mbkb_U3 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_reg_7334,
        din1 => stripes_2_1_load_reg_7534,
        din2 => stripes_2_2_load_reg_7541,
        din3 => stripes_2_3_load_reg_7548,
        din4 => stripes_2_4_load_reg_7555,
        din5 => stripes_2_5_load_reg_7867,
        din6 => select_ln156_reg_7842,
        dout => tmp_2_fu_3169_p8);

    fused_cnn_layer_mbkb_U4 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_1_reg_7361,
        din1 => stripes_0_1_load_1_reg_7562,
        din2 => stripes_0_2_load_1_reg_7569,
        din3 => stripes_0_3_load_1_reg_7576,
        din4 => stripes_0_4_load_1_reg_7583,
        din5 => stripes_0_5_load_1_reg_7874,
        din6 => select_ln156_reg_7842,
        dout => tmp_3_fu_3180_p8);

    fused_cnn_layer_mbkb_U5 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_1_reg_7388,
        din1 => stripes_1_1_load_1_reg_7590,
        din2 => stripes_1_2_load_1_reg_7597,
        din3 => stripes_1_3_load_1_reg_7604,
        din4 => stripes_1_4_load_1_reg_7611,
        din5 => stripes_1_5_load_1_reg_7881,
        din6 => select_ln156_reg_7842,
        dout => tmp_4_fu_3225_p8);

    fused_cnn_layer_mbkb_U6 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_1_reg_7415,
        din1 => stripes_2_1_load_1_reg_7618,
        din2 => stripes_2_2_load_1_reg_7625,
        din3 => stripes_2_3_load_1_reg_7632,
        din4 => stripes_2_4_load_1_reg_7639,
        din5 => reg_2126,
        din6 => select_ln156_reg_7842,
        dout => tmp_5_fu_3236_p8);

    fused_cnn_layer_mbkb_U7 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_2_reg_7646,
        din1 => stripes_0_1_load_2_reg_7756,
        din2 => stripes_0_2_load_2_reg_7763,
        din3 => stripes_0_3_load_2_reg_7770,
        din4 => stripes_0_4_load_2_reg_7777,
        din5 => stripes_0_5_q0,
        din6 => select_ln156_reg_7842,
        dout => tmp_6_fu_3248_p8);

    fused_cnn_layer_mbkb_U8 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_2_reg_7447,
        din1 => stripes_1_1_load_2_reg_7673,
        din2 => stripes_1_2_load_2_reg_7680,
        din3 => stripes_1_3_load_2_reg_7687,
        din4 => stripes_1_4_load_2_reg_7694,
        din5 => stripes_1_5_load_2_reg_7893,
        din6 => select_ln156_reg_7842,
        dout => tmp_7_fu_3278_p8);

    fused_cnn_layer_mbkb_U9 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_2_reg_7701,
        din1 => stripes_2_1_load_2_reg_7784,
        din2 => stripes_2_2_load_2_reg_7791,
        din3 => stripes_2_3_load_2_reg_7798,
        din4 => stripes_2_4_load_2_reg_7805,
        din5 => stripes_2_5_q0,
        din6 => select_ln156_reg_7842,
        dout => tmp_8_fu_3293_p8);

    fused_cnn_layer_mbkb_U10 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_reg_7302,
        din1 => stripes_0_1_load_reg_7479,
        din2 => stripes_0_2_load_reg_7486,
        din3 => stripes_0_3_load_reg_7493,
        din4 => stripes_0_4_load_reg_7500,
        din5 => stripes_0_5_load_reg_7855,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_9_fu_3305_p8);

    fused_cnn_layer_mbkb_U11 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_reg_7507,
        din1 => stripes_1_1_load_reg_7728,
        din2 => stripes_1_2_load_reg_7735,
        din3 => stripes_1_3_load_reg_7742,
        din4 => stripes_1_4_load_reg_7749,
        din5 => stripes_1_5_q0,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_s_fu_3334_p8);

    fused_cnn_layer_mbkb_U12 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_reg_7334,
        din1 => stripes_2_1_load_reg_7534,
        din2 => stripes_2_2_load_reg_7541,
        din3 => stripes_2_3_load_reg_7548,
        din4 => stripes_2_4_load_reg_7555,
        din5 => stripes_2_5_load_reg_7867,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_10_fu_3346_p8);

    fused_cnn_layer_mbkb_U13 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_1_reg_7361,
        din1 => stripes_0_1_load_1_reg_7562,
        din2 => stripes_0_2_load_1_reg_7569,
        din3 => stripes_0_3_load_1_reg_7576,
        din4 => stripes_0_4_load_1_reg_7583,
        din5 => stripes_0_5_load_1_reg_7874,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_11_fu_3367_p8);

    fused_cnn_layer_mbkb_U14 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_1_reg_7388,
        din1 => stripes_1_1_load_1_reg_7590,
        din2 => stripes_1_2_load_1_reg_7597,
        din3 => stripes_1_3_load_1_reg_7604,
        din4 => stripes_1_4_load_1_reg_7611,
        din5 => stripes_1_5_load_1_reg_7881,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_12_fu_3392_p8);

    fused_cnn_layer_mbkb_U15 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_1_reg_7415,
        din1 => stripes_2_1_load_1_reg_7618,
        din2 => stripes_2_2_load_1_reg_7625,
        din3 => stripes_2_3_load_1_reg_7632,
        din4 => stripes_2_4_load_1_reg_7639,
        din5 => reg_2126,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_13_fu_3437_p8);

    fused_cnn_layer_mbkb_U16 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_2_reg_7646,
        din1 => stripes_0_1_load_2_reg_7756,
        din2 => stripes_0_2_load_2_reg_7763,
        din3 => stripes_0_3_load_2_reg_7770,
        din4 => stripes_0_4_load_2_reg_7777,
        din5 => stripes_0_5_q0,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_14_fu_3483_p8);

    fused_cnn_layer_mbkb_U17 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_2_reg_7447,
        din1 => stripes_1_1_load_2_reg_7673,
        din2 => stripes_1_2_load_2_reg_7680,
        din3 => stripes_1_3_load_2_reg_7687,
        din4 => stripes_1_4_load_2_reg_7694,
        din5 => stripes_1_5_load_2_reg_7893,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_15_fu_3495_p8);

    fused_cnn_layer_mbkb_U18 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_reg_7507,
        din1 => stripes_1_1_load_reg_7728,
        din2 => stripes_1_2_load_reg_7735,
        din3 => stripes_1_3_load_reg_7742,
        din4 => stripes_1_4_load_reg_7749,
        din5 => stripes_1_5_q0,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_18_fu_3510_p8);

    fused_cnn_layer_mbkb_U19 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_1_reg_7415,
        din1 => stripes_2_1_load_1_reg_7618,
        din2 => stripes_2_2_load_1_reg_7625,
        din3 => stripes_2_3_load_1_reg_7632,
        din4 => stripes_2_4_load_1_reg_7639,
        din5 => reg_2126,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_22_fu_3522_p8);

    fused_cnn_layer_mbkb_U20 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_2_reg_7701,
        din1 => stripes_2_1_load_2_reg_7784,
        din2 => stripes_2_2_load_2_reg_7791,
        din3 => stripes_2_3_load_2_reg_7798,
        din4 => stripes_2_4_load_2_reg_7805,
        din5 => reg_2126,
        din6 => select_ln156_1_reg_7905,
        dout => tmp_16_fu_4422_p8);

    fused_cnn_layer_mbkb_U21 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_reg_7302,
        din1 => stripes_0_1_load_reg_7479,
        din2 => stripes_0_2_load_reg_7486,
        din3 => stripes_0_3_load_reg_7493,
        din4 => stripes_0_4_load_reg_7500,
        din5 => stripes_0_5_load_reg_7855,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_17_fu_4438_p8);

    fused_cnn_layer_mbkb_U22 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_reg_7334,
        din1 => stripes_2_1_load_reg_7534,
        din2 => stripes_2_2_load_reg_7541,
        din3 => stripes_2_3_load_reg_7548,
        din4 => stripes_2_4_load_reg_7555,
        din5 => stripes_2_5_load_reg_7867,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_19_fu_4499_p8);

    fused_cnn_layer_mbkb_U23 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_1_reg_7361,
        din1 => stripes_0_1_load_1_reg_7562,
        din2 => stripes_0_2_load_1_reg_7569,
        din3 => stripes_0_3_load_1_reg_7576,
        din4 => stripes_0_4_load_1_reg_7583,
        din5 => stripes_0_5_load_1_reg_7874,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_20_fu_4550_p8);

    fused_cnn_layer_mbkb_U24 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_1_reg_7388,
        din1 => stripes_1_1_load_1_reg_7590,
        din2 => stripes_1_2_load_1_reg_7597,
        din3 => stripes_1_3_load_1_reg_7604,
        din4 => stripes_1_4_load_1_reg_7611,
        din5 => stripes_1_5_load_1_reg_7881,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_21_fu_4561_p8);

    fused_cnn_layer_mbkb_U25 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_0_0_load_2_reg_7646,
        din1 => stripes_0_1_load_2_reg_7756,
        din2 => stripes_0_2_load_2_reg_7763,
        din3 => stripes_0_3_load_2_reg_7770,
        din4 => stripes_0_4_load_2_reg_7777,
        din5 => stripes_0_5_load_2_reg_7990,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_23_fu_4582_p8);

    fused_cnn_layer_mbkb_U26 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_1_0_load_2_reg_7447,
        din1 => stripes_1_1_load_2_reg_7673,
        din2 => stripes_1_2_load_2_reg_7680,
        din3 => stripes_1_3_load_2_reg_7687,
        din4 => stripes_1_4_load_2_reg_7694,
        din5 => stripes_1_5_load_2_reg_7893,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_24_fu_4593_p8);

    fused_cnn_layer_mbkb_U27 : component fused_cnn_layer_mbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => stripes_2_0_load_2_reg_7701,
        din1 => stripes_2_1_load_2_reg_7784,
        din2 => stripes_2_2_load_2_reg_7791,
        din3 => stripes_2_3_load_2_reg_7798,
        din4 => stripes_2_4_load_2_reg_7805,
        din5 => reg_2126,
        din6 => select_ln156_2_reg_7918,
        dout => tmp_25_fu_4604_p8);

    fused_cnn_layer_mcud_U28 : component fused_cnn_layer_mcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6028_p0,
        din1 => grp_fu_6028_p1,
        din2 => sub_ln166_11_fu_3215_p2,
        dout => grp_fu_6028_p3);

    fused_cnn_layer_mdEe_U29 : component fused_cnn_layer_mdEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6036_p0,
        din1 => grp_fu_6036_p1,
        din2 => sub_ln166_35_fu_3427_p2,
        dout => grp_fu_6036_p3);

    fused_cnn_layer_meOg_U30 : component fused_cnn_layer_meOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6044_p0,
        din1 => grp_fu_6044_p1,
        din2 => sub_ln166_38_fu_3473_p2,
        dout => grp_fu_6044_p3);

    fused_cnn_layer_mfYi_U31 : component fused_cnn_layer_mfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6052_p0,
        din1 => grp_fu_6052_p1,
        din2 => sub_ln166_4_fu_3658_p2,
        dout => grp_fu_6052_p3);

    fused_cnn_layer_mg8j_U32 : component fused_cnn_layer_mg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6061_p0,
        din1 => grp_fu_6061_p1,
        din2 => grp_fu_6061_p2,
        dout => grp_fu_6061_p3);

    fused_cnn_layer_mdEe_U33 : component fused_cnn_layer_mdEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6070_p0,
        din1 => grp_fu_6070_p1,
        din2 => sub_ln166_12_fu_3774_p2,
        dout => grp_fu_6070_p3);

    fused_cnn_layer_mg8j_U34 : component fused_cnn_layer_mg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6079_p0,
        din1 => grp_fu_6079_p1,
        din2 => grp_fu_6079_p2,
        dout => grp_fu_6079_p3);

    fused_cnn_layer_mhbi_U35 : component fused_cnn_layer_mhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6087_p0,
        din1 => grp_fu_6087_p1,
        din2 => sub_ln166_65_fu_4921_p2,
        dout => grp_fu_6087_p3);

    fused_cnn_layer_meOg_U36 : component fused_cnn_layer_meOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6095_p0,
        din1 => grp_fu_6095_p1,
        din2 => sub_ln166_55_fu_5103_p2,
        dout => grp_fu_6095_p3);

    fused_cnn_layer_mibs_U37 : component fused_cnn_layer_mibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_6104_p0,
        din1 => grp_fu_6104_p1,
        din2 => grp_fu_6104_p2,
        dout => grp_fu_6104_p3);

    fused_cnn_layer_mjbC_U38 : component fused_cnn_layer_mjbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6113_p0,
        din1 => grp_fu_6113_p1,
        din2 => grp_fu_6113_p2,
        dout => grp_fu_6113_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4758)) then
                if ((icmp_ln212_fu_2959_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028 <= add_ln211_fu_2953_p2;
                elsif ((icmp_ln212_fu_2959_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_5481)) then 
                    ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_5478)) then 
                    ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_5474)) then 
                    ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999 <= or_ln125_6_reg_6948;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_fu_2157_p2 = ap_const_lv1_0) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_fu_2157_p2 = ap_const_lv1_1) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014 <= ap_const_lv16_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014 <= select_ln125_14_fu_2848_p3;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_73)) then
                if (((icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115 <= select_ln203_fu_5904_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115 <= ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_73)) then
                if (((icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039 <= ap_phi_reg_pp0_iter0_maxes_0_flag_0_reg_2039;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_73)) then
                if (((icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055 <= ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_2055;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_73)) then
                if (((icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070 <= ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_2070;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_73)) then
                if (((icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085 <= ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_2085;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_73)) then
                if (((icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100 <= ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_2100;
                end if;
            end if; 
        end if;
    end process;

    reg_2126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_5486)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                    reg_2126 <= stripes_2_5_q0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                    reg_2126 <= stripes_2_5_q1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln124_1_reg_6265 <= add_ln124_1_fu_2283_p2;
                icmp_ln125_reg_6233 <= icmp_ln125_fu_2255_p2;
                p_Result_2_reg_6271 <= in_0_TDATA(23 downto 16);
                p_Result_3_reg_6293 <= in_0_TDATA(31 downto 24);
                p_Result_4_reg_6315 <= in_0_TDATA(39 downto 32);
                p_Result_5_reg_6337 <= in_0_TDATA(47 downto 40);
                p_Result_6_reg_6359 <= in_0_TDATA(55 downto 48);
                p_Result_7_reg_6381 <= in_0_TDATA(63 downto 56);
                p_Result_s_reg_6239 <= in_0_TDATA(15 downto 8);
                stripes_0_1_addr_reg_6158 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_0_2_addr_reg_6163 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_0_3_addr_reg_6168 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_0_4_addr_reg_6173 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_0_5_addr_reg_6178 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_1_1_addr_reg_6183 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_1_2_addr_reg_6188 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_1_3_addr_reg_6193 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_1_4_addr_reg_6198 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_1_5_addr_reg_6203 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_2_1_addr_reg_6208 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_2_2_addr_reg_6213 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_2_3_addr_reg_6218 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_2_4_addr_reg_6223 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                stripes_2_5_addr_reg_6228 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
                trunc_ln122_1_reg_6154 <= trunc_ln122_1_fu_2245_p1;
                trunc_ln122_2_reg_6261 <= trunc_ln122_2_fu_2279_p1;
                trunc_ln122_reg_6150 <= trunc_ln122_fu_2241_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln124_4_reg_6733 <= add_ln124_4_fu_2584_p2;
                icmp_ln125_3_reg_6724 <= icmp_ln125_3_fu_2566_p2;
                icmp_ln125_4_reg_6738 <= icmp_ln125_4_fu_2590_p2;
                or_ln125_2_reg_6745 <= or_ln125_2_fu_2605_p2;
                select_ln125_4_reg_6717 <= select_ln125_4_fu_2554_p3;
                stripes_0_1_addr_2_reg_6642 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_0_2_addr_2_reg_6647 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_0_3_addr_2_reg_6652 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_0_4_addr_2_reg_6657 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_0_5_addr_2_reg_6662 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_1_1_addr_2_reg_6667 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_1_2_addr_2_reg_6672 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_1_3_addr_2_reg_6677 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_1_4_addr_2_reg_6682 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_1_5_addr_2_reg_6687 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_2_1_addr_2_reg_6692 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_2_2_addr_2_reg_6697 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_2_3_addr_2_reg_6702 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_2_4_addr_2_reg_6707 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                stripes_2_5_addr_2_reg_6712 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
                trunc_ln122_5_reg_6729 <= trunc_ln122_5_fu_2580_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln124_6_reg_6846 <= add_ln124_6_fu_2677_p2;
                icmp_ln125_5_reg_6836 <= icmp_ln125_5_fu_2659_p2;
                select_ln125_6_reg_6825 <= select_ln125_6_fu_2637_p3;
                stripes_0_1_addr_3_reg_6750 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_0_2_addr_3_reg_6755 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_0_3_addr_3_reg_6760 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_0_4_addr_3_reg_6765 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_0_5_addr_3_reg_6770 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_1_1_addr_3_reg_6775 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_1_2_addr_3_reg_6780 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_1_3_addr_3_reg_6785 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_1_4_addr_3_reg_6790 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_1_5_addr_3_reg_6795 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_2_1_addr_3_reg_6800 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_2_2_addr_3_reg_6805 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_2_3_addr_3_reg_6810 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_2_4_addr_3_reg_6815 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                stripes_2_5_addr_3_reg_6820 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
                trunc_ln122_6_reg_6832 <= trunc_ln122_6_fu_2649_p1;
                trunc_ln122_7_reg_6842 <= trunc_ln122_7_fu_2673_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                add_ln166_18_reg_8186 <= add_ln166_18_fu_4340_p2;
                add_ln166_9_reg_8166 <= add_ln166_9_fu_4123_p2;
                add_ln178_14_reg_8295 <= add_ln178_14_fu_4658_p2;
                add_ln178_15_reg_8300 <= add_ln178_15_fu_4664_p2;
                add_ln178_20_reg_8310 <= add_ln178_20_fu_4670_p2;
                add_ln178_25_reg_8315 <= add_ln178_25_fu_4682_p2;
                add_ln178_32_reg_8320 <= add_ln178_32_fu_4701_p2;
                    add_ln178_38_reg_8325(11 downto 3) <= add_ln178_38_fu_4707_p2(11 downto 3);
                add_ln178_48_reg_8330 <= add_ln178_48_fu_4713_p2;
                add_ln178_6_reg_8290 <= add_ln178_6_fu_4653_p2;
                mul_ln166_8_reg_8213 <= mul_ln166_8_fu_4476_p2;
                mul_ln166_9_reg_8255 <= mul_ln166_9_fu_4576_p2;
                    sext_ln166_50_reg_8231(12 downto 3) <= sext_ln166_50_fu_4528_p1(12 downto 3);
                sub_ln166_15_reg_8156 <= sub_ln166_15_fu_3831_p2;
                    sub_ln166_22_reg_8161(13 downto 1) <= sub_ln166_22_fu_4013_p2(13 downto 1);
                sub_ln166_30_reg_8171 <= sub_ln166_30_fu_4191_p2;
                sub_ln166_32_reg_8176 <= sub_ln166_32_fu_4207_p2;
                sub_ln166_36_reg_8181 <= sub_ln166_36_fu_4277_p2;
                sub_ln166_42_reg_8191 <= sub_ln166_42_fu_4377_p2;
                sub_ln166_47_reg_8218 <= sub_ln166_47_fu_4493_p2;
                tmp_16_reg_8196 <= tmp_16_fu_4422_p8;
                tmp_17_reg_8204 <= tmp_17_fu_4438_p8;
                tmp_19_reg_8223 <= tmp_19_fu_4499_p8;
                tmp_20_reg_8236 <= tmp_20_fu_4550_p8;
                tmp_21_reg_8244 <= tmp_21_fu_4561_p8;
                tmp_23_reg_8260 <= tmp_23_fu_4582_p8;
                tmp_24_reg_8269 <= tmp_24_fu_4593_p8;
                tmp_25_reg_8279 <= tmp_25_fu_4604_p8;
                    zext_ln166_115_reg_8250(7 downto 0) <= zext_ln166_115_fu_4572_p1(7 downto 0);
                    zext_ln166_134_reg_8285(7 downto 0) <= zext_ln166_134_fu_4616_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                add_ln166_21_reg_8120 <= grp_fu_6036_p3;
                add_ln178_27_reg_8146 <= grp_fu_6028_p3;
                add_ln178_60_reg_8151 <= grp_fu_6044_p3;
                stripes_0_5_load_2_reg_7990 <= stripes_0_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                add_ln178_11_reg_8340 <= add_ln178_11_fu_5385_p2;
                add_ln178_23_reg_8345 <= add_ln178_23_fu_5445_p2;
                add_ln178_29_reg_8350 <= add_ln178_29_fu_5476_p2;
                add_ln178_36_reg_8355 <= add_ln178_36_fu_5503_p2;
                    add_ln178_39_reg_8360(12 downto 2) <= add_ln178_39_fu_5512_p2(12 downto 2);
                add_ln178_42_reg_8365 <= add_ln178_42_fu_5530_p2;
                add_ln178_50_reg_8370 <= add_ln178_50_fu_5581_p2;
                add_ln178_54_reg_8375 <= add_ln178_54_fu_5602_p2;
                add_ln178_57_reg_8380 <= add_ln178_57_fu_5623_p2;
                add_ln178_59_reg_8385 <= add_ln178_59_fu_5629_p2;
                add_ln178_64_reg_8390 <= add_ln178_64_fu_5645_p2;
                add_ln178_68_reg_8395 <= add_ln178_68_fu_5666_p2;
                add_ln178_72_reg_8400 <= add_ln178_72_fu_5697_p2;
                add_ln178_74_reg_8405 <= add_ln178_74_fu_5703_p2;
                add_ln178_75_reg_8410 <= add_ln178_75_fu_5709_p2;
                add_ln178_80_reg_8415 <= add_ln178_80_fu_5735_p2;
                add_ln178_9_reg_8335 <= add_ln178_9_fu_5373_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                add_ln178_18_reg_8305 <= grp_fu_6079_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                add_ln178_1_reg_8420 <= add_ln178_1_fu_5764_p2;
                add_ln178_3_reg_8426 <= add_ln178_3_fu_5807_p2;
                add_ln178_5_reg_8432 <= add_ln178_5_fu_5850_p2;
                add_ln178_7_reg_8438 <= add_ln178_7_fu_5893_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln144_fu_2891_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115 <= global_iteration_loa_reg_6121;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                channel_idx <= select_ln125_15_fu_2764_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                global_iteration <= add_ln224_fu_5992_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                global_iteration_loa_reg_6121 <= ap_sig_allocacmp_global_iteration_loa;
                icmp_ln114_reg_6137 <= icmp_ln114_fu_2143_p2;
                trunc_ln114_reg_6132 <= trunc_ln114_fu_2135_p1;
                write_col_offset_loa_reg_6141 <= write_col_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln125_1_reg_6503 <= icmp_ln125_1_fu_2415_p2;
                icmp_ln125_2_reg_6532 <= icmp_ln125_2_fu_2447_p2;
                p_Result_1_1_reg_6484 <= in_1_TDATA(15 downto 8);
                p_Result_1_2_reg_6513 <= in_1_TDATA(23 downto 16);
                p_Result_1_3_reg_6547 <= in_1_TDATA(31 downto 24);
                p_Result_1_4_reg_6566 <= in_1_TDATA(39 downto 32);
                p_Result_1_5_reg_6585 <= in_1_TDATA(47 downto 40);
                p_Result_1_6_reg_6604 <= in_1_TDATA(55 downto 48);
                p_Result_1_7_reg_6623 <= in_1_TDATA(63 downto 56);
                select_ln125_5_reg_6538 <= select_ln125_5_fu_2453_p3;
                select_ln125_reg_6403 <= select_ln125_fu_2377_p3;
                stripes_0_1_addr_1_reg_6409 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_0_2_addr_1_reg_6414 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_0_3_addr_1_reg_6419 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_0_4_addr_1_reg_6424 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_0_5_addr_1_reg_6429 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_1_1_addr_1_reg_6434 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_1_2_addr_1_reg_6439 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_1_3_addr_1_reg_6444 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_1_4_addr_1_reg_6449 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_1_5_addr_1_reg_6454 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_2_1_addr_1_reg_6459 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_2_2_addr_1_reg_6464 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_2_3_addr_1_reg_6469 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_2_4_addr_1_reg_6474 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                stripes_2_5_addr_1_reg_6479 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
                trunc_ln122_3_reg_6509 <= trunc_ln122_3_fu_2427_p1;
                trunc_ln122_4_reg_6543 <= trunc_ln122_4_fu_2461_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                icmp_ln125_6_reg_6934 <= icmp_ln125_6_fu_2715_p2;
                icmp_ln125_7_reg_6943 <= icmp_ln125_7_fu_2737_p2;
                or_ln125_6_reg_6948 <= or_ln125_6_fu_2759_p2;
                select_ln125_8_reg_6927 <= select_ln125_8_fu_2709_p3;
                stripes_0_1_addr_4_reg_6852 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_0_2_addr_4_reg_6857 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_0_3_addr_4_reg_6862 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_0_4_addr_4_reg_6867 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_0_5_addr_4_reg_6872 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_1_1_addr_4_reg_6877 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_1_2_addr_4_reg_6882 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_1_3_addr_4_reg_6887 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_1_4_addr_4_reg_6892 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_1_5_addr_4_reg_6897 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_2_1_addr_4_reg_6902 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_2_2_addr_4_reg_6907 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_2_3_addr_4_reg_6912 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_2_4_addr_4_reg_6917 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                stripes_2_5_addr_4_reg_6922 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
                trunc_ln122_8_reg_6939 <= trunc_ln122_8_fu_2727_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                icmp_ln144_reg_7195 <= icmp_ln144_fu_2891_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln144_fu_2891_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                icmp_ln188_reg_7289 <= icmp_ln188_fu_2948_p2;
                    zext_ln166_5_reg_7229(16 downto 0) <= zext_ln166_5_fu_2930_p1(16 downto 0);
                    zext_ln166_9_reg_7263(16 downto 0) <= zext_ln166_9_fu_2943_p1(16 downto 0);
                    zext_ln166_reg_7199(15 downto 0) <= zext_ln166_fu_2918_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln144_fu_2891_p2 = ap_const_lv1_0) and (icmp_ln188_fu_2948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                icmp_ln212_reg_7298 <= icmp_ln212_fu_2959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                maxes_0 <= ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6;
                maxes_1 <= ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6;
                maxes_2 <= ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6;
                maxes_3 <= ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                mul_ln166_4_reg_8059 <= mul_ln166_4_fu_3361_p2;
                mul_ln166_5_reg_8070 <= mul_ln166_5_fu_3382_p2;
                    sext_ln166_9_reg_7967(12 downto 1) <= sext_ln166_9_fu_3221_p1(12 downto 1);
                    sub_ln166_19_reg_8002(10 downto 2) <= sub_ln166_19_fu_3272_p2(10 downto 2);
                    sub_ln166_26_reg_8035(10 downto 2) <= sub_ln166_26_fu_3328_p2(10 downto 2);
                tmp_10_reg_8049 <= tmp_10_fu_3346_p8;
                tmp_11_reg_8065 <= tmp_11_fu_3367_p8;
                tmp_12_reg_8081 <= tmp_12_fu_3392_p8;
                tmp_13_reg_8093 <= tmp_13_fu_3437_p8;
                tmp_14_reg_8106 <= tmp_14_fu_3483_p8;
                tmp_15_reg_8113 <= tmp_15_fu_3495_p8;
                tmp_18_reg_8125 <= tmp_18_fu_3510_p8;
                tmp_1_reg_7940 <= tmp_1_fu_3157_p8;
                tmp_22_reg_8133 <= tmp_22_fu_3522_p8;
                tmp_2_reg_7949 <= tmp_2_fu_3169_p8;
                tmp_3_reg_7956 <= tmp_3_fu_3180_p8;
                tmp_4_reg_7972 <= tmp_4_fu_3225_p8;
                tmp_5_reg_7981 <= tmp_5_fu_3236_p8;
                tmp_6_reg_7995 <= tmp_6_fu_3248_p8;
                tmp_7_reg_8007 <= tmp_7_fu_3278_p8;
                tmp_8_reg_8018 <= tmp_8_fu_3293_p8;
                tmp_9_reg_8028 <= tmp_9_fu_3305_p8;
                tmp_reg_7931 <= tmp_fu_3146_p8;
                tmp_s_reg_8040 <= tmp_s_fu_3334_p8;
                trunc_ln166_reg_8076 <= trunc_ln166_fu_3388_p1;
                    zext_ln166_118_reg_8140(7 downto 0) <= zext_ln166_118_fu_3534_p1(7 downto 0);
                    zext_ln166_20_reg_7962(10 downto 3) <= zext_ln166_20_fu_3199_p1(10 downto 3);
                    zext_ln166_38_reg_8013(7 downto 0) <= zext_ln166_38_fu_3289_p1(7 downto 0);
                    zext_ln166_60_reg_8054(7 downto 0) <= zext_ln166_60_fu_3357_p1(7 downto 0);
                    zext_ln166_68_reg_8088(8 downto 1) <= zext_ln166_68_fu_3411_p1(8 downto 1);
                    zext_ln166_72_reg_8100(11 downto 4) <= zext_ln166_72_fu_3457_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                read_col_offset <= ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln212_reg_7298 = ap_const_lv1_1) and (icmp_ln188_reg_7289 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                read_row_offset <= select_ln216_fu_3132_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                select_ln125_10_reg_7028 <= select_ln125_10_fu_2804_p3;
                stripes_0_1_addr_5_reg_6953 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_0_2_addr_5_reg_6958 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_0_3_addr_5_reg_6963 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_0_4_addr_5_reg_6968 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_0_5_addr_5_reg_6973 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_1_1_addr_5_reg_6978 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_1_2_addr_5_reg_6983 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_1_3_addr_5_reg_6988 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_1_4_addr_5_reg_6993 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_1_5_addr_5_reg_6998 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_2_1_addr_5_reg_7003 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_2_2_addr_5_reg_7008 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_2_3_addr_5_reg_7013 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_2_4_addr_5_reg_7018 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
                stripes_2_5_addr_5_reg_7023 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                select_ln125_12_reg_7110 <= select_ln125_12_fu_2836_p3;
                stripes_0_1_addr_6_reg_7035 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_0_2_addr_6_reg_7040 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_0_3_addr_6_reg_7045 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_0_4_addr_6_reg_7050 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_0_5_addr_6_reg_7055 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_1_1_addr_6_reg_7060 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_1_2_addr_6_reg_7065 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_1_3_addr_6_reg_7070 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_1_4_addr_6_reg_7075 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_1_5_addr_6_reg_7080 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_2_1_addr_6_reg_7085 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_2_2_addr_6_reg_7090 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_2_3_addr_6_reg_7095 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_2_4_addr_6_reg_7100 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
                stripes_2_5_addr_6_reg_7105 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                select_ln156_1_reg_7905 <= select_ln156_1_fu_3064_p3;
                select_ln156_2_reg_7918 <= select_ln156_2_fu_3112_p3;
                select_ln156_reg_7842 <= select_ln156_fu_3018_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                stripes_0_0_load_1_reg_7361 <= stripes_0_0_q1;
                stripes_0_0_load_reg_7302 <= stripes_0_0_q0;
                stripes_1_0_load_1_reg_7388 <= stripes_1_0_q0;
                stripes_1_0_load_2_reg_7447 <= stripes_1_0_q1;
                stripes_2_0_load_1_reg_7415 <= stripes_2_0_q1;
                stripes_2_0_load_reg_7334 <= stripes_2_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                stripes_0_0_load_2_reg_7646 <= stripes_0_0_q0;
                stripes_0_1_load_1_reg_7562 <= stripes_0_1_q1;
                stripes_0_1_load_reg_7479 <= stripes_0_1_q0;
                stripes_0_2_load_1_reg_7569 <= stripes_0_2_q1;
                stripes_0_2_load_reg_7486 <= stripes_0_2_q0;
                stripes_0_3_load_1_reg_7576 <= stripes_0_3_q1;
                stripes_0_3_load_reg_7493 <= stripes_0_3_q0;
                stripes_0_4_load_1_reg_7583 <= stripes_0_4_q1;
                stripes_0_4_load_reg_7500 <= stripes_0_4_q0;
                stripes_1_0_load_reg_7507 <= stripes_1_0_q0;
                stripes_1_1_load_1_reg_7590 <= stripes_1_1_q0;
                stripes_1_1_load_2_reg_7673 <= stripes_1_1_q1;
                stripes_1_2_load_1_reg_7597 <= stripes_1_2_q0;
                stripes_1_2_load_2_reg_7680 <= stripes_1_2_q1;
                stripes_1_3_load_1_reg_7604 <= stripes_1_3_q0;
                stripes_1_3_load_2_reg_7687 <= stripes_1_3_q1;
                stripes_1_4_load_1_reg_7611 <= stripes_1_4_q0;
                stripes_1_4_load_2_reg_7694 <= stripes_1_4_q1;
                stripes_2_0_load_2_reg_7701 <= stripes_2_0_q0;
                stripes_2_1_load_1_reg_7618 <= stripes_2_1_q1;
                stripes_2_1_load_reg_7534 <= stripes_2_1_q0;
                stripes_2_2_load_1_reg_7625 <= stripes_2_2_q1;
                stripes_2_2_load_reg_7541 <= stripes_2_2_q0;
                stripes_2_3_load_1_reg_7632 <= stripes_2_3_q1;
                stripes_2_3_load_reg_7548 <= stripes_2_3_q0;
                stripes_2_4_load_1_reg_7639 <= stripes_2_4_q1;
                stripes_2_4_load_reg_7555 <= stripes_2_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                stripes_0_1_addr_7_reg_7120 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_0_2_addr_7_reg_7125 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_0_3_addr_7_reg_7130 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_0_4_addr_7_reg_7135 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_0_5_addr_7_reg_7140 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_1_1_addr_7_reg_7145 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_1_2_addr_7_reg_7150 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_1_3_addr_7_reg_7155 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_1_4_addr_7_reg_7160 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_1_5_addr_7_reg_7165 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_2_1_addr_7_reg_7170 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_2_2_addr_7_reg_7175 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_2_3_addr_7_reg_7180 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_2_4_addr_7_reg_7185 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
                stripes_2_5_addr_7_reg_7190 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                stripes_0_1_load_2_reg_7756 <= stripes_0_1_q0;
                stripes_0_2_load_2_reg_7763 <= stripes_0_2_q0;
                stripes_0_3_load_2_reg_7770 <= stripes_0_3_q0;
                stripes_0_4_load_2_reg_7777 <= stripes_0_4_q0;
                stripes_1_1_load_reg_7728 <= stripes_1_1_q0;
                stripes_1_2_load_reg_7735 <= stripes_1_2_q0;
                stripes_1_3_load_reg_7742 <= stripes_1_3_q0;
                stripes_1_4_load_reg_7749 <= stripes_1_4_q0;
                stripes_2_1_load_2_reg_7784 <= stripes_2_1_q0;
                stripes_2_2_load_2_reg_7791 <= stripes_2_2_q0;
                stripes_2_3_load_2_reg_7798 <= stripes_2_3_q0;
                stripes_2_4_load_2_reg_7805 <= stripes_2_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                stripes_0_5_load_1_reg_7874 <= stripes_0_5_q1;
                stripes_0_5_load_reg_7855 <= stripes_0_5_q0;
                stripes_1_5_load_1_reg_7881 <= stripes_1_5_q0;
                stripes_1_5_load_2_reg_7893 <= stripes_1_5_q1;
                stripes_2_5_load_reg_7867 <= stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                tmp_last_V_reg_8444 <= tmp_last_V_fu_5899_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_phi_mux_write_col_offset_fla_phi_fu_2004_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                write_col_offset <= ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_fu_2157_p2 = ap_const_lv1_1) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                write_row_offset <= select_ln138_fu_2175_p3;
            end if;
        end if;
    end process;
    zext_ln166_reg_7199(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln166_5_reg_7229(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln166_9_reg_7263(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln166_20_reg_7962(2 downto 0) <= "000";
    zext_ln166_20_reg_7962(11) <= '0';
    sext_ln166_9_reg_7967(0) <= '0';
    sub_ln166_19_reg_8002(1 downto 0) <= "00";
    zext_ln166_38_reg_8013(12 downto 8) <= "00000";
    sub_ln166_26_reg_8035(1 downto 0) <= "00";
    zext_ln166_60_reg_8054(12 downto 8) <= "00000";
    zext_ln166_68_reg_8088(0) <= '0';
    zext_ln166_68_reg_8088(11 downto 9) <= "000";
    zext_ln166_72_reg_8100(3 downto 0) <= "0000";
    zext_ln166_72_reg_8100(12) <= '0';
    zext_ln166_118_reg_8140(12 downto 8) <= "00000";
    sub_ln166_22_reg_8161(0) <= '0';
    sext_ln166_50_reg_8231(2 downto 0) <= "000";
    zext_ln166_115_reg_8250(12 downto 8) <= "00000";
    zext_ln166_134_reg_8285(12 downto 8) <= "00000";
    add_ln178_38_reg_8325(2 downto 0) <= "000";
    add_ln178_39_reg_8360(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage21_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln124_1_fu_2283_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln125_1_fu_2261_p3));
    add_ln124_2_fu_2441_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln125_3_fu_2420_p3));
    add_ln124_3_fu_2561_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln125_5_reg_6538));
    add_ln124_4_fu_2584_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln125_7_fu_2572_p3));
    add_ln124_5_fu_2653_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln125_9_fu_2643_p3));
    add_ln124_6_fu_2677_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln125_11_fu_2665_p3));
    add_ln124_7_fu_2731_p2 <= std_logic_vector(unsigned(select_ln125_13_fu_2720_p3) + unsigned(ap_const_lv8_1));
    add_ln124_fu_2249_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(channel_idx));
    add_ln128_1_fu_2515_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln125_reg_6403));
    add_ln128_2_fu_2548_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln125_2_fu_2520_p3));
    add_ln128_3_fu_2632_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln125_4_reg_6717));
    add_ln128_4_fu_2704_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln125_6_reg_6825));
    add_ln128_5_fu_2799_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln125_8_reg_6927));
    add_ln128_6_fu_2831_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln125_10_reg_7028));
    add_ln128_7_fu_2842_p2 <= std_logic_vector(unsigned(select_ln125_12_fu_2836_p3) + unsigned(ap_const_lv16_1));
    add_ln128_fu_2372_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(write_col_offset_loa_reg_6141));
    add_ln137_fu_2163_p2 <= std_logic_vector(unsigned(write_row_offset) + unsigned(ap_const_lv8_2));
    add_ln155_1_fu_3034_p2 <= std_logic_vector(unsigned(read_row_offset) + unsigned(select_ln155_fu_3026_p3));
    add_ln155_2_fu_3088_p2 <= std_logic_vector(unsigned(zext_ln155_3_fu_3080_p1) + unsigned(read_row_offset));
    add_ln155_fu_2994_p2 <= std_logic_vector(unsigned(zext_ln155_1_fu_2982_p1) + unsigned(read_row_offset));
    add_ln156_1_fu_3058_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln158_1_fu_3052_p2));
    add_ln156_2_fu_3106_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln158_2_fu_3100_p2));
    add_ln156_fu_3012_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln158_fu_3006_p2));
    add_ln158_1_fu_3052_p2 <= std_logic_vector(unsigned(zext_ln155_2_fu_2986_p1) + unsigned(add_ln158_3_fu_3046_p2));
    add_ln158_2_fu_3100_p2 <= std_logic_vector(unsigned(trunc_ln155_fu_2990_p1) + unsigned(zext_ln155_4_fu_3084_p1));
    add_ln158_3_fu_3046_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln155_fu_2990_p1));
    add_ln158_fu_3006_p2 <= std_logic_vector(unsigned(trunc_ln155_fu_2990_p1) + unsigned(zext_ln155_2_fu_2986_p1));
    add_ln166_10_fu_4213_p2 <= std_logic_vector(signed(sext_ln166_20_fu_3974_p1) + signed(sext_ln166_11_fu_3800_p1));
    add_ln166_11_fu_4219_p2 <= std_logic_vector(unsigned(mul_ln166_5_reg_8070) + unsigned(zext_ln166_52_fu_4152_p1));
    add_ln166_12_fu_4224_p2 <= std_logic_vector(unsigned(zext_ln166_53_fu_4163_p1) + unsigned(add_ln166_11_fu_4219_p2));
    add_ln166_13_fu_4234_p2 <= std_logic_vector(unsigned(add_ln166_10_fu_4213_p2) + unsigned(zext_ln166_65_fu_4230_p1));
    add_ln166_14_fu_4306_p2 <= std_logic_vector(signed(sext_ln166_18_fu_3944_p1) + signed(sext_ln166_9_reg_7967));
    add_ln166_15_fu_4315_p2 <= std_logic_vector(signed(sext_ln166_1_fu_3583_p1) + signed(sext_ln166_37_fu_4311_p1));
    add_ln166_16_fu_4321_p2 <= std_logic_vector(unsigned(zext_ln166_76_fu_4298_p1) + unsigned(trunc_ln166_reg_8076));
    add_ln166_17_fu_4330_p2 <= std_logic_vector(signed(sext_ln166_27_fu_4141_p1) + signed(zext_ln166_78_fu_4326_p1));
    add_ln166_18_fu_4340_p2 <= std_logic_vector(unsigned(add_ln166_15_fu_4315_p2) + unsigned(sext_ln166_38_fu_4336_p1));
    add_ln166_19_fu_4383_p2 <= std_logic_vector(unsigned(zext_ln166_41_fu_4009_p1) + unsigned(sext_ln166_14_fu_3843_p1));
    add_ln166_1_fu_3875_p2 <= std_logic_vector(unsigned(sub_ln166_17_fu_3869_p2) + unsigned(zext_ln166_14_fu_3702_p1));
    add_ln166_20_fu_4393_p2 <= std_logic_vector(signed(sext_ln166_6_fu_3712_p1) + signed(sext_ln166_44_fu_4389_p1));
    add_ln166_22_fu_4406_p2 <= std_logic_vector(signed(sext_ln166_28_fu_4187_p1) + signed(sext_ln166_46_fu_4403_p1));
    add_ln166_23_fu_4416_p2 <= std_logic_vector(signed(sext_ln166_45_fu_4399_p1) + signed(sext_ln166_47_fu_4412_p1));
    add_ln166_2_fu_2937_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln155_fu_2914_p1));
    add_ln166_4_fu_3951_p2 <= std_logic_vector(signed(sext_ln166_3_fu_3629_p1) + signed(sext_ln166_19_fu_3948_p1));
    add_ln166_5_fu_4074_p2 <= std_logic_vector(unsigned(sub_ln166_62_fu_3902_p2) + unsigned(zext_ln166_18_fu_3751_p1));
    add_ln166_6_fu_4080_p2 <= std_logic_vector(unsigned(zext_ln166_43_fu_4022_p1) + unsigned(zext_ln166_46_fu_4039_p1));
    add_ln166_7_fu_4090_p2 <= std_logic_vector(unsigned(add_ln166_5_fu_4074_p2) + unsigned(zext_ln166_48_fu_4086_p1));
    add_ln166_8_fu_4117_p2 <= std_logic_vector(signed(sext_ln166_25_fu_4113_p1) + signed(sext_ln166_16_fu_3925_p1));
    add_ln166_9_fu_4123_p2 <= std_logic_vector(signed(sext_ln166_8_fu_3767_p1) + signed(add_ln166_8_fu_4117_p2));
    add_ln166_fu_2924_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln155_fu_2914_p1));
    add_ln178_10_fu_5379_p2 <= std_logic_vector(signed(sext_ln166_43_fu_4900_p1) + signed(sext_ln166_56_fu_5133_p1));
    add_ln178_11_fu_5385_p2 <= std_logic_vector(signed(sext_ln166_61_fu_5223_p1) + signed(add_ln178_10_fu_5379_p2));
    add_ln178_12_fu_5749_p2 <= std_logic_vector(signed(sext_ln178_1_fu_5743_p1) + signed(sext_ln178_2_fu_5746_p1));
    add_ln178_13_fu_5755_p2 <= std_logic_vector(signed(sext_ln178_fu_5740_p1) + signed(add_ln178_12_fu_5749_p2));
    add_ln178_14_fu_4658_p2 <= std_logic_vector(unsigned(sub_ln166_9_fu_3755_p2) + unsigned(sext_ln166_49_fu_4472_p1));
    add_ln178_15_fu_4664_p2 <= std_logic_vector(unsigned(sub_ln166_37_fu_4286_p2) + unsigned(sext_ln166_24_fu_4059_p1));
    add_ln178_16_fu_5397_p2 <= std_logic_vector(unsigned(zext_ln166_31_fu_4730_p1) + unsigned(sext_ln178_4_fu_5394_p1));
    add_ln178_17_fu_5403_p2 <= std_logic_vector(signed(sext_ln178_3_fu_5391_p1) + signed(add_ln178_16_fu_5397_p2));
    add_ln178_19_fu_5416_p2 <= std_logic_vector(unsigned(zext_ln166_61_fu_4782_p1) + unsigned(sext_ln178_6_fu_5413_p1));
    add_ln178_1_fu_5764_p2 <= std_logic_vector(unsigned(add_ln178_13_fu_5755_p2) + unsigned(sext_ln178_10_fu_5761_p1));
    add_ln178_20_fu_4670_p2 <= std_logic_vector(unsigned(zext_ln166_28_fu_3885_p1) + unsigned(sub_ln166_70_fu_4632_p2));
    add_ln178_21_fu_5429_p2 <= std_logic_vector(signed(sext_ln166_59_fu_5185_p1) + signed(sext_ln178_8_fu_5426_p1));
    add_ln178_22_fu_5439_p2 <= std_logic_vector(signed(sext_ln178_7_fu_5422_p1) + signed(sext_ln178_9_fu_5435_p1));
    add_ln178_23_fu_5445_p2 <= std_logic_vector(signed(sext_ln178_5_fu_5409_p1) + signed(add_ln178_22_fu_5439_p2));
    add_ln178_24_fu_4676_p2 <= std_logic_vector(unsigned(mul_ln166_8_fu_4476_p2) + unsigned(sext_ln166_32_fu_4273_p1));
    add_ln178_25_fu_4682_p2 <= std_logic_vector(unsigned(sub_ln166_6_fu_3678_p2) + unsigned(add_ln178_24_fu_4676_p2));
    add_ln178_26_fu_5454_p2 <= std_logic_vector(unsigned(sub_ln166_15_reg_8156) + unsigned(sub_ln166_28_fu_4766_p2));
    add_ln178_28_fu_5466_p2 <= std_logic_vector(signed(sext_ln178_12_fu_5459_p1) + signed(sext_ln178_13_fu_5463_p1));
    add_ln178_29_fu_5476_p2 <= std_logic_vector(signed(sext_ln178_11_fu_5451_p1) + signed(sext_ln178_14_fu_5472_p1));
    add_ln178_2_fu_4638_p2 <= std_logic_vector(unsigned(zext_ln166_56_fu_4177_p1) + unsigned(zext_ln166_68_reg_8088));
    add_ln178_30_fu_4688_p2 <= std_logic_vector(unsigned(zext_ln166_52_fu_4152_p1) + unsigned(sext_ln166_2_fu_3608_p1));
    add_ln178_32_fu_4701_p2 <= std_logic_vector(signed(sext_ln178_16_fu_4694_p1) + signed(sext_ln178_17_fu_4698_p1));
    add_ln178_33_fu_5485_p2 <= std_logic_vector(unsigned(zext_ln166_94_fu_4955_p1) + unsigned(mul_ln166_5_reg_8070));
    add_ln178_35_fu_5494_p2 <= std_logic_vector(unsigned(zext_ln178_1_fu_5490_p1) + unsigned(grp_fu_6095_p3));
    add_ln178_36_fu_5503_p2 <= std_logic_vector(signed(sext_ln178_18_fu_5482_p1) + signed(sext_ln178_19_fu_5499_p1));
    add_ln178_37_fu_5776_p2 <= std_logic_vector(signed(sext_ln178_15_fu_5770_p1) + signed(sext_ln178_20_fu_5773_p1));
    add_ln178_38_fu_4707_p2 <= std_logic_vector(unsigned(zext_ln166_47_fu_4070_p1) + unsigned(zext_ln166_16_fu_3726_p1));
    add_ln178_39_fu_5512_p2 <= std_logic_vector(unsigned(zext_ln166_30_fu_4726_p1) + unsigned(zext_ln178_2_fu_5509_p1));
    add_ln178_3_fu_5807_p2 <= std_logic_vector(unsigned(add_ln178_37_fu_5776_p2) + unsigned(sext_ln178_24_fu_5803_p1));
    add_ln178_40_fu_5518_p2 <= std_logic_vector(unsigned(mul_ln166_4_reg_8059) + unsigned(zext_ln166_73_fu_4814_p1));
    add_ln178_42_fu_5530_p2 <= std_logic_vector(unsigned(zext_ln178_4_fu_5523_p1) + unsigned(sext_ln178_21_fu_5527_p1));
    add_ln178_43_fu_5788_p2 <= std_logic_vector(unsigned(zext_ln178_3_fu_5782_p1) + unsigned(sext_ln178_22_fu_5785_p1));
    add_ln178_44_fu_5536_p2 <= std_logic_vector(signed(sext_ln166_67_fu_5363_p1) + signed(sext_ln166_52_fu_5034_p1));
    add_ln178_45_fu_5542_p2 <= std_logic_vector(unsigned(zext_ln166_83_fu_4855_p1) + unsigned(zext_ln166_114_fu_5130_p1));
    add_ln178_46_fu_5552_p2 <= std_logic_vector(unsigned(add_ln178_44_fu_5536_p2) + unsigned(zext_ln178_5_fu_5548_p1));
    add_ln178_47_fu_5558_p2 <= std_logic_vector(unsigned(zext_ln166_92_fu_4942_p1) + unsigned(zext_ln166_127_fu_5263_p1));
    add_ln178_48_fu_4713_p2 <= std_logic_vector(unsigned(zext_ln166_15_fu_3716_p1) + unsigned(zext_ln166_42_fu_4019_p1));
    add_ln178_49_fu_5571_p2 <= std_logic_vector(unsigned(zext_ln178_6_fu_5564_p1) + unsigned(zext_ln178_7_fu_5568_p1));
    add_ln178_4_fu_4647_p2 <= std_logic_vector(signed(sext_ln166_21_fu_3998_p1) + signed(zext_ln178_fu_4643_p1));
    add_ln178_50_fu_5581_p2 <= std_logic_vector(unsigned(add_ln178_46_fu_5552_p2) + unsigned(zext_ln178_8_fu_5577_p1));
    add_ln178_51_fu_5797_p2 <= std_logic_vector(unsigned(add_ln178_43_fu_5788_p2) + unsigned(sext_ln178_23_fu_5794_p1));
    add_ln178_52_fu_5587_p2 <= std_logic_vector(signed(sext_ln166_58_fu_5162_p1) + signed(sub_ln166_47_reg_8218));
    add_ln178_53_fu_5592_p2 <= std_logic_vector(unsigned(zext_ln166_81_fu_4848_p1) + unsigned(zext_ln166_131_fu_5308_p1));
    add_ln178_54_fu_5602_p2 <= std_logic_vector(unsigned(add_ln178_52_fu_5587_p2) + unsigned(zext_ln178_9_fu_5598_p1));
    add_ln178_55_fu_5608_p2 <= std_logic_vector(unsigned(zext_ln166_96_fu_4976_p1) + unsigned(sub_ln166_32_reg_8176));
    add_ln178_56_fu_5613_p2 <= std_logic_vector(unsigned(sub_ln166_67_fu_5124_p2) + unsigned(zext_ln166_124_fu_5234_p1));
    add_ln178_57_fu_5623_p2 <= std_logic_vector(unsigned(add_ln178_55_fu_5608_p2) + unsigned(sext_ln178_26_fu_5619_p1));
    add_ln178_58_fu_5819_p2 <= std_logic_vector(signed(sext_ln178_25_fu_5813_p1) + signed(sext_ln178_27_fu_5816_p1));
    add_ln178_59_fu_5629_p2 <= std_logic_vector(signed(sext_ln166_53_fu_5055_p1) + signed(sext_ln166_30_fu_4785_p1));
    add_ln178_5_fu_5850_p2 <= std_logic_vector(unsigned(add_ln178_58_fu_5819_p2) + unsigned(sext_ln178_30_fu_5846_p1));
    add_ln178_61_fu_5831_p2 <= std_logic_vector(signed(sext_ln178_28_fu_5825_p1) + signed(sext_ln178_29_fu_5828_p1));
    add_ln178_63_fu_5635_p2 <= std_logic_vector(unsigned(zext_ln166_87_fu_4904_p1) + unsigned(zext_ln166_127_fu_5263_p1));
    add_ln178_64_fu_5645_p2 <= std_logic_vector(unsigned(grp_fu_6104_p3) + unsigned(zext_ln178_10_fu_5641_p1));
    add_ln178_65_fu_5840_p2 <= std_logic_vector(unsigned(add_ln178_61_fu_5831_p2) + unsigned(zext_ln178_11_fu_5837_p1));
    add_ln178_66_fu_5650_p2 <= std_logic_vector(signed(sext_ln166_22_fu_4734_p1) + signed(sext_ln166_29_fu_4778_p1));
    add_ln178_67_fu_5656_p2 <= std_logic_vector(unsigned(zext_ln166_84_fu_4865_p1) + unsigned(sext_ln166_34_fu_4804_p1));
    add_ln178_68_fu_5666_p2 <= std_logic_vector(unsigned(add_ln178_66_fu_5650_p2) + unsigned(sext_ln178_31_fu_5662_p1));
    add_ln178_69_fu_5672_p2 <= std_logic_vector(unsigned(sub_ln166_66_fu_4991_p2) + unsigned(mul_ln166_8_reg_8213));
    add_ln178_6_fu_4653_p2 <= std_logic_vector(signed(grp_fu_6052_p3) + signed(add_ln178_4_fu_4647_p2));
    add_ln178_70_fu_5681_p2 <= std_logic_vector(signed(sext_ln166_56_fu_5133_p1) + signed(sext_ln166_63_fu_5259_p1));
    add_ln178_71_fu_5691_p2 <= std_logic_vector(signed(sext_ln166_41_fu_4852_p1) + signed(sext_ln178_34_fu_5687_p1));
    add_ln178_72_fu_5697_p2 <= std_logic_vector(signed(sext_ln178_33_fu_5677_p1) + signed(add_ln178_71_fu_5691_p2));
    add_ln178_73_fu_5862_p2 <= std_logic_vector(signed(sext_ln178_32_fu_5856_p1) + signed(sext_ln178_35_fu_5859_p1));
    add_ln178_74_fu_5703_p2 <= std_logic_vector(signed(sext_ln166_36_fu_4834_p1) + signed(sext_ln166_66_fu_5339_p1));
    add_ln178_75_fu_5709_p2 <= std_logic_vector(signed(sext_ln166_54_fu_5064_p1) + signed(sub_ln166_31_fu_4799_p2));
    add_ln178_76_fu_5874_p2 <= std_logic_vector(signed(sext_ln178_36_fu_5868_p1) + signed(sext_ln178_37_fu_5871_p1));
    add_ln178_78_fu_5715_p2 <= std_logic_vector(unsigned(zext_ln166_87_fu_4904_p1) + unsigned(zext_ln166_117_fu_5166_p1));
    add_ln178_79_fu_5725_p2 <= std_logic_vector(unsigned(zext_ln166_120_fu_5196_p1) + unsigned(zext_ln178_12_fu_5721_p1));
    add_ln178_7_fu_5893_p2 <= std_logic_vector(unsigned(add_ln178_73_fu_5862_p2) + unsigned(sext_ln178_39_fu_5889_p1));
    add_ln178_80_fu_5735_p2 <= std_logic_vector(signed(grp_fu_6113_p3) + signed(zext_ln178_13_fu_5731_p1));
    add_ln178_81_fu_5883_p2 <= std_logic_vector(unsigned(add_ln178_76_fu_5874_p2) + unsigned(sext_ln178_38_fu_5880_p1));
    add_ln178_8_fu_5367_p2 <= std_logic_vector(signed(sext_ln166_64_fu_5297_p1) + signed(sub_ln166_54_fu_5086_p2));
    add_ln178_9_fu_5373_p2 <= std_logic_vector(unsigned(zext_ln166_57_fu_4747_p1) + unsigned(add_ln178_8_fu_5367_p2));
    add_ln211_fu_2953_p2 <= std_logic_vector(unsigned(read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln215_fu_3120_p2 <= std_logic_vector(unsigned(read_row_offset) + unsigned(ap_const_lv8_2));
    add_ln224_fu_5992_p2 <= std_logic_vector(unsigned(ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, in_0_TVALID, icmp_ln114_fu_2143_p2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or ((icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (in_0_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, in_0_TVALID, icmp_ln114_fu_2143_p2, ap_block_state23_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or ((icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (in_0_TVALID = ap_const_logic_0)))) or ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce, in_0_TVALID, icmp_ln114_fu_2143_p2, ap_block_state23_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or ((icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (in_0_TVALID = ap_const_logic_0)))) or ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage17_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage18_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage19_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_1_TVALID, icmp_ln114_reg_6137)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln114_reg_6137 = ap_const_lv1_1) and (in_1_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_1_TVALID, icmp_ln114_reg_6137)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((icmp_ln114_reg_6137 = ap_const_lv1_1) and (in_1_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage20_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage21_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage9_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, in_0_TVALID, icmp_ln114_fu_2143_p2)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or ((icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (in_0_TVALID = ap_const_logic_0)));
    end process;

        ap_block_state20_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_io_assign_proc : process(out_r_TREADY, ap_predicate_op1711_write_state23)
    begin
                ap_block_state23_io <= ((ap_predicate_op1711_write_state23 = ap_const_boolean_1) and (out_r_TREADY = ap_const_logic_0));
    end process;

        ap_block_state23_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_1_TVALID, icmp_ln114_reg_6137)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln114_reg_6137 = ap_const_lv1_1) and (in_1_TVALID = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_4758_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln144_fu_2891_p2, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, icmp_ln188_fu_2948_p2)
    begin
                ap_condition_4758 <= ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln144_fu_2891_p2 = ap_const_lv1_0) and (icmp_ln188_fu_2948_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_5474_assign_proc : process(icmp_ln114_reg_6137, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_5474 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_5478_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln114_fu_2143_p2, ap_block_pp0_stage0_11001, icmp_ln134_fu_2157_p2)
    begin
                ap_condition_5478 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_fu_2157_p2 = ap_const_lv1_1) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_5481_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln114_fu_2143_p2, ap_block_pp0_stage0_11001, icmp_ln134_fu_2157_p2)
    begin
                ap_condition_5481 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_fu_2157_p2 = ap_const_lv1_0) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_5486_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln144_reg_7195)
    begin
                ap_condition_5486 <= ((ap_const_logic_1 = ap_ce) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_5502_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5502 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5506_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5506 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5512_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5512 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5516_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5516 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5522_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5522 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5526_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5526 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5532_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5532 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5536_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5536 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5542_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5542 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5546_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5546 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5551_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5551 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5555_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5555 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5561_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5561 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5565_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5565 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5568_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5568 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5572_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5572 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5575_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5575 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5579_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5579 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5582_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5582 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5586_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5586 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5589_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5589 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5593_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5593 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5596_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5596 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5600_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5600 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5603_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5603 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5607_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5607 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5610_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5610 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5614_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5614 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5617_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5617 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5621_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5621 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5624_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5624 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5628_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5628 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5631_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5631 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5635_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5635 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5638_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5638 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5642_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5642 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5645_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5645 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5649_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5649 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5652_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5652 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5656_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5656 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5659_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5659 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5663_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5663 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5666_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5666 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5670_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5670 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5673_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5673 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5677_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5677 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5680_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5680 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5684_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5684 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5687_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5687 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5691_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5691 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5694_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5694 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5698_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5698 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5701_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5701 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5705_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5705 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5708_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5708 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5712_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5712 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5723_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5723 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5727_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5727 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5731_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5731 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5735_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5735 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5739_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5739 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5743_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5743 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5747_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5747 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5751_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5751 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5755_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5755 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5759_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5759 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5763_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5763 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5767_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5767 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5771_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5771 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5775_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5775 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5778_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5778 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5781_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5781 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5784_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5784 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5787_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5787 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5790_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5790 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5793_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5793 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5796_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5796 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5799_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5799 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5802_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5802 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5805_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5805 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5808_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5808 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5811_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5811 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5814_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5814 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5817_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5817 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5820_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5820 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5823_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5823 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5826_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5826 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5829_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5829 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5832_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5832 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5835_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5835 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5838_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5838 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5841_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5841 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5844_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5844 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5847_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5847 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5850_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5850 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5853_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5853 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5856_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5856 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5859_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5859 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5862_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5862 <= ((trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5865_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5865 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5868_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5868 <= ((trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5871_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5871 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5874_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5874 <= ((trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5877_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5877 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5880_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5880 <= ((trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5883_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5883 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5886_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5886 <= ((trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5889_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5889 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5892_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5892 <= ((trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5895_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5895 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5898_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5898 <= ((trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5901_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5901 <= ((trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5905_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5905 <= (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5909_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5909 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5913_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5913 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5917_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5917 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5921_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5921 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5925_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5925 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5929_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5929 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5933_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5933 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5937_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5937 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5941_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5941 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5945_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5945 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5949_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_5949 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_5953_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5953 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5957_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_5957 <= (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_5961_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_5961 <= (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5965_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_5965 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_5969_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5969 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5973_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_5973 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_5977_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5977 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5981_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_5981 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_5985_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5985 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5989_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_5989 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_5993_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5993 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_5997_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_5997 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_6001_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_6001 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_6005_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_6005 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_6009_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_6009 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_6013_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_6013 <= (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_6017_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_6017 <= (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_6021_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_6021 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_6025_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_6025 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_6029_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_6029 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_6033_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_6033 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_6037_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_6037 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_6041_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_6041 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_6045_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_6045 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_6049_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_6049 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_6053_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_6053 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_6057_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_6057 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_6061_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_6061 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_6065_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_6065 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_6069_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_6069 <= (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_6073_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154)
    begin
                ap_condition_6073 <= (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_6077_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261)
    begin
                ap_condition_6077 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_6081_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_6081 <= (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_6085_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_6085 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2));
    end process;


    ap_condition_6089_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_3_reg_6509, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_6089 <= (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_6093_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_6093 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3));
    end process;


    ap_condition_6097_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_6097 <= (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_6101_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_6101 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4));
    end process;


    ap_condition_6105_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_6105 <= (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_6109_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5)
    begin
                ap_condition_6109 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5));
    end process;


    ap_condition_6113_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_6_reg_6832, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_6113 <= (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_6117_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
                ap_condition_6117 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6));
    end process;


    ap_condition_6121_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_6121 <= (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_6125_assign_proc : process(icmp_ln114_reg_6137, trunc_ln122_1_reg_6154, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
                ap_condition_6125 <= (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7));
    end process;


    ap_condition_73_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_ce)
    begin
                ap_condition_73 <= ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6_assign_proc : process(icmp_ln144_reg_7195, icmp_ln188_reg_7289, global_iteration_loa_reg_6121, ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115)
    begin
        if (((icmp_ln188_reg_7289 = ap_const_lv1_0) and (icmp_ln144_reg_7195 = ap_const_lv1_0))) then 
            ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6 <= global_iteration_loa_reg_6121;
        else 
            ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6 <= ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115;
        end if; 
    end process;


    ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6_assign_proc : process(icmp_ln144_reg_7195, icmp_ln188_reg_7289, ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039)
    begin
        if (((icmp_ln188_reg_7289 = ap_const_lv1_0) and (icmp_ln144_reg_7195 = ap_const_lv1_0))) then 
            ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6 <= ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039;
        end if; 
    end process;


    ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6_assign_proc : process(icmp_ln144_reg_7195, icmp_ln188_reg_7289, ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055, select_ln185_fu_5920_p3)
    begin
        if (((icmp_ln188_reg_7289 = ap_const_lv1_0) and (icmp_ln144_reg_7195 = ap_const_lv1_0))) then 
            ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6 <= select_ln185_fu_5920_p3;
        else 
            ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6 <= ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055;
        end if; 
    end process;


    ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6_assign_proc : process(icmp_ln144_reg_7195, icmp_ln188_reg_7289, ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070, select_ln185_1_fu_5937_p3)
    begin
        if (((icmp_ln188_reg_7289 = ap_const_lv1_0) and (icmp_ln144_reg_7195 = ap_const_lv1_0))) then 
            ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6 <= select_ln185_1_fu_5937_p3;
        else 
            ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6 <= ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070;
        end if; 
    end process;


    ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6_assign_proc : process(icmp_ln144_reg_7195, icmp_ln188_reg_7289, ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085, select_ln185_2_fu_5954_p3)
    begin
        if (((icmp_ln188_reg_7289 = ap_const_lv1_0) and (icmp_ln144_reg_7195 = ap_const_lv1_0))) then 
            ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6 <= select_ln185_2_fu_5954_p3;
        else 
            ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6 <= ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085;
        end if; 
    end process;


    ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6_assign_proc : process(icmp_ln144_reg_7195, icmp_ln188_reg_7289, ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100, select_ln185_3_fu_5971_p3)
    begin
        if (((icmp_ln188_reg_7289 = ap_const_lv1_0) and (icmp_ln144_reg_7195 = ap_const_lv1_0))) then 
            ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6 <= select_ln185_3_fu_5971_p3;
        else 
            ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6 <= ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100;
        end if; 
    end process;

    ap_phi_mux_write_col_offset_fla_phi_fu_2004_p6 <= ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999;
    ap_phi_reg_pp0_iter0_maxes_0_flag_0_reg_2039 <= ap_const_lv1_0;
    ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_2055 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_2070 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_2085 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_2100 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op1711_write_state23_assign_proc : process(icmp_ln144_reg_7195, icmp_ln188_reg_7289)
    begin
                ap_predicate_op1711_write_state23 <= ((icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_global_iteration_loa_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, global_iteration, add_ln224_fu_5992_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_global_iteration_loa <= add_ln224_fu_5992_p2;
        else 
            ap_sig_allocacmp_global_iteration_loa <= global_iteration;
        end if; 
    end process;

    grp_fu_6028_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_6028_p1 <= grp_fu_6028_p10(8 - 1 downto 0);
    grp_fu_6028_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_3278_p8),13));
    grp_fu_6036_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_6036_p1 <= grp_fu_6036_p10(8 - 1 downto 0);
    grp_fu_6036_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_3495_p8),13));
    grp_fu_6044_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_6044_p1 <= grp_fu_6044_p10(8 - 1 downto 0);
    grp_fu_6044_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_3522_p8),13));
    grp_fu_6052_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_6052_p1 <= zext_ln166_24_fu_3807_p1(8 - 1 downto 0);
    grp_fu_6061_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_6061_p1 <= zext_ln166_34_fu_3929_p1(8 - 1 downto 0);
    grp_fu_6061_p2 <= std_logic_vector(signed(sext_ln166_40_fu_4367_p1) - signed(zext_ln166_77_fu_4302_p1));
    grp_fu_6070_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_6070_p1 <= zext_ln166_34_fu_3929_p1(8 - 1 downto 0);
    grp_fu_6079_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_6079_p1 <= grp_fu_6079_p10(8 - 1 downto 0);
    grp_fu_6079_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_4422_p8),13));
    grp_fu_6079_p2 <= std_logic_vector(signed(sext_ln166_50_fu_4528_p1) - signed(zext_ln166_105_fu_4540_p1));
    grp_fu_6087_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_6087_p1 <= zext_ln166_118_reg_8140(8 - 1 downto 0);
    grp_fu_6095_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_6095_p1 <= grp_fu_6095_p10(8 - 1 downto 0);
    grp_fu_6095_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_8260),13));
    grp_fu_6104_p0 <= ap_const_lv12_D(5 - 1 downto 0);
    grp_fu_6104_p1 <= zext_ln166_133_fu_5343_p1(8 - 1 downto 0);
    grp_fu_6104_p2 <= zext_ln166_122_fu_5203_p1(8 - 1 downto 0);
    grp_fu_6113_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_6113_p1 <= zext_ln166_134_reg_8285(8 - 1 downto 0);
    grp_fu_6113_p2 <= grp_fu_6113_p20(11 - 1 downto 0);
    grp_fu_6113_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_43_fu_4931_p3),13));
    icmp_ln114_fu_2143_p2 <= "1" when (unsigned(trunc_ln114_1_fu_2139_p1) < unsigned(ap_const_lv10_C0)) else "0";
    icmp_ln125_1_fu_2415_p2 <= "1" when (add_ln124_1_reg_6265 = ap_const_lv8_3) else "0";
    icmp_ln125_2_fu_2447_p2 <= "1" when (add_ln124_2_fu_2441_p2 = ap_const_lv8_3) else "0";
    icmp_ln125_3_fu_2566_p2 <= "1" when (add_ln124_3_fu_2561_p2 = ap_const_lv8_3) else "0";
    icmp_ln125_4_fu_2590_p2 <= "1" when (add_ln124_4_fu_2584_p2 = ap_const_lv8_3) else "0";
    icmp_ln125_5_fu_2659_p2 <= "1" when (add_ln124_5_fu_2653_p2 = ap_const_lv8_3) else "0";
    icmp_ln125_6_fu_2715_p2 <= "1" when (add_ln124_6_reg_6846 = ap_const_lv8_3) else "0";
    icmp_ln125_7_fu_2737_p2 <= "1" when (add_ln124_7_fu_2731_p2 = ap_const_lv8_3) else "0";
    icmp_ln125_fu_2255_p2 <= "1" when (add_ln124_fu_2249_p2 = ap_const_lv8_3) else "0";
    icmp_ln134_fu_2157_p2 <= "1" when (trunc_ln114_1_fu_2139_p1 = ap_const_lv10_3FF) else "0";
    icmp_ln138_fu_2169_p2 <= "1" when (add_ln137_fu_2163_p2 = ap_const_lv8_6) else "0";
    icmp_ln144_fu_2891_p2 <= "1" when (tmp_26_fu_2882_p4 = ap_const_lv21_0) else "0";
    icmp_ln156_1_fu_3040_p2 <= "1" when (unsigned(add_ln155_1_fu_3034_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln156_2_fu_3094_p2 <= "1" when (unsigned(add_ln155_2_fu_3088_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln156_fu_3000_p2 <= "1" when (unsigned(add_ln155_fu_2994_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln185_1_fu_5932_p2 <= "1" when (signed(add_ln178_3_reg_8426) > signed(maxes_1)) else "0";
    icmp_ln185_2_fu_5949_p2 <= "1" when (signed(add_ln178_5_reg_8432) > signed(maxes_2)) else "0";
    icmp_ln185_3_fu_5966_p2 <= "1" when (signed(add_ln178_7_reg_8438) > signed(maxes_3)) else "0";
    icmp_ln185_fu_5915_p2 <= "1" when (signed(add_ln178_1_reg_8420) > signed(maxes_0)) else "0";
    icmp_ln188_fu_2948_p2 <= "1" when (trunc_ln114_reg_6132 = ap_const_lv2_3) else "0";
    icmp_ln212_fu_2959_p2 <= "1" when (add_ln211_fu_2953_p2 = ap_const_lv16_200) else "0";
    icmp_ln216_fu_3126_p2 <= "1" when (add_ln215_fu_3120_p2 = ap_const_lv8_6) else "0";

    in_0_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, in_0_TVALID, icmp_ln114_fu_2143_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_0_TDATA_blk_n <= in_0_TVALID;
        else 
            in_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_0_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_0_TREADY <= ap_const_logic_1;
        else 
            in_0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_1_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_1_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln114_reg_6137)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_1_TDATA_blk_n <= in_1_TVALID;
        else 
            in_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_1_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_1_TREADY <= ap_const_logic_1;
        else 
            in_1_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    local_col_index_fu_2908_p2 <= std_logic_vector(unsigned(zext_ln148_fu_2904_p1) + unsigned(read_col_offset));
    mul_ln166_4_fu_3361_p1 <= mul_ln166_4_fu_3361_p10(8 - 1 downto 0);
    mul_ln166_4_fu_3361_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_3346_p8),13));
    mul_ln166_4_fu_3361_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln166_4_fu_3361_p1), 13));
    mul_ln166_5_fu_3382_p1 <= mul_ln166_5_fu_3382_p10(8 - 1 downto 0);
    mul_ln166_5_fu_3382_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_3367_p8),13));
    mul_ln166_5_fu_3382_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_D) * unsigned(mul_ln166_5_fu_3382_p1), 13));
    mul_ln166_8_fu_4476_p1 <= mul_ln166_8_fu_4476_p10(8 - 1 downto 0);
    mul_ln166_8_fu_4476_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_8125),13));
    mul_ln166_8_fu_4476_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln166_8_fu_4476_p1), 13));
    mul_ln166_9_fu_4576_p1 <= mul_ln166_9_fu_4576_p10(8 - 1 downto 0);
    mul_ln166_9_fu_4576_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_4561_p8),13));
    mul_ln166_9_fu_4576_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln166_9_fu_4576_p1))), 13));
    or_ln125_1_fu_2600_p2 <= (icmp_ln125_3_fu_2566_p2 or icmp_ln125_2_reg_6532);
    or_ln125_2_fu_2605_p2 <= (or_ln125_fu_2596_p2 or or_ln125_1_fu_2600_p2);
    or_ln125_3_fu_2743_p2 <= (icmp_ln125_5_reg_6836 or icmp_ln125_4_reg_6738);
    or_ln125_4_fu_2747_p2 <= (icmp_ln125_7_fu_2737_p2 or icmp_ln125_6_fu_2715_p2);
    or_ln125_5_fu_2753_p2 <= (or_ln125_4_fu_2747_p2 or or_ln125_3_fu_2743_p2);
    or_ln125_6_fu_2759_p2 <= (or_ln125_5_fu_2753_p2 or or_ln125_2_reg_6745);
    or_ln125_fu_2596_p2 <= (icmp_ln125_reg_6233 or icmp_ln125_1_reg_6503);
    or_ln_fu_3072_p3 <= (ap_const_lv1_1 & tmp_29_fu_2975_p3);
    out_r_TDATA <= (((select_ln185_3_fu_5971_p3 & select_ln185_2_fu_5954_p3) & select_ln185_1_fu_5937_p3) & select_ln185_fu_5920_p3);

    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, out_r_TREADY, icmp_ln144_reg_7195, icmp_ln188_reg_7289)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln144_reg_7195 = ap_const_lv1_0) and (icmp_ln188_reg_7289 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TKEEP <= ap_const_lv8_FF;
    out_r_TLAST <= tmp_last_V_reg_8444;
    out_r_TSTRB <= ap_const_lv8_0;

    out_r_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_predicate_op1711_write_state23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op1711_write_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln125_10_fu_2804_p3 <= 
        add_ln128_5_fu_2799_p2 when (icmp_ln125_5_reg_6836(0) = '1') else 
        select_ln125_8_reg_6927;
    select_ln125_11_fu_2665_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_5_fu_2659_p2(0) = '1') else 
        add_ln124_5_fu_2653_p2;
    select_ln125_12_fu_2836_p3 <= 
        add_ln128_6_fu_2831_p2 when (icmp_ln125_6_reg_6934(0) = '1') else 
        select_ln125_10_reg_7028;
    select_ln125_13_fu_2720_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_6_fu_2715_p2(0) = '1') else 
        add_ln124_6_reg_6846;
    select_ln125_14_fu_2848_p3 <= 
        add_ln128_7_fu_2842_p2 when (icmp_ln125_7_reg_6943(0) = '1') else 
        select_ln125_12_fu_2836_p3;
    select_ln125_15_fu_2764_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_7_fu_2737_p2(0) = '1') else 
        add_ln124_7_fu_2731_p2;
    select_ln125_1_fu_2261_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_fu_2255_p2(0) = '1') else 
        add_ln124_fu_2249_p2;
    select_ln125_2_fu_2520_p3 <= 
        add_ln128_1_fu_2515_p2 when (icmp_ln125_1_reg_6503(0) = '1') else 
        select_ln125_reg_6403;
    select_ln125_3_fu_2420_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_1_fu_2415_p2(0) = '1') else 
        add_ln124_1_reg_6265;
    select_ln125_4_fu_2554_p3 <= 
        add_ln128_2_fu_2548_p2 when (icmp_ln125_2_reg_6532(0) = '1') else 
        select_ln125_2_fu_2520_p3;
    select_ln125_5_fu_2453_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_2_fu_2447_p2(0) = '1') else 
        add_ln124_2_fu_2441_p2;
    select_ln125_6_fu_2637_p3 <= 
        add_ln128_3_fu_2632_p2 when (icmp_ln125_3_reg_6724(0) = '1') else 
        select_ln125_4_reg_6717;
    select_ln125_7_fu_2572_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_3_fu_2566_p2(0) = '1') else 
        add_ln124_3_fu_2561_p2;
    select_ln125_8_fu_2709_p3 <= 
        add_ln128_4_fu_2704_p2 when (icmp_ln125_4_reg_6738(0) = '1') else 
        select_ln125_6_reg_6825;
    select_ln125_9_fu_2643_p3 <= 
        ap_const_lv8_0 when (icmp_ln125_4_reg_6738(0) = '1') else 
        add_ln124_4_reg_6733;
    select_ln125_fu_2377_p3 <= 
        add_ln128_fu_2372_p2 when (icmp_ln125_reg_6233(0) = '1') else 
        write_col_offset_loa_reg_6141;
    select_ln138_fu_2175_p3 <= 
        ap_const_lv8_0 when (icmp_ln138_fu_2169_p2(0) = '1') else 
        add_ln137_fu_2163_p2;
    select_ln155_fu_3026_p3 <= 
        ap_const_lv8_2 when (tmp_29_fu_2975_p3(0) = '1') else 
        ap_const_lv8_1;
    select_ln156_1_fu_3064_p3 <= 
        add_ln156_1_fu_3058_p2 when (icmp_ln156_1_fu_3040_p2(0) = '1') else 
        add_ln158_1_fu_3052_p2;
    select_ln156_2_fu_3112_p3 <= 
        add_ln156_2_fu_3106_p2 when (icmp_ln156_2_fu_3094_p2(0) = '1') else 
        add_ln158_2_fu_3100_p2;
    select_ln156_fu_3018_p3 <= 
        add_ln156_fu_3012_p2 when (icmp_ln156_fu_3000_p2(0) = '1') else 
        add_ln158_fu_3006_p2;
    select_ln185_1_fu_5937_p3 <= 
        add_ln178_3_reg_8426 when (icmp_ln185_1_fu_5932_p2(0) = '1') else 
        maxes_1;
    select_ln185_2_fu_5954_p3 <= 
        add_ln178_5_reg_8432 when (icmp_ln185_2_fu_5949_p2(0) = '1') else 
        maxes_2;
    select_ln185_3_fu_5971_p3 <= 
        add_ln178_7_reg_8438 when (icmp_ln185_3_fu_5966_p2(0) = '1') else 
        maxes_3;
    select_ln185_fu_5920_p3 <= 
        add_ln178_1_reg_8420 when (icmp_ln185_fu_5915_p2(0) = '1') else 
        maxes_0;
    select_ln203_fu_5904_p3 <= 
        ap_const_lv32_3FF when (tmp_last_V_fu_5899_p2(0) = '1') else 
        global_iteration_loa_reg_6121;
    select_ln216_fu_3132_p3 <= 
        ap_const_lv8_0 when (icmp_ln216_fu_3126_p2(0) = '1') else 
        add_ln215_fu_3120_p2;
        sext_ln166_11_fu_3800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_13_fu_3794_p2),14));

        sext_ln166_13_fu_3827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_14_fu_3821_p2),13));

        sext_ln166_14_fu_3843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_16_fu_3837_p2),13));

        sext_ln166_15_fu_3881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_1_fu_3875_p2),14));

        sext_ln166_16_fu_3925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_18_fu_3919_p2),14));

        sext_ln166_17_fu_3935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_19_reg_8002),12));

        sext_ln166_18_fu_3944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_20_fu_3938_p2),13));

        sext_ln166_19_fu_3948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6070_p3),14));

        sext_ln166_1_fu_3583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_1_fu_3577_p2),14));

        sext_ln166_20_fu_3974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_63_fu_3968_p2),14));

        sext_ln166_21_fu_3998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_21_fu_3993_p2),14));

        sext_ln166_22_fu_4734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_22_reg_8161),15));

        sext_ln166_23_fu_4049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_23_fu_4043_p2),12));

        sext_ln166_24_fu_4059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_24_fu_4053_p2),13));

        sext_ln166_25_fu_4113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_25_fu_4107_p2),14));

        sext_ln166_26_fu_4132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_26_reg_8035),12));

        sext_ln166_27_fu_4141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_27_fu_4135_p2),13));

        sext_ln166_28_fu_4187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_64_fu_4181_p2),14));

        sext_ln166_29_fu_4778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_29_fu_4772_p2),15));

        sext_ln166_2_fu_3608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_2_fu_3602_p2),13));

        sext_ln166_30_fu_4785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_30_reg_8171),14));

        sext_ln166_31_fu_4263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_33_fu_4257_p2),12));

        sext_ln166_32_fu_4273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_34_fu_4267_p2),13));

        sext_ln166_34_fu_4804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_36_reg_8181),13));

        sext_ln166_36_fu_4834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_39_fu_4829_p2),14));

        sext_ln166_37_fu_4311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_14_fu_4306_p2),14));

        sext_ln166_38_fu_4336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_17_fu_4330_p2),14));

        sext_ln166_39_fu_4838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_18_reg_8186),15));

        sext_ln166_3_fu_3629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_3_fu_3623_p2),14));

        sext_ln166_40_fu_4367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_40_fu_4361_p2),13));

        sext_ln166_41_fu_4852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_42_reg_8191),15));

        sext_ln166_42_fu_4879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_43_fu_4873_p2),13));

        sext_ln166_43_fu_4900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_44_fu_4894_p2),14));

        sext_ln166_44_fu_4389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_19_fu_4383_p2),14));

        sext_ln166_45_fu_4399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_20_fu_4393_p2),15));

        sext_ln166_46_fu_4403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_21_reg_8120),14));

        sext_ln166_47_fu_4412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln166_22_fu_4406_p2),15));

        sext_ln166_49_fu_4472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_46_fu_4466_p2),13));

        sext_ln166_50_fu_4528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_48_fu_4522_p2),13));

        sext_ln166_51_fu_5024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_50_fu_5018_p2),12));

        sext_ln166_52_fu_5034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_51_fu_5028_p2),13));

        sext_ln166_53_fu_5055_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_52_fu_5049_p2),14));

        sext_ln166_54_fu_5064_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_53_fu_5059_p2),14));

        sext_ln166_56_fu_5133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln166_9_reg_8255),14));

        sext_ln166_57_fu_5153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_56_fu_5147_p2),13));

        sext_ln166_58_fu_5162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_57_fu_5157_p2),15));

        sext_ln166_59_fu_5185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_68_fu_5180_p2),14));

        sext_ln166_5_fu_3674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_5_fu_3668_p2),13));

        sext_ln166_61_fu_5223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_69_fu_5217_p2),14));

        sext_ln166_63_fu_5259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_58_fu_5253_p2),14));

        sext_ln166_64_fu_5297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_59_fu_5291_p2),15));

        sext_ln166_65_fu_5329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_60_fu_5323_p2),12));

        sext_ln166_66_fu_5339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_61_fu_5333_p2),14));

        sext_ln166_67_fu_5363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_71_fu_5357_p2),13));

        sext_ln166_6_fu_3712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_7_fu_3706_p2),14));

        sext_ln166_7_fu_3736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_8_fu_3730_p2),13));

        sext_ln166_8_fu_3767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_10_fu_3761_p2),14));

        sext_ln166_9_fu_3221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_11_fu_3215_p2),13));

        sext_ln166_fu_3558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln166_fu_3552_p2),13));

        sext_ln178_10_fu_5761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_23_reg_8345),16));

        sext_ln178_11_fu_5451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_25_reg_8315),15));

        sext_ln178_12_fu_5459_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_26_fu_5454_p2),14));

        sext_ln178_13_fu_5463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_27_reg_8146),14));

        sext_ln178_14_fu_5472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_28_fu_5466_p2),15));

        sext_ln178_15_fu_5770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_29_reg_8350),16));

        sext_ln178_16_fu_4694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_30_fu_4688_p2),14));

        sext_ln178_17_fu_4698_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6061_p3),14));

        sext_ln178_18_fu_5482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_32_reg_8320),15));

        sext_ln178_19_fu_5499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_35_fu_5494_p2),15));

        sext_ln178_1_fu_5743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_9_reg_8335),16));

        sext_ln178_20_fu_5773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_36_reg_8355),16));

        sext_ln178_21_fu_5527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6087_p3),14));

        sext_ln178_22_fu_5785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_42_reg_8365),15));

        sext_ln178_23_fu_5794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_50_reg_8370),15));

        sext_ln178_24_fu_5803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_51_fu_5797_p2),16));

        sext_ln178_25_fu_5813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_54_reg_8375),16));

        sext_ln178_26_fu_5619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_56_fu_5613_p2),14));

        sext_ln178_27_fu_5816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_57_reg_8380),16));

        sext_ln178_28_fu_5825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_59_reg_8385),15));

        sext_ln178_29_fu_5828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_60_reg_8151),15));

        sext_ln178_2_fu_5746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_11_reg_8340),16));

        sext_ln178_30_fu_5846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_65_fu_5840_p2),16));

        sext_ln178_31_fu_5662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_67_fu_5656_p2),15));

        sext_ln178_32_fu_5856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_68_reg_8395),16));

        sext_ln178_33_fu_5677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_69_fu_5672_p2),15));

        sext_ln178_34_fu_5687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_70_fu_5681_p2),15));

        sext_ln178_35_fu_5859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_72_reg_8400),16));

        sext_ln178_36_fu_5868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_74_reg_8405),15));

        sext_ln178_37_fu_5871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_75_reg_8410),15));

        sext_ln178_38_fu_5880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_80_reg_8415),15));

        sext_ln178_39_fu_5889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_81_fu_5883_p2),16));

        sext_ln178_3_fu_5391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_14_reg_8295),14));

        sext_ln178_4_fu_5394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_15_reg_8300),14));

        sext_ln178_5_fu_5409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_17_fu_5403_p2),15));

        sext_ln178_6_fu_5413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_18_reg_8305),14));

        sext_ln178_7_fu_5422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_19_fu_5416_p2),15));

        sext_ln178_8_fu_5426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_20_reg_8310),14));

        sext_ln178_9_fu_5435_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_21_fu_5429_p2),15));

        sext_ln178_fu_5740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln178_6_reg_8290),16));

    shl_ln166_10_fu_3203_p3 <= (tmp_3_fu_3180_p8 & ap_const_lv1_0);
    shl_ln166_11_fu_3783_p3 <= (tmp_3_reg_7956 & ap_const_lv2_0);
    shl_ln166_12_fu_3810_p3 <= (tmp_4_reg_7972 & ap_const_lv3_0);
    shl_ln166_13_fu_3847_p3 <= (tmp_4_reg_7972 & ap_const_lv4_0);
    shl_ln166_14_fu_3858_p3 <= (tmp_4_reg_7972 & ap_const_lv1_0);
    shl_ln166_15_fu_4719_p3 <= (tmp_5_reg_7981 & ap_const_lv2_0);
    shl_ln166_16_fu_3908_p3 <= (tmp_5_reg_7981 & ap_const_lv3_0);
    shl_ln166_17_fu_3260_p3 <= (tmp_6_fu_3248_p8 & ap_const_lv2_0);
    shl_ln166_18_fu_3978_p3 <= (tmp_7_reg_8007 & ap_const_lv4_0);
    shl_ln166_19_fu_4002_p3 <= (tmp_7_reg_8007 & ap_const_lv2_0);
    shl_ln166_1_fu_3562_p3 <= (tmp_reg_7931 & ap_const_lv1_0);
    shl_ln166_20_fu_4028_p3 <= (tmp_8_reg_8018 & ap_const_lv2_0);
    shl_ln166_21_fu_4063_p3 <= (tmp_8_reg_8018 & ap_const_lv3_0);
    shl_ln166_22_fu_4096_p3 <= (tmp_8_reg_8018 & ap_const_lv4_0);
    shl_ln166_23_fu_3316_p3 <= (tmp_9_fu_3305_p8 & ap_const_lv2_0);
    shl_ln166_24_fu_4145_p3 <= (tmp_9_reg_8028 & ap_const_lv3_0);
    shl_ln166_25_fu_4156_p3 <= (tmp_9_reg_8028 & ap_const_lv1_0);
    shl_ln166_26_fu_4170_p3 <= (tmp_s_reg_8040 & ap_const_lv3_0);
    shl_ln166_27_fu_4740_p3 <= (tmp_s_reg_8040 & ap_const_lv1_0);
    shl_ln166_28_fu_4755_p3 <= (tmp_s_reg_8040 & ap_const_lv4_0);
    shl_ln166_29_fu_4788_p3 <= (tmp_10_reg_8049 & ap_const_lv1_0);
    shl_ln166_2_fu_3587_p3 <= (tmp_reg_7931 & ap_const_lv2_0);
    shl_ln166_30_fu_4196_p3 <= (tmp_11_reg_8065 & ap_const_lv1_0);
    shl_ln166_31_fu_3403_p3 <= (tmp_12_fu_3392_p8 & ap_const_lv1_0);
    shl_ln166_32_fu_4246_p3 <= (tmp_12_reg_8081 & ap_const_lv2_0);
    shl_ln166_33_fu_3415_p3 <= (tmp_12_fu_3392_p8 & ap_const_lv3_0);
    shl_ln166_34_fu_3449_p3 <= (tmp_13_fu_3437_p8 & ap_const_lv4_0);
    shl_ln166_35_fu_4807_p3 <= (tmp_13_reg_8093 & ap_const_lv3_0);
    shl_ln166_36_fu_3461_p3 <= (tmp_13_fu_3437_p8 & ap_const_lv1_0);
    shl_ln166_37_fu_4818_p3 <= (tmp_13_reg_8093 & ap_const_lv2_0);
    shl_ln166_38_fu_4291_p3 <= (tmp_14_reg_8106 & ap_const_lv1_0);
    shl_ln166_39_fu_4346_p3 <= (tmp_14_reg_8106 & ap_const_lv3_0);
    shl_ln166_3_fu_3612_p3 <= (tmp_reg_7931 & ap_const_lv4_0);
    shl_ln166_40_fu_4841_p3 <= (tmp_14_reg_8106 & ap_const_lv2_0);
    shl_ln166_41_fu_4858_p3 <= (tmp_15_reg_8113 & ap_const_lv3_0);
    shl_ln166_42_fu_4883_p3 <= (tmp_15_reg_8113 & ap_const_lv1_0);
    shl_ln166_43_fu_4931_p3 <= (tmp_16_reg_8196 & ap_const_lv3_0);
    shl_ln166_44_fu_4948_p3 <= (tmp_17_reg_8204 & ap_const_lv3_0);
    shl_ln166_45_fu_4969_p3 <= (tmp_17_reg_8204 & ap_const_lv2_0);
    shl_ln166_46_fu_4455_p3 <= (tmp_18_reg_8125 & ap_const_lv2_0);
    shl_ln166_47_fu_4482_p3 <= (tmp_18_reg_8125 & ap_const_lv1_0);
    shl_ln166_48_fu_4510_p3 <= (tmp_19_fu_4499_p8 & ap_const_lv3_0);
    shl_ln166_49_fu_4532_p3 <= (tmp_19_fu_4499_p8 & ap_const_lv1_0);
    shl_ln166_4_fu_3636_p3 <= (tmp_1_reg_7940 & ap_const_lv3_0);
    shl_ln166_50_fu_5003_p3 <= (tmp_19_reg_8223 & ap_const_lv2_0);
    shl_ln166_51_fu_5038_p3 <= (tmp_19_reg_8223 & ap_const_lv4_0);
    shl_ln166_52_fu_5071_p3 <= (tmp_20_reg_8236 & ap_const_lv1_0);
    shl_ln166_53_fu_5092_p3 <= (tmp_20_reg_8236 & ap_const_lv4_0);
    shl_ln166_54_fu_5136_p3 <= (tmp_21_reg_8244 & ap_const_lv3_0);
    shl_ln166_55_fu_5189_p3 <= (tmp_22_reg_8133 & ap_const_lv2_0);
    shl_ln166_56_fu_5227_p3 <= (tmp_23_reg_8260 & ap_const_lv2_0);
    shl_ln166_57_fu_5242_p3 <= (tmp_23_reg_8260 & ap_const_lv4_0);
    shl_ln166_58_fu_5269_p3 <= (tmp_24_reg_8269 & ap_const_lv4_0);
    shl_ln166_59_fu_5280_p3 <= (tmp_24_reg_8269 & ap_const_lv1_0);
    shl_ln166_5_fu_3647_p3 <= (tmp_1_reg_7940 & ap_const_lv1_0);
    shl_ln166_60_fu_5301_p3 <= (tmp_24_reg_8269 & ap_const_lv3_0);
    shl_ln166_61_fu_5312_p3 <= (tmp_24_reg_8269 & ap_const_lv2_0);
    shl_ln166_6_fu_3684_p3 <= (tmp_1_reg_7940 & ap_const_lv4_0);
    shl_ln166_7_fu_3695_p3 <= (tmp_1_reg_7940 & ap_const_lv2_0);
    shl_ln166_8_fu_3719_p3 <= (tmp_2_reg_7949 & ap_const_lv3_0);
    shl_ln166_9_fu_3740_p3 <= (tmp_2_reg_7949 & ap_const_lv1_0);
    shl_ln166_s_fu_3191_p3 <= (tmp_3_fu_3180_p8 & ap_const_lv3_0);
    shl_ln_fu_3541_p3 <= (tmp_reg_7931 & ap_const_lv3_0);

    stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, zext_ln166_fu_2918_p1, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage8, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_0_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_0_address0 <= zext_ln166_fu_2918_p1(10 - 1 downto 0);
            else 
                stripes_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln166_5_fu_2930_p1, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, ap_block_pp0_stage2, zext_ln122_3_fu_2611_p1, ap_block_pp0_stage3, zext_ln122_4_fu_2683_p1, ap_block_pp0_stage4, zext_ln122_5_fu_2778_p1, ap_block_pp0_stage5, zext_ln122_6_fu_2810_p1, ap_block_pp0_stage6, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage7, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_0_address1 <= zext_ln166_5_fu_2930_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_0_0_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_0_0_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_0_0_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_0_0_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_0_0_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_0_0_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_0_0_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_0_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_0_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_0_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_2193_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_0_0_d1 <= p_Result_7_reg_6381;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_0_0_d1 <= p_Result_6_reg_6359;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_0_0_d1 <= p_Result_5_reg_6337;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_0_0_d1 <= p_Result_4_reg_6315;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_0_0_d1 <= p_Result_3_reg_6293;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_0_0_d1 <= p_Result_2_reg_6271;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_0_0_d1 <= p_Result_s_reg_6239;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_0_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_0) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_0_we1 <= ap_const_logic_1;
        else 
            stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_0_1_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_1_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_0_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_0_1_addr_reg_6158, stripes_0_1_addr_1_reg_6409, stripes_0_1_addr_2_reg_6642, stripes_0_1_addr_3_reg_6750, stripes_0_1_addr_4_reg_6852, stripes_0_1_addr_5_reg_6953, stripes_0_1_addr_6_reg_7035, stripes_0_1_addr_7_reg_7120, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5502, ap_condition_5506, ap_condition_5512, ap_condition_5516, ap_condition_5522, ap_condition_5526, ap_condition_5532, ap_condition_5536, ap_condition_5542, ap_condition_5546, ap_condition_5551, ap_condition_5555, ap_condition_5561, ap_condition_5565)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_1_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_1_address1 <= stripes_0_1_addr_7_reg_7120;
            elsif ((ap_const_boolean_1 = ap_condition_5565)) then 
                stripes_0_1_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5561)) then 
                stripes_0_1_address1 <= stripes_0_1_addr_6_reg_7035;
            elsif ((ap_const_boolean_1 = ap_condition_5555)) then 
                stripes_0_1_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5551)) then 
                stripes_0_1_address1 <= stripes_0_1_addr_5_reg_6953;
            elsif ((ap_const_boolean_1 = ap_condition_5546)) then 
                stripes_0_1_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5542)) then 
                stripes_0_1_address1 <= stripes_0_1_addr_4_reg_6852;
            elsif ((ap_const_boolean_1 = ap_condition_5536)) then 
                stripes_0_1_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5532)) then 
                stripes_0_1_address1 <= stripes_0_1_addr_3_reg_6750;
            elsif ((ap_const_boolean_1 = ap_condition_5526)) then 
                stripes_0_1_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5522)) then 
                stripes_0_1_address1 <= stripes_0_1_addr_2_reg_6642;
            elsif ((ap_const_boolean_1 = ap_condition_5516)) then 
                stripes_0_1_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5512)) then 
                stripes_0_1_address1 <= stripes_0_1_addr_1_reg_6409;
            elsif ((ap_const_boolean_1 = ap_condition_5506)) then 
                stripes_0_1_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5502)) then 
                stripes_0_1_address1 <= stripes_0_1_addr_reg_6158;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_1_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_0_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_1_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5502, ap_condition_5506, ap_condition_5512, ap_condition_5516, ap_condition_5522, ap_condition_5526, ap_condition_5532, ap_condition_5536, ap_condition_5542, ap_condition_5546, ap_condition_5551, ap_condition_5555, ap_condition_5561, ap_condition_5565)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_1_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5565)) then 
                stripes_0_1_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5561)) then 
                stripes_0_1_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5555)) then 
                stripes_0_1_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5551)) then 
                stripes_0_1_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5546)) then 
                stripes_0_1_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5542)) then 
                stripes_0_1_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5536)) then 
                stripes_0_1_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5532)) then 
                stripes_0_1_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5526)) then 
                stripes_0_1_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5522)) then 
                stripes_0_1_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5516)) then 
                stripes_0_1_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5512)) then 
                stripes_0_1_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5506)) then 
                stripes_0_1_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5502)) then 
                stripes_0_1_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_1_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_1) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_1_we1 <= ap_const_logic_1;
        else 
            stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_0_2_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_2_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_0_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_0_2_addr_reg_6163, stripes_0_2_addr_1_reg_6414, stripes_0_2_addr_2_reg_6647, stripes_0_2_addr_3_reg_6755, stripes_0_2_addr_4_reg_6857, stripes_0_2_addr_5_reg_6958, stripes_0_2_addr_6_reg_7040, stripes_0_2_addr_7_reg_7125, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5568, ap_condition_5572, ap_condition_5575, ap_condition_5579, ap_condition_5582, ap_condition_5586, ap_condition_5589, ap_condition_5593, ap_condition_5596, ap_condition_5600, ap_condition_5603, ap_condition_5607, ap_condition_5610, ap_condition_5614)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_2_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_2_address1 <= stripes_0_2_addr_7_reg_7125;
            elsif ((ap_const_boolean_1 = ap_condition_5614)) then 
                stripes_0_2_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5610)) then 
                stripes_0_2_address1 <= stripes_0_2_addr_6_reg_7040;
            elsif ((ap_const_boolean_1 = ap_condition_5607)) then 
                stripes_0_2_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5603)) then 
                stripes_0_2_address1 <= stripes_0_2_addr_5_reg_6958;
            elsif ((ap_const_boolean_1 = ap_condition_5600)) then 
                stripes_0_2_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5596)) then 
                stripes_0_2_address1 <= stripes_0_2_addr_4_reg_6857;
            elsif ((ap_const_boolean_1 = ap_condition_5593)) then 
                stripes_0_2_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5589)) then 
                stripes_0_2_address1 <= stripes_0_2_addr_3_reg_6755;
            elsif ((ap_const_boolean_1 = ap_condition_5586)) then 
                stripes_0_2_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5582)) then 
                stripes_0_2_address1 <= stripes_0_2_addr_2_reg_6647;
            elsif ((ap_const_boolean_1 = ap_condition_5579)) then 
                stripes_0_2_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5575)) then 
                stripes_0_2_address1 <= stripes_0_2_addr_1_reg_6414;
            elsif ((ap_const_boolean_1 = ap_condition_5572)) then 
                stripes_0_2_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5568)) then 
                stripes_0_2_address1 <= stripes_0_2_addr_reg_6163;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_2_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_0_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_2_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5568, ap_condition_5572, ap_condition_5575, ap_condition_5579, ap_condition_5582, ap_condition_5586, ap_condition_5589, ap_condition_5593, ap_condition_5596, ap_condition_5600, ap_condition_5603, ap_condition_5607, ap_condition_5610, ap_condition_5614)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_2_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5614)) then 
                stripes_0_2_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5610)) then 
                stripes_0_2_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5607)) then 
                stripes_0_2_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5603)) then 
                stripes_0_2_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5600)) then 
                stripes_0_2_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5596)) then 
                stripes_0_2_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5593)) then 
                stripes_0_2_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5589)) then 
                stripes_0_2_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5586)) then 
                stripes_0_2_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5582)) then 
                stripes_0_2_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5579)) then 
                stripes_0_2_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5575)) then 
                stripes_0_2_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5572)) then 
                stripes_0_2_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5568)) then 
                stripes_0_2_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_2_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_2) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_2_we1 <= ap_const_logic_1;
        else 
            stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_0_3_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_3_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_0_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_0_3_addr_reg_6168, stripes_0_3_addr_1_reg_6419, stripes_0_3_addr_2_reg_6652, stripes_0_3_addr_3_reg_6760, stripes_0_3_addr_4_reg_6862, stripes_0_3_addr_5_reg_6963, stripes_0_3_addr_6_reg_7045, stripes_0_3_addr_7_reg_7130, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5617, ap_condition_5621, ap_condition_5624, ap_condition_5628, ap_condition_5631, ap_condition_5635, ap_condition_5638, ap_condition_5642, ap_condition_5645, ap_condition_5649, ap_condition_5652, ap_condition_5656, ap_condition_5659, ap_condition_5663)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_3_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_3_address1 <= stripes_0_3_addr_7_reg_7130;
            elsif ((ap_const_boolean_1 = ap_condition_5663)) then 
                stripes_0_3_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5659)) then 
                stripes_0_3_address1 <= stripes_0_3_addr_6_reg_7045;
            elsif ((ap_const_boolean_1 = ap_condition_5656)) then 
                stripes_0_3_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5652)) then 
                stripes_0_3_address1 <= stripes_0_3_addr_5_reg_6963;
            elsif ((ap_const_boolean_1 = ap_condition_5649)) then 
                stripes_0_3_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5645)) then 
                stripes_0_3_address1 <= stripes_0_3_addr_4_reg_6862;
            elsif ((ap_const_boolean_1 = ap_condition_5642)) then 
                stripes_0_3_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5638)) then 
                stripes_0_3_address1 <= stripes_0_3_addr_3_reg_6760;
            elsif ((ap_const_boolean_1 = ap_condition_5635)) then 
                stripes_0_3_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5631)) then 
                stripes_0_3_address1 <= stripes_0_3_addr_2_reg_6652;
            elsif ((ap_const_boolean_1 = ap_condition_5628)) then 
                stripes_0_3_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5624)) then 
                stripes_0_3_address1 <= stripes_0_3_addr_1_reg_6419;
            elsif ((ap_const_boolean_1 = ap_condition_5621)) then 
                stripes_0_3_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5617)) then 
                stripes_0_3_address1 <= stripes_0_3_addr_reg_6168;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_3_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_0_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5617, ap_condition_5621, ap_condition_5624, ap_condition_5628, ap_condition_5631, ap_condition_5635, ap_condition_5638, ap_condition_5642, ap_condition_5645, ap_condition_5649, ap_condition_5652, ap_condition_5656, ap_condition_5659, ap_condition_5663)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_3_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5663)) then 
                stripes_0_3_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5659)) then 
                stripes_0_3_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5656)) then 
                stripes_0_3_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5652)) then 
                stripes_0_3_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5649)) then 
                stripes_0_3_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5645)) then 
                stripes_0_3_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5642)) then 
                stripes_0_3_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5638)) then 
                stripes_0_3_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5635)) then 
                stripes_0_3_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5631)) then 
                stripes_0_3_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5628)) then 
                stripes_0_3_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5624)) then 
                stripes_0_3_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5621)) then 
                stripes_0_3_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5617)) then 
                stripes_0_3_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_3_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_0_3_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_3) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_3_we1 <= ap_const_logic_1;
        else 
            stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_0_4_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_4_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_0_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_4_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_0_4_addr_reg_6173, stripes_0_4_addr_1_reg_6424, stripes_0_4_addr_2_reg_6657, stripes_0_4_addr_3_reg_6765, stripes_0_4_addr_4_reg_6867, stripes_0_4_addr_5_reg_6968, stripes_0_4_addr_6_reg_7050, stripes_0_4_addr_7_reg_7135, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5666, ap_condition_5670, ap_condition_5673, ap_condition_5677, ap_condition_5680, ap_condition_5684, ap_condition_5687, ap_condition_5691, ap_condition_5694, ap_condition_5698, ap_condition_5701, ap_condition_5705, ap_condition_5708, ap_condition_5712)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_4_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_4_address1 <= stripes_0_4_addr_7_reg_7135;
            elsif ((ap_const_boolean_1 = ap_condition_5712)) then 
                stripes_0_4_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5708)) then 
                stripes_0_4_address1 <= stripes_0_4_addr_6_reg_7050;
            elsif ((ap_const_boolean_1 = ap_condition_5705)) then 
                stripes_0_4_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5701)) then 
                stripes_0_4_address1 <= stripes_0_4_addr_5_reg_6968;
            elsif ((ap_const_boolean_1 = ap_condition_5698)) then 
                stripes_0_4_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5694)) then 
                stripes_0_4_address1 <= stripes_0_4_addr_4_reg_6867;
            elsif ((ap_const_boolean_1 = ap_condition_5691)) then 
                stripes_0_4_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5687)) then 
                stripes_0_4_address1 <= stripes_0_4_addr_3_reg_6765;
            elsif ((ap_const_boolean_1 = ap_condition_5684)) then 
                stripes_0_4_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5680)) then 
                stripes_0_4_address1 <= stripes_0_4_addr_2_reg_6657;
            elsif ((ap_const_boolean_1 = ap_condition_5677)) then 
                stripes_0_4_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5673)) then 
                stripes_0_4_address1 <= stripes_0_4_addr_1_reg_6424;
            elsif ((ap_const_boolean_1 = ap_condition_5670)) then 
                stripes_0_4_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5666)) then 
                stripes_0_4_address1 <= stripes_0_4_addr_reg_6173;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_4_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_0_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_4_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5666, ap_condition_5670, ap_condition_5673, ap_condition_5677, ap_condition_5680, ap_condition_5684, ap_condition_5687, ap_condition_5691, ap_condition_5694, ap_condition_5698, ap_condition_5701, ap_condition_5705, ap_condition_5708, ap_condition_5712)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_4_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5712)) then 
                stripes_0_4_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5708)) then 
                stripes_0_4_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5705)) then 
                stripes_0_4_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5701)) then 
                stripes_0_4_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5698)) then 
                stripes_0_4_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5694)) then 
                stripes_0_4_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5691)) then 
                stripes_0_4_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5687)) then 
                stripes_0_4_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5684)) then 
                stripes_0_4_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5680)) then 
                stripes_0_4_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5677)) then 
                stripes_0_4_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5673)) then 
                stripes_0_4_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5670)) then 
                stripes_0_4_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5666)) then 
                stripes_0_4_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_4_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_0_4_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_4) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_4_we1 <= ap_const_logic_1;
        else 
            stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                stripes_0_5_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                stripes_0_5_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_0_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_0_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_5_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, stripes_0_5_addr_reg_6178, stripes_0_5_addr_1_reg_6429, ap_CS_fsm_pp0_stage2, stripes_0_5_addr_2_reg_6662, ap_CS_fsm_pp0_stage3, stripes_0_5_addr_3_reg_6770, ap_CS_fsm_pp0_stage4, stripes_0_5_addr_4_reg_6872, ap_CS_fsm_pp0_stage5, stripes_0_5_addr_5_reg_6973, ap_CS_fsm_pp0_stage6, stripes_0_5_addr_6_reg_7055, ap_CS_fsm_pp0_stage7, stripes_0_5_addr_7_reg_7140, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, zext_ln122_fu_2215_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage16, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
            stripes_0_5_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_7_reg_7140;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_6_reg_7055;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_5_reg_6973;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_4_reg_6872;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_3_reg_6770;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_2_reg_6662;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_1_reg_6429;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            stripes_0_5_address1 <= stripes_0_5_addr_reg_6178;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_0_5_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
        else 
            stripes_0_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_0_5_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                stripes_0_5_d1 <= p_Result_1_7_reg_6623;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                stripes_0_5_d1 <= p_Result_7_reg_6381;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                stripes_0_5_d1 <= p_Result_1_6_reg_6604;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                stripes_0_5_d1 <= p_Result_6_reg_6359;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
                stripes_0_5_d1 <= p_Result_1_5_reg_6585;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_0_5_d1 <= p_Result_5_reg_6337;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_0_5_d1 <= p_Result_1_4_reg_6566;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_0_5_d1 <= p_Result_4_reg_6315;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_0_5_d1 <= p_Result_1_3_reg_6547;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_0_5_d1 <= p_Result_3_reg_6293;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_0_5_d1 <= p_Result_1_2_reg_6513;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_0_5_d1 <= p_Result_2_reg_6271;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_0_5_d1 <= p_Result_1_1_reg_6484;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_0_5_d1 <= p_Result_s_reg_6239;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_0_5_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_0_5_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_0_5_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_0_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_0_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_4_reg_6543 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_reg_6150 = ap_const_lv2_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_0)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_1)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_2)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_3)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_0_5_we1 <= ap_const_logic_1;
        else 
            stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, zext_ln166_reg_7199, zext_ln166_5_fu_2930_p1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage8, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_0_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_0_address0 <= zext_ln166_5_fu_2930_p1(10 - 1 downto 0);
            else 
                stripes_1_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln166_9_fu_2943_p1, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, ap_block_pp0_stage2, zext_ln122_3_fu_2611_p1, ap_block_pp0_stage3, zext_ln122_4_fu_2683_p1, ap_block_pp0_stage4, zext_ln122_5_fu_2778_p1, ap_block_pp0_stage5, zext_ln122_6_fu_2810_p1, ap_block_pp0_stage6, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage7, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_0_address1 <= zext_ln166_9_fu_2943_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_1_0_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_1_0_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_1_0_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_1_0_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_1_0_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_1_0_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_1_0_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_0_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_1_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_0_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_2193_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_1_0_d1 <= p_Result_7_reg_6381;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_1_0_d1 <= p_Result_6_reg_6359;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_1_0_d1 <= p_Result_5_reg_6337;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_1_0_d1 <= p_Result_4_reg_6315;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_1_0_d1 <= p_Result_3_reg_6293;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_1_0_d1 <= p_Result_2_reg_6271;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_1_0_d1 <= p_Result_s_reg_6239;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_0_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_1_0_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_0) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_0_we1 <= ap_const_logic_1;
        else 
            stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_1_1_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_1_address0 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            else 
                stripes_1_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_1_1_addr_reg_6183, stripes_1_1_addr_1_reg_6434, stripes_1_1_addr_2_reg_6667, stripes_1_1_addr_3_reg_6775, stripes_1_1_addr_4_reg_6877, stripes_1_1_addr_5_reg_6978, stripes_1_1_addr_6_reg_7060, stripes_1_1_addr_7_reg_7145, ap_CS_fsm_pp0_stage8, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5723, ap_condition_5727, ap_condition_5731, ap_condition_5735, ap_condition_5739, ap_condition_5743, ap_condition_5747, ap_condition_5751, ap_condition_5755, ap_condition_5759, ap_condition_5763, ap_condition_5767, ap_condition_5771, ap_condition_5775)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_1_address1 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_1_address1 <= stripes_1_1_addr_7_reg_7145;
            elsif ((ap_const_boolean_1 = ap_condition_5775)) then 
                stripes_1_1_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5771)) then 
                stripes_1_1_address1 <= stripes_1_1_addr_6_reg_7060;
            elsif ((ap_const_boolean_1 = ap_condition_5767)) then 
                stripes_1_1_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5763)) then 
                stripes_1_1_address1 <= stripes_1_1_addr_5_reg_6978;
            elsif ((ap_const_boolean_1 = ap_condition_5759)) then 
                stripes_1_1_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5755)) then 
                stripes_1_1_address1 <= stripes_1_1_addr_4_reg_6877;
            elsif ((ap_const_boolean_1 = ap_condition_5751)) then 
                stripes_1_1_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5747)) then 
                stripes_1_1_address1 <= stripes_1_1_addr_3_reg_6775;
            elsif ((ap_const_boolean_1 = ap_condition_5743)) then 
                stripes_1_1_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5739)) then 
                stripes_1_1_address1 <= stripes_1_1_addr_2_reg_6667;
            elsif ((ap_const_boolean_1 = ap_condition_5735)) then 
                stripes_1_1_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5731)) then 
                stripes_1_1_address1 <= stripes_1_1_addr_1_reg_6434;
            elsif ((ap_const_boolean_1 = ap_condition_5727)) then 
                stripes_1_1_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5723)) then 
                stripes_1_1_address1 <= stripes_1_1_addr_reg_6183;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_1_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_1_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_1_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5723, ap_condition_5727, ap_condition_5731, ap_condition_5735, ap_condition_5739, ap_condition_5743, ap_condition_5747, ap_condition_5751, ap_condition_5755, ap_condition_5759, ap_condition_5763, ap_condition_5767, ap_condition_5771, ap_condition_5775)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_1_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5775)) then 
                stripes_1_1_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5771)) then 
                stripes_1_1_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5767)) then 
                stripes_1_1_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5763)) then 
                stripes_1_1_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5759)) then 
                stripes_1_1_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5755)) then 
                stripes_1_1_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5751)) then 
                stripes_1_1_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5747)) then 
                stripes_1_1_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5743)) then 
                stripes_1_1_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5739)) then 
                stripes_1_1_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5735)) then 
                stripes_1_1_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5731)) then 
                stripes_1_1_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5727)) then 
                stripes_1_1_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5723)) then 
                stripes_1_1_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_1_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_1_1_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_1) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_1_we1 <= ap_const_logic_1;
        else 
            stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_1_2_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_2_address0 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            else 
                stripes_1_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_1_2_addr_reg_6188, stripes_1_2_addr_1_reg_6439, stripes_1_2_addr_2_reg_6672, stripes_1_2_addr_3_reg_6780, stripes_1_2_addr_4_reg_6882, stripes_1_2_addr_5_reg_6983, stripes_1_2_addr_6_reg_7065, stripes_1_2_addr_7_reg_7150, ap_CS_fsm_pp0_stage8, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5778, ap_condition_5781, ap_condition_5784, ap_condition_5787, ap_condition_5790, ap_condition_5793, ap_condition_5796, ap_condition_5799, ap_condition_5802, ap_condition_5805, ap_condition_5808, ap_condition_5811, ap_condition_5814, ap_condition_5817)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_2_address1 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_2_address1 <= stripes_1_2_addr_7_reg_7150;
            elsif ((ap_const_boolean_1 = ap_condition_5817)) then 
                stripes_1_2_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5814)) then 
                stripes_1_2_address1 <= stripes_1_2_addr_6_reg_7065;
            elsif ((ap_const_boolean_1 = ap_condition_5811)) then 
                stripes_1_2_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5808)) then 
                stripes_1_2_address1 <= stripes_1_2_addr_5_reg_6983;
            elsif ((ap_const_boolean_1 = ap_condition_5805)) then 
                stripes_1_2_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5802)) then 
                stripes_1_2_address1 <= stripes_1_2_addr_4_reg_6882;
            elsif ((ap_const_boolean_1 = ap_condition_5799)) then 
                stripes_1_2_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5796)) then 
                stripes_1_2_address1 <= stripes_1_2_addr_3_reg_6780;
            elsif ((ap_const_boolean_1 = ap_condition_5793)) then 
                stripes_1_2_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5790)) then 
                stripes_1_2_address1 <= stripes_1_2_addr_2_reg_6672;
            elsif ((ap_const_boolean_1 = ap_condition_5787)) then 
                stripes_1_2_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5784)) then 
                stripes_1_2_address1 <= stripes_1_2_addr_1_reg_6439;
            elsif ((ap_const_boolean_1 = ap_condition_5781)) then 
                stripes_1_2_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5778)) then 
                stripes_1_2_address1 <= stripes_1_2_addr_reg_6188;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_2_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_1_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_2_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5778, ap_condition_5781, ap_condition_5784, ap_condition_5787, ap_condition_5790, ap_condition_5793, ap_condition_5796, ap_condition_5799, ap_condition_5802, ap_condition_5805, ap_condition_5808, ap_condition_5811, ap_condition_5814, ap_condition_5817)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_2_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5817)) then 
                stripes_1_2_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5814)) then 
                stripes_1_2_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5811)) then 
                stripes_1_2_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5808)) then 
                stripes_1_2_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5805)) then 
                stripes_1_2_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5802)) then 
                stripes_1_2_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5799)) then 
                stripes_1_2_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5796)) then 
                stripes_1_2_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5793)) then 
                stripes_1_2_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5790)) then 
                stripes_1_2_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5787)) then 
                stripes_1_2_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5784)) then 
                stripes_1_2_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5781)) then 
                stripes_1_2_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5778)) then 
                stripes_1_2_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_2_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_1_2_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_2) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_2_we1 <= ap_const_logic_1;
        else 
            stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_1_3_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_3_address0 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            else 
                stripes_1_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_1_3_addr_reg_6193, stripes_1_3_addr_1_reg_6444, stripes_1_3_addr_2_reg_6677, stripes_1_3_addr_3_reg_6785, stripes_1_3_addr_4_reg_6887, stripes_1_3_addr_5_reg_6988, stripes_1_3_addr_6_reg_7070, stripes_1_3_addr_7_reg_7155, ap_CS_fsm_pp0_stage8, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5820, ap_condition_5823, ap_condition_5826, ap_condition_5829, ap_condition_5832, ap_condition_5835, ap_condition_5838, ap_condition_5841, ap_condition_5844, ap_condition_5847, ap_condition_5850, ap_condition_5853, ap_condition_5856, ap_condition_5859)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_3_address1 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_3_address1 <= stripes_1_3_addr_7_reg_7155;
            elsif ((ap_const_boolean_1 = ap_condition_5859)) then 
                stripes_1_3_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5856)) then 
                stripes_1_3_address1 <= stripes_1_3_addr_6_reg_7070;
            elsif ((ap_const_boolean_1 = ap_condition_5853)) then 
                stripes_1_3_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5850)) then 
                stripes_1_3_address1 <= stripes_1_3_addr_5_reg_6988;
            elsif ((ap_const_boolean_1 = ap_condition_5847)) then 
                stripes_1_3_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5844)) then 
                stripes_1_3_address1 <= stripes_1_3_addr_4_reg_6887;
            elsif ((ap_const_boolean_1 = ap_condition_5841)) then 
                stripes_1_3_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5838)) then 
                stripes_1_3_address1 <= stripes_1_3_addr_3_reg_6785;
            elsif ((ap_const_boolean_1 = ap_condition_5835)) then 
                stripes_1_3_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5832)) then 
                stripes_1_3_address1 <= stripes_1_3_addr_2_reg_6677;
            elsif ((ap_const_boolean_1 = ap_condition_5829)) then 
                stripes_1_3_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5826)) then 
                stripes_1_3_address1 <= stripes_1_3_addr_1_reg_6444;
            elsif ((ap_const_boolean_1 = ap_condition_5823)) then 
                stripes_1_3_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5820)) then 
                stripes_1_3_address1 <= stripes_1_3_addr_reg_6193;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_3_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_1_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5820, ap_condition_5823, ap_condition_5826, ap_condition_5829, ap_condition_5832, ap_condition_5835, ap_condition_5838, ap_condition_5841, ap_condition_5844, ap_condition_5847, ap_condition_5850, ap_condition_5853, ap_condition_5856, ap_condition_5859)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_3_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5859)) then 
                stripes_1_3_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5856)) then 
                stripes_1_3_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5853)) then 
                stripes_1_3_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5850)) then 
                stripes_1_3_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5847)) then 
                stripes_1_3_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5844)) then 
                stripes_1_3_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5841)) then 
                stripes_1_3_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5838)) then 
                stripes_1_3_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5835)) then 
                stripes_1_3_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5832)) then 
                stripes_1_3_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5829)) then 
                stripes_1_3_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5826)) then 
                stripes_1_3_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5823)) then 
                stripes_1_3_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5820)) then 
                stripes_1_3_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_3_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_1_3_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_3) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_3_we1 <= ap_const_logic_1;
        else 
            stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_1_4_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_4_address0 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            else 
                stripes_1_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_4_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_1_4_addr_reg_6198, stripes_1_4_addr_1_reg_6449, stripes_1_4_addr_2_reg_6682, stripes_1_4_addr_3_reg_6790, stripes_1_4_addr_4_reg_6892, stripes_1_4_addr_5_reg_6993, stripes_1_4_addr_6_reg_7075, stripes_1_4_addr_7_reg_7160, ap_CS_fsm_pp0_stage8, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5862, ap_condition_5865, ap_condition_5868, ap_condition_5871, ap_condition_5874, ap_condition_5877, ap_condition_5880, ap_condition_5883, ap_condition_5886, ap_condition_5889, ap_condition_5892, ap_condition_5895, ap_condition_5898, ap_condition_5901)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_4_address1 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_4_address1 <= stripes_1_4_addr_7_reg_7160;
            elsif ((ap_const_boolean_1 = ap_condition_5901)) then 
                stripes_1_4_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5898)) then 
                stripes_1_4_address1 <= stripes_1_4_addr_6_reg_7075;
            elsif ((ap_const_boolean_1 = ap_condition_5895)) then 
                stripes_1_4_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5892)) then 
                stripes_1_4_address1 <= stripes_1_4_addr_5_reg_6993;
            elsif ((ap_const_boolean_1 = ap_condition_5889)) then 
                stripes_1_4_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5886)) then 
                stripes_1_4_address1 <= stripes_1_4_addr_4_reg_6892;
            elsif ((ap_const_boolean_1 = ap_condition_5883)) then 
                stripes_1_4_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5880)) then 
                stripes_1_4_address1 <= stripes_1_4_addr_3_reg_6790;
            elsif ((ap_const_boolean_1 = ap_condition_5877)) then 
                stripes_1_4_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5874)) then 
                stripes_1_4_address1 <= stripes_1_4_addr_2_reg_6682;
            elsif ((ap_const_boolean_1 = ap_condition_5871)) then 
                stripes_1_4_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5868)) then 
                stripes_1_4_address1 <= stripes_1_4_addr_1_reg_6449;
            elsif ((ap_const_boolean_1 = ap_condition_5865)) then 
                stripes_1_4_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5862)) then 
                stripes_1_4_address1 <= stripes_1_4_addr_reg_6198;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_4_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_1_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_4_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5862, ap_condition_5865, ap_condition_5868, ap_condition_5871, ap_condition_5874, ap_condition_5877, ap_condition_5880, ap_condition_5883, ap_condition_5886, ap_condition_5889, ap_condition_5892, ap_condition_5895, ap_condition_5898, ap_condition_5901)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_4_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5901)) then 
                stripes_1_4_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5898)) then 
                stripes_1_4_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5895)) then 
                stripes_1_4_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5892)) then 
                stripes_1_4_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5889)) then 
                stripes_1_4_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5886)) then 
                stripes_1_4_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5883)) then 
                stripes_1_4_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5880)) then 
                stripes_1_4_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5877)) then 
                stripes_1_4_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5874)) then 
                stripes_1_4_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5871)) then 
                stripes_1_4_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5868)) then 
                stripes_1_4_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5865)) then 
                stripes_1_4_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5862)) then 
                stripes_1_4_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_4_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_1_4_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_4) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_4_we1 <= ap_const_logic_1;
        else 
            stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln166_reg_7199, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                stripes_1_5_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                stripes_1_5_address0 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            else 
                stripes_1_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_1_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_5_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, stripes_1_5_addr_reg_6203, stripes_1_5_addr_1_reg_6454, ap_CS_fsm_pp0_stage2, stripes_1_5_addr_2_reg_6687, ap_CS_fsm_pp0_stage3, stripes_1_5_addr_3_reg_6795, ap_CS_fsm_pp0_stage4, stripes_1_5_addr_4_reg_6897, ap_CS_fsm_pp0_stage5, stripes_1_5_addr_5_reg_6998, ap_CS_fsm_pp0_stage6, stripes_1_5_addr_6_reg_7080, ap_CS_fsm_pp0_stage7, stripes_1_5_addr_7_reg_7165, ap_CS_fsm_pp0_stage8, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, zext_ln122_fu_2215_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage16, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
            stripes_1_5_address1 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_7_reg_7165;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_6_reg_7080;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_5_reg_6998;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_4_reg_6897;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_3_reg_6795;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_2_reg_6687;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_1_reg_6454;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            stripes_1_5_address1 <= stripes_1_5_addr_reg_6203;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_1_5_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
        else 
            stripes_1_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_1_5_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                stripes_1_5_d1 <= p_Result_1_7_reg_6623;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                stripes_1_5_d1 <= p_Result_7_reg_6381;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                stripes_1_5_d1 <= p_Result_1_6_reg_6604;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                stripes_1_5_d1 <= p_Result_6_reg_6359;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
                stripes_1_5_d1 <= p_Result_1_5_reg_6585;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_1_5_d1 <= p_Result_5_reg_6337;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_1_5_d1 <= p_Result_1_4_reg_6566;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_1_5_d1 <= p_Result_4_reg_6315;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_1_5_d1 <= p_Result_1_3_reg_6547;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_1_5_d1 <= p_Result_3_reg_6293;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_1_5_d1 <= p_Result_1_2_reg_6513;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_1_5_d1 <= p_Result_2_reg_6271;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_1_5_d1 <= p_Result_1_1_reg_6484;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_1_5_d1 <= p_Result_s_reg_6239;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_1_5_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_1_5_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_1_5_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_1_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_1_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_5_reg_6729 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_4_reg_6543 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_3_reg_6509 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_2_reg_6261 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_8_reg_6939 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_7_reg_6842 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_6_reg_6832 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or (not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_reg_6150 = ap_const_lv2_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_0)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_1)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_2)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_3)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_fu_2241_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_1_5_we1 <= ap_const_logic_1;
        else 
            stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, zext_ln166_fu_2918_p1, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage8, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_0_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_0_address0 <= zext_ln166_fu_2918_p1(10 - 1 downto 0);
            else 
                stripes_2_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln166_5_fu_2930_p1, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, ap_block_pp0_stage2, zext_ln122_3_fu_2611_p1, ap_block_pp0_stage3, zext_ln122_4_fu_2683_p1, ap_block_pp0_stage4, zext_ln122_5_fu_2778_p1, ap_block_pp0_stage5, zext_ln122_6_fu_2810_p1, ap_block_pp0_stage6, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage7, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_0_address1 <= zext_ln166_5_fu_2930_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_2_0_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_2_0_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_2_0_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_2_0_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_2_0_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_2_0_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_2_0_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_0_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_2_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_0_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_2193_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_2_0_d1 <= p_Result_7_reg_6381;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_2_0_d1 <= p_Result_6_reg_6359;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_2_0_d1 <= p_Result_5_reg_6337;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_2_0_d1 <= p_Result_4_reg_6315;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_2_0_d1 <= p_Result_3_reg_6293;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_2_0_d1 <= p_Result_2_reg_6271;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_2_0_d1 <= p_Result_s_reg_6239;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_0_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_2_0_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if (((not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_fu_2241_p1 = ap_const_lv2_0)) and not((trunc_ln122_fu_2241_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_0_we1 <= ap_const_logic_1;
        else 
            stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_2_1_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_1_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_2_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_2_1_addr_reg_6208, stripes_2_1_addr_1_reg_6459, stripes_2_1_addr_2_reg_6692, stripes_2_1_addr_3_reg_6800, stripes_2_1_addr_4_reg_6902, stripes_2_1_addr_5_reg_7003, stripes_2_1_addr_6_reg_7085, stripes_2_1_addr_7_reg_7170, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5905, ap_condition_5909, ap_condition_5913, ap_condition_5917, ap_condition_5921, ap_condition_5925, ap_condition_5929, ap_condition_5933, ap_condition_5937, ap_condition_5941, ap_condition_5945, ap_condition_5949, ap_condition_5953, ap_condition_5957)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_1_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_1_address1 <= stripes_2_1_addr_7_reg_7170;
            elsif ((ap_const_boolean_1 = ap_condition_5957)) then 
                stripes_2_1_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5953)) then 
                stripes_2_1_address1 <= stripes_2_1_addr_6_reg_7085;
            elsif ((ap_const_boolean_1 = ap_condition_5949)) then 
                stripes_2_1_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5945)) then 
                stripes_2_1_address1 <= stripes_2_1_addr_5_reg_7003;
            elsif ((ap_const_boolean_1 = ap_condition_5941)) then 
                stripes_2_1_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5937)) then 
                stripes_2_1_address1 <= stripes_2_1_addr_4_reg_6902;
            elsif ((ap_const_boolean_1 = ap_condition_5933)) then 
                stripes_2_1_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5929)) then 
                stripes_2_1_address1 <= stripes_2_1_addr_3_reg_6800;
            elsif ((ap_const_boolean_1 = ap_condition_5925)) then 
                stripes_2_1_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5921)) then 
                stripes_2_1_address1 <= stripes_2_1_addr_2_reg_6692;
            elsif ((ap_const_boolean_1 = ap_condition_5917)) then 
                stripes_2_1_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5913)) then 
                stripes_2_1_address1 <= stripes_2_1_addr_1_reg_6459;
            elsif ((ap_const_boolean_1 = ap_condition_5909)) then 
                stripes_2_1_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5905)) then 
                stripes_2_1_address1 <= stripes_2_1_addr_reg_6208;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_1_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_2_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_1_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5905, ap_condition_5909, ap_condition_5913, ap_condition_5917, ap_condition_5921, ap_condition_5925, ap_condition_5929, ap_condition_5933, ap_condition_5937, ap_condition_5941, ap_condition_5945, ap_condition_5949, ap_condition_5953, ap_condition_5957)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_1_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_5957)) then 
                stripes_2_1_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_5953)) then 
                stripes_2_1_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_5949)) then 
                stripes_2_1_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_5945)) then 
                stripes_2_1_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5941)) then 
                stripes_2_1_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5937)) then 
                stripes_2_1_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5933)) then 
                stripes_2_1_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5929)) then 
                stripes_2_1_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5925)) then 
                stripes_2_1_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5921)) then 
                stripes_2_1_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5917)) then 
                stripes_2_1_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5913)) then 
                stripes_2_1_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5909)) then 
                stripes_2_1_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5905)) then 
                stripes_2_1_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_1_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_2_1_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_0) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_fu_2241_p1 = ap_const_lv2_0)) and not((trunc_ln122_fu_2241_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_1_we1 <= ap_const_logic_1;
        else 
            stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_2_2_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_2_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_2_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_2_2_addr_reg_6213, stripes_2_2_addr_1_reg_6464, stripes_2_2_addr_2_reg_6697, stripes_2_2_addr_3_reg_6805, stripes_2_2_addr_4_reg_6907, stripes_2_2_addr_5_reg_7008, stripes_2_2_addr_6_reg_7090, stripes_2_2_addr_7_reg_7175, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_5961, ap_condition_5965, ap_condition_5969, ap_condition_5973, ap_condition_5977, ap_condition_5981, ap_condition_5985, ap_condition_5989, ap_condition_5993, ap_condition_5997, ap_condition_6001, ap_condition_6005, ap_condition_6009, ap_condition_6013)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_2_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_2_address1 <= stripes_2_2_addr_7_reg_7175;
            elsif ((ap_const_boolean_1 = ap_condition_6013)) then 
                stripes_2_2_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6009)) then 
                stripes_2_2_address1 <= stripes_2_2_addr_6_reg_7090;
            elsif ((ap_const_boolean_1 = ap_condition_6005)) then 
                stripes_2_2_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6001)) then 
                stripes_2_2_address1 <= stripes_2_2_addr_5_reg_7008;
            elsif ((ap_const_boolean_1 = ap_condition_5997)) then 
                stripes_2_2_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5993)) then 
                stripes_2_2_address1 <= stripes_2_2_addr_4_reg_6907;
            elsif ((ap_const_boolean_1 = ap_condition_5989)) then 
                stripes_2_2_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5985)) then 
                stripes_2_2_address1 <= stripes_2_2_addr_3_reg_6805;
            elsif ((ap_const_boolean_1 = ap_condition_5981)) then 
                stripes_2_2_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5977)) then 
                stripes_2_2_address1 <= stripes_2_2_addr_2_reg_6697;
            elsif ((ap_const_boolean_1 = ap_condition_5973)) then 
                stripes_2_2_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5969)) then 
                stripes_2_2_address1 <= stripes_2_2_addr_1_reg_6464;
            elsif ((ap_const_boolean_1 = ap_condition_5965)) then 
                stripes_2_2_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_5961)) then 
                stripes_2_2_address1 <= stripes_2_2_addr_reg_6213;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_2_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_2_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_2_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_5961, ap_condition_5965, ap_condition_5969, ap_condition_5973, ap_condition_5977, ap_condition_5981, ap_condition_5985, ap_condition_5989, ap_condition_5993, ap_condition_5997, ap_condition_6001, ap_condition_6005, ap_condition_6009, ap_condition_6013)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_2_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_6013)) then 
                stripes_2_2_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_6009)) then 
                stripes_2_2_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_6005)) then 
                stripes_2_2_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_6001)) then 
                stripes_2_2_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_5997)) then 
                stripes_2_2_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_5993)) then 
                stripes_2_2_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_5989)) then 
                stripes_2_2_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_5985)) then 
                stripes_2_2_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_5981)) then 
                stripes_2_2_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_5977)) then 
                stripes_2_2_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_5973)) then 
                stripes_2_2_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_5969)) then 
                stripes_2_2_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_5965)) then 
                stripes_2_2_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_5961)) then 
                stripes_2_2_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_2_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_2_2_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_1) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_fu_2241_p1 = ap_const_lv2_0)) and not((trunc_ln122_fu_2241_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_2_we1 <= ap_const_logic_1;
        else 
            stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_2_3_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_3_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_2_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_2_3_addr_reg_6218, stripes_2_3_addr_1_reg_6469, stripes_2_3_addr_2_reg_6702, stripes_2_3_addr_3_reg_6810, stripes_2_3_addr_4_reg_6912, stripes_2_3_addr_5_reg_7013, stripes_2_3_addr_6_reg_7095, stripes_2_3_addr_7_reg_7180, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_6017, ap_condition_6021, ap_condition_6025, ap_condition_6029, ap_condition_6033, ap_condition_6037, ap_condition_6041, ap_condition_6045, ap_condition_6049, ap_condition_6053, ap_condition_6057, ap_condition_6061, ap_condition_6065, ap_condition_6069)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_3_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_3_address1 <= stripes_2_3_addr_7_reg_7180;
            elsif ((ap_const_boolean_1 = ap_condition_6069)) then 
                stripes_2_3_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6065)) then 
                stripes_2_3_address1 <= stripes_2_3_addr_6_reg_7095;
            elsif ((ap_const_boolean_1 = ap_condition_6061)) then 
                stripes_2_3_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6057)) then 
                stripes_2_3_address1 <= stripes_2_3_addr_5_reg_7013;
            elsif ((ap_const_boolean_1 = ap_condition_6053)) then 
                stripes_2_3_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6049)) then 
                stripes_2_3_address1 <= stripes_2_3_addr_4_reg_6912;
            elsif ((ap_const_boolean_1 = ap_condition_6045)) then 
                stripes_2_3_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6041)) then 
                stripes_2_3_address1 <= stripes_2_3_addr_3_reg_6810;
            elsif ((ap_const_boolean_1 = ap_condition_6037)) then 
                stripes_2_3_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6033)) then 
                stripes_2_3_address1 <= stripes_2_3_addr_2_reg_6702;
            elsif ((ap_const_boolean_1 = ap_condition_6029)) then 
                stripes_2_3_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6025)) then 
                stripes_2_3_address1 <= stripes_2_3_addr_1_reg_6469;
            elsif ((ap_const_boolean_1 = ap_condition_6021)) then 
                stripes_2_3_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6017)) then 
                stripes_2_3_address1 <= stripes_2_3_addr_reg_6218;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_3_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_2_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_6017, ap_condition_6021, ap_condition_6025, ap_condition_6029, ap_condition_6033, ap_condition_6037, ap_condition_6041, ap_condition_6045, ap_condition_6049, ap_condition_6053, ap_condition_6057, ap_condition_6061, ap_condition_6065, ap_condition_6069)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_3_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_6069)) then 
                stripes_2_3_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_6065)) then 
                stripes_2_3_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_6061)) then 
                stripes_2_3_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_6057)) then 
                stripes_2_3_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_6053)) then 
                stripes_2_3_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_6049)) then 
                stripes_2_3_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_6045)) then 
                stripes_2_3_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_6041)) then 
                stripes_2_3_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_6037)) then 
                stripes_2_3_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_6033)) then 
                stripes_2_3_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_6029)) then 
                stripes_2_3_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_6025)) then 
                stripes_2_3_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_6021)) then 
                stripes_2_3_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_6017)) then 
                stripes_2_3_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_3_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_2_3_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_2) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_fu_2241_p1 = ap_const_lv2_0)) and not((trunc_ln122_fu_2241_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_3_we1 <= ap_const_logic_1;
        else 
            stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_2_4_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_4_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_2_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_4_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, stripes_2_4_addr_reg_6223, stripes_2_4_addr_1_reg_6474, stripes_2_4_addr_2_reg_6707, stripes_2_4_addr_3_reg_6815, stripes_2_4_addr_4_reg_6917, stripes_2_4_addr_5_reg_7018, stripes_2_4_addr_6_reg_7100, stripes_2_4_addr_7_reg_7185, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, zext_ln122_fu_2215_p1, zext_ln122_1_fu_2383_p1, zext_ln122_2_fu_2526_p1, zext_ln122_3_fu_2611_p1, zext_ln122_4_fu_2683_p1, zext_ln122_5_fu_2778_p1, zext_ln122_6_fu_2810_p1, zext_ln122_7_fu_2855_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_condition_6073, ap_condition_6077, ap_condition_6081, ap_condition_6085, ap_condition_6089, ap_condition_6093, ap_condition_6097, ap_condition_6101, ap_condition_6105, ap_condition_6109, ap_condition_6113, ap_condition_6117, ap_condition_6121, ap_condition_6125)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_4_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_4_address1 <= stripes_2_4_addr_7_reg_7185;
            elsif ((ap_const_boolean_1 = ap_condition_6125)) then 
                stripes_2_4_address1 <= zext_ln122_7_fu_2855_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6121)) then 
                stripes_2_4_address1 <= stripes_2_4_addr_6_reg_7100;
            elsif ((ap_const_boolean_1 = ap_condition_6117)) then 
                stripes_2_4_address1 <= zext_ln122_6_fu_2810_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6113)) then 
                stripes_2_4_address1 <= stripes_2_4_addr_5_reg_7018;
            elsif ((ap_const_boolean_1 = ap_condition_6109)) then 
                stripes_2_4_address1 <= zext_ln122_5_fu_2778_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6105)) then 
                stripes_2_4_address1 <= stripes_2_4_addr_4_reg_6917;
            elsif ((ap_const_boolean_1 = ap_condition_6101)) then 
                stripes_2_4_address1 <= zext_ln122_4_fu_2683_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6097)) then 
                stripes_2_4_address1 <= stripes_2_4_addr_3_reg_6815;
            elsif ((ap_const_boolean_1 = ap_condition_6093)) then 
                stripes_2_4_address1 <= zext_ln122_3_fu_2611_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6089)) then 
                stripes_2_4_address1 <= stripes_2_4_addr_2_reg_6707;
            elsif ((ap_const_boolean_1 = ap_condition_6085)) then 
                stripes_2_4_address1 <= zext_ln122_2_fu_2526_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6081)) then 
                stripes_2_4_address1 <= stripes_2_4_addr_1_reg_6474;
            elsif ((ap_const_boolean_1 = ap_condition_6077)) then 
                stripes_2_4_address1 <= zext_ln122_1_fu_2383_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_6073)) then 
                stripes_2_4_address1 <= stripes_2_4_addr_reg_6223;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_4_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
            else 
                stripes_2_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_reg_6150, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_4_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_condition_6073, ap_condition_6077, ap_condition_6081, ap_condition_6085, ap_condition_6089, ap_condition_6093, ap_condition_6097, ap_condition_6101, ap_condition_6105, ap_condition_6109, ap_condition_6113, ap_condition_6117, ap_condition_6121, ap_condition_6125)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_4_d1 <= p_Result_1_7_reg_6623;
            elsif ((ap_const_boolean_1 = ap_condition_6125)) then 
                stripes_2_4_d1 <= p_Result_7_reg_6381;
            elsif ((ap_const_boolean_1 = ap_condition_6121)) then 
                stripes_2_4_d1 <= p_Result_1_6_reg_6604;
            elsif ((ap_const_boolean_1 = ap_condition_6117)) then 
                stripes_2_4_d1 <= p_Result_6_reg_6359;
            elsif ((ap_const_boolean_1 = ap_condition_6113)) then 
                stripes_2_4_d1 <= p_Result_1_5_reg_6585;
            elsif ((ap_const_boolean_1 = ap_condition_6109)) then 
                stripes_2_4_d1 <= p_Result_5_reg_6337;
            elsif ((ap_const_boolean_1 = ap_condition_6105)) then 
                stripes_2_4_d1 <= p_Result_1_4_reg_6566;
            elsif ((ap_const_boolean_1 = ap_condition_6101)) then 
                stripes_2_4_d1 <= p_Result_4_reg_6315;
            elsif ((ap_const_boolean_1 = ap_condition_6097)) then 
                stripes_2_4_d1 <= p_Result_1_3_reg_6547;
            elsif ((ap_const_boolean_1 = ap_condition_6093)) then 
                stripes_2_4_d1 <= p_Result_3_reg_6293;
            elsif ((ap_const_boolean_1 = ap_condition_6089)) then 
                stripes_2_4_d1 <= p_Result_1_2_reg_6513;
            elsif ((ap_const_boolean_1 = ap_condition_6085)) then 
                stripes_2_4_d1 <= p_Result_2_reg_6271;
            elsif ((ap_const_boolean_1 = ap_condition_6081)) then 
                stripes_2_4_d1 <= p_Result_1_1_reg_6484;
            elsif ((ap_const_boolean_1 = ap_condition_6077)) then 
                stripes_2_4_d1 <= p_Result_s_reg_6239;
            elsif ((ap_const_boolean_1 = ap_condition_6073)) then 
                stripes_2_4_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_4_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_2_4_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_4) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln122_1_reg_6154 = ap_const_lv3_3) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_fu_2241_p1 = ap_const_lv2_0)) and not((trunc_ln122_fu_2241_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (trunc_ln122_1_fu_2245_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_4_we1 <= ap_const_logic_1;
        else 
            stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln166_reg_7199, zext_ln166_9_reg_7263, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                stripes_2_5_address0 <= zext_ln166_9_reg_7263(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                stripes_2_5_address0 <= zext_ln166_reg_7199(10 - 1 downto 0);
            else 
                stripes_2_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            stripes_2_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_5_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, stripes_2_5_addr_reg_6228, stripes_2_5_addr_1_reg_6479, ap_CS_fsm_pp0_stage2, stripes_2_5_addr_2_reg_6712, ap_CS_fsm_pp0_stage3, stripes_2_5_addr_3_reg_6820, ap_CS_fsm_pp0_stage4, stripes_2_5_addr_4_reg_6922, ap_CS_fsm_pp0_stage5, stripes_2_5_addr_5_reg_7023, ap_CS_fsm_pp0_stage6, stripes_2_5_addr_6_reg_7105, ap_CS_fsm_pp0_stage7, stripes_2_5_addr_7_reg_7190, ap_CS_fsm_pp0_stage8, zext_ln166_5_reg_7229, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage16, zext_ln122_fu_2215_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage16, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
            stripes_2_5_address1 <= zext_ln166_5_reg_7229(10 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_7_reg_7190;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12)))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_6_reg_7105;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_5_reg_7023;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8)))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_4_reg_6922;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_3_reg_6820;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_2_reg_6712;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_1_reg_6479;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            stripes_2_5_address1 <= stripes_2_5_addr_reg_6228;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stripes_2_5_address1 <= zext_ln122_fu_2215_p1(10 - 1 downto 0);
        else 
            stripes_2_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stripes_2_5_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, p_Result_s_reg_6239, p_Result_2_reg_6271, p_Result_3_reg_6293, p_Result_4_reg_6315, p_Result_5_reg_6337, p_Result_6_reg_6359, p_Result_7_reg_6381, p_Result_1_1_reg_6484, p_Result_1_2_reg_6513, p_Result_1_3_reg_6547, p_Result_1_4_reg_6566, p_Result_1_5_reg_6585, p_Result_1_6_reg_6604, p_Result_1_7_reg_6623, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, trunc_ln681_fu_2193_p1, trunc_ln681_1_fu_2353_p1, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                stripes_2_5_d1 <= p_Result_1_7_reg_6623;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                stripes_2_5_d1 <= p_Result_7_reg_6381;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                stripes_2_5_d1 <= p_Result_1_6_reg_6604;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                stripes_2_5_d1 <= p_Result_6_reg_6359;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
                stripes_2_5_d1 <= p_Result_1_5_reg_6585;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
                stripes_2_5_d1 <= p_Result_5_reg_6337;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
                stripes_2_5_d1 <= p_Result_1_4_reg_6566;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
                stripes_2_5_d1 <= p_Result_4_reg_6315;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
                stripes_2_5_d1 <= p_Result_1_3_reg_6547;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
                stripes_2_5_d1 <= p_Result_3_reg_6293;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                stripes_2_5_d1 <= p_Result_1_2_reg_6513;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                stripes_2_5_d1 <= p_Result_2_reg_6271;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                stripes_2_5_d1 <= p_Result_1_1_reg_6484;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                stripes_2_5_d1 <= p_Result_s_reg_6239;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                stripes_2_5_d1 <= trunc_ln681_1_fu_2353_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                stripes_2_5_d1 <= trunc_ln681_fu_2193_p1;
            else 
                stripes_2_5_d1 <= "XXXXXXXX";
            end if;
        else 
            stripes_2_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    stripes_2_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, icmp_ln114_fu_2143_p2, ap_CS_fsm_pp0_stage1, icmp_ln114_reg_6137, ap_block_pp0_stage0_11001, trunc_ln122_fu_2241_p1, trunc_ln122_reg_6150, trunc_ln122_1_fu_2245_p1, trunc_ln122_1_reg_6154, trunc_ln122_2_reg_6261, ap_block_pp0_stage1_11001, trunc_ln122_3_reg_6509, trunc_ln122_4_reg_6543, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln122_5_reg_6729, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln122_6_reg_6832, trunc_ln122_7_reg_6842, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln122_8_reg_6939, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_5_reg_6729 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_5_reg_6729 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_4_reg_6543 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_4_reg_6543 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_3_reg_6509 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_3_reg_6509 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_2_reg_6261 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_2_reg_6261 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or (not((trunc_ln122_8_reg_6939 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_8_reg_6939 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or (not((trunc_ln122_7_reg_6842 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_7_reg_6842 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_4)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or (not((trunc_ln122_6_reg_6832 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_6_reg_6832 = ap_const_lv2_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and (ap_const_logic_1 = ap_ce) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or (not((trunc_ln122_reg_6150 = ap_const_lv2_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_0)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_1)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_2)) and not((trunc_ln122_1_reg_6154 = ap_const_lv3_3)) and not((trunc_ln122_reg_6150 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln114_reg_6137 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((trunc_ln122_fu_2241_p1 = ap_const_lv2_0)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_0)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_1)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_2)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_3)) and not((trunc_ln122_1_fu_2245_p1 = ap_const_lv3_4)) and not((trunc_ln122_fu_2241_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln114_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stripes_2_5_we1 <= ap_const_logic_1;
        else 
            stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln166_10_fu_3761_p2 <= std_logic_vector(unsigned(zext_ln166_16_fu_3726_p1) - unsigned(zext_ln166_17_fu_3747_p1));
    sub_ln166_11_fu_3215_p2 <= std_logic_vector(unsigned(zext_ln166_21_fu_3211_p1) - unsigned(zext_ln166_20_fu_3199_p1));
    sub_ln166_12_fu_3774_p2 <= std_logic_vector(unsigned(zext_ln166_20_reg_7962) - unsigned(zext_ln166_19_fu_3771_p1));
    sub_ln166_13_fu_3794_p2 <= std_logic_vector(unsigned(zext_ln166_22_fu_3790_p1) - unsigned(zext_ln166_3_fu_3569_p1));
    sub_ln166_14_fu_3821_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_25_fu_3817_p1));
    sub_ln166_15_fu_3831_p2 <= std_logic_vector(signed(sext_ln166_13_fu_3827_p1) - signed(zext_ln166_24_fu_3807_p1));
    sub_ln166_16_fu_3837_p2 <= std_logic_vector(unsigned(zext_ln166_25_fu_3817_p1) - unsigned(zext_ln166_23_fu_3804_p1));
    sub_ln166_17_fu_3869_p2 <= std_logic_vector(unsigned(zext_ln166_27_fu_3865_p1) - unsigned(zext_ln166_26_fu_3854_p1));
    sub_ln166_18_fu_3919_p2 <= std_logic_vector(unsigned(zext_ln166_33_fu_3915_p1) - unsigned(zext_ln166_29_fu_3888_p1));
    sub_ln166_19_fu_3272_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln166_36_fu_3268_p1));
    sub_ln166_1_fu_3577_p2 <= std_logic_vector(signed(sext_ln166_fu_3558_p1) - signed(zext_ln166_4_fu_3573_p1));
    sub_ln166_20_fu_3938_p2 <= std_logic_vector(signed(sext_ln166_17_fu_3935_p1) - signed(zext_ln166_35_fu_3932_p1));
    sub_ln166_21_fu_3993_p2 <= std_logic_vector(unsigned(zext_ln166_40_fu_3989_p1) - unsigned(zext_ln166_38_reg_8013));
    sub_ln166_22_fu_4013_p2 <= std_logic_vector(signed(sext_ln166_15_fu_3881_p1) - signed(zext_ln166_39_fu_3985_p1));
    sub_ln166_23_fu_4043_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln166_46_fu_4039_p1));
    sub_ln166_24_fu_4053_p2 <= std_logic_vector(signed(sext_ln166_23_fu_4049_p1) - signed(zext_ln166_44_fu_4025_p1));
    sub_ln166_25_fu_4107_p2 <= std_logic_vector(unsigned(zext_ln166_49_fu_4103_p1) - unsigned(zext_ln166_45_fu_4035_p1));
    sub_ln166_26_fu_3328_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln166_51_fu_3324_p1));
    sub_ln166_27_fu_4135_p2 <= std_logic_vector(signed(sext_ln166_26_fu_4132_p1) - signed(zext_ln166_50_fu_4129_p1));
    sub_ln166_28_fu_4766_p2 <= std_logic_vector(unsigned(zext_ln166_59_fu_4762_p1) - unsigned(zext_ln166_58_fu_4751_p1));
    sub_ln166_29_fu_4772_p2 <= std_logic_vector(unsigned(zext_ln166_59_fu_4762_p1) - unsigned(zext_ln166_54_fu_4737_p1));
    sub_ln166_2_fu_3602_p2 <= std_logic_vector(unsigned(zext_ln166_7_fu_3598_p1) - unsigned(zext_ln166_1_fu_3538_p1));
    sub_ln166_30_fu_4191_p2 <= std_logic_vector(unsigned(add_ln166_7_fu_4090_p2) - unsigned(zext_ln166_60_reg_8054));
    sub_ln166_31_fu_4799_p2 <= std_logic_vector(unsigned(add_ln166_9_reg_8166) - unsigned(zext_ln166_62_fu_4795_p1));
    sub_ln166_32_fu_4207_p2 <= std_logic_vector(unsigned(add_ln166_4_fu_3951_p2) - unsigned(zext_ln166_64_fu_4203_p1));
    sub_ln166_33_fu_4257_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln166_69_fu_4253_p1));
    sub_ln166_34_fu_4267_p2 <= std_logic_vector(signed(sext_ln166_31_fu_4263_p1) - signed(zext_ln166_67_fu_4243_p1));
    sub_ln166_35_fu_3427_p2 <= std_logic_vector(unsigned(zext_ln166_70_fu_3423_p1) - unsigned(zext_ln166_68_fu_3411_p1));
    sub_ln166_36_fu_4277_p2 <= std_logic_vector(unsigned(zext_ln166_69_fu_4253_p1) - unsigned(zext_ln166_66_fu_4240_p1));
    sub_ln166_37_fu_4286_p2 <= std_logic_vector(unsigned(zext_ln166_72_reg_8100) - unsigned(zext_ln166_71_fu_4283_p1));
    sub_ln166_38_fu_3473_p2 <= std_logic_vector(unsigned(zext_ln166_74_fu_3469_p1) - unsigned(zext_ln166_72_fu_3457_p1));
    sub_ln166_39_fu_4829_p2 <= std_logic_vector(unsigned(zext_ln166_75_fu_4825_p1) - unsigned(zext_ln166_72_reg_8100));
    sub_ln166_3_fu_3623_p2 <= std_logic_vector(unsigned(zext_ln166_8_fu_3619_p1) - unsigned(zext_ln166_6_fu_3594_p1));
    sub_ln166_40_fu_4361_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_80_fu_4357_p1));
    sub_ln166_42_fu_4377_p2 <= std_logic_vector(unsigned(add_ln166_13_fu_4234_p2) - unsigned(zext_ln166_79_fu_4353_p1));
    sub_ln166_43_fu_4873_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_85_fu_4869_p1));
    sub_ln166_44_fu_4894_p2 <= std_logic_vector(signed(sext_ln166_42_fu_4879_p1) - signed(zext_ln166_86_fu_4890_p1));
    sub_ln166_45_fu_4963_p2 <= std_logic_vector(signed(sext_ln166_39_fu_4838_p1) - signed(zext_ln166_95_fu_4959_p1));
    sub_ln166_46_fu_4466_p2 <= std_logic_vector(unsigned(zext_ln166_100_fu_4462_p1) - unsigned(zext_ln166_99_fu_4452_p1));
    sub_ln166_47_fu_4493_p2 <= std_logic_vector(unsigned(add_ln166_23_fu_4416_p2) - unsigned(zext_ln166_101_fu_4489_p1));
    sub_ln166_48_fu_4522_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_104_fu_4518_p1));
    sub_ln166_4_fu_3658_p2 <= std_logic_vector(unsigned(zext_ln166_12_fu_3654_p1) - unsigned(zext_ln166_11_fu_3643_p1));
    sub_ln166_50_fu_5018_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln166_107_fu_5014_p1));
    sub_ln166_51_fu_5028_p2 <= std_logic_vector(signed(sext_ln166_51_fu_5024_p1) - signed(zext_ln166_103_fu_5000_p1));
    sub_ln166_52_fu_5049_p2 <= std_logic_vector(unsigned(zext_ln166_108_fu_5045_p1) - unsigned(zext_ln166_106_fu_5010_p1));
    sub_ln166_53_fu_5059_p2 <= std_logic_vector(signed(sext_ln166_50_reg_8231) - signed(zext_ln166_102_fu_4997_p1));
    sub_ln166_54_fu_5086_p2 <= std_logic_vector(unsigned(sub_ln166_45_fu_4963_p2) - unsigned(zext_ln166_111_fu_5082_p1));
    sub_ln166_55_fu_5103_p2 <= std_logic_vector(unsigned(zext_ln166_110_fu_5078_p1) - unsigned(zext_ln166_112_fu_5099_p1));
    sub_ln166_56_fu_5147_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_116_fu_5143_p1));
    sub_ln166_57_fu_5157_p2 <= std_logic_vector(signed(sext_ln166_57_fu_5153_p1) - signed(zext_ln166_115_reg_8250));
    sub_ln166_58_fu_5253_p2 <= std_logic_vector(unsigned(zext_ln166_126_fu_5249_p1) - unsigned(zext_ln166_125_fu_5238_p1));
    sub_ln166_59_fu_5291_p2 <= std_logic_vector(unsigned(zext_ln166_129_fu_5276_p1) - unsigned(zext_ln166_130_fu_5287_p1));
    sub_ln166_5_fu_3668_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_11_fu_3643_p1));
    sub_ln166_60_fu_5323_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln166_132_fu_5319_p1));
    sub_ln166_61_fu_5333_p2 <= std_logic_vector(signed(sext_ln166_65_fu_5329_p1) - signed(zext_ln166_128_fu_5266_p1));
    sub_ln166_62_fu_3902_p2 <= std_logic_vector(unsigned(zext_ln166_28_fu_3885_p1) - unsigned(zext_ln166_32_fu_3898_p1));
    sub_ln166_63_fu_3968_p2 <= std_logic_vector(unsigned(zext_ln166_34_fu_3929_p1) - unsigned(zext_ln166_37_fu_3964_p1));
    sub_ln166_64_fu_4181_p2 <= std_logic_vector(unsigned(zext_ln166_55_fu_4167_p1) - unsigned(zext_ln166_56_fu_4177_p1));
    sub_ln166_65_fu_4921_p2 <= std_logic_vector(unsigned(zext_ln166_89_fu_4907_p1) - unsigned(zext_ln166_90_fu_4917_p1));
    sub_ln166_66_fu_4991_p2 <= std_logic_vector(unsigned(zext_ln166_93_fu_4945_p1) - unsigned(zext_ln166_97_fu_4987_p1));
    sub_ln166_67_fu_5124_p2 <= std_logic_vector(unsigned(zext_ln166_109_fu_5068_p1) - unsigned(zext_ln166_113_fu_5120_p1));
    sub_ln166_68_fu_5180_p2 <= std_logic_vector(unsigned(zext_ln166_118_reg_8140) - unsigned(zext_ln166_119_fu_5176_p1));
    sub_ln166_69_fu_5217_p2 <= std_logic_vector(unsigned(zext_ln166_122_fu_5203_p1) - unsigned(zext_ln166_123_fu_5213_p1));
    sub_ln166_6_fu_3678_p2 <= std_logic_vector(signed(sext_ln166_5_fu_3674_p1) - signed(zext_ln166_10_fu_3633_p1));
    sub_ln166_70_fu_4632_p2 <= std_logic_vector(unsigned(zext_ln166_134_fu_4616_p1) - unsigned(zext_ln166_135_fu_4628_p1));
    sub_ln166_71_fu_5357_p2 <= std_logic_vector(unsigned(zext_ln166_133_fu_5343_p1) - unsigned(zext_ln166_136_fu_5353_p1));
    sub_ln166_7_fu_3706_p2 <= std_logic_vector(unsigned(zext_ln166_13_fu_3691_p1) - unsigned(zext_ln166_14_fu_3702_p1));
    sub_ln166_8_fu_3730_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_16_fu_3726_p1));
    sub_ln166_9_fu_3755_p2 <= std_logic_vector(signed(sext_ln166_7_fu_3736_p1) - signed(zext_ln166_18_fu_3751_p1));
    sub_ln166_fu_3552_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln166_2_fu_3548_p1));
    tmp_26_fu_2882_p4 <= global_iteration_loa_reg_6121(31 downto 11);
    tmp_27_fu_3891_p3 <= (tmp_5_reg_7981 & ap_const_lv4_0);
    tmp_28_fu_3957_p3 <= (tmp_6_reg_7995 & ap_const_lv4_0);
    tmp_29_fu_2975_p3 <= global_iteration_loa_reg_6121(1 downto 1);
    tmp_30_fu_4910_p3 <= (tmp_16_reg_8196 & ap_const_lv2_0);
    tmp_31_fu_4980_p3 <= (tmp_17_reg_8204 & ap_const_lv4_0);
    tmp_32_fu_5113_p3 <= (tmp_20_reg_8236 & ap_const_lv2_0);
    tmp_33_fu_5169_p3 <= (tmp_22_reg_8133 & ap_const_lv4_0);
    tmp_34_fu_5206_p3 <= (tmp_23_reg_8260 & ap_const_lv3_0);
    tmp_35_fu_4620_p3 <= (tmp_25_fu_4604_p8 & ap_const_lv4_0);
    tmp_36_fu_5346_p3 <= (tmp_25_reg_8279 & ap_const_lv3_0);
    tmp_last_V_fu_5899_p2 <= "1" when (global_iteration_loa_reg_6121 = ap_const_lv32_403FF) else "0";
    trunc_ln114_1_fu_2139_p1 <= ap_sig_allocacmp_global_iteration_loa(10 - 1 downto 0);
    trunc_ln114_fu_2135_p1 <= ap_sig_allocacmp_global_iteration_loa(2 - 1 downto 0);
    trunc_ln122_1_fu_2245_p1 <= write_row_offset(3 - 1 downto 0);
    trunc_ln122_2_fu_2279_p1 <= select_ln125_1_fu_2261_p3(2 - 1 downto 0);
    trunc_ln122_3_fu_2427_p1 <= select_ln125_3_fu_2420_p3(2 - 1 downto 0);
    trunc_ln122_4_fu_2461_p1 <= select_ln125_5_fu_2453_p3(2 - 1 downto 0);
    trunc_ln122_5_fu_2580_p1 <= select_ln125_7_fu_2572_p3(2 - 1 downto 0);
    trunc_ln122_6_fu_2649_p1 <= select_ln125_9_fu_2643_p3(2 - 1 downto 0);
    trunc_ln122_7_fu_2673_p1 <= select_ln125_11_fu_2665_p3(2 - 1 downto 0);
    trunc_ln122_8_fu_2727_p1 <= select_ln125_13_fu_2720_p3(2 - 1 downto 0);
    trunc_ln122_fu_2241_p1 <= channel_idx(2 - 1 downto 0);
    trunc_ln148_fu_2897_p1 <= global_iteration_loa_reg_6121(1 - 1 downto 0);
    trunc_ln155_fu_2990_p1 <= read_row_offset(3 - 1 downto 0);
    trunc_ln166_fu_3388_p1 <= mul_ln166_5_fu_3382_p2(12 - 1 downto 0);
    trunc_ln681_1_fu_2353_p1 <= in_1_TDATA(8 - 1 downto 0);
    trunc_ln681_fu_2193_p1 <= in_0_TDATA(8 - 1 downto 0);
    zext_ln122_1_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln125_fu_2377_p3),64));
    zext_ln122_2_fu_2526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln125_2_fu_2520_p3),64));
    zext_ln122_3_fu_2611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln125_4_reg_6717),64));
    zext_ln122_4_fu_2683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln125_6_reg_6825),64));
    zext_ln122_5_fu_2778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln125_8_reg_6927),64));
    zext_ln122_6_fu_2810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln125_10_reg_7028),64));
    zext_ln122_7_fu_2855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln125_12_reg_7110),64));
    zext_ln122_fu_2215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_col_offset),64));
    zext_ln148_fu_2904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln148_fu_2897_p1),16));
    zext_ln155_1_fu_2982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2975_p3),8));
    zext_ln155_2_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2975_p3),3));
    zext_ln155_3_fu_3080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_3072_p3),8));
    zext_ln155_4_fu_3084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_3072_p3),3));
    zext_ln155_fu_2914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_2908_p2),17));
    zext_ln166_100_fu_4462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_46_fu_4455_p3),11));
    zext_ln166_101_fu_4489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_47_fu_4482_p3),15));
    zext_ln166_102_fu_4997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_8223),13));
    zext_ln166_103_fu_5000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_8223),12));
    zext_ln166_104_fu_4518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_48_fu_4510_p3),12));
    zext_ln166_105_fu_4540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_49_fu_4532_p3),13));
    zext_ln166_106_fu_5010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_50_fu_5003_p3),13));
    zext_ln166_107_fu_5014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_50_fu_5003_p3),11));
    zext_ln166_108_fu_5045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_51_fu_5038_p3),13));
    zext_ln166_109_fu_5068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_reg_8236),11));
    zext_ln166_10_fu_3633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_7940),13));
    zext_ln166_110_fu_5078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_52_fu_5071_p3),13));
    zext_ln166_111_fu_5082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_52_fu_5071_p3),15));
    zext_ln166_112_fu_5099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_53_fu_5092_p3),13));
    zext_ln166_113_fu_5120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_5113_p3),11));
    zext_ln166_114_fu_5130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_8244),9));
    zext_ln166_115_fu_4572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_4561_p8),13));
    zext_ln166_116_fu_5143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_54_fu_5136_p3),12));
    zext_ln166_117_fu_5166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_8133),9));
    zext_ln166_118_fu_3534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_3522_p8),13));
    zext_ln166_119_fu_5176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_5169_p3),13));
    zext_ln166_11_fu_3643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_4_fu_3636_p3),12));
    zext_ln166_120_fu_5196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_55_fu_5189_p3),11));
    zext_ln166_122_fu_5203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_8260),12));
    zext_ln166_123_fu_5213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_5206_p3),12));
    zext_ln166_124_fu_5234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_56_fu_5227_p3),11));
    zext_ln166_125_fu_5238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_56_fu_5227_p3),13));
    zext_ln166_126_fu_5249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_57_fu_5242_p3),13));
    zext_ln166_127_fu_5263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_8269),9));
    zext_ln166_128_fu_5266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_8269),12));
    zext_ln166_129_fu_5276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_58_fu_5269_p3),13));
    zext_ln166_12_fu_3654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_5_fu_3647_p3),12));
    zext_ln166_130_fu_5287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_59_fu_5280_p3),13));
    zext_ln166_131_fu_5308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_60_fu_5301_p3),12));
    zext_ln166_132_fu_5319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_61_fu_5312_p3),11));
    zext_ln166_133_fu_5343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_8279),12));
    zext_ln166_134_fu_4616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_4604_p8),13));
    zext_ln166_135_fu_4628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_4620_p3),13));
    zext_ln166_136_fu_5353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_5346_p3),12));
    zext_ln166_13_fu_3691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_6_fu_3684_p3),13));
    zext_ln166_14_fu_3702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_7_fu_3695_p3),13));
    zext_ln166_15_fu_3716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_7949),9));
    zext_ln166_16_fu_3726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_8_fu_3719_p3),12));
    zext_ln166_17_fu_3747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_9_fu_3740_p3),12));
    zext_ln166_18_fu_3751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_9_fu_3740_p3),13));
    zext_ln166_19_fu_3771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_7956),12));
    zext_ln166_1_fu_3538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_7931),11));
    zext_ln166_20_fu_3199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_s_fu_3191_p3),12));
    zext_ln166_21_fu_3211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_10_fu_3203_p3),12));
    zext_ln166_22_fu_3790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_11_fu_3783_p3),11));
    zext_ln166_23_fu_3804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_7972),12));
    zext_ln166_24_fu_3807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_7972),13));
    zext_ln166_25_fu_3817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_12_fu_3810_p3),12));
    zext_ln166_26_fu_3854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_13_fu_3847_p3),13));
    zext_ln166_27_fu_3865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_14_fu_3858_p3),13));
    zext_ln166_28_fu_3885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_7981),13));
    zext_ln166_29_fu_3888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_7981),12));
    zext_ln166_2_fu_3548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_3541_p3),12));
    zext_ln166_30_fu_4726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_15_fu_4719_p3),13));
    zext_ln166_31_fu_4730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_15_fu_4719_p3),14));
    zext_ln166_32_fu_3898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_3891_p3),13));
    zext_ln166_33_fu_3915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_16_fu_3908_p3),12));
    zext_ln166_34_fu_3929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_7995),13));
    zext_ln166_35_fu_3932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_7995),12));
    zext_ln166_36_fu_3268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_17_fu_3260_p3),11));
    zext_ln166_37_fu_3964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_3957_p3),13));
    zext_ln166_38_fu_3289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_3278_p8),13));
    zext_ln166_39_fu_3985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_18_fu_3978_p3),14));
    zext_ln166_3_fu_3569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_1_fu_3562_p3),11));
    zext_ln166_40_fu_3989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_18_fu_3978_p3),13));
    zext_ln166_41_fu_4009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_19_fu_4002_p3),13));
    zext_ln166_42_fu_4019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_8018),9));
    zext_ln166_43_fu_4022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_8018),11));
    zext_ln166_44_fu_4025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_8018),12));
    zext_ln166_45_fu_4035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_20_fu_4028_p3),13));
    zext_ln166_46_fu_4039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_20_fu_4028_p3),11));
    zext_ln166_47_fu_4070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_21_fu_4063_p3),12));
    zext_ln166_48_fu_4086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln166_6_fu_4080_p2),13));
    zext_ln166_49_fu_4103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_22_fu_4096_p3),13));
    zext_ln166_4_fu_3573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_1_fu_3562_p3),13));
    zext_ln166_50_fu_4129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_8028),12));
    zext_ln166_51_fu_3324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_23_fu_3316_p3),11));
    zext_ln166_52_fu_4152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_24_fu_4145_p3),13));
    zext_ln166_53_fu_4163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_25_fu_4156_p3),13));
    zext_ln166_54_fu_4737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_8040),13));
    zext_ln166_55_fu_4167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_8040),12));
    zext_ln166_56_fu_4177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_26_fu_4170_p3),12));
    zext_ln166_57_fu_4747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_27_fu_4740_p3),15));
    zext_ln166_58_fu_4751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_27_fu_4740_p3),13));
    zext_ln166_59_fu_4762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_28_fu_4755_p3),13));
    zext_ln166_5_fu_2930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln166_fu_2924_p2),64));
    zext_ln166_60_fu_3357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_3346_p8),13));
    zext_ln166_61_fu_4782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln166_4_reg_8059),14));
    zext_ln166_62_fu_4795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_29_fu_4788_p3),14));
    zext_ln166_64_fu_4203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_30_fu_4196_p3),14));
    zext_ln166_65_fu_4230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln166_12_fu_4224_p2),14));
    zext_ln166_66_fu_4240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_8081),11));
    zext_ln166_67_fu_4243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_8081),12));
    zext_ln166_68_fu_3411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_31_fu_3403_p3),12));
    zext_ln166_69_fu_4253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_32_fu_4246_p3),11));
    zext_ln166_6_fu_3594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_2_fu_3587_p3),13));
    zext_ln166_70_fu_3423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_33_fu_3415_p3),12));
    zext_ln166_71_fu_4283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_8093),13));
    zext_ln166_72_fu_3457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_34_fu_3449_p3),13));
    zext_ln166_73_fu_4814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_35_fu_4807_p3),13));
    zext_ln166_74_fu_3469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_36_fu_3461_p3),13));
    zext_ln166_75_fu_4825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_37_fu_4818_p3),13));
    zext_ln166_76_fu_4298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_38_fu_4291_p3),12));
    zext_ln166_77_fu_4302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_38_fu_4291_p3),13));
    zext_ln166_78_fu_4326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln166_16_fu_4321_p2),13));
    zext_ln166_79_fu_4353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_39_fu_4346_p3),14));
    zext_ln166_7_fu_3598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_2_fu_3587_p3),11));
    zext_ln166_80_fu_4357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_39_fu_4346_p3),12));
    zext_ln166_81_fu_4848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_40_fu_4841_p3),12));
    zext_ln166_83_fu_4855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_8113),9));
    zext_ln166_84_fu_4865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_41_fu_4858_p3),13));
    zext_ln166_85_fu_4869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_41_fu_4858_p3),12));
    zext_ln166_86_fu_4890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_42_fu_4883_p3),13));
    zext_ln166_87_fu_4904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_8196),9));
    zext_ln166_89_fu_4907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_8196),11));
    zext_ln166_8_fu_3619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_3_fu_3612_p3),13));
    zext_ln166_90_fu_4917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_4910_p3),11));
    zext_ln166_92_fu_4942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_8204),9));
    zext_ln166_93_fu_4945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_8204),13));
    zext_ln166_94_fu_4955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_44_fu_4948_p3),13));
    zext_ln166_95_fu_4959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_44_fu_4948_p3),15));
    zext_ln166_96_fu_4976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln166_45_fu_4969_p3),14));
    zext_ln166_97_fu_4987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_4980_p3),13));
    zext_ln166_99_fu_4452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_8125),11));
    zext_ln166_9_fu_2943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln166_2_fu_2937_p2),64));
    zext_ln166_fu_2918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_2908_p2),64));
    zext_ln178_10_fu_5641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_63_fu_5635_p2),12));
    zext_ln178_11_fu_5837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_64_reg_8390),15));
    zext_ln178_12_fu_5721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_78_fu_5715_p2),11));
    zext_ln178_13_fu_5731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_79_fu_5725_p2),13));
    zext_ln178_1_fu_5490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_33_fu_5485_p2),14));
    zext_ln178_2_fu_5509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_38_reg_8325),13));
    zext_ln178_3_fu_5782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_39_reg_8360),15));
    zext_ln178_4_fu_5523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_40_fu_5518_p2),14));
    zext_ln178_5_fu_5548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_45_fu_5542_p2),13));
    zext_ln178_6_fu_5564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_47_fu_5558_p2),10));
    zext_ln178_7_fu_5568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_48_reg_8330),10));
    zext_ln178_8_fu_5577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_49_fu_5571_p2),13));
    zext_ln178_9_fu_5598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_53_fu_5592_p2),15));
    zext_ln178_fu_4643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln178_2_fu_4638_p2),14));
end behav;
