{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1459297777530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1459297777532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 20:29:37 2016 " "Processing started: Tue Mar 29 20:29:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1459297777532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1459297777532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1459297777533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1459297777810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermindVGA.sv 9 9 " "Found 9 design units, including 9 entities, in source file mastermindVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mastermindVGA " "Found entity 1: mastermindVGA" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNumber " "Found entity 2: drawNumber" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawZnarlyZood " "Found entity 3: drawZnarlyZood" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawShape " "Found entity 4: drawShape" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "6 range_check " "Found entity 6: range_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "7 offset_check " "Found entity 7: offset_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_counter " "Found entity 8: simple_counter" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""} { "Info" "ISGN_ENTITY_NAME" "9 registerAZ " "Found entity 9: registerAZ" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2a_7SegController.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab2a_7SegController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/lab2a_7SegController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777900 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentDigit " "Found entity 2: SevenSegmentDigit" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/lab2a_7SegController.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777900 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegmentControl " "Found entity 3: SevenSegmentControl" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/lab2a_7SegController.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777900 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tester " "Found entity 4: Tester" {  } { { "lab2a_7SegController.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/lab2a_7SegController.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777903 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "singleCheck.sv(183) " "Verilog HDL Module Instantiation warning at singleCheck.sv(183): ignored dangling comma in List of Port Connections" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 183 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777905 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "singleCheck.sv(184) " "Verilog HDL Module Instantiation warning at singleCheck.sv(184): ignored dangling comma in List of Port Connections" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 184 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777905 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "singleCheck.sv(185) " "Verilog HDL Module Instantiation warning at singleCheck.sv(185): ignored dangling comma in List of Port Connections" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 185 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777905 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "singleCheck.sv(186) " "Verilog HDL Module Instantiation warning at singleCheck.sv(186): ignored dangling comma in List of Port Connections" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 186 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777906 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "singleCheck.sv(188) " "Verilog HDL Module Instantiation warning at singleCheck.sv(188): ignored dangling comma in List of Port Connections" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 188 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777906 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "singleCheck.sv(244) " "Verilog HDL Module Instantiation warning at singleCheck.sv(244): ignored dangling comma in List of Port Connections" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 244 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleCheck.sv 3 3 " "Found 3 design units, including 3 entities, in source file singleCheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singleCheck_fsm " "Found entity 1: singleCheck_fsm" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777906 ""} { "Info" "ISGN_ENTITY_NAME" "2 samePositionCheck " "Found entity 2: samePositionCheck" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777906 ""} { "Info" "ISGN_ENTITY_NAME" "3 singleCheck " "Found entity 3: singleCheck" {  } { { "singleCheck.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 2 2 " "Found 2 design units, including 2 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_fsm " "Found entity 1: game_fsm" {  } { { "game.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/game.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777909 ""} { "Info" "ISGN_ENTITY_NAME" "2 game " "Found entity 2: game" {  } { { "game.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/game.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "loadPattern.sv(20) " "Verilog HDL Module Instantiation warning at loadPattern.sv(20): ignored dangling comma in List of Port Connections" {  } { { "loadPattern.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/loadPattern.sv" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadPattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file loadPattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loadPattern " "Found entity 1: loadPattern" {  } { { "loadPattern.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/loadPattern.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777911 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "coinAcceptor.sv(123) " "Verilog HDL Module Instantiation warning at coinAcceptor.sv(123): ignored dangling comma in List of Port Connections" {  } { { "coinAcceptor.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 123 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1459297777913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coinAcceptor.sv 2 2 " "Found 2 design units, including 2 entities, in source file coinAcceptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coinAcceptor_fsm " "Found entity 1: coinAcceptor_fsm" {  } { { "coinAcceptor.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777913 ""} { "Info" "ISGN_ENTITY_NAME" "2 coinAcceptor " "Found entity 2: coinAcceptor" {  } { { "coinAcceptor.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777913 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux components.sv " "Entity \"mux\" obtained from \"components.sv\" instead of from Quartus II megafunction library" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 69 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1459297777916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.sv 10 10 " "Found 10 design units, including 10 entities, in source file components.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor " "Found entity 3: subtractor" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "4 register " "Found entity 4: register" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux " "Found entity 6: mux" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2to1 " "Found entity 7: mux2to1" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "9 shiftRegister3BitsPIPO " "Found entity 9: shiftRegister3BitsPIPO" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""} { "Info" "ISGN_ENTITY_NAME" "10 assertSingleCycle " "Found entity 10: assertSingleCycle" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allChecks.sv 1 1 " "Found 1 design units, including 1 entities, in source file allChecks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 allChecks " "Found entity 1: allChecks" {  } { { "allChecks.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/allChecks.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297777919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297777919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(64) " "Verilog HDL Instantiation warning at chipInterface.sv(64): instance has no name" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1459297777923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1459297778012 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] chipInterface.sv(5) " "Output port \"LEDG\[8..1\]\" at chipInterface.sv(5) has no driver" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1459297778015 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assertSingleCycle assertSingleCycle:ci " "Elaborating entity \"assertSingleCycle\" for hierarchy \"assertSingleCycle:ci\"" {  } { { "chipInterface.sv" "ci" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentControl SevenSegmentControl:ssc " "Elaborating entity \"SevenSegmentControl\" for hierarchy \"SevenSegmentControl:ssc\"" {  } { { "chipInterface.sv" "ssc" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentControl:ssc\|SevenSegmentDigit:H7 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:H7\"" {  } { { "lab2a_7SegController.sv" "H7" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/lab2a_7SegController.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment SevenSegmentControl:ssc\|SevenSegmentDigit:H7\|BCDtoSevenSegment:b2ss " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:H7\|BCDtoSevenSegment:b2ss\"" {  } { { "lab2a_7SegController.sv" "b2ss" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/lab2a_7SegController.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:g " "Elaborating entity \"game\" for hierarchy \"game:g\"" {  } { { "chipInterface.sv" "g" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinAcceptor game:g\|coinAcceptor:g1 " "Elaborating entity \"coinAcceptor\" for hierarchy \"game:g\|coinAcceptor:g1\"" {  } { { "game.sv" "g1" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/game.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder game:g\|coinAcceptor:g1\|adder:g1 " "Elaborating entity \"adder\" for hierarchy \"game:g\|coinAcceptor:g1\|adder:g1\"" {  } { { "coinAcceptor.sv" "g1" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register game:g\|coinAcceptor:g1\|register:g2 " "Elaborating entity \"register\" for hierarchy \"game:g\|coinAcceptor:g1\|register:g2\"" {  } { { "coinAcceptor.sv" "g2" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 game:g\|coinAcceptor:g1\|mux2to1:g3 " "Elaborating entity \"mux2to1\" for hierarchy \"game:g\|coinAcceptor:g1\|mux2to1:g3\"" {  } { { "coinAcceptor.sv" "g3" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor game:g\|coinAcceptor:g1\|subtractor:g4 " "Elaborating entity \"subtractor\" for hierarchy \"game:g\|coinAcceptor:g1\|subtractor:g4\"" {  } { { "coinAcceptor.sv" "g4" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 components.sv(34) " "Verilog HDL assignment warning at components.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778066 "|ChipInterface|game:g|coinAcceptor:g1|subtractor:g4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinAcceptor_fsm game:g\|coinAcceptor:g1\|coinAcceptor_fsm:g5 " "Elaborating entity \"coinAcceptor_fsm\" for hierarchy \"game:g\|coinAcceptor:g1\|coinAcceptor_fsm:g5\"" {  } { { "coinAcceptor.sv" "g5" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/coinAcceptor.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadPattern game:g\|loadPattern:g2 " "Elaborating entity \"loadPattern\" for hierarchy \"game:g\|loadPattern:g2\"" {  } { { "game.sv" "g2" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/game.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator game:g\|loadPattern:g2\|comparator:g1 " "Elaborating entity \"comparator\" for hierarchy \"game:g\|loadPattern:g2\|comparator:g1\"" {  } { { "loadPattern.sv" "g1" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/loadPattern.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder game:g\|loadPattern:g2\|decoder:g2 " "Elaborating entity \"decoder\" for hierarchy \"game:g\|loadPattern:g2\|decoder:g2\"" {  } { { "loadPattern.sv" "g2" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/loadPattern.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register game:g\|loadPattern:g2\|register:g3 " "Elaborating entity \"register\" for hierarchy \"game:g\|loadPattern:g2\|register:g3\"" {  } { { "loadPattern.sv" "g3" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/loadPattern.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allChecks game:g\|allChecks:g3 " "Elaborating entity \"allChecks\" for hierarchy \"game:g\|allChecks:g3\"" {  } { { "game.sv" "g3" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/game.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleCheck game:g\|allChecks:g3\|singleCheck:g1 " "Elaborating entity \"singleCheck\" for hierarchy \"game:g\|allChecks:g3\|singleCheck:g1\"" {  } { { "allChecks.sv" "g1" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/allChecks.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 game:g\|allChecks:g3\|singleCheck:g1\|mux2to1:g1 " "Elaborating entity \"mux2to1\" for hierarchy \"game:g\|allChecks:g3\|singleCheck:g1\|mux2to1:g1\"" {  } { { "singleCheck.sv" "g1" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister3BitsPIPO game:g\|allChecks:g3\|singleCheck:g1\|shiftRegister3BitsPIPO:g2 " "Elaborating entity \"shiftRegister3BitsPIPO\" for hierarchy \"game:g\|allChecks:g3\|singleCheck:g1\|shiftRegister3BitsPIPO:g2\"" {  } { { "singleCheck.sv" "g2" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register game:g\|allChecks:g3\|singleCheck:g1\|register:f2 " "Elaborating entity \"register\" for hierarchy \"game:g\|allChecks:g3\|singleCheck:g1\|register:f2\"" {  } { { "singleCheck.sv" "f2" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "samePositionCheck game:g\|allChecks:g3\|singleCheck:g1\|samePositionCheck:g3 " "Elaborating entity \"samePositionCheck\" for hierarchy \"game:g\|allChecks:g3\|singleCheck:g1\|samePositionCheck:g3\"" {  } { { "singleCheck.sv" "g3" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter game:g\|allChecks:g3\|singleCheck:g1\|counter:g4 " "Elaborating entity \"counter\" for hierarchy \"game:g\|allChecks:g3\|singleCheck:g1\|counter:g4\"" {  } { { "singleCheck.sv" "g4" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 components.sv(103) " "Verilog HDL assignment warning at components.sv(103): truncated value with size 32 to match size of target (2)" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778085 "|ChipInterface|game:g|allChecks:g3|singleCheck:g1|counter:g4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleCheck_fsm game:g\|allChecks:g3\|singleCheck:g1\|singleCheck_fsm:g8 " "Elaborating entity \"singleCheck_fsm\" for hierarchy \"game:g\|allChecks:g3\|singleCheck:g1\|singleCheck_fsm:g8\"" {  } { { "singleCheck.sv" "g8" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/singleCheck.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter game:g\|allChecks:g3\|counter:g2 " "Elaborating entity \"counter\" for hierarchy \"game:g\|allChecks:g3\|counter:g2\"" {  } { { "allChecks.sv" "g2" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/allChecks.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 components.sv(103) " "Verilog HDL assignment warning at components.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "components.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/components.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778088 "|ChipInterface|game:g|allChecks:g3|counter:g2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_fsm game:g\|game_fsm:g4 " "Elaborating entity \"game_fsm\" for hierarchy \"game:g\|game_fsm:g4\"" {  } { { "game.sv" "g4" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/game.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mastermindVGA mastermindVGA:comb_60 " "Elaborating entity \"mastermindVGA\" for hierarchy \"mastermindVGA:comb_60\"" {  } { { "chipInterface.sv" "comb_60" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(209) " "Verilog HDL assignment warning at mastermindVGA.sv(209): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778105 "|ChipInterface|mastermindVGA:comb_54"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(210) " "Verilog HDL assignment warning at mastermindVGA.sv(210): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778105 "|ChipInterface|mastermindVGA:comb_54"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(222) " "Verilog HDL assignment warning at mastermindVGA.sv(222): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778105 "|ChipInterface|mastermindVGA:comb_54"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(223) " "Verilog HDL assignment warning at mastermindVGA.sv(223): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778105 "|ChipInterface|mastermindVGA:comb_54"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mastermindVGA.sv(224) " "Verilog HDL assignment warning at mastermindVGA.sv(224): truncated value with size 4 to match size of target (3)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459297778105 "|ChipInterface|mastermindVGA:comb_54"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memGuess " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memGuess\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1459297778105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga mastermindVGA:comb_60\|vga:vgaCounter " "Elaborating entity \"vga\" for hierarchy \"mastermindVGA:comb_60\|vga:vgaCounter\"" {  } { { "mastermindVGA.sv" "vgaCounter" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:comb_60\|vga:vgaCounter\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:comb_60\|vga:vgaCounter\|simple_counter:row_counter\"" {  } { { "mastermindVGA.sv" "row_counter" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:comb_60\|vga:vgaCounter\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:comb_60\|vga:vgaCounter\|simple_counter:col_counter\"" {  } { { "mastermindVGA.sv" "col_counter" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAZ mastermindVGA:comb_60\|registerAZ:numGamesReg " "Elaborating entity \"registerAZ\" for hierarchy \"mastermindVGA:comb_60\|registerAZ:numGamesReg\"" {  } { { "mastermindVGA.sv" "numGamesReg" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_check mastermindVGA:comb_60\|range_check:gameFieldX " "Elaborating entity \"range_check\" for hierarchy \"mastermindVGA:comb_60\|range_check:gameFieldX\"" {  } { { "mastermindVGA.sv" "gameFieldX" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawNumber mastermindVGA:comb_60\|drawNumber:numDrawer " "Elaborating entity \"drawNumber\" for hierarchy \"mastermindVGA:comb_60\|drawNumber:numDrawer\"" {  } { { "mastermindVGA.sv" "numDrawer" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_check mastermindVGA:comb_60\|drawNumber:numDrawer\|offset_check:segCheckX0 " "Elaborating entity \"offset_check\" for hierarchy \"mastermindVGA:comb_60\|drawNumber:numDrawer\|offset_check:segCheckX0\"" {  } { { "mastermindVGA.sv" "segCheckX0" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawShape mastermindVGA:comb_60\|drawShape:shapeDrawer " "Elaborating entity \"drawShape\" for hierarchy \"mastermindVGA:comb_60\|drawShape:shapeDrawer\"" {  } { { "mastermindVGA.sv" "shapeDrawer" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawZnarlyZood mastermindVGA:comb_60\|drawZnarlyZood:zzDrawer " "Elaborating entity \"drawZnarlyZood\" for hierarchy \"mastermindVGA:comb_60\|drawZnarlyZood:zzDrawer\"" {  } { { "mastermindVGA.sv" "zzDrawer" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459297778122 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:comb_60\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:comb_60\|Div1\"" {  } { { "mastermindVGA.sv" "Div1" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1459297779036 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:comb_60\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:comb_60\|Div0\"" {  } { { "mastermindVGA.sv" "Div0" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 209 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1459297779036 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:comb_60\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:comb_60\|Mult3\"" {  } { { "mastermindVGA.sv" "Mult3" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1459297779036 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:comb_60\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:comb_60\|Mult2\"" {  } { { "mastermindVGA.sv" "Mult2" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1459297779036 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1459297779036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:comb_60\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mastermindVGA:comb_60\|lpm_divide:Div1\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1459297779098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:comb_60\|lpm_divide:Div1 " "Instantiated megafunction \"mastermindVGA:comb_60\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779098 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1459297779098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297779141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297779141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297779151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297779151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297779167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297779167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297779210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297779210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459297779251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459297779251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:comb_60\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:comb_60\|lpm_mult:Mult3\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1459297779300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:comb_60\|lpm_mult:Mult3 " "Instantiated megafunction \"mastermindVGA:comb_60\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459297779300 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1459297779300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:comb_60\|lpm_mult:Mult3\|multcore:mult_core mastermindVGA:comb_60\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:comb_60\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"mastermindVGA:comb_60\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1459297779323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:comb_60\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder mastermindVGA:comb_60\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:comb_60\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mastermindVGA:comb_60\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1459297779337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:comb_60\|lpm_mult:Mult3\|altshift:external_latency_ffs mastermindVGA:comb_60\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:comb_60\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mastermindVGA:comb_60\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1459297779350 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1459297779646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459297780227 "|ChipInterface|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1459297780227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1459297780338 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1459297780752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1459297781031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1459297781031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459297781156 "|ChipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459297781156 "|ChipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/pdubey/Private/240/Lab3b/lab3b/chipInterface.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459297781156 "|ChipInterface|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1459297781156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1371 " "Implemented 1371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1459297781156 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1459297781156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1254 " "Implemented 1254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1459297781156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1459297781156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1459297781200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 20:29:41 2016 " "Processing ended: Tue Mar 29 20:29:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1459297781200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1459297781200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1459297781200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1459297781200 ""}
