[{"client_msg_id":"d63ba8e8-12cb-47b2-831c-a2ee886bff75","type":"message","text":"`fma` instructions seem to always be defined as part of vectorization instruction sets. Why is this the case? It's a really useful function that is not at all easy to emulate.","user":"U0179G7FG4F","ts":"1617146924.232500","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"fRpQx","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"fma","style":{"code":true}},{"type":"text","text":" instructions seem to always be defined as part of vectorization instruction sets. Why is this the case? It's a really useful function that is not at all easy to emulate."}]}]}],"thread_ts":"1617146924.232500","reply_count":4,"reply_users_count":3,"latest_reply":"1617149283.235400","reply_users":["U6N6VQE30","U0179G7FG4F","U9MD78Z9N"],"is_locked":false,"subscribed":false},{"client_msg_id":"08b4a2ce-df6f-497d-a730-f72ed9d96ce0","type":"message","text":"You can use them in scalar mode too, you just need to put your data in floating point registers\n\nvfmadd213sd = vectorized fma for scalar doubles","user":"U6N6VQE30","ts":"1617147095.232600","team":"T68168MUP","edited":{"user":"U6N6VQE30","ts":"1617147276.000000"},"blocks":[{"type":"rich_text","block_id":"SueO","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"You can use them in scalar mode too, you just need to put your data in floating point registers\n\nvfmadd213sd = vectorized fma for scalar doubles"}]}]}],"thread_ts":"1617146924.232500","parent_user_id":"U0179G7FG4F"},{"client_msg_id":"43177d37-b062-4af7-ab0d-e47d8f69f79b","type":"message","text":"what I mean is that for architectures like ARM and Risc-V, they tend to get lumped into extensions, so lots of simpler processors don't have the instructions at all","user":"U0179G7FG4F","ts":"1617147146.232800","team":"T68168MUP","edited":{"user":"U0179G7FG4F","ts":"1617147456.000000"},"blocks":[{"type":"rich_text","block_id":"qSAP/","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"what I mean is that for architectures like ARM and Risc-V, they tend to get lumped into extensions, so lots of simpler processors don't have the instructions at all"}]}]}],"thread_ts":"1617146924.232500","parent_user_id":"U0179G7FG4F"},{"client_msg_id":"a08d69e4-398a-4119-9d73-f06ff3eb89e4","type":"message","text":"In the SuperH 32-bit architecture multiplication takes two registers as parameters and adds the result to a bigger accumulator register (48 or 64 bit depending on chip type). So it basically only has FMA and no multiply R0, R1 and write into R2.","user":"U9MD78Z9N","ts":"1617149033.235100","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"PAk=s","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"In the SuperH 32-bit architecture multiplication takes two registers as parameters and adds the result to a bigger accumulator register (48 or 64 bit depending on chip type). So it basically only has FMA and no multiply R0, R1 and write into R2."}]}]}],"thread_ts":"1617146924.232500","parent_user_id":"U0179G7FG4F"},{"client_msg_id":"acdea633-4473-4b5e-9576-6db243d6091f","type":"message","text":"That seems like a good design.","user":"U0179G7FG4F","ts":"1617149283.235400","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"3w65e","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"That seems like a good design."}]}]}],"thread_ts":"1617146924.232500","parent_user_id":"U0179G7FG4F"}]