#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Fri Jan 21 07:56:42 2022
# Process ID: 7000
# Current directory: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16972 C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.xpr
# Log file: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/vivado.log
# Journal file: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.xpr
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.cache/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ExerciseBD_VZ.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ExerciseBD_VZ_xlconcat_S_0
ExerciseBD_VZ_util_vector_logic_0_0
ExerciseBD_VZ_xlconstant_0_0
ExerciseBD_VZ_xlconcat_0_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ExerciseBD_Automat.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ExerciseBD_Automat_util_vector_logic_0_0
ExerciseBD_Automat_xlconstant_0_0
ExerciseBD_Automat_xlconcat_0_0
ExerciseBD_Automat_xlconcat_S_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'SimulationBD_VZ.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
SimulationBD_VZ_xlconcat_0_0
SimulationBD_VZ_util_vector_logic_0_0
SimulationBD_VZ_xlconcat_1_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'SimulationBD_Automat.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
SimulationBD_Automat_xlconcat_0_0
SimulationBD_Automat_util_vector_logic_0_0
SimulationBD_Automat_xlconcat_1_0

WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* IP 'vio_0' does not support the current project part 'xcvc1802-viva1596-1LHP-i-L'. Note that part differences may result in undefined behavior.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1101.465 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd}
Reading block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd>...
Adding component instance block -- xilinx.com:module_ref:Operationswerk:1.0 - Operationswerk_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:Steuerwerk_Moore:1.0 - Steuerwerk_Moore_0
Adding component instance block -- xilinx.com:module_ref:circuit_Zaehler_3:1.0 - circuit_Zaehler_3_0
Adding component instance block -- xilinx.com:module_ref:circuit_or:1.0 - circuit_or_0
Successfully read diagram <SimulationBD_Automat> from block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.465 ; gain = 0.000
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd}
Reading block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd>...
Adding component instance block -- xilinx.com:module_ref:Operationswerk:1.0 - Operationswerk_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:circuit_Verzoerung_2:1.0 - circuit_Verzoerung_2_0
Adding component instance block -- xilinx.com:module_ref:circuit_Zaehler_3:1.0 - circuit_Zaehler_3_0
Adding component instance block -- xilinx.com:module_ref:circuit_or:1.0 - circuit_or_0
Successfully read diagram <SimulationBD_VZ> from block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd>
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ExerciseBD_VZ.bd}
Reading block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ExerciseBD_VZ.bd>...
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_S
Adding component instance block -- xilinx.com:module_ref:Entprellung:1.0 - Entprellung_0
Adding component instance block -- xilinx.com:module_ref:sevenSegmentDisplay:1.0 - sevenSegmentDisplay_0
Adding component instance block -- xilinx.com:module_ref:Operationswerk:1.0 - Operationswerk_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:circuit_Verzoerung_2:1.0 - circuit_Verzoerung_2_0
Adding component instance block -- xilinx.com:module_ref:circuit_Zaehler_3:1.0 - circuit_Zaehler_3_0
Adding component instance block -- xilinx.com:module_ref:circuit_or:1.0 - circuit_or_0
Successfully read diagram <ExerciseBD_VZ> from block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ExerciseBD_VZ.bd>
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ExerciseBD_Automat.bd}
Reading block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ExerciseBD_Automat.bd>...
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_S
Adding component instance block -- xilinx.com:module_ref:Entprellung:1.0 - Entprellung_0
Adding component instance block -- xilinx.com:module_ref:sevenSegmentDisplay:1.0 - sevenSegmentDisplay_0
Adding component instance block -- xilinx.com:module_ref:Operationswerk:1.0 - Operationswerk_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:Steuerwerk_Moore:1.0 - Steuerwerk_Moore_0
Adding component instance block -- xilinx.com:module_ref:circuit_Zaehler_3:1.0 - circuit_Zaehler_3_0
Adding component instance block -- xilinx.com:module_ref:circuit_or:1.0 - circuit_or_0
Successfully read diagram <ExerciseBD_Automat> from block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ExerciseBD_Automat.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd
C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd

INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/or.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OR_2'
INFO: [VRFC 10-3107] analyzing entity 'circuit_or'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xelab -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'simulationbd_vz_circuit_sw_moore_vz_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd:183]
WARNING: [VRFC 10-4940] 'simulationbd_vz_counter_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd:205]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'counter' [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v:32]
WARNING: [VRFC 10-4940] 'simulationbd_automat_steuerwerk_moore_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd:184]
WARNING: [VRFC 10-4940] 'simulationbd_automat_counter_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd:206]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'counter' [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/ExerciseBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_Automat.protoinst" -view {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ExerciseBD_VZ.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ExerciseBD_VZ.protoinst for the following reason(s):
There are no instances of module "ExerciseBD_VZ" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_VZ.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_Automat.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1101.465 ; gain = 0.000
save_wave_config {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg}
save_wave_config {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg}
current_bd_design [get_bd_designs SimulationBD_Automat]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd
C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd

INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/Verzoegerungskette_Steuerwerk.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_2'
INFO: [VRFC 10-3107] analyzing entity 'OR_2'
INFO: [VRFC 10-3107] analyzing entity 'D_CL_ET_Reset_FF'
INFO: [VRFC 10-3107] analyzing entity 'OR_4'
INFO: [VRFC 10-3107] analyzing entity 'OR_3'
INFO: [VRFC 10-3107] analyzing entity 'circuit_Verzoegerungskette_Steuerwerk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xelab -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'simulationbd_vz_circuit_sw_moore_vz_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd:183]
WARNING: [VRFC 10-4940] 'simulationbd_vz_counter_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd:205]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'counter' [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v:32]
WARNING: [VRFC 10-4940] 'simulationbd_automat_steuerwerk_moore_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd:184]
WARNING: [VRFC 10-4940] 'simulationbd_automat_counter_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd:206]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'counter' [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/ExerciseBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_Automat.protoinst" -view {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ExerciseBD_VZ.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ExerciseBD_VZ.protoinst for the following reason(s):
There are no instances of module "ExerciseBD_VZ" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_VZ.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_Automat.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1101.465 ; gain = 0.000
current_bd_design [get_bd_designs SimulationBD_VZ]
delete_bd_objs [get_bd_nets clk_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports Done] [get_bd_pins circuit_Verzoerung_2_0/sig_out_DONE]
connect_bd_net [get_bd_ports clk] [get_bd_pins circuit_Verzoerung_2_0/sig_in_Takt]
current_bd_design [get_bd_designs SimulationBD_Automat]
delete_bd_objs [get_bd_nets clk_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports Done] [get_bd_pins Steuerwerk_Moore_0/DONE]
connect_bd_net [get_bd_ports clk] [get_bd_pins Steuerwerk_Moore_0/clock]
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\SimulationBD_Automat\SimulationBD_Automat.bd> 
Wrote  : <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/ui/bd_24d48d7b.ui> 
current_bd_design [get_bd_designs SimulationBD_VZ]
save_bd_design
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\SimulationBD_VZ\SimulationBD_VZ.bd> 
Wrote  : <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/ui/bd_b2d7d29a.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd
C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd

INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/or.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OR_2'
INFO: [VRFC 10-3107] analyzing entity 'circuit_or'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xelab -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'simulationbd_vz_circuit_sw_moore_vz_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd:183]
WARNING: [VRFC 10-4940] 'simulationbd_vz_counter_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd:205]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'counter' [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v:32]
WARNING: [VRFC 10-4940] 'simulationbd_automat_steuerwerk_moore_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd:184]
WARNING: [VRFC 10-4940] 'simulationbd_automat_counter_0_0' remains a black box since it has no binding entity [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd:206]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'counter' [C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/ExerciseBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_Automat.protoinst" -view {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ExerciseBD_VZ.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/ExerciseBD_VZ.protoinst for the following reason(s):
There are no instances of module "ExerciseBD_VZ" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_VZ.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_Automat.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1101.465 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip [get_ips  {ExerciseBD_Automat_Operationswerk_0_0 ExerciseBD_Automat_xlconcat_S_0 ExerciseBD_Automat_xlconcat_0_0 ExerciseBD_Automat_util_vector_logic_0_0 ExerciseBD_Automat_sevenSegmentDisplay_0_0 ExerciseBD_Automat_xlconstant_0_0 ExerciseBD_Automat_Entprellung_0_0 ExerciseBD_VZ_sevenSegmentDisplay_0_0 ExerciseBD_VZ_xlconcat_S_0 ExerciseBD_VZ_util_vector_logic_0_0 ExerciseBD_VZ_xlconcat_0_0 ExerciseBD_VZ_xlconstant_0_0 ExerciseBD_VZ_Operationswerk_0_0 ExerciseBD_VZ_Entprellung_0_0 SimulationBD_Automat_util_vector_logic_0_0 SimulationBD_Automat_xlconcat_0_0 SimulationBD_Automat_Operationswerk_0_0 SimulationBD_Automat_xlconcat_1_0 SimulationBD_VZ_xlconcat_0_0 SimulationBD_VZ_Operationswerk_0_0 SimulationBD_VZ_util_vector_logic_0_0 SimulationBD_VZ_xlconcat_1_0}] -log ip_upgrade.log
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ExerciseBD_Automat.bd'
INFO: [IP_Flow 19-3420] Updated ExerciseBD_Automat_Entprellung_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ExerciseBD_Automat_Operationswerk_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ExerciseBD_Automat_sevenSegmentDisplay_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ExerciseBD_Automat_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded ExerciseBD_Automat_xlconcat_0_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded ExerciseBD_Automat_xlconcat_S_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded ExerciseBD_Automat_xlconstant_0_0 (Constant 1.1) from revision 6 to revision 7
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\ExerciseBD_Automat\ExerciseBD_Automat.bd> 
Wrote  : <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ui/bd_3aad41ec.ui> 
Upgrading 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ExerciseBD_VZ.bd'
INFO: [IP_Flow 19-3420] Updated ExerciseBD_VZ_Entprellung_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ExerciseBD_VZ_Operationswerk_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ExerciseBD_VZ_sevenSegmentDisplay_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ExerciseBD_VZ_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded ExerciseBD_VZ_xlconcat_0_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded ExerciseBD_VZ_xlconcat_S_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded ExerciseBD_VZ_xlconstant_0_0 (Constant 1.1) from revision 6 to revision 7
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\ExerciseBD_VZ\ExerciseBD_VZ.bd> 
Wrote  : <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ui/bd_ab72a0e9.ui> 
Upgrading 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd'
INFO: [IP_Flow 19-3420] Updated SimulationBD_Automat_Operationswerk_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated SimulationBD_Automat_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded SimulationBD_Automat_xlconcat_0_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded SimulationBD_Automat_xlconcat_1_0 (Concat 2.1) from revision 3 to revision 4
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\SimulationBD_Automat\SimulationBD_Automat.bd> 
Wrote  : <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/ui/bd_24d48d7b.ui> 
Upgrading 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd'
INFO: [IP_Flow 19-3420] Updated SimulationBD_VZ_Operationswerk_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated SimulationBD_VZ_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded SimulationBD_VZ_xlconcat_0_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded SimulationBD_VZ_xlconcat_1_0 (Concat 2.1) from revision 3 to revision 4
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\SimulationBD_VZ\SimulationBD_VZ.bd> 
Wrote  : <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/ui/bd_b2d7d29a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {ExerciseBD_Automat_Operationswerk_0_0 ExerciseBD_Automat_xlconcat_S_0 ExerciseBD_Automat_xlconcat_0_0 ExerciseBD_Automat_util_vector_logic_0_0 ExerciseBD_Automat_sevenSegmentDisplay_0_0 ExerciseBD_Automat_xlconstant_0_0 ExerciseBD_Automat_Entprellung_0_0 ExerciseBD_VZ_sevenSegmentDisplay_0_0 ExerciseBD_VZ_xlconcat_S_0 ExerciseBD_VZ_util_vector_logic_0_0 ExerciseBD_VZ_xlconcat_0_0 ExerciseBD_VZ_xlconstant_0_0 ExerciseBD_VZ_Operationswerk_0_0 ExerciseBD_VZ_Entprellung_0_0 SimulationBD_Automat_util_vector_logic_0_0 SimulationBD_Automat_xlconcat_0_0 SimulationBD_Automat_Operationswerk_0_0 SimulationBD_Automat_xlconcat_1_0 SimulationBD_VZ_xlconcat_0_0 SimulationBD_VZ_Operationswerk_0_0 SimulationBD_VZ_util_vector_logic_0_0 SimulationBD_VZ_xlconcat_1_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd]
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\SimulationBD_Automat\SimulationBD_Automat.bd> 
VHDL Output written to : C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/synth/SimulationBD_Automat.vhd
VHDL Output written to : C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd
VHDL Output written to : C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/hdl/SimulationBD_Automat_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Operationswerk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Steuerwerk_Moore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block circuit_Zaehler_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block circuit_or_0 .
Exporting to file C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/hw_handoff/SimulationBD_Automat.hwh
Generated Block Design Tcl file C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/hw_handoff/SimulationBD_Automat_bd.tcl
Generated Hardware Definition File C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/synth/SimulationBD_Automat.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.383 ; gain = 7.918
export_ip_user_files -of_objects [get_files C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd] -directory C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files -ipstatic_source_dir C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/modelsim} {questa=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/questa} {riviera=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/riviera} {activehdl=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd]
Wrote  : <C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.srcs\sources_1\bd\SimulationBD_VZ\SimulationBD_VZ.bd> 
Wrote  : <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/ui/bd_b2d7d29a.ui> 
VHDL Output written to : C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/synth/SimulationBD_VZ.vhd
VHDL Output written to : C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd
VHDL Output written to : C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/hdl/SimulationBD_VZ_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Operationswerk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block circuit_Verzoerung_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block circuit_Zaehler_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block circuit_or_0 .
Exporting to file C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/hw_handoff/SimulationBD_VZ.hwh
Generated Block Design Tcl file C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/hw_handoff/SimulationBD_VZ_bd.tcl
Generated Hardware Definition File C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/synth/SimulationBD_VZ.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd] -directory C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files -ipstatic_source_dir C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/modelsim} {questa=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/questa} {riviera=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/riviera} {activehdl=C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_xlconcat_0_0/sim/SimulationBD_Automat_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_Automat_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_util_vector_logic_0_0/sim/SimulationBD_Automat_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_Automat_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_xlconcat_1_0/sim/SimulationBD_Automat_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_Automat_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_xlconcat_0_0/sim/SimulationBD_VZ_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_VZ_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_util_vector_logic_0_0/sim/SimulationBD_VZ_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_VZ_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_xlconcat_1_0/sim/SimulationBD_VZ_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_VZ_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/Verzoegerungskette_Steuerwerk.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_2'
INFO: [VRFC 10-3107] analyzing entity 'OR_2'
INFO: [VRFC 10-3107] analyzing entity 'D_CL_ET_Reset_FF'
INFO: [VRFC 10-3107] analyzing entity 'OR_4'
INFO: [VRFC 10-3107] analyzing entity 'OR_3'
INFO: [VRFC 10-3107] analyzing entity 'circuit_Verzoegerungskette_Steuerwerk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_Operationswerk_0_0/sim/SimulationBD_Automat_Operationswerk_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_Automat_Operationswerk_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_Steuerwerk_Moore_0_0/sim/SimulationBD_Automat_Steuerwerk_Moore_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_Automat_Steuerwerk_Moore_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_circuit_Zaehler_3_0_0/sim/SimulationBD_Automat_circuit_Zaehler_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_Automat_circuit_Zaehler_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_circuit_or_0_0/sim/SimulationBD_Automat_circuit_or_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_Automat_circuit_or_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_Automat'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_Operationswerk_0_0/sim/SimulationBD_VZ_Operationswerk_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_VZ_Operationswerk_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_circuit_Verzoerung_2_0_0/sim/SimulationBD_VZ_circuit_Verzoerung_2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_VZ_circuit_Verzoerung_2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_circuit_Zaehler_3_0_0/sim/SimulationBD_VZ_circuit_Zaehler_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_VZ_circuit_Zaehler_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_circuit_or_0_0/sim/SimulationBD_VZ_circuit_or_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_VZ_circuit_or_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/sim/SimulationBD_VZ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationBD_VZ'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xelab -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_4 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_4 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.Operationswerk [operationswerk_default]
Compiling architecture simulationbd_vz_operationswerk_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_Operationswerk_0_0 [simulationbd_vz_operationswerk_0...]
Compiling architecture dataflow of entity xil_defaultlib.AND_2 [and_2_default]
Compiling architecture dataflow of entity xil_defaultlib.OR_2 [or_2_default]
Compiling architecture dataflow of entity xil_defaultlib.OR_4 [or_4_default]
Compiling architecture dataflow of entity xil_defaultlib.OR_3 [or_3_default]
Compiling architecture behavior of entity xil_defaultlib.D_CL_ET_Reset_FF [d_cl_et_reset_ff_default]
Compiling architecture structure of entity xil_defaultlib.circuit_Verzoerung_2 [circuit_verzoerung_2_default]
Compiling architecture simulationbd_vz_circuit_verzoerung_2_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_circuit_Verzoerung_2_0_0 [simulationbd_vz_circuit_verzoeru...]
Compiling architecture dataflow of entity xil_defaultlib.Exor_2 [exor_2_default]
Compiling architecture structure of entity xil_defaultlib.circuit_Zaehler_3 [circuit_zaehler_3_default]
Compiling architecture simulationbd_vz_circuit_zaehler_3_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_circuit_Zaehler_3_0_0 [simulationbd_vz_circuit_zaehler_...]
Compiling architecture structure of entity xil_defaultlib.circuit_or [circuit_or_default]
Compiling architecture simulationbd_vz_circuit_or_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_circuit_or_0_0 [simulationbd_vz_circuit_or_0_0_d...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.SimulationBD_VZ_util_vector_logi...
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(dout_wi...
Compiling module xil_defaultlib.SimulationBD_VZ_xlconcat_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default
Compiling module xil_defaultlib.SimulationBD_VZ_xlconcat_1_0
Compiling architecture structure of entity xil_defaultlib.SimulationBD_VZ [simulationbd_vz_default]
Compiling architecture simulationbd_automat_operationswerk_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_Operationswerk_0_0 [simulationbd_automat_operationsw...]
Compiling architecture behavioral of entity xil_defaultlib.Steuerwerk_Moore [steuerwerk_moore_default]
Compiling architecture simulationbd_automat_steuerwerk_moore_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_Steuerwerk_Moore_0_0 [simulationbd_automat_steuerwerk_...]
Compiling architecture simulationbd_automat_circuit_zaehler_3_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_circuit_Zaehler_3_0_0 [simulationbd_automat_circuit_zae...]
Compiling architecture simulationbd_automat_circuit_or_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_circuit_or_0_0 [simulationbd_automat_circuit_or_...]
Compiling module xil_defaultlib.SimulationBD_Automat_util_vector...
Compiling module xil_defaultlib.SimulationBD_Automat_xlconcat_0_...
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default...
Compiling module xil_defaultlib.SimulationBD_Automat_xlconcat_1_...
Compiling architecture structure of entity xil_defaultlib.SimulationBD_Automat [simulationbd_automat_default]
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/SimulationBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_Automat.protoinst" -view {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_VZ.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_Automat.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 255 ns : File "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v" Line 113
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.062 ; gain = 24.785
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1145.062 ; gain = 24.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 08:55:07 2022...
