# RISC-Processor
Implementation of a simplified synthesisable RISC-Processor with a 4 stage pipelining architecture written in VHDL.
