<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

</twCmdLine><twDesign>system_top.ncd</twDesign><twDesignPath>system_top.ncd</twDesignPath><twPCF>system_top.pcf</twPCF><twPcfPath>system_top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.528</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.072</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twNet><twDel>0.528</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.528</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/><twPinLimit anchorID="25" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/><twPinLimit anchorID="26" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>57</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>57</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.929</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8 (SLICE_X24Y85.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathFromToDelay"><twSlack>0.071</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twTotPathDel>4.371</twTotPathDel><twClkSkew dest = "3.405" src = "3.752">0.347</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr&lt;9&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>4.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9 (SLICE_X24Y85.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>0.071</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twTotPathDel>4.371</twTotPathDel><twClkSkew dest = "3.405" src = "3.752">0.347</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr&lt;9&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>4.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (SLICE_X25Y86.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathFromToDelay"><twSlack>0.100</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twTotPathDel>4.338</twTotPathDel><twClkSkew dest = "3.401" src = "3.752">0.351</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>3.544</twRouteDel><twTotDel>4.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (SLICE_X16Y112.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="34"><twSlack>0.123</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twDest><twClkSkew dest = "3.763" src = "3.490">0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;12&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10 (SLICE_X18Y114.C6), 1 path
</twPathRptBanner><twRacePath anchorID="35"><twSlack>0.332</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10</twDest><twClkSkew dest = "3.787" src = "3.490">0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y114.C6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;10&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.602</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11 (SLICE_X18Y114.D6), 1 path
</twPathRptBanner><twRacePath anchorID="36"><twSlack>0.333</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11</twDest><twClkSkew dest = "3.787" src = "3.490">0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;11&gt;1</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>0.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="37" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_microblaze_0_to_writecop_0 = MAXDELAY FROM TIMEGRP         &quot;microblaze_0_to_writecop_0_fsl&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>57</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>57</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.881</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecop_0/writecop_0/DATA_MB_30 (SLICE_X26Y104.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathFromToDelay"><twSlack>5.119</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1</twSrc><twDest BELType="FF">system_i/writecop_0/writecop_0/DATA_MB_30</twDest><twTotPathDel>2.881</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1</twSrc><twDest BELType='FF'>system_i/writecop_0/writecop_0/DATA_MB_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X30Y99.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/writecop_0_XIL_NPI_WrFIFO_Data&lt;30&gt;</twComp><twBEL>system_i/writecop_0/writecop_0/DATA_MB_30_rstpot</twBEL><twBEL>system_i/writecop_0/writecop_0/DATA_MB_30</twBEL></twPathDel><twLogDel>1.543</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>2.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecop_0/writecop_0/ADDR_MB_18 (SLICE_X31Y106.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathFromToDelay"><twSlack>5.232</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twSrc><twDest BELType="FF">system_i/writecop_0/writecop_0/ADDR_MB_18</twDest><twTotPathDel>2.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twSrc><twDest BELType='FF'>system_i/writecop_0/writecop_0/ADDR_MB_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y100.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y106.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>system_i/writecop_0_XIL_NPI_Addr&lt;18&gt;</twComp><twBEL>system_i/writecop_0/writecop_0/ADDR_MB_18_rstpot</twBEL><twBEL>system_i/writecop_0/writecop_0/ADDR_MB_18</twBEL></twPathDel><twLogDel>1.543</twLogDel><twRouteDel>1.225</twRouteDel><twTotDel>2.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecop_0/writecop_0/DATA_MB_11 (SLICE_X22Y99.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathFromToDelay"><twSlack>5.282</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB</twSrc><twDest BELType="FF">system_i/writecop_0/writecop_0/DATA_MB_11</twDest><twTotPathDel>2.718</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB</twSrc><twDest BELType='FF'>system_i/writecop_0/writecop_0/DATA_MB_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>system_i/writecop_0_XIL_NPI_WrFIFO_Data&lt;14&gt;</twComp><twBEL>system_i/writecop_0/writecop_0/DATA_MB_11_rstpot</twBEL><twBEL>system_i/writecop_0/writecop_0/DATA_MB_11</twBEL></twPathDel><twLogDel>1.686</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>2.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_microblaze_0_to_writecop_0 = MAXDELAY FROM TIMEGRP
        &quot;microblaze_0_to_writecop_0_fsl&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecop_0/writecop_0/DATA_MB_25 (SLICE_X29Y104.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="44"><twSlack>1.461</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB</twSrc><twDest BELType="FF">system_i/writecop_0/writecop_0/DATA_MB_25</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB</twSrc><twDest BELType='FF'>system_i/writecop_0/writecop_0/DATA_MB_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X28Y104.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;27&gt;</twComp><twBEL>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/writecop_0_XIL_NPI_WrFIFO_Data&lt;26&gt;</twComp><twBEL>system_i/writecop_0/writecop_0/DATA_MB_25_rstpot</twBEL><twBEL>system_i/writecop_0/writecop_0/DATA_MB_25</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>1.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>91.2</twPctLog><twPctRoute>8.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecop_0/writecop_0/DATA_MB_5 (SLICE_X27Y99.D5), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>1.561</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory61/DP</twSrc><twDest BELType="FF">system_i/writecop_0/writecop_0/DATA_MB_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory61/DP</twSrc><twDest BELType='FF'>system_i/writecop_0/writecop_0/DATA_MB_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y99.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;2&gt;</twComp><twBEL>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory61/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/writecop_0_XIL_NPI_WrFIFO_Data&lt;37&gt;</twComp><twBEL>system_i/writecop_0/writecop_0/DATA_MB_5_rstpot</twBEL><twBEL>system_i/writecop_0/writecop_0/DATA_MB_5</twBEL></twPathDel><twLogDel>1.219</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>1.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>78.1</twPctLog><twPctRoute>21.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/writecop_0/writecop_0/DATA_MB_12 (SLICE_X22Y99.B5), 1 path
</twPathRptBanner><twRacePath anchorID="46"><twSlack>1.571</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1</twSrc><twDest BELType="FF">system_i/writecop_0/writecop_0/DATA_MB_12</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1</twSrc><twDest BELType='FF'>system_i/writecop_0/writecop_0/DATA_MB_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y100.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>system_i/microblaze_0_to_writecop_0_FSL_S_Data&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>system_i/writecop_0_XIL_NPI_WrFIFO_Data&lt;14&gt;</twComp><twBEL>system_i/writecop_0/writecop_0/DATA_MB_12_rstpot</twBEL><twBEL>system_i/writecop_0/writecop_0/DATA_MB_12</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>1.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="47" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM TIMEGRP         &quot;microblaze_0_to_readfgcop_0_fsl&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.534</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_0 (SLICE_X7Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathFromToDelay"><twSlack>5.466</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_0</twDest><twTotPathDel>2.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y71.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;27&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_0_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_0</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>0.892</twRouteDel><twTotDel>2.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_16 (SLICE_X20Y89.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathFromToDelay"><twSlack>5.642</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twDest><twTotPathDel>2.358</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y78.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_16_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>0.833</twRouteDel><twTotDel>2.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_3 (SLICE_X16Y62.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathFromToDelay"><twSlack>5.684</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_3</twDest><twTotPathDel>2.316</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y71.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;27&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_3_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_3</twBEL></twPathDel><twLogDel>1.663</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM TIMEGRP
        &quot;microblaze_0_to_readfgcop_0_fsl&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_24 (SLICE_X17Y84.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="54"><twSlack>1.449</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_24</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y84.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y84.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_26_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_24</twBEL></twPathDel><twLogDel>1.163</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_8 (SLICE_X17Y79.AX), 1 path
</twPathRptBanner><twRacePath anchorID="55"><twSlack>1.460</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y79.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_5_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_8</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>1.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_20 (SLICE_X17Y87.AX), 1 path
</twPathRptBanner><twRacePath anchorID="56"><twSlack>1.464</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_20</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X16Y86.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Data&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_18_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_20</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>1.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="57" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         &quot;readfgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;</twConstName><twItemCnt>196</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>196</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.654</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9 (SLICE_X55Y87.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>9.346</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twDest><twTotPathDel>6.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X44Y53.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;9&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.154</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;9&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;9&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[9].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>4.759</twRouteDel><twTotDel>6.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10 (SLICE_X48Y84.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>9.422</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10</twDest><twTotPathDel>6.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X44Y53.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;11&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;10&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[10].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10</twBEL></twPathDel><twLogDel>2.014</twLogDel><twRouteDel>4.564</twRouteDel><twTotDel>6.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (SLICE_X55Y87.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>9.489</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9</twDest><twTotPathDel>6.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X44Y53.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;9&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.154</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;9&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;9&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9</twBEL></twPathDel><twLogDel>1.752</twLogDel><twRouteDel>4.759</twRouteDel><twTotDel>6.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP
        &quot;readfgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst (SLICE_X47Y53.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="64"><twSlack>1.462</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X44Y53.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;14&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;13&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.199</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>1.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>82.0</twPctLog><twPctRoute>18.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (SLICE_X32Y57.D6), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>1.501</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X30Y57.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;17&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;17&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.189</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>1.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst (SLICE_X47Y53.D6), 1 path
</twPathRptBanner><twRacePath anchorID="66"><twSlack>1.732</twSlack><twSrc BELType="RAM">system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X44Y53.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>system_i/readfgcop_0_to_microblaze_0_FSL_S_Data&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;14&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;14&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>0.418</twRouteDel><twTotDel>1.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="67" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM TIMEGRP         &quot;microblaze_0_to_readbgcop_0_fsl&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.566</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_5 (SLICE_X72Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>5.434</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_5</twDest><twTotPathDel>2.566</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X72Y82.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_7_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_5</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>0.938</twRouteDel><twTotDel>2.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_7 (SLICE_X72Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>5.499</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_7</twDest><twTotPathDel>2.501</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X72Y82.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_7_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_7</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>0.859</twRouteDel><twTotDel>2.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_17 (SLICE_X91Y97.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>5.526</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_17</twDest><twTotPathDel>2.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X76Y96.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_17_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_17</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>0.832</twRouteDel><twTotDel>2.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM TIMEGRP
        &quot;microblaze_0_to_readbgcop_0_fsl&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_12 (SLICE_X73Y89.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="74"><twSlack>1.451</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_12</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X72Y89.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_15_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_12</twBEL></twPathDel><twLogDel>1.165</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_24 (SLICE_X77Y88.DX), 1 path
</twPathRptBanner><twRacePath anchorID="75"><twSlack>1.458</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_24</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X76Y89.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_24_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_24</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>1.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_26 (SLICE_X77Y89.AX), 1 path
</twPathRptBanner><twRacePath anchorID="76"><twSlack>1.463</twSlack><twSrc BELType="RAM">system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twSrc><twDest BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_26</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twSrc><twDest BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X76Y89.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/microblaze_0_to_readbgcop_0_FSL_S_Data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_27_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_26</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>1.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="77" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         &quot;readbgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;</twConstName><twItemCnt>196</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>196</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.543</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8 (SLICE_X56Y87.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>9.457</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twDest><twTotPathDel>6.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X72Y56.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;9&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.239</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;8&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;8&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[8].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8</twBEL></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>4.557</twRouteDel><twTotDel>6.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8 (SLICE_X56Y87.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>9.605</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8</twDest><twTotPathDel>6.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X72Y56.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;3&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;10&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;9&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.239</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;8&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;8&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>4.557</twRouteDel><twTotDel>6.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13 (SLICE_X49Y83.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>9.738</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13</twDest><twTotPathDel>6.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X60Y53.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;9&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;14&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i&lt;13&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y83.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;13&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp&lt;13&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[13].MUXF7_I1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>4.389</twRouteDel><twTotDel>6.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP
        &quot;readbgcop_0_to_microblaze_0_fsl&quot; 16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst (SLICE_X33Y60.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="84"><twSlack>1.413</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y60.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;25&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;23&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>85.6</twPctLog><twPctRoute>14.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (SLICE_X32Y57.D5), 1 path
</twPathRptBanner><twRacePath anchorID="85"><twSlack>1.562</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y56.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;15&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;17&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;17&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.189</twLogDel><twRouteDel>0.373</twRouteDel><twTotDel>1.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst (SLICE_X33Y60.C5), 1 path
</twPathRptBanner><twRacePath anchorID="86"><twSlack>1.672</twSlack><twSrc BELType="RAM">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType="FF">system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twSrc><twDest BELType='FF'>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X32Y60.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;21&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_S_Data&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result&lt;25&gt;</twComp><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data&lt;24&gt;1</twBEL><twBEL>system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>1.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>898</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>764</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.733</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X5Y86.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.950</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>4.528</twTotPathDel><twClkSkew dest = "3.456" src = "3.767">0.311</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.434</twRouteDel><twTotDel>4.528</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.188</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>3.298</twTotPathDel><twClkSkew dest = "3.456" src = "3.768">0.312</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>2.183</twRouteDel><twTotDel>3.298</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (SLICE_X2Y86.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.478</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twTotPathDel>4.020</twTotPathDel><twClkSkew dest = "3.476" src = "3.767">0.291</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>3.482</twRouteDel><twTotDel>4.020</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.716</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twTotPathDel>2.790</twTotPathDel><twClkSkew dest = "3.476" src = "3.768">0.292</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>0.559</twLogDel><twRouteDel>2.231</twRouteDel><twTotDel>2.790</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (SLICE_X4Y86.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.488</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twTotPathDel>3.990</twTotPathDel><twClkSkew dest = "3.456" src = "3.767">0.311</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>3.455</twRouteDel><twTotDel>3.990</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.726</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twTotPathDel>2.760</twTotPathDel><twClkSkew dest = "3.456" src = "3.768">0.312</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.204</twRouteDel><twTotDel>2.760</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r (SLICE_X5Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r</twDest><twTotPathDel>0.516</twTotPathDel><twClkSkew dest = "1.474" src = "1.356">-0.118</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (SLICE_X2Y85.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="14.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.226</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="14.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3 (SLICE_X4Y82.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_2</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3</twDest><twTotPathDel>0.517</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_2</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/Mcount_init_wdf_cnt_r_xor&lt;3&gt;11</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/clk_125_0000MHz90PLL0</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="106"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="107" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y84.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="108" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y86.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="109" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y91.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 1.25 HIGH 50%;</twConstName><twItemCnt>20097</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9173</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.583</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_16 (SLICE_X20Y89.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twDest><twTotPathDel>7.371</twTotPathDel><twClkSkew dest = "1.290" src = "1.420">0.130</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out&lt;0&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp&lt;2&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Exists1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Exists</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_AddrReq</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.780</twDelInfo><twComp>readfgcop_0_FSL_S_Read_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_16_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>6.507</twRouteDel><twTotDel>7.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.490</twSlack><twSrc BELType="FF">system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twDest><twTotPathDel>6.172</twTotPathDel><twClkSkew dest = "1.290" src = "1.546">0.256</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X26Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_AddrReq</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.780</twDelInfo><twComp>readfgcop_0_FSL_S_Read_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_16_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_16</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>5.402</twRouteDel><twTotDel>6.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i (SLICE_X45Y122.CX), 19 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.547</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twDest><twTotPathDel>7.360</twTotPathDel><twClkSkew dest = "1.341" src = "1.352">0.011</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X29Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y144.A3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">3.525</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y144.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y144.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001171</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.058</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twBEL></twPathDel><twLogDel>0.642</twLogDel><twRouteDel>6.718</twRouteDel><twTotDel>7.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.880</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twDest><twTotPathDel>5.924</twTotPathDel><twClkSkew dest = "1.341" src = "1.455">0.114</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X59Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y144.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y144.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001171</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.058</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>5.188</twRouteDel><twTotDel>5.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.224</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twDest><twTotPathDel>5.580</twTotPathDel><twClkSkew dest = "1.341" src = "1.455">0.114</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X59Y145.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y144.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y144.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y144.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001171</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.058</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>4.844</twRouteDel><twTotDel>5.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_19 (SLICE_X16Y89.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.549</twSlack><twSrc BELType="FF">system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_19</twDest><twTotPathDel>7.243</twTotPathDel><twClkSkew dest = "1.294" src = "1.420">0.126</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out&lt;0&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp&lt;2&gt;</twComp><twBEL>system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Exists1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>system_i/microblaze_0_to_readfgcop_0_FSL_S_Exists</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_AddrReq</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>readfgcop_0_FSL_S_Read_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_19_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_19</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>6.379</twRouteDel><twTotDel>7.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.622</twSlack><twSrc BELType="FF">system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twSrc><twDest BELType="FF">system_i/readfgcop_0/readfgcop_0/ADDR_MB_19</twDest><twTotPathDel>6.044</twTotPathDel><twClkSkew dest = "1.294" src = "1.546">0.252</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twSrc><twDest BELType='FF'>system_i/readfgcop_0/readfgcop_0/ADDR_MB_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X26Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readfgcop_0_XIL_NPI_AddrReq</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>readfgcop_0_FSL_S_Read_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>readfgcop_0_XIL_NPI_Addr_pin_19_OBUF</twComp><twBEL>system_i/readfgcop_0/readfgcop_0/ADDR_MB_19</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>5.274</twRouteDel><twTotDel>6.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31 (SLICE_X34Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "3.695" src = "3.412">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X37Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;32&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;31&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X36Y49.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "3.632" src = "3.379">-0.253</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X37Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10 (SLICE_X32Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew dest = "3.671" src = "3.432">-0.239</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X34Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;11&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_125_0000MHzPLL0</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="131"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="132" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="133" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y234.REV" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="134" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="135" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0" logResource="system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;         TS_sys_clk_pin * 0.625 HIGH 50%;</twConstName><twItemCnt>400054</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15896</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.638</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1 (SLICE_X45Y154.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "3.498" src = "3.619">0.121</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X28Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>216</twFanCnt><twDelInfo twEdge="twRising">4.804</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>5.875</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.980</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twDest><twTotPathDel>3.792</twTotPathDel><twClkSkew dest = "1.394" src = "1.531">0.137</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y141.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.701</twRouteDel><twTotDel>3.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2 (SLICE_X45Y154.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "3.498" src = "3.619">0.121</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X28Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>216</twFanCnt><twDelInfo twEdge="twRising">4.804</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>5.875</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.980</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twDest><twTotPathDel>3.792</twTotPathDel><twClkSkew dest = "1.394" src = "1.531">0.137</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y141.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.701</twRouteDel><twTotDel>3.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3 (SLICE_X45Y154.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "3.498" src = "3.619">0.121</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X28Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>216</twFanCnt><twDelInfo twEdge="twRising">4.804</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>5.875</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.980</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twDest><twTotPathDel>3.792</twTotPathDel><twClkSkew dest = "1.394" src = "1.531">0.137</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y141.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.701</twRouteDel><twTotDel>3.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;
        TS_sys_clk_pin * 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r (SLICE_X30Y140.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew dest = "3.843" src = "3.584">-0.259</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X31Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y140.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd (SLICE_X20Y60.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twDest><twTotPathDel>0.643</twTotPathDel><twClkSkew dest = "3.668" src = "3.432">-0.236</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.465</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.465</twRouteDel><twTotDel>0.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack (SLICE_X44Y122.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twDest><twTotPathDel>0.736</twTotPathDel><twClkSkew dest = "3.706" src = "3.445">-0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X45Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y122.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y122.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.044</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twBEL></twPathDel><twLogDel>0.458</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_62_5000MHzPLL0</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="157"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;
        TS_sys_clk_pin * 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="158" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="system_i/clk_62_5000MHzPLL0"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="system_i/clk_62_5000MHzPLL0"/><twPinLimit anchorID="160" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" logResource="system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y57.C" clockNet="system_i/clk_62_5000MHzPLL0"/></twPinLimitRpt></twConst><twConst anchorID="161" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;         TS_sys_clk_pin * 0.625 HIGH 50%;</twConstName><twItemCnt>23465</twItemCnt><twErrCntSetup>35</twErrCntSetup><twErrCntEndPt>35</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2845</twEndPtCnt><twPathErrCnt>130</twPathErrCnt><twMinPer>16.618</twMinPer></twConstHead><twPathRptBanner iPaths="130" iCriticalPaths="6" sType="EndPoint">Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y9.WEAU1), 130 paths
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.309</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.971</twTotPathDel><twClkSkew dest = "3.489" src = "3.616">0.127</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;60&gt;</twComp><twBEL>inbg&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>inbg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.842</twRouteDel><twTotDel>7.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.234</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.893</twTotPathDel><twClkSkew dest = "3.489" src = "3.619">0.130</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out&lt;0&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;60&gt;</twComp><twBEL>inbg&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>inbg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.764</twRouteDel><twTotDel>7.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.060</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.722</twTotPathDel><twClkSkew dest = "3.489" src = "3.616">0.127</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;63&gt;</twComp><twBEL>inbg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>inbg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.593</twRouteDel><twTotDel>7.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="130" iCriticalPaths="6" sType="EndPoint">Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y11.WEAL2), 130 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.308</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.993</twTotPathDel><twClkSkew dest = "3.512" src = "3.616">0.104</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;60&gt;</twComp><twBEL>inbg&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>inbg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y11.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y11.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.864</twRouteDel><twTotDel>7.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.233</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.915</twTotPathDel><twClkSkew dest = "3.512" src = "3.619">0.107</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out&lt;0&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;60&gt;</twComp><twBEL>inbg&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>inbg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y11.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y11.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.786</twRouteDel><twTotDel>7.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.059</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.744</twTotPathDel><twClkSkew dest = "3.512" src = "3.616">0.104</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;63&gt;</twComp><twBEL>inbg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>inbg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y11.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y11.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.615</twRouteDel><twTotDel>7.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="130" iCriticalPaths="6" sType="EndPoint">Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y11.WEAL3), 130 paths
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.308</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.993</twTotPathDel><twClkSkew dest = "3.512" src = "3.616">0.104</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;60&gt;</twComp><twBEL>inbg&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>inbg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y11.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y11.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.864</twRouteDel><twTotDel>7.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.233</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.915</twTotPathDel><twClkSkew dest = "3.512" src = "3.619">0.107</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out&lt;0&gt;</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;60&gt;</twComp><twBEL>inbg&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>inbg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y11.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y11.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.786</twRouteDel><twTotDel>7.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.059</twSlack><twSrc BELType="FF">system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType="RAM">bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>7.744</twTotPathDel><twClkSkew dest = "3.512" src = "3.616">0.104</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twSrc><twDest BELType='RAM'>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X68Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X68Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5</twComp><twBEL>system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>system_i/readbgcop_0_to_microblaze_0_FSL_M_Full</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;65&gt;</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/FSL_M_Write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>readbgcop_0_FSL_M_Write_pin_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/iDATA&lt;63&gt;</twComp><twBEL>inbg&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>inbg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and000061</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and000061</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and000061</twComp><twBEL>count_and0000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>count_and0000131</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000239</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count_and0000239</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000239</twComp><twBEL>count_and0000349</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>count_and0000349</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000459</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>count_and0000459</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count_and0000459</twComp><twBEL>count_and0000569</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>count_and0000569</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>buffered_bg</twComp><twBEL>buffered_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>buffered_bg</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y11.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y11.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.129</twLogDel><twRouteDel>5.615</twRouteDel><twTotDel>7.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;
        TS_sys_clk_pin * 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_DQ.G_DW[31].U_DQ (SLICE_X88Y80.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_31</twSrc><twDest BELType="FF">ila/U0/I_DQ.G_DW[31].U_DQ</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "3.625" src = "3.367">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_31</twSrc><twDest BELType='FF'>ila/U0/I_DQ.G_DW[31].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X88Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_31_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y80.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_31_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>ila/U0/iDATA&lt;31&gt;</twComp><twBEL>ila/U0/I_DQ.G_DW[31].U_DQ</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_DQ.G_DW[3].U_DQ (SLICE_X76Y73.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_3</twSrc><twDest BELType="FF">ila/U0/I_DQ.G_DW[3].U_DQ</twDest><twTotPathDel>0.616</twTotPathDel><twClkSkew dest = "3.567" src = "3.326">-0.241</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_3</twSrc><twDest BELType='FF'>ila/U0/I_DQ.G_DW[3].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X77Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_3_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y73.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.432</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_3_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>ila/U0/iDATA&lt;3&gt;</twComp><twBEL>ila/U0/I_DQ.G_DW[3].U_DQ</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_DQ.G_DW[28].U_DQ (SLICE_X88Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.177</twSlack><twSrc BELType="FF">system_i/readbgcop_0/readbgcop_0/ADDR_MB_28</twSrc><twDest BELType="FF">ila/U0/I_DQ.G_DW[28].U_DQ</twDest><twTotPathDel>0.655</twTotPathDel><twClkSkew dest = "3.625" src = "3.358">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>system_i/readbgcop_0/readbgcop_0/ADDR_MB_28</twSrc><twDest BELType='FF'>ila/U0/I_DQ.G_DW[28].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">system_i/clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X88Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_28_OBUF</twComp><twBEL>system_i/readbgcop_0/readbgcop_0/ADDR_MB_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.458</twDelInfo><twComp>readbgcop_0_XIL_NPI_Addr_pin_28_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>ila/U0/iDATA&lt;31&gt;</twComp><twBEL>ila/U0/I_DQ.G_DW[28].U_DQ</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="186"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;
        TS_sys_clk_pin * 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="187" type="MINPERIOD" name="Trper_CLKA" slack="13.778" period="16.000" constraintValue="16.000" deviceLimit="2.222" freqLimit="450.045" physResource="fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y1.CLKARDCLKL" clockNet="clock_generator_0_CLKOUT4_pin_OBUF"/><twPinLimit anchorID="188" type="MINPERIOD" name="Trper_CLKB" slack="13.778" period="16.000" constraintValue="16.000" deviceLimit="2.222" freqLimit="450.045" physResource="fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y1.CLKBWRCLKL" clockNet="clock_generator_0_CLKOUT4_pin_OBUF"/><twPinLimit anchorID="189" type="MINPERIOD" name="Trper_CLKA" slack="13.778" period="16.000" constraintValue="16.000" deviceLimit="2.222" freqLimit="450.045" physResource="fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" logResource="fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" locationPin="RAMB36_X0Y1.REGCLKARDRCLKL" clockNet="clock_generator_0_CLKOUT4_pin_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;</twConstName><twItemCnt>460617815132</twItemCnt><twErrCntSetup>140</twErrCntSetup><twErrCntEndPt>140</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1646</twEndPtCnt><twPathErrCnt>460617809958</twPathErrCnt><twMinPer>143.235</twMinPer></twConstHead><twPathRptBanner iPaths="60456087636" iCriticalPaths="60456087580" sType="EndPoint">Paths for end point pixelfeed/valid (SLICE_X72Y30.D6), 60456087636 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-24.647</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">pixelfeed/valid</twDest><twTotPathDel>28.200</twTotPathDel><twClkSkew dest = "3.447" src = "3.679">0.232</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>pixelfeed/valid</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>gs/Result&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>res&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;11&gt;</twComp><twBEL>count3_and000053</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>count3_and000053</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;11&gt;</twComp><twBEL>count3_and0000123</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>count3_and0000123</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;10&gt;</twComp><twBEL>count3_and0000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>count3_and0000231</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;10&gt;</twComp><twBEL>count3_and0000341</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>count3_and0000341</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>pixelfeed/valid</twComp><twBEL>pixelfeed/valid_rstpot1</twBEL><twBEL>pixelfeed/valid</twBEL></twPathDel><twLogDel>11.727</twLogDel><twRouteDel>16.473</twRouteDel><twTotDel>28.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-24.632</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">pixelfeed/valid</twDest><twTotPathDel>28.185</twTotPathDel><twClkSkew dest = "3.447" src = "3.679">0.232</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>pixelfeed/valid</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lutdi4</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>gs/Result&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>res&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;11&gt;</twComp><twBEL>count3_and000053</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>count3_and000053</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;11&gt;</twComp><twBEL>count3_and0000123</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>count3_and0000123</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;10&gt;</twComp><twBEL>count3_and0000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>count3_and0000231</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;10&gt;</twComp><twBEL>count3_and0000341</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>count3_and0000341</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>pixelfeed/valid</twComp><twBEL>pixelfeed/valid_rstpot1</twBEL><twBEL>pixelfeed/valid</twBEL></twPathDel><twLogDel>11.712</twLogDel><twRouteDel>16.473</twRouteDel><twTotDel>28.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-24.626</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">pixelfeed/valid</twDest><twTotPathDel>28.179</twTotPathDel><twClkSkew dest = "3.447" src = "3.679">0.232</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>pixelfeed/valid</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;11&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>gs/Result&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>res&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;11&gt;</twComp><twBEL>count3_and000053</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>count3_and000053</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;11&gt;</twComp><twBEL>count3_and0000123</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>count3_and0000123</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;10&gt;</twComp><twBEL>count3_and0000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>count3_and0000231</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_dout&lt;10&gt;</twComp><twBEL>count3_and0000341</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>count3_and0000341</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>pixelfeed/valid</twComp><twBEL>pixelfeed/valid_rstpot1</twBEL><twBEL>pixelfeed/valid</twBEL></twPathDel><twLogDel>11.702</twLogDel><twRouteDel>16.477</twRouteDel><twTotDel>28.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2878861316" iCriticalPaths="2878861312" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y3.DIADIL2), 2878861316 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.380</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>24.119</twTotPathDel><twClkSkew dest = "3.633" src = "3.679">0.046</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_empty</twComp><twBEL>rdf_dout_64_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y3.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>rdf_dout&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y3.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>11.545</twLogDel><twRouteDel>12.574</twRouteDel><twTotDel>24.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.365</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>24.104</twTotPathDel><twClkSkew dest = "3.633" src = "3.679">0.046</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lutdi4</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_empty</twComp><twBEL>rdf_dout_64_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y3.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>rdf_dout&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y3.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>11.530</twLogDel><twRouteDel>12.574</twRouteDel><twTotDel>24.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.359</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>24.098</twTotPathDel><twClkSkew dest = "3.633" src = "3.679">0.046</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;11&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>bg_empty</twComp><twBEL>rdf_dout_64_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y3.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>rdf_dout&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y3.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>11.520</twLogDel><twRouteDel>12.578</twRouteDel><twTotDel>24.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2878861316" iCriticalPaths="2878861312" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y5.DIADIL3), 2878861316 paths
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.356</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>24.135</twTotPathDel><twClkSkew dest = "3.673" src = "3.679">0.006</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;8&gt;</twComp><twBEL>rdf_dout_72_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y5.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>rdf_dout&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y5.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>11.545</twLogDel><twRouteDel>12.590</twRouteDel><twTotDel>24.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.341</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>24.120</twTotPathDel><twClkSkew dest = "3.673" src = "3.679">0.006</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y29.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lutdi4</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;8&gt;</twComp><twBEL>rdf_dout_72_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y5.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>rdf_dout&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y5.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>11.530</twLogDel><twRouteDel>12.590</twRouteDel><twTotDel>24.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.335</twSlack><twSrc BELType="FF">fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>24.114</twTotPathDel><twClkSkew dest = "3.673" src = "3.679">0.006</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X71Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clock_generator_0_CLKOUT4_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X71Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fg_empty</twComp><twBEL>fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>fg_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;22&gt;</twComp><twBEL>fg_in&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>fg_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gs/r_euc_addsub0000&lt;6&gt;</twComp><twBEL>gs/Madd_r_euc_addsub0000_xor&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y13.B7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>gs/r_euc_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y13.P2</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_r_euc_mult0001</twComp><twBEL>gs/Mmult_r_euc_mult0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>gs/r_euc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_lut&lt;2&gt;</twBEL><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Madd_euc_sum_addsub0002_cy&lt;11&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>gs/euc_sum_addsub0002&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y30.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d&lt;4&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twComp><twBEL>gs/Madd_euc_sum_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>gs/euc_sum&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.P17</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0</twComp><twBEL>gs/Mmult_euc_sq_submult_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>gs/Mmult_euc_sq_submult_0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_lut&lt;17&gt;</twBEL><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twComp><twBEL>gs/Mmult_euc_sq_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>gs/euc_sq&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y28.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>res&lt;13&gt;</twComp><twBEL>gs/Mcompar_Result_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>120</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gs/Mcompar_Result_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fg_in&lt;8&gt;</twComp><twBEL>rdf_dout_72_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y5.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>rdf_dout&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y5.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>11.520</twLogDel><twRouteDel>12.594</twRouteDel><twTotDel>24.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5&quot;
        TS_sys_clk_pin * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X82Y23.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twSrc><twDest BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twDest><twTotPathDel>0.368</twTotPathDel><twClkSkew dest = "0.175" src = "0.138">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twSrc><twDest BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X83Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.183</twRouteDel><twTotDel>0.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y3.ADDRAL14), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.543</twTotPathDel><twClkSkew dest = "0.666" src = "0.517">-0.149</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[10]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y3.ADDRAL14</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[10]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y3.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y4.ADDRBL10), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_7</twSrc><twDest BELType="RAM">pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.614</twTotPathDel><twClkSkew dest = "1.703" src = "1.490">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_7</twSrc><twDest BELType='RAM'>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X87Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[7]</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y4.ADDRBL10</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[7]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y4.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.494</twRouteDel><twTotDel>0.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_generator_0_CLKOUT5_pin_OBUF</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="215"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5&quot;
        TS_sys_clk_pin * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="216" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_10_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[10].ODDR/SR" locationPin="OLOGIC_X2Y78.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="217" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_11_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[11].ODDR/SR" locationPin="OLOGIC_X2Y79.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="218" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_0_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[0].ODDR/SR" locationPin="OLOGIC_X2Y68.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/></twPinLimitRpt></twConst><twConst anchorID="219" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="TIMESPEC &quot;TS_DQ_CE&quot; = FROM &quot;TNM_DQ_CE_IDDR&quot; TO &quot;TNM_DQS_FLOPS&quot; 2.4 ns;" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.194</twMaxDel><twMinPer>4.340</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>0.206</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.237</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>2.237</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathFromToDelay"><twSlack>0.230</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.213</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y278.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.139</twRouteDel><twTotDel>2.213</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>0.329</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.109</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.109</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>0.353</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.085</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.085</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>0.329</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.109</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.109</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>0.353</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.085</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y276.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.085</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="232"><twSlack>1.001</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="233"><twSlack>1.027</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="234"><twSlack>1.006</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.087</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="235"><twSlack>1.032</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="236"><twSlack>1.013</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="237"><twSlack>1.039</twSlack><twSrc BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twFalling">system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="17" anchorID="238"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="71.618" errors="0" errorRollup="175" items="0" itemsRollup="460618259703"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.929" actualRollup="N/A" errors="0" errorRollup="0" items="57" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.733" actualRollup="N/A" errors="0" errorRollup="0" items="898" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.583" actualRollup="N/A" errors="0" errorRollup="0" items="20097" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot;         TS_sys_clk_pin * 0.625 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="14.638" actualRollup="N/A" errors="0" errorRollup="0" items="400054" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot;         TS_sys_clk_pin * 0.625 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="16.618" actualRollup="N/A" errors="35" errorRollup="0" items="23465" itemsRollup="0"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="143.235" actualRollup="N/A" errors="140" errorRollup="0" items="460617815132" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="239">2</twUnmetConstCnt><twDataSheet anchorID="240" twNameLen="33"><twClk2SUList anchorID="241" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.967</twFallRise><twFallFall>1.991</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.967</twFallRise><twFallFall>1.991</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="242" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="243" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="244" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="245" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="246" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.930</twFallRise><twFallFall>1.954</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.930</twFallRise><twFallFall>1.954</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="247" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.948</twFallRise><twFallFall>1.972</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.948</twFallRise><twFallFall>1.972</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="248" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>2.170</twFallRise><twFallFall>2.194</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>2.170</twFallRise><twFallFall>2.194</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="249" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.967</twFallRise><twFallFall>1.991</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.967</twFallRise><twFallFall>1.991</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="250" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="251" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>2.008</twFallRise><twFallFall>2.032</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="252" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.888</twFallRise><twFallFall>1.912</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="253" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="254" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.930</twFallRise><twFallFall>1.954</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.930</twFallRise><twFallFall>1.954</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="255" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.948</twFallRise><twFallFall>1.972</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.948</twFallRise><twFallFall>1.972</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="256" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>2.170</twFallRise><twFallFall>2.194</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>2.170</twFallRise><twFallFall>2.194</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="257" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>28.647</twRiseRise><twFallRise>2.853</twFallRise><twRiseFall>5.050</twRiseFall><twFallFall>3.910</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="258"><twErrCnt>175</twErrCnt><twScore>2802902</twScore><twSetupScore>2802902</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>460618260344</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>38801</twConnCnt></twConstCov><twStats anchorID="259"><twMinPer>143.235</twMinPer><twFootnote number="1" /><twMaxFreq>6.982</twMaxFreq><twMaxFromToDel>6.654</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May  3 13:25:50 2013 </twTimestamp></twFoot><twClientInfo anchorID="260"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 778 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
