# Thu Dec 19 10:10:11 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CYCLE_STATE[3:0] (in view: work.U111_CYCLE_SM(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
   0011 -> 11
@N: MO225 :"d:\amigapci\u111\u111_cycle_sm.v":104:0:104:5|There are no possible illegal states for state machine CYCLE_STATE[3:0] (in view: work.U111_CYCLE_SM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.56ns		  76 /        24

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance             
----------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        23         U111_CYCLE_SM.LW_CYCLE_START
@K:CKID0002       pll                 SB_PLL40_2F_PAD        1          U111_CYCLE_SM.TSn           
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U111\U111_icecube\U111_icecube_Implmnt\synwork\U111_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U111\U111_icecube\U111_icecube_Implmnt\U111_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK40_derived_clock with period 25.00ns 
@N: MT615 |Found clock U111_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Dec 19 10:10:12 2024
#


Top view:               U111_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U111\U111_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.079

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U111_TOP|CLK40_derived_clock     40.0 MHz      60.0 MHz      25.000        16.657        NA          derived (from CLK40_IN)     default_clkgroup
U111_TOP|CLK80_derived_clock     80.0 MHz      120.1 MHz     12.500        8.329         2.079       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U111_TOP|CLK80_derived_clock  U111_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.955  |  No paths    -      |  No paths    -    
U111_TOP|CLK80_derived_clock  U111_TOP|CLK40_derived_clock  |  No paths    -      |  6.230       2.079  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U111_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                  Arrival          
Instance                         Reference                        Type          Pin     Net                Time        Slack
                                 Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN              U111_TOP|CLK80_derived_clock     SB_DFFN       Q       TS_EN              0.540       2.079
U111_CYCLE_SM.CYCLE_STATE[0]     U111_TOP|CLK80_derived_clock     SB_DFFN       Q       CYCLE_STATE[0]     0.540       4.955
U111_CYCLE_SM.CYCLE_STATE[1]     U111_TOP|CLK80_derived_clock     SB_DFFN       Q       CYCLE_STATE[1]     0.540       4.976
U111_CYCLE_SM.A_OUT              U111_TOP|CLK80_derived_clock     SB_DFFN       Q       A_OUT              0.540       6.529
U111_CYCLE_SM.LW_CYCLE_START     U111_TOP|CLK80_derived_clock     SB_DFFN       Q       LW_CYCLE_START     0.540       6.578
U111_CYCLE_SM.LW_CYCLE           U111_TOP|CLK80_derived_clock     SB_DFFN       Q       LW_CYCLE           0.540       6.613
U111_CYCLE_SM.TA_EN              U111_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TA_EN              0.540       8.433
============================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                           Required          
Instance                             Reference                        Type           Pin     Net                        Time         Slack
                                     Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------
U111_CYCLE_SM.TSn                    U111_TOP|CLK80_derived_clock     SB_DFFN        D       TSn                        6.125        2.079
U111_CYCLE_SM.UM_LATCHED_nesr[0]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UM_LATCHED_nesr[1]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UM_LATCHED_nesr[2]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UM_LATCHED_nesr[3]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UM_LATCHED_nesr[4]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UM_LATCHED_nesr[5]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UM_LATCHED_nesr[6]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UM_LATCHED_nesr[7]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
U111_CYCLE_SM.UU_LATCHED_nesr[0]     U111_TOP|CLK80_derived_clock     SB_DFFNESR     E       CYCLE_STATE_0_sqmuxa_0     12.500       4.955
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.230
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.125

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.079

    Number of logic level(s):                1
    Starting point:                          U111_CYCLE_SM.TS_EN / Q
    Ending point:                            U111_CYCLE_SM.TSn / D
    The start point is clocked by            U111_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U111_TOP|CLK40_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
U111_CYCLE_SM.TS_EN       SB_DFFN     Q        Out     0.540     0.540       -         
TS_EN                     Net         -        -       1.599     -           3         
U111_CYCLE_SM.TSn_RNO     SB_LUT4     I1       In      -         2.139       -         
U111_CYCLE_SM.TSn_RNO     SB_LUT4     O        Out     0.400     2.539       -         
TSn                       Net         -        -       1.507     -           1         
U111_CYCLE_SM.TSn         SB_DFFN     D        In      -         4.046       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U111_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_DFFN         7 uses
SB_DFFNESR      16 uses
SB_DFFNSS       1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 91
I/O primitives: 90
SB_IO          89 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   CLK40_IN: 1
   U111_TOP|CLK80_derived_clock: 26
   U111_TOP|CLK40_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 72 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 19 10:10:12 2024

###########################################################]
