<root><simulation><result_generated_time />2023-05-12 16:51:35<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [224, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 4), ('OY', 8)]], [[('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('OX', 4), ('OY', 8)]], [], []]<O />[[], [[('OY', 7), ('K', 4)], [('OX', 4), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 2), ('C', 2)], [('C', 12), ('K', 3), ('K', 3), ('OX', 7)], []]<I />[[('K', 4), ('OX', 2), ('C', 2), ('C', 12), ('K', 3), ('K', 3)], [('OX', 7)], []]<O />[[('K', 4), ('OX', 2), ('C', 2), ('C', 12)], [('K', 3), ('K', 3), ('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [224.0, 2, 7, 1], 'I': [4.0, 36.0, 1.0, 1.0], 'O': [1.0, 24, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 27648, 27648], 'I': [384, 602112, 602112], 'O': [64, 3612672, 3612672], 'O_partial': [64, 0, 0], 'O_final': [0, 3612672, 3612672]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.75, 0.02, 0.0], 'O': [0.12, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.13, 0.0], 'I': [0.75, 0.13, 0.0], 'O': [0.12, 0.13, 0.0]}<effective_mem_size_bit />{'W': [32, 27648, 27648], 'I': [384, 602112, 602112], 'O': [64, 1204224, 3612672], 'O_partial': [64, 0, 0], 'O_final': [0, 1204224, 3612672]}<total_unit_count />{'W': [896, 4, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [224, 224, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [224.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[48384, 24192], [24192, 3456], [3456, 0]]<I />[[677376, 75264], [75264, 75264], [75264, 0]]<O />[[(10386432, 10838016), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(10386432, 10838016), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6048, 3024], [378, 54], [14, 0]]<I />[[84672, 9408], [1176, 1176], [294, 0]]<O />[[(1298304, 1354752), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([1298304, 1354752], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />1548288</mac_count></basic_info><energy><total_energy />23774736.7<mem_energy_breakdown><W />[3.1, 44.8, 18.0]<I />[31.9, 233.1, 391.6]<O />[949.1, 1398.4, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />77414.4<total />23769317.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7942<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.9076<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />13327<latency_cycle_without_data_loading />12096<ideal_computing_cycle />12096<data_loading><load_cycle_total />1231<load_cycle_individual />{'W': [1, 54, 0], 'I': [168, 1176, 0]}<load_cycle_combined />{'W': 54, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-12095], [-11325, -12080], [-12096, -12096]], 'I': [[-12095], [-1116, -144], [-12096, -12096]], 'O': [[-12096], [-12033, -5040], [-5040, -10332]]}<mem_stall_cycle_shared />{'W': [[-12095], [-11325, 0], [0, 0]], 'I': [[-12095], [-1116, 0], [0, 0]], 'O': [[-12096], [-12033, -5040], [-5040, -10332]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 27648, 27648], 'I': [384, 602112, 602112], 'O': [64, 3612672, 3612672], 'O_partial': [64, 0, 0], 'O_final': [0, 3612672, 3612672]}<data_size_each_level_total />{'W': [256, 27648, 27648], 'I': [86016, 602112, 602112], 'O': [57344, 3612672, 3612672]}<loop_cycles_each_level />{'W': [16, 12096, 12096], 'I': [1728, 12096, 12096], 'O': [192, 12096, 12096]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [9, 1, 1], 'O': [24, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [16.0, 2.3], [2.3, 2.3]], 'I': [[8.0, 0.2], [49.8, 49.8], [49.8, 49.8]], 'O': [[8.0, 0.3], [298.7, 298.7], [298.7, 298.7]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [16.0, 16.0], [16.0, 2.3]], 'I': [[8.0, 2.0], [448.0, 49.8], [49.8, 49.8]], 'O': [[8.0, 8.0], [7168.0, 298.7], [298.7, 298.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [16.0, 2.3], [2.3, 0]], 'I': [[8.0, 2.0], [448.0, 49.8], [49.8, 0]], 'O': [[8.0, 0.3], [298.7, 298.7], [298.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [762.7, 350.7], [52.1, 298.7]], 'I': [[8.0, 2.0], [762.7, 350.7], [52.1, 298.7]], 'O': [[8.0, 0.3], [762.7, 350.7], [52.1, 298.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12096], [16, 16, 756], [12096, 12096, 1]], 'I': [[1, 1, 12096], [192, 1728, 7], [12096, 12096, 1]], 'O': [[1, 1, 12096], [192, 192, 63], [12096, 12096, 1]]}<trans_time_real />{'W': [[0, 1, 12096], [[1, 16, 756], [0, 16, 756]], [[54, 12096, 1], [14, 12096, 1]]], 'I': [[0, 1, 12096], [[6, 1728, 7], [168, 1728, 7]], [[1176, 12096, 1], [294, 12096, 1]]], 'O': [[0, 1, 12096], [[1, 192, 63], [112, 192, 63]], [[7056, 12096, 1], [1764, 12096, 1]]]}<single_stall_cycle />{'W': [[-1], [-15, -16], [-12042, -12082]], 'I': [[-1], [-186, -24], [-10920, -11802]], 'O': [[-1], [-191, -80], [-5040, -10332]]}<single_stall_count />{'W': [12095, 755, 0], 'I': [12095, 6, 0], 'O': [12096, 63, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [755, 0], 'I': [1008, 0], 'O': [7056, 7056]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [7056, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-10333, -12096], [-5040, -5040]], 1: [[-12096, -12096], [-5040, -12096]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.1<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>