{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366930348822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366930348825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 15:52:27 2013 " "Processing started: Thu Apr 25 15:52:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366930348825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366930348825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366930348826 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366930350204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro_tb " "Found entity 1: MonPro_tb" {  } { { "MonPro_tb.v" "" { Text "D:/altera/12.1sp1/MonPro/MonPro_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366930350445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930350445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_add " "Found entity 1: mul_add" {  } { { "mul_add.v" "" { Text "D:/altera/12.1sp1/MonPro/mul_add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366930350455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930350455 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monpro.v(52) " "Verilog HDL information at monpro.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366930350471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S0 s0 monpro.v(23) " "Verilog HDL Declaration information at monpro.v(23): object \"S0\" differs only in case from object \"s0\" in the same scope" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1366930350472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 monpro " "Found entity 1: monpro" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366930350474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930350474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930350484 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S7 monpro.v(201) " "Verilog HDL error at monpro.v(201): object \"S7\" is not declared" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 201 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1366930350506 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S7 monpro.v(204) " "Verilog HDL error at monpro.v(204): object \"S7\" is not declared" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 204 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1366930350508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/12.1sp1/MonPro/output_files/MonPro.map.smsg " "Generated suppressed messages file D:/altera/12.1sp1/MonPro/output_files/MonPro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366930350641 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366930350856 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 25 15:52:30 2013 " "Processing ended: Thu Apr 25 15:52:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366930350856 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366930350856 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366930350856 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366930350856 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366930351651 ""}
