`include "register_file_if.vh"

`timescale 1 ns / 1 ns

module register_file_tb;
   parameter CLOCK_PERIOD = 10;
   logic clk =0;
   logic nRST;

   always #(CLOCK_PERIOD/2) CLK++;

   register_file_if rfif ();

   

   

   