sat
b0
#0
0 00000 count@0
1 0 alloc@0
2 0 busy[0]@0
3 0 busy[1]@0
4 0 busy[2]@0
5 0 busy[3]@0
6 0 busy[4]@0
7 0 busy[5]@0
8 0 busy[6]@0
9 0 busy[7]@0
10 0 busy[8]@0
11 0 busy[9]@0
12 0 busy[10]@0
13 0 busy[11]@0
14 0 busy[12]@0
15 0 busy[13]@0
16 0 busy[14]@0
17 0 busy[15]@0
@0
0 1 alloc_raw@0
1 0 clock@0
2 0000 free_addr_raw@0
3 0 free_raw@0
4 0 input345@0
5 0000 input347@0
6 0 input386@0
7 0000 input388@0
8 0 input404@0
9 0000 input408@0
@1
0 1 alloc_raw@1
1 0 clock@1
2 0001 free_addr_raw@1
3 0 free_raw@1
4 0 input345@1
5 0000 input347@1
6 0 input386@1
7 0101 input388@1
8 0 input404@1
9 0000 input408@1
@2
0 1 alloc_raw@2
1 0 clock@2
2 0010 free_addr_raw@2
3 0 free_raw@2
4 0 input345@2
5 0000 input347@2
6 0 input386@2
7 0100 input388@2
8 0 input404@2
9 0000 input408@2
@3
0 1 alloc_raw@3
1 0 clock@3
2 0011 free_addr_raw@3
3 1 free_raw@3
4 0 input345@3
5 0000 input347@3
6 0 input386@3
7 0000 input388@3
8 0 input404@3
9 0000 input408@3
@4
0 1 alloc_raw@4
1 0 clock@4
2 1111 free_addr_raw@4
3 1 free_raw@4
4 0 input345@4
5 0000 input347@4
6 0 input386@4
7 0000 input388@4
8 0 input404@4
9 0000 input408@4
@5
0 1 alloc_raw@5
1 0 clock@5
2 1111 free_addr_raw@5
3 1 free_raw@5
4 0 input345@5
5 0000 input347@5
6 0 input386@5
7 0000 input388@5
8 0 input404@5
9 0000 input408@5
@6
0 1 alloc_raw@6
1 0 clock@6
2 0111 free_addr_raw@6
3 1 free_raw@6
4 0 input345@6
5 0000 input347@6
6 0 input386@6
7 0000 input388@6
8 0 input404@6
9 0000 input408@6
@7
0 1 alloc_raw@7
1 0 clock@7
2 1111 free_addr_raw@7
3 1 free_raw@7
4 0 input345@7
5 0000 input347@7
6 0 input386@7
7 0000 input388@7
8 0 input404@7
9 0000 input408@7
@8
0 1 alloc_raw@8
1 0 clock@8
2 1111 free_addr_raw@8
3 1 free_raw@8
4 0 input345@8
5 0000 input347@8
6 0 input386@8
7 0000 input388@8
8 0 input404@8
9 0000 input408@8
@9
0 1 alloc_raw@9
1 0 clock@9
2 1111 free_addr_raw@9
3 1 free_raw@9
4 0 input345@9
5 0000 input347@9
6 0 input386@9
7 0000 input388@9
8 0 input404@9
9 0000 input408@9
@10
0 1 alloc_raw@10
1 0 clock@10
2 1111 free_addr_raw@10
3 1 free_raw@10
4 0 input345@10
5 0000 input347@10
6 0 input386@10
7 0000 input388@10
8 0 input404@10
9 0000 input408@10
@11
0 1 alloc_raw@11
1 0 clock@11
2 0111 free_addr_raw@11
3 0 free_raw@11
4 0 input345@11
5 0000 input347@11
6 0 input386@11
7 0011 input388@11
8 0 input404@11
9 0000 input408@11
@12
0 1 alloc_raw@12
1 0 clock@12
2 1111 free_addr_raw@12
3 1 free_raw@12
4 0 input345@12
5 0000 input347@12
6 0 input386@12
7 0000 input388@12
8 0 input404@12
9 0000 input408@12
@13
0 1 alloc_raw@13
1 0 clock@13
2 0100 free_addr_raw@13
3 0 free_raw@13
4 0 input345@13
5 0000 input347@13
6 0 input386@13
7 0100 input388@13
8 0 input404@13
9 0000 input408@13
@14
0 1 alloc_raw@14
1 0 clock@14
2 1110 free_addr_raw@14
3 1 free_raw@14
4 0 input345@14
5 0000 input347@14
6 0 input386@14
7 0000 input388@14
8 0 input404@14
9 0000 input408@14
@15
0 1 alloc_raw@15
1 0 clock@15
2 1111 free_addr_raw@15
3 1 free_raw@15
4 0 input345@15
5 0000 input347@15
6 0 input386@15
7 1111 input388@15
8 0 input404@15
9 1111 input408@15
@16
0 0 alloc_raw@16
1 0 clock@16
2 1111 free_addr_raw@16
3 0 free_raw@16
4 0 input345@16
5 0000 input347@16
6 0 input386@16
7 1111 input388@16
8 0 input404@16
9 1111 input408@16
@17
0 1 alloc_raw@17
1 0 clock@17
2 1111 free_addr_raw@17
3 0 free_raw@17
4 0 input345@17
5 0000 input347@17
6 0 input386@17
7 0000 input388@17
8 0 input404@17
9 0000 input408@17
@18
0 0 alloc_raw@18
1 0 clock@18
2 0000 free_addr_raw@18
3 0 free_raw@18
4 0 input345@18
5 0000 input347@18
6 0 input386@18
7 0000 input388@18
8 0 input404@18
9 0000 input408@18
.

