Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 17:56:38 2024
| Host         : LAPTOP-KTP5C24J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  596         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (596)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1293)
5. checking no_input_delay (12)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (596)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 442 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: draw_wrap/clock_ms/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: draw_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1293)
---------------------------------------------------
 There are 1293 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1330          inf        0.000                      0                 1330           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1330 Endpoints
Min Delay          1330 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.508ns  (logic 3.877ns (33.689%)  route 7.631ns (66.311%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          2.584     2.925    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[2]
    SLICE_X70Y122        LUT6 (Prop_lut6_I4_O)        0.097     3.022 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.355     5.378    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.111     5.489 r  pong_fsm_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.691     8.180    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.328    11.508 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.508    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.472ns  (logic 3.890ns (33.911%)  route 7.582ns (66.089%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          2.584     2.925    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[2]
    SLICE_X70Y122        LUT6 (Prop_lut6_I4_O)        0.097     3.022 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.352     5.374    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.111     5.485 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.646     8.131    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.341    11.472 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.472    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.865ns  (logic 3.718ns (34.222%)  route 7.147ns (65.778%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          2.584     2.925    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[2]
    SLICE_X70Y122        LUT6 (Prop_lut6_I4_O)        0.097     3.022 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.117     5.140    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.097     5.237 r  pong_fsm_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.445     7.682    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183    10.865 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.865    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.486ns  (logic 3.691ns (35.200%)  route 6.795ns (64.800%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          2.584     2.925    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[2]
    SLICE_X70Y122        LUT6 (Prop_lut6_I4_O)        0.097     3.022 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.179     5.201    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.097     5.298 r  pong_fsm_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.031     7.330    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.156    10.486 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.486    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.038ns  (logic 3.695ns (36.806%)  route 6.344ns (63.194%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          2.584     2.925    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[2]
    SLICE_X70Y122        LUT6 (Prop_lut6_I4_O)        0.097     3.022 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.352     5.374    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.097     5.471 r  pong_fsm_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.408     6.879    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.160    10.038 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.038    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.951ns  (logic 3.864ns (38.828%)  route 6.087ns (61.172%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          2.584     2.925    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[2]
    SLICE_X70Y122        LUT6 (Prop_lut6_I4_O)        0.097     3.022 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.117     5.140    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.111     5.251 r  pong_fsm_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.385     6.636    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.315     9.951 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.951    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 3.650ns (36.898%)  route 6.243ns (63.102%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          2.584     2.925    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[2]
    SLICE_X70Y122        LUT6 (Prop_lut6_I4_O)        0.097     3.022 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           2.355     5.378    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.097     5.475 r  pong_fsm_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.303     6.778    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.115     9.893 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.893    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 3.903ns (50.824%)  route 3.776ns (49.176%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.361     0.361 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=21, routed)          1.135     1.496    ssd_wrap/Q[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.203     1.699 r  ssd_wrap/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.641     4.340    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.339     7.679 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.679    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 3.614ns (47.376%)  route 4.014ns (52.624%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.048     1.389    ssd_wrap/Q[2]
    SLICE_X34Y111        LUT3 (Prop_lut3_I0_O)        0.097     1.486 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.966     4.452    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176     7.628 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.628    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.736ns (50.538%)  route 3.656ns (49.462%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=16, routed)          1.018     1.359    ssd_wrap/Q[2]
    SLICE_X28Y103        LUT3 (Prop_lut3_I0_O)        0.113     1.472 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.639     4.110    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.282     7.392 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.392    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_p1/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keypad_p1/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.186ns  (logic 0.128ns (68.772%)  route 0.058ns (31.228%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE                         0.000     0.000 r  keypad_p1/temp_reg[3]/C
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keypad_p1/temp_reg[3]/Q
                         net (fo=1, routed)           0.058     0.186    keypad_p1/temp_reg_n_0_[3]
    SLICE_X86Y115        FDSE                                         r  keypad_p1/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/temp_Red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/out_Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE                         0.000     0.000 r  sync_porch/temp_Red_reg[3]/C
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/temp_Red_reg[3]/Q
                         net (fo=1, routed)           0.055     0.196    sync_porch/temp_Red[3]
    SLICE_X85Y133        FDRE                                         r  sync_porch/out_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Game_wrap/Signal_Control_BG/timer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Game_wrap/Signal_Control_BG/signal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.151ns (69.164%)  route 0.067ns (30.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y131        FDRE                         0.000     0.000 r  draw_wrap/Draw_Game_wrap/Signal_Control_BG/timer_reg[3]/C
    SLICE_X88Y131        FDRE (Prop_fdre_C_Q)         0.151     0.151 r  draw_wrap/Draw_Game_wrap/Signal_Control_BG/timer_reg[3]/Q
                         net (fo=4, routed)           0.067     0.218    draw_wrap/Draw_Game_wrap/Signal_Control_BG/timer_reg[3]
    SLICE_X89Y131        FDRE                                         r  draw_wrap/Draw_Game_wrap/Signal_Control_BG/signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Over_wrap/Signal_Control_R/signal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.151ns (67.358%)  route 0.073ns (32.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE                         0.000     0.000 r  draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[3]/C
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.151     0.151 r  draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[3]/Q
                         net (fo=4, routed)           0.073     0.224    draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[3]
    SLICE_X84Y134        FDRE                                         r  draw_wrap/Draw_Over_wrap/Signal_Control_R/signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Game_wrap/Signal_Control_BB/timer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Game_wrap/Signal_Control_BB/signal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.146ns (62.559%)  route 0.087ns (37.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE                         0.000     0.000 r  draw_wrap/Draw_Game_wrap/Signal_Control_BB/timer_reg[0]/C
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  draw_wrap/Draw_Game_wrap/Signal_Control_BB/timer_reg[0]/Q
                         net (fo=7, routed)           0.087     0.233    draw_wrap/Draw_Game_wrap/Signal_Control_BB/timer_reg[0]
    SLICE_X83Y130        FDRE                                         r  draw_wrap/Draw_Game_wrap/Signal_Control_BB/signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.151ns (63.739%)  route 0.086ns (36.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y134        FDRE                         0.000     0.000 r  draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[1]/C
    SLICE_X80Y134        FDRE (Prop_fdre_C_Q)         0.151     0.151 r  draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[1]/Q
                         net (fo=6, routed)           0.086     0.237    draw_wrap/Draw_Over_wrap/Signal_Control_B/timer_reg[1]
    SLICE_X80Y134        FDRE                                         r  draw_wrap/Draw_Over_wrap/Signal_Control_B/signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_p2/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keypad_p2/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y110        FDRE                         0.000     0.000 r  keypad_p2/temp_reg[3]/C
    SLICE_X89Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keypad_p2/temp_reg[3]/Q
                         net (fo=1, routed)           0.110     0.238    keypad_p2/temp_reg_n_0_[3]
    SLICE_X88Y111        FDSE                                         r  keypad_p2/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Game_wrap/Signal_Control_BG/signal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Game_wrap/ball_G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.146ns (59.751%)  route 0.098ns (40.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDRE                         0.000     0.000 r  draw_wrap/Draw_Game_wrap/Signal_Control_BG/signal_reg[3]/C
    SLICE_X89Y131        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  draw_wrap/Draw_Game_wrap/Signal_Control_BG/signal_reg[3]/Q
                         net (fo=1, routed)           0.098     0.244    draw_wrap/Draw_Game_wrap/Signal_Control_BG_n_0
    SLICE_X86Y131        FDSE                                         r  draw_wrap/Draw_Game_wrap/ball_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/temp_Green_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/out_Green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.130%)  route 0.106ns (42.870%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDRE                         0.000     0.000 r  sync_porch/temp_Green_reg[0]/C
    SLICE_X86Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/temp_Green_reg[0]/Q
                         net (fo=1, routed)           0.106     0.247    sync_porch/temp_Green[0]
    SLICE_X87Y134        FDRE                                         r  sync_porch/out_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Mode_wrap/Score_Display_Limit/ten_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Mode_wrap/Score_Display_Limit/draw_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.935%)  route 0.062ns (25.065%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE                         0.000     0.000 r  draw_wrap/Draw_Mode_wrap/Score_Display_Limit/ten_reg/C
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  draw_wrap/Draw_Mode_wrap/Score_Display_Limit/ten_reg/Q
                         net (fo=4, routed)           0.062     0.203    draw_wrap/Draw_Mode_wrap/Score_Display_Limit/ten
    SLICE_X76Y127        LUT6 (Prop_lut6_I5_O)        0.045     0.248 r  draw_wrap/Draw_Mode_wrap/Score_Display_Limit/draw_s_i_1__0/O
                         net (fo=1, routed)           0.000     0.248    draw_wrap/Draw_Mode_wrap/Score_Display_Limit/draw_s0_out
    SLICE_X76Y127        FDRE                                         r  draw_wrap/Draw_Mode_wrap/Score_Display_Limit/draw_s_reg/D
  -------------------------------------------------------------------    -------------------





