--------------------------------------------------------------------------------
-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: O.61xd
--  \   \         Application: netgen
--  /   /         Filename: ethercon.vhd
-- /___/   /\     Timestamp: Fri Sep 12 15:24:16 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl C:/Users/isar/Documents/code4/TX9UMB-2/ise-project/ipcore_dir/tmp/_cg/ethercon.ngc C:/Users/isar/Documents/code4/TX9UMB-2/ise-project/ipcore_dir/tmp/_cg/ethercon.vhd 
-- Device	: 6slx150tfgg676-3
-- Input file	: C:/Users/isar/Documents/code4/TX9UMB-2/ise-project/ipcore_dir/tmp/_cg/ethercon.ngc
-- Output file	: C:/Users/isar/Documents/code4/TX9UMB-2/ise-project/ipcore_dir/tmp/_cg/ethercon.vhd
-- # of Entities	: 1
-- Design Name	: ethercon
-- Xilinx	: C:\Xilinx\13.2\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ethercon is
  port (
    userclk2 : in STD_LOGIC := 'X'; 
    txchardispmode : out STD_LOGIC; 
    userclk : in STD_LOGIC := 'X'; 
    rxdisperr : in STD_LOGIC := 'X'; 
    txbuferr : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    mdio_out : out STD_LOGIC; 
    gmii_isolate : out STD_LOGIC; 
    txcharisk : out STD_LOGIC; 
    gmii_tx_en : in STD_LOGIC := 'X'; 
    mgt_tx_reset : out STD_LOGIC; 
    powerdown : out STD_LOGIC; 
    gmii_tx_er : in STD_LOGIC := 'X'; 
    dcm_locked : in STD_LOGIC := 'X'; 
    mdio_tri : out STD_LOGIC; 
    rxcharisk : in STD_LOGIC := 'X'; 
    mdio_in : in STD_LOGIC := 'X'; 
    rxchariscomma : in STD_LOGIC := 'X'; 
    txchardispval : out STD_LOGIC; 
    rxnotintable : in STD_LOGIC := 'X'; 
    rxrundisp : in STD_LOGIC := 'X'; 
    gmii_rx_dv : out STD_LOGIC; 
    gmii_rx_er : out STD_LOGIC; 
    mdc : in STD_LOGIC := 'X'; 
    enablealign : out STD_LOGIC; 
    mgt_rx_reset : out STD_LOGIC; 
    an_interrupt : out STD_LOGIC; 
    signal_detect : in STD_LOGIC := 'X'; 
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    txdata : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    link_timer_value : in STD_LOGIC_VECTOR ( 8 downto 0 ); 
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    rxclkcorcnt : in STD_LOGIC_VECTOR ( 2 downto 0 ); 
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    phyad : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
    rxbufstatus : in STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end ethercon;

architecture STRUCTURE of ethercon is
  signal N0 : STD_LOGIC; 
  signal NlwRenamedSig_OI_mgt_rx_reset : STD_LOGIC; 
  signal NlwRenamedSig_OI_mgt_tx_reset : STD_LOGIC; 
  signal NlwRenamedSig_OI_powerdown : STD_LOGIC; 
  signal NlwRenamedSig_OI_enablealign : STD_LOGIC; 
  signal NlwRenamedSig_OI_gmii_rx_dv : STD_LOGIC; 
  signal NlwRenamedSig_OI_gmii_isolate : STD_LOGIC; 
  signal NlwRenamedSig_OI_an_interrupt : STD_LOGIC; 
  signal NlwRenamedSig_OI_status_vector_13_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_status_vector_11_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_status_vector_10_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_status_vector_9_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_status_vector_8_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_SOP_REG2_991 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_EXTEND_REG3_990 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_0_989 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_1_988 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_2_987 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_3_986 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_4_985 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_5_984 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_6_983 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_7_982 : STD_LOGIC; 
  signal BU2_U0_Mshreg_STATUS_VECTOR_12_981 : STD_LOGIC; 
  signal BU2_U0_Mshreg_STATUS_VECTOR_1_980 : STD_LOGIC; 
  signal BU2_U0_Mshreg_STATUS_VECTOR_0_979 : STD_LOGIC; 
  signal BU2_N102 : STD_LOGIC; 
  signal BU2_N101 : STD_LOGIC; 
  signal BU2_N100 : STD_LOGIC; 
  signal BU2_N99 : STD_LOGIC; 
  signal BU2_N98 : STD_LOGIC; 
  signal BU2_N97 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1_rstpot_972 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1_rstpot_971 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_rstpot_970 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_rstpot_969 : STD_LOGIC; 
  signal BU2_N95 : STD_LOGIC; 
  signal BU2_N93 : STD_LOGIC; 
  signal BU2_N91 : STD_LOGIC; 
  signal BU2_N89 : STD_LOGIC; 
  signal BU2_N87 : STD_LOGIC; 
  signal BU2_N85 : STD_LOGIC; 
  signal BU2_N83 : STD_LOGIC; 
  signal BU2_N77 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ABILITY_MATCH_2_GND_24_o_MUX_245_o11_lut_960 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot_lut_959 : STD_LOGIC; 
  signal BU2_N75 : STD_LOGIC; 
  signal BU2_N74 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955 : STD_LOGIC; 
  signal BU2_N67 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o12_953 : STD_LOGIC; 
  signal BU2_N65 : STD_LOGIC; 
  signal BU2_N64 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EOP_REG1_LINK_OK_OR_171_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_rstpot1_947 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_SYNC_STATUS_rstpot_946 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_ENCOMMAALIGN_rstpot_945 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_DATA_ERROR_rstpot_944 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXT_ILLEGAL_K_rstpot_943 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_NIT_rstpot_942 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_rstpot_941 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_HDR_REMOVED_REG_rstpot_940 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_rstpot_939 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_rstpot_938 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_S_rstpot_937 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TRIGGER_T_rstpot_936 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TXCHARDISPVAL_rstpot_935 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_K28p5_rstpot_934 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_INSERT_IDLE_933 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_INSERT_IDLE_rstpot_932 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRPISK_931 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRPISK_rstpot_930 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_rstpot_928 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT_927 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT_rstpot_926 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3_rstpot_925 : STD_LOGIC; 
  signal BU2_U0_SRESET_rstpot_924 : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd4_rstpot_923 : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd4_rstpot_922 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_rstpot_921 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_rstpot_920 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_rstpot_919 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_C1_OR_C2_rstpot_918 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_rstpot_917 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_916 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_rstpot_915 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_WAIT_FOR_K_glue_set_914 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_CARRIER_913 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_CARRIER_glue_set_912 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXTEND_glue_set_911 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_DV_glue_set_910 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_INVALID_glue_set_909 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RECEIVE_908 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RECEIVE_glue_set_907 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_EVEN_glue_set_906 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_glue_set_905 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_glue_set_904 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_glue_set_903 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_glue_set_902 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_glue_set_901 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_glue_set_900 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_glue_set_899 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_INT_glue_set_898 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_glue_set_897 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_POWERDOWN_REG_glue_set_896 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_DISPARITY_895 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_DISPARITY_glue_rst_894 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_R_glue_set_893 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_PACKET_glue_set_892 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_V_glue_set_891 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_glue_set_890 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_glue_set_889 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_888 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_glue_set_887 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_glue_rst_886 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_REMOTE_FAULT_glue_set_885 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_884 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_glue_set_883 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_glue_set_882 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_glue_set_881 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_880 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_glue_set_879 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_878 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_glue_set_877 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_glue_set_876 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_0_glue_rst_875 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_1_glue_rst_874 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_2_glue_rst_873 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_3_glue_rst_872 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_4_glue_rst_870 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_5_glue_rst_868 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_6_glue_rst_866 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_7_glue_rst_864 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_8_glue_rst_862 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_DATA_ERROR_861 : STD_LOGIC; 
  signal BU2_N62 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_T_REG2_R_REG1_OR_164_o2_859 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o1_858 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o13_857 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o1 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o4_855 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o3_854 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o2_853 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o1_852 : STD_LOGIC; 
  signal BU2_N60 : STD_LOGIC; 
  signal BU2_N58 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o1_849 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o : STD_LOGIC; 
  signal BU2_N56 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K28p5_REG1_D21p5_AND_208_o_norst : STD_LOGIC; 
  signal BU2_N54 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_I_REG_LINK_OK_AND_223_o_844 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_NIT_843 : STD_LOGIC; 
  signal BU2_N52 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In21_841 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In31_840 : STD_LOGIC; 
  signal BU2_N46 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_838 : STD_LOGIC; 
  signal BU2_N44 : STD_LOGIC; 
  signal BU2_N42 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux811 : STD_LOGIC; 
  signal BU2_N40 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux611_833 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux61 : STD_LOGIC; 
  signal BU2_N38 : STD_LOGIC; 
  signal BU2_N36 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux11111_829 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1111 : STD_LOGIC; 
  signal BU2_N34 : STD_LOGIC; 
  signal BU2_N32 : STD_LOGIC; 
  signal BU2_N30 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In2 : STD_LOGIC; 
  signal BU2_N28 : STD_LOGIC; 
  signal BU2_N26 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB8_820 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB7_819 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB6_818 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB5_817 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB4_816 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB3_815 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB1_814 : STD_LOGIC; 
  signal BU2_N24 : STD_LOGIC; 
  signal BU2_N22 : STD_LOGIC; 
  signal BU2_N18 : STD_LOGIC; 
  signal BU2_N16 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o2_809 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o1_808 : STD_LOGIC; 
  signal BU2_N14 : STD_LOGIC; 
  signal BU2_N12 : STD_LOGIC; 
  signal BU2_N10 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o2_803 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o1_802 : STD_LOGIC; 
  signal BU2_N6 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER21_796 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER2 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In1_794 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB92_793 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB91_792 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB9 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In2 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In22_789 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_788 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In21_787 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_In2_786 : STD_LOGIC; 
  signal BU2_N4 : STD_LOGIC; 
  signal BU2_N2 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_783 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K28p5_REG1_EVEN_AND_219_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXTEND_REG3_781 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_INVALID_780 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_WAIT_FOR_K_778 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_LINK_OK : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K28p51_776 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o2 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o1_770 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_EVEN_764 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_CGBAD_GND_27_o_AND_144_o : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_GND_27_o_CGBAD_OR_119_o : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_GOOD_CGS_1_PWR_22_o_equal_19_o : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_CGBAD : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_35_o11_757 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB2_756 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_1_1_755 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_754 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_14 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In1_752 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_n0311_inv : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_749 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_748 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_EN_TRIGGER_S_OR_100_o_0 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TRIGGER_T_745 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_DISP3_K28p5_OR_112_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_DISP5 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_K28p5_742 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_PACKET_PWR_21_o_MUX_449_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT511 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_R_739 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_PACKET_738 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_S_737 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_V_736 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_C1_OR_C2_735 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_734 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SGMII_PHY_MODE_TX_CONFIG_REG_INT_15_OR_65_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_1_731 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1_730 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1_729 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER12 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_726 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_725 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_724 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_723 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_722 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_721 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_MR_AN_ENABLE_OR_72_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PREVIOUS_STATE_3_equal_60_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_715 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TXCHARDISPVAL_714 : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd4_713 : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd4_712 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K29p7 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_S_710 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EVEN_RXCHARISK_AND_207_o_708 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K28p5 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_D0p0_REG_706 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_D0p0_705 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXCHARISK_REG1_704 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_CGBAD_703 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXFIFO_ERR_RXDISPERR_OR_121_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K23p7 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_SYNC_STATUS_REG_699 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_SYNC_STATUS_698 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FROM_RX_CX_697 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_REG1_C_REG3_OR_144_o_696 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FROM_IDLE_D_695 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_LINK_OK_WAIT_FOR_K_AND_228_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FROM_RX_K_693 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_LINK_OK_K28p5_REG2_AND_230_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EOP_REG1_691 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EOP_EXTEND_OR_150_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_SOP_689 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_S_WAIT_FOR_K_AND_236_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EOP_687 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXCHARISK_REG1_K28p5_REG1_AND_259_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXTEND_ERR_684 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXTEND_REG3_EXT_ILLEGAL_K_REG2_OR_168_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXTEND_REG1_ISOLATE_AND_271_o_682 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_DATA_681 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_K_679 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_7_RXNOTINTABLE_AND_300_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_0_RX_CONFIG_VALID_REG_3_OR_196_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_IDLE_REG_1_IDLE_REG_2_OR_197_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K28p5_REG2_675 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_K28p5_REG1_674 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_T_673 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_R_REG1_672 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_R_671 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_I_670 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_0_RXDATA_0_MUX_481_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_1_RXDATA_1_MUX_480_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_2_RXDATA_2_MUX_479_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_3_RXDATA_3_MUX_478_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_4_RXDATA_4_MUX_477_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_5_RXDATA_5_MUX_476_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_6_RXDATA_6_MUX_475_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_7_RXDATA_7_MUX_474_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_8_RXDATA_0_MUX_489_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_9_RXDATA_1_MUX_488_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_10_RXDATA_2_MUX_487_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_11_RXDATA_3_MUX_486_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_12_RXDATA_4_MUX_485_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_13_RXDATA_5_MUX_484_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_14_RXDATA_6_MUX_483_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG_15_RXDATA_7_MUX_482_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXTEND_REG1_653 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXTEND_652 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_ILLEGAL_K_651 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXT_ILLEGAL_K_650 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_T_REG2_645 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_T_REG1_644 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_643 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_ILLEGAL_K_REG2_642 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_ILLEGAL_K_REG1_641 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG2_640 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG1_639 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_REG1_635 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_SOP_REG3_634 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_SOP_REG2_633 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_CGBAD_REG3_632 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_CGBAD_REG2 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_FALSE_CARRIER_REG2 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_REG3_627 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_C_REG2_626 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_SIGNAL_DETECT_REG_617 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_GOOD_CGS_1_GND_27_o_mux_30_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_GOOD_CGS_1_GND_27_o_mux_30_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_n0103_inv : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In3 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In2_608 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In2 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In1_0 : STD_LOGIC; 
  signal BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_In2 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_8_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_9_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_10_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_11_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_12_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_13_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_14_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_15_Q : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_WE_569 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_GND_22_o_GND_22_o_MUX_59_o : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0137_inv_563 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_3_PWR_18_o_Mux_35_o : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_RD_561 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_GND_22_o_PWR_18_o_MUX_60_o : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_3_PWR_18_o_Mux_36_o : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In_555 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_In : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_In : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT1 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT2 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT3 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0131_inv : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_UNIDIRECTIONAL_ENABLE_REG_539 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG3_536 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_13_535 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_AN_ADV_REG_13_MUX_154_o : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_12_533 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_AN_ADV_REG_12_MUX_155_o : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_n0317_inv : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_COMPLETE_REG1_530 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_529 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG4_527 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG3_526 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_DUPLEX_MODE_REG_525 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG2 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDIO_IN_data_sync1 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG2 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDC_data_sync1 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_CONFIG_5_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_CONFIG_7_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_CONFIG_8_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_CONFIG_12_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_CONFIG_13_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_CONFIG_14_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_CONFIG_15_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_EN_REG1_503 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_ER_REG1_502 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TRIGGER_S_501 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_EN_EVEN_AND_100_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_T_499 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_EN_TRIGGER_T_OR_102_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_XMIT_DATA_INT_497 : STD_LOGIC; 
  signal BU2_U0_XMIT_DATA : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TXCHARDISPMODE_495 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_SYNC_DISPARITY_EVEN_AND_134_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493 : STD_LOGIC; 
  signal BU2_U0_XMIT_CONFIG : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_SYNC_DISPARITY_475 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TX_PACKET_CODE_GRP_CNT_1_MUX_456_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_TXCHARISK_457 : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRPISK_GND_26_o_MUX_462_o : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o : STD_LOGIC; 
  signal BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_dpot1_431 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_dpot1_430 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_dpot1_429 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_dpot1_428 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_dpot1_427 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_dpot1_426 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_dpot1_425 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_dpot1_424 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_dpot1_423 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_dpot1_422 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_dpot1_421 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_dpot1_420 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_dpot1_419 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_dpot1_418 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_dpot1_416 : STD_LOGIC; 
  signal BU2_U0_RECEIVER_I_REG_415 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o1 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_412 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_DATA_INT_411 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PWR_20_o_OR_68_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_REG_409 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_SYNC_STATUS_OR_89_o : STD_LOGIC; 
  signal BU2_U0_RX_RUDI_INVALID : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_406 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_90_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_93_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_16_403 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_15_401 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_7_399 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_9_398 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_8_397 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6_396 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG2_394 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1_393 : STD_LOGIC; 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG1_391 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_MSB_REG_390 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG2_388 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG1_387 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG2_386 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG1_385 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_384 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_383 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG4_382 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3_381 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2_380 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2_GND_24_o_MUX_245_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_2_378 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o11_377 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_376 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_372 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1_MR_AN_ENABLE_REG2_XOR_56_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG2_370 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG1_369 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG2_368 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG1_367 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH_2_366 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG4_AND_40_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH_364 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG2_AND_42_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG2_362 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_360 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0556_inv : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PWR_20_o_STATE_3_equal_63_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_5_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_11_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_7_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_9_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_8_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_8_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_12_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_4_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_13_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_3_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_14_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER121 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_15_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_1_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG2_334 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_LINK_TIMER_SATURATED_OR_47_o_inv : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER2 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER3 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER4 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER5 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER6 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER7 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER8 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283 : STD_LOGIC; 
  signal BU2_U0_SRESET_282 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_0_Q_277 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_1_Q_273 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_0_Q_272 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_2_Q_268 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_1_Q_267 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_3_Q_263 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_2_Q_262 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_4_Q_258 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_3_Q_257 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_0_Q_250 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_1_Q_243 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_0_Q_242 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_2_Q_235 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_1_Q_234 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_3_Q_227 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_2_Q_226 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_Q : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_4_Q_220 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_3_Q_219 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_1_rt_215 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_2_rt_212 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_3_rt_209 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_4_rt_206 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_5_rt_203 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_6_rt_200 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_7_rt_197 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_8_rt_194 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_9_rt_191 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_10_rt_188 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_11_rt_185 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_0_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_1_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_1_rt_180 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_2_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_2_rt_177 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_3_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_3_rt_174 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_4_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_4_rt_171 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_5_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_5_rt_168 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_6_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_6_rt_165 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_7_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_7_rt_162 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_8_1 : STD_LOGIC; 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_8_rt_159 : STD_LOGIC; 
  signal BU2_U0_DCM_LOCKED_SOFT_RESET_OR_2_o : STD_LOGIC; 
  signal BU2_U0_RESET_INT_PIPE_156 : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_3_GND_13_o_Mux_8_o : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_3_GND_13_o_Mux_4_o : STD_LOGIC; 
  signal BU2_U0_SRESET_PIPE_153 : STD_LOGIC; 
  signal BU2_U0_RESET_INT_152 : STD_LOGIC; 
  signal BU2_U0_TXBUFERR_INT_151 : STD_LOGIC; 
  signal BU2_U0_RXDISPERR_GND_13_o_MUX_547_o : STD_LOGIC; 
  signal BU2_U0_RXBUFSTATUS_1_GND_13_o_mux_12_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_RXNOTINTABLE_GND_13_o_MUX_546_o : STD_LOGIC; 
  signal BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_RXCHARISCOMMA_INT_140 : STD_LOGIC; 
  signal BU2_U0_RXCHARISCOMMA_TXCHARISK_INT_MUX_550_o : STD_LOGIC; 
  signal BU2_U0_RXCHARISK_INT_138 : STD_LOGIC; 
  signal BU2_U0_RXCHARISK_TXCHARISK_INT_MUX_549_o : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TXCHARISK_INT_TXEVEN_MUX_556_o : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_0_Q : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_1_Q : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_2_Q : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_3_Q : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_4_Q : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_5_Q : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_6_Q : STD_LOGIC; 
  signal BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_7_Q : STD_LOGIC; 
  signal BU2_U0_TXCHARDISPMODE_INT_TXEVEN_MUX_557_o : STD_LOGIC; 
  signal BU2_U0_TXCHARDISPVAL_INT_GND_13_o_MUX_558_o : STD_LOGIC; 
  signal BU2_U0_SIGNAL_DETECT_REG : STD_LOGIC; 
  signal BU2_U0_SYNC_SIGNAL_DETECT_data_sync1 : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd3_107 : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd3_In : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd2_105 : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd2_In : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd1_103 : STD_LOGIC; 
  signal BU2_U0_RESET_INT_TXBUFERR_INT_OR_198_o : STD_LOGIC; 
  signal BU2_U0_TX_RST_SM_FSM_FFd1_In : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd1_100 : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd1_In : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd3_98 : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd3_In : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd2_96 : STD_LOGIC; 
  signal BU2_U0_RESET_INT_RXBUFSTATUS_INT_1_OR_199_o : STD_LOGIC; 
  signal BU2_U0_RX_RST_SM_FSM_FFd2_In : STD_LOGIC; 
  signal BU2_U0_RXDISPERR_SRL : STD_LOGIC; 
  signal BU2_U0_RXDISPERR_INT_92 : STD_LOGIC; 
  signal BU2_U0_RXNOTINTABLE_SRL : STD_LOGIC; 
  signal BU2_U0_RXNOTINTABLE_INT_90 : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_FALSE_CARRIER_REG2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_SOP_REG2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_CGBAD_REG2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_EXTEND_REG3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_5_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_6_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_7_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_Mshreg_STATUS_VECTOR_12_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_Mshreg_STATUS_VECTOR_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_Mshreg_STATUS_VECTOR_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal link_timer_value_2 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal rxbufstatus_3 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal rxclkcorcnt_4 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal rxdata_5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal txdata_6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal gmii_txd_7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal gmii_rxd_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal phyad_9 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_RECEIVER_RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_RECEIVER_RX_CONFIG_VALID_REG : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_RECEIVER_IDLE_REG : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_SYNCHRONISATION_GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_TRANSMITTER_TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRANSMITTER_CONFIG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRANSMITTER_CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRANSMITTER_TXDATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_TRANSMITTER_CODE_GRP_CNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_TRANSMITTER_Result : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_RECEIVER_RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096 : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_RXBUFSTATUS_INT : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_RXCLKCORCNT_INT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_RXDATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  gmii_rxd(7) <= gmii_rxd_8(7);
  gmii_rxd(6) <= gmii_rxd_8(6);
  gmii_rxd(5) <= gmii_rxd_8(5);
  gmii_rxd(4) <= gmii_rxd_8(4);
  gmii_rxd(3) <= gmii_rxd_8(3);
  gmii_rxd(2) <= gmii_rxd_8(2);
  gmii_rxd(1) <= gmii_rxd_8(1);
  gmii_rxd(0) <= gmii_rxd_8(0);
  gmii_isolate <= NlwRenamedSig_OI_gmii_isolate;
  mgt_tx_reset <= NlwRenamedSig_OI_mgt_tx_reset;
  powerdown <= NlwRenamedSig_OI_powerdown;
  rxdata_5(7) <= rxdata(7);
  rxdata_5(6) <= rxdata(6);
  rxdata_5(5) <= rxdata(5);
  rxdata_5(4) <= rxdata(4);
  rxdata_5(3) <= rxdata(3);
  rxdata_5(2) <= rxdata(2);
  rxdata_5(1) <= rxdata(1);
  rxdata_5(0) <= rxdata(0);
  txdata(7) <= txdata_6(7);
  txdata(6) <= txdata_6(6);
  txdata(5) <= txdata_6(5);
  txdata(4) <= txdata_6(4);
  txdata(3) <= txdata_6(3);
  txdata(2) <= txdata_6(2);
  txdata(1) <= txdata_6(1);
  txdata(0) <= txdata_6(0);
  link_timer_value_2(8) <= link_timer_value(8);
  link_timer_value_2(7) <= link_timer_value(7);
  link_timer_value_2(6) <= link_timer_value(6);
  link_timer_value_2(5) <= link_timer_value(5);
  link_timer_value_2(4) <= link_timer_value(4);
  link_timer_value_2(3) <= link_timer_value(3);
  link_timer_value_2(2) <= link_timer_value(2);
  link_timer_value_2(1) <= link_timer_value(1);
  link_timer_value_2(0) <= link_timer_value(0);
  status_vector(15) <= NlwRenamedSig_OI_status_vector_10_Q;
  status_vector(14) <= NlwRenamedSig_OI_status_vector_10_Q;
  status_vector(13) <= NlwRenamedSig_OI_status_vector_13_Q;
  status_vector(11) <= NlwRenamedSig_OI_status_vector_11_Q;
  status_vector(10) <= NlwRenamedSig_OI_status_vector_10_Q;
  status_vector(9) <= NlwRenamedSig_OI_status_vector_9_Q;
  status_vector(8) <= NlwRenamedSig_OI_status_vector_8_Q;
  status_vector(7) <= NlwRenamedSig_OI_status_vector_10_Q;
  rxclkcorcnt_4(2) <= rxclkcorcnt(2);
  rxclkcorcnt_4(1) <= rxclkcorcnt(1);
  rxclkcorcnt_4(0) <= rxclkcorcnt(0);
  gmii_txd_7(7) <= gmii_txd(7);
  gmii_txd_7(6) <= gmii_txd(6);
  gmii_txd_7(5) <= gmii_txd(5);
  gmii_txd_7(4) <= gmii_txd(4);
  gmii_txd_7(3) <= gmii_txd(3);
  gmii_txd_7(2) <= gmii_txd(2);
  gmii_txd_7(1) <= gmii_txd(1);
  gmii_txd_7(0) <= gmii_txd(0);
  gmii_rx_dv <= NlwRenamedSig_OI_gmii_rx_dv;
  enablealign <= NlwRenamedSig_OI_enablealign;
  mgt_rx_reset <= NlwRenamedSig_OI_mgt_rx_reset;
  an_interrupt <= NlwRenamedSig_OI_an_interrupt;
  phyad_9(4) <= phyad(4);
  phyad_9(3) <= phyad(3);
  phyad_9(2) <= phyad(2);
  phyad_9(1) <= phyad(1);
  phyad_9(0) <= phyad(0);
  rxbufstatus_3(1) <= rxbufstatus(1);
  rxbufstatus_3(0) <= rxbufstatus(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => N0
    );
  BU2_U0_RECEIVER_Mshreg_FALSE_CARRIER_REG2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RECEIVER_FALSE_CARRIER_913,
      Q => BU2_U0_RECEIVER_FALSE_CARRIER_REG2,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_FALSE_CARRIER_REG2_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_SOP_REG2 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_SOP_REG2_991,
      Q => BU2_U0_RECEIVER_SOP_REG2_633
    );
  BU2_U0_RECEIVER_Mshreg_SOP_REG2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_10_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RECEIVER_SOP_689,
      Q => BU2_U0_RECEIVER_Mshreg_SOP_REG2_991,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_SOP_REG2_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_Mshreg_CGBAD_REG2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RECEIVER_CGBAD_703,
      Q => BU2_U0_RECEIVER_CGBAD_REG2,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_CGBAD_REG2_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_EXTEND_REG3 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_EXTEND_REG3_990,
      Q => BU2_U0_RECEIVER_EXTEND_REG3_781
    );
  BU2_U0_RECEIVER_Mshreg_EXTEND_REG3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_10_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RECEIVER_EXTEND_REG1_653,
      Q => BU2_U0_RECEIVER_Mshreg_EXTEND_REG3_990,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_EXTEND_REG3_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_0 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_0_989,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(0)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(0),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_0_989,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_0_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_1 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_1_988,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(1)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(1),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_1_988,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_1_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_2 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_2_987,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(2)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(2),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_2_987,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_2_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_3 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_3_986,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(3)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(3),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_3_986,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_3_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_4 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_4_985,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(4)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(4),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_4_985,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_4_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_5 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_5_984,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(5)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(5),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_5_984,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_5_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_6 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_6_983,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(6)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(6),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_6_983,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_6_Q15_UNCONNECTED
    );
  BU2_U0_RECEIVER_RXDATA_REG5_7 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_7_982,
      Q => BU2_U0_RECEIVER_RXDATA_REG5(7)
    );
  BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_11_Q,
      A1 => NlwRenamedSig_OI_status_vector_11_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RXDATA_INT(7),
      Q => BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_7_982,
      Q15 => NLW_BU2_U0_RECEIVER_Mshreg_RXDATA_REG5_7_Q15_UNCONNECTED
    );
  BU2_U0_STATUS_VECTOR_12 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_Mshreg_STATUS_VECTOR_12_981,
      Q => status_vector(12)
    );
  BU2_U0_Mshreg_STATUS_VECTOR_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_10_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6_396,
      Q => BU2_U0_Mshreg_STATUS_VECTOR_12_981,
      Q15 => NLW_BU2_U0_Mshreg_STATUS_VECTOR_12_Q15_UNCONNECTED
    );
  BU2_U0_STATUS_VECTOR_1 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_Mshreg_STATUS_VECTOR_1_980,
      Q => status_vector(1)
    );
  BU2_U0_Mshreg_STATUS_VECTOR_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_10_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      Q => BU2_U0_Mshreg_STATUS_VECTOR_1_980,
      Q15 => NLW_BU2_U0_Mshreg_STATUS_VECTOR_1_Q15_UNCONNECTED
    );
  BU2_U0_STATUS_VECTOR_0 : FDE
    port map (
      C => userclk2,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      D => BU2_U0_Mshreg_STATUS_VECTOR_0_979,
      Q => status_vector(0)
    );
  BU2_U0_Mshreg_STATUS_VECTOR_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_10_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_10_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CE => NlwRenamedSig_OI_status_vector_11_Q,
      CLK => userclk2,
      D => BU2_U0_RECEIVER_LINK_OK,
      Q => BU2_U0_Mshreg_STATUS_VECTOR_0_979,
      Q15 => NLW_BU2_U0_Mshreg_STATUS_VECTOR_0_Q15_UNCONNECTED
    );
  BU2_U0_TRANSMITTER_Mcount_CODE_GRP_CNT_xor_0_11_INV_0 : INV
    port map (
      I => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TRANSMITTER_Result(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_lut_0_INV_0 : INV
    port map (
      I => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_lut(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_lut_0_INV_0 : INV
    port map (
      I => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_lut(0)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In3_G : LUT6
    generic map(
      INIT => X"50510001FFFFFFFF"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In1_752,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      O => BU2_N102
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In3_F : LUT6
    generic map(
      INIT => X"AAAAAAAA00000002"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In2,
      O => BU2_N101
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In3 : MUXF7
    port map (
      I0 => BU2_N101,
      I1 => BU2_N102,
      S => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In
    );
  BU2_U0_RECEIVER_FALSE_NIT_rstpot_G : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => BU2_U0_RXNOTINTABLE_INT_90,
      I1 => BU2_U0_RXDATA_INT(2),
      I2 => BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o12_953,
      I3 => BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o1,
      I4 => BU2_U0_RXCHARISK_INT_138,
      O => BU2_N100
    );
  BU2_U0_RECEIVER_FALSE_NIT_rstpot_F : LUT6
    generic map(
      INIT => X"0404040004000000"
    )
    port map (
      I0 => BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o12_953,
      I1 => BU2_U0_RXNOTINTABLE_INT_90,
      I2 => BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o13_857,
      I3 => BU2_U0_RXDISPERR_INT_92,
      I4 => BU2_U0_RXDATA_INT(1),
      I5 => BU2_U0_RXDATA_INT(7),
      O => BU2_N99
    );
  BU2_U0_RECEIVER_FALSE_NIT_rstpot : MUXF7
    port map (
      I0 => BU2_N99,
      I1 => BU2_N100,
      S => BU2_U0_RXDATA_INT(5),
      O => BU2_U0_RECEIVER_FALSE_NIT_rstpot_942
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In2_G : LUT5
    generic map(
      INIT => X"EC2BEC2A"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I4 => BU2_U0_RXCHARISCOMMA_INT_140,
      O => BU2_N98
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In2_F : LUT6
    generic map(
      INIT => X"F0F4540400040404"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I1 => BU2_U0_RXCHARISCOMMA_INT_140,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I4 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I5 => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_PWR_22_o_equal_19_o,
      O => BU2_N97
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In2 : MUXF7
    port map (
      I0 => BU2_N97,
      I1 => BU2_N98,
      S => BU2_U0_SYNCHRONISATION_CGBAD,
      O => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In2_608
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_1_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_1_1_755
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => BU2_U0_SRESET_282,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In2,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1_rstpot_971
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => BU2_U0_SRESET_282,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In2,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_rstpot_969
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => BU2_U0_SRESET_282,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_In2_786,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1_rstpot_972
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => BU2_U0_SRESET_282,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_In2_786,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_rstpot_970
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1_rstpot_972,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1_729
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1_rstpot_971,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1_730
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_rstpot_970,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_rstpot_969,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux812 : LUT6
    generic map(
      INIT => X"0100001001000000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_916,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux811
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_1_731
    );
  BU2_U0_RECEIVER_EXT_ILLEGAL_K_rstpot : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => NlwRenamedSig_OI_mgt_rx_reset,
      I3 => BU2_U0_RECEIVER_K28p5_REG1_EVEN_AND_219_o,
      I4 => BU2_U0_RECEIVER_R_671,
      I5 => BU2_U0_RECEIVER_S_710,
      O => BU2_U0_RECEIVER_EXT_ILLEGAL_K_rstpot_943
    );
  BU2_U0_TRANSMITTER_TXCHARDISPVAL_rstpot : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_SYNC_DISPARITY_475,
      I1 => BU2_U0_TRANSMITTER_DISPARITY_895,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => NlwRenamedSig_OI_mgt_tx_reset,
      O => BU2_U0_TRANSMITTER_TXCHARDISPVAL_rstpot_935
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_rstpot : LUT6
    generic map(
      INIT => X"AA8AAAAA20002020"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_DATA_INT_411,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG2_386,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG1_385,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6_396,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_916,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_rstpot_915
    );
  BU2_U0_RECEIVER_WAIT_FOR_K_glue_set : LUT5
    generic map(
      INIT => X"2A2AFF2A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_WAIT_FOR_K_778,
      I1 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I2 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I3 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I4 => BU2_U0_RECEIVER_SYNC_STATUS_REG_699,
      O => BU2_U0_RECEIVER_WAIT_FOR_K_glue_set_914
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_REMOTE_FAULT_glue_set : LUT6
    generic map(
      INIT => X"FFA8A8A8FFA8FFA8"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT_927,
      I1 => NlwRenamedSig_OI_status_vector_9_Q,
      I2 => NlwRenamedSig_OI_status_vector_8_Q,
      I3 => NlwRenamedSig_OI_status_vector_13_Q,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG2_386,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG1_385,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_REMOTE_FAULT_glue_set_885
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_glue_set : LUT5
    generic map(
      INIT => X"FFEAFF2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_878,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_888,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_glue_set_877
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_glue_set : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_888,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_glue_set_887
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_rstpot1 : LUT6
    generic map(
      INIT => X"1010101010105410"
    )
    port map (
      I0 => BU2_U0_SRESET_282,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_406,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(0),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(1),
      I5 => BU2_N95,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_rstpot1_947
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_rstpot1_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_RD_561,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      O => BU2_N95
    );
  BU2_U0_TRANSMITTER_CODE_GRPISK_rstpot : LUT6
    generic map(
      INIT => X"55545554FFFE5554"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_N93,
      I2 => NlwRenamedSig_OI_gmii_isolate,
      I3 => BU2_U0_TRANSMITTER_R_739,
      I4 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I5 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      O => BU2_U0_TRANSMITTER_CODE_GRPISK_rstpot_930
    );
  BU2_U0_TRANSMITTER_CODE_GRPISK_rstpot_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_S_737,
      I1 => BU2_U0_TRANSMITTER_T_499,
      I2 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I3 => BU2_U0_TRANSMITTER_V_736,
      O => BU2_N93
    );
  BU2_U0_RECEIVER_RX_DATA_ERROR_rstpot_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_RECEIVER_ILLEGAL_K_REG2_642,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_CGBAD_REG3_632,
      I4 => BU2_U0_RECEIVER_T_REG2_R_REG1_OR_164_o2_859,
      O => BU2_N89
    );
  BU2_U0_TRANSMITTER_V_glue_set : LUT6
    generic map(
      INIT => X"FFFF88A888A888A8"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_DATA_INT_497,
      I1 => BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o2_809,
      I2 => BU2_U0_TRANSMITTER_TX_EN_REG1_503,
      I3 => BU2_N77,
      I4 => BU2_U0_TRANSMITTER_S_737,
      I5 => BU2_U0_TRANSMITTER_V_736,
      O => BU2_U0_TRANSMITTER_V_glue_set_891
    );
  BU2_U0_TRANSMITTER_DISPARITY_glue_rst : LUT5
    generic map(
      INIT => X"5515AA2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_DISPARITY_895,
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => NlwRenamedSig_OI_mgt_tx_reset,
      I4 => BU2_U0_TRANSMITTER_DISP3_K28p5_OR_112_o,
      O => BU2_U0_TRANSMITTER_DISPARITY_glue_rst_894
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_glue_set : LUT4
    generic map(
      INIT => X"C8CA"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_529,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_glue_set_882
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_glue_set : LUT4
    generic map(
      INIT => X"CAC8"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_749,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_glue_set_876
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_glue_rst : LUT6
    generic map(
      INIT => X"AA8AAA8AAB8BAA8A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_734,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I3 => BU2_U0_SRESET_282,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_glue_rst_886
    );
  BU2_U0_TRANSMITTER_R_glue_set : LUT5
    generic map(
      INIT => X"FFFF4440"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_S_737,
      I1 => BU2_U0_TRANSMITTER_R_739,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => BU2_U0_TRANSMITTER_TX_ER_REG1_502,
      I4 => BU2_U0_TRANSMITTER_T_499,
      O => BU2_U0_TRANSMITTER_R_glue_set_893
    );
  BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o1 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I1 => BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o2,
      I2 => BU2_U0_RECEIVER_CGBAD_703,
      I3 => BU2_U0_RXBUFSTATUS_INT(1),
      I4 => BU2_U0_RXNOTINTABLE_INT_90,
      I5 => BU2_U0_RXDISPERR_INT_92,
      O => BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o
    );
  BU2_U0_RECEIVER_FALSE_CARRIER_glue_set : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_FALSE_CARRIER_913,
      I1 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I2 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I3 => BU2_U0_RECEIVER_I_REG_LINK_OK_AND_223_o_844,
      O => BU2_U0_RECEIVER_FALSE_CARRIER_glue_set_912
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_0_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(0),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_0_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_0_glue_rst_875
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_1_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(1),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_1_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_1_glue_rst_874
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_2_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(2),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_2_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_2_glue_rst_873
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_3_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(3),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_3_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_3_glue_rst_872
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_4_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(4),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_4_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_4_glue_rst_870
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_5_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(5),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_5_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_5_glue_rst_868
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_6_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(6),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_6_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_6_glue_rst_866
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_7_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(7),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_7_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_7_glue_rst_864
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_8_glue_rst : LUT6
    generic map(
      INIT => X"FF003F00AAAA2A2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(8),
      I1 => BU2_U0_SIGNAL_DETECT_REG,
      I2 => BU2_U0_RXBUFSTATUS_INT(1),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_8_1,
      I4 => BU2_U0_SRESET_282,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_8_glue_rst_862
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In31 : LUT6
    generic map(
      INIT => X"FFF00000FFFF0020"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_GOOD_CGS(1),
      I1 => BU2_U0_SYNCHRONISATION_GOOD_CGS(0),
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I4 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I5 => BU2_U0_SYNCHRONISATION_CGBAD,
      O => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In31_840
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_10_RXDATA_2_MUX_487_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(10),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(2),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_10_RXDATA_2_MUX_487_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_9_RXDATA_1_MUX_488_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(9),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(1),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_9_RXDATA_1_MUX_488_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_15_RXDATA_7_MUX_482_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(7),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_15_RXDATA_7_MUX_482_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_8_RXDATA_0_MUX_489_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(8),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(0),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_8_RXDATA_0_MUX_489_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_14_RXDATA_6_MUX_483_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(14),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(6),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_14_RXDATA_6_MUX_483_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_13_RXDATA_5_MUX_484_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(13),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(5),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_13_RXDATA_5_MUX_484_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_12_RXDATA_4_MUX_485_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(12),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(4),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_12_RXDATA_4_MUX_485_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_11_RXDATA_3_MUX_486_o11 : LUT6
    generic map(
      INIT => X"AAAABBBAAAAA888A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(11),
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_REG1_635,
      I3 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_RXDATA_INT(3),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_11_RXDATA_3_MUX_486_o
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT81 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(7),
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => BU2_U0_TRANSMITTER_DISPARITY_895,
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_7_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT71 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP(6),
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_6_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT61 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(5),
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_5_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT51 : LUT4
    generic map(
      INIT => X"2AEA"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(4),
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => BU2_U0_TRANSMITTER_DISPARITY_895,
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_4_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT41 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(3),
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_3_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT31 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(2),
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => BU2_U0_TRANSMITTER_DISPARITY_895,
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_2_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT21 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(1),
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_1_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_7_GND_26_o_mux_24_OUT11 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(0),
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => BU2_U0_TRANSMITTER_DISPARITY_895,
      O => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_0_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRPISK_GND_26_o_MUX_462_o11 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRPISK_931,
      I1 => BU2_U0_TRANSMITTER_INSERT_IDLE_933,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TRANSMITTER_CODE_GRPISK_GND_26_o_MUX_462_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o11 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(14),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_2_378,
      I2 => BU2_U0_RECEIVER_I_REG_415,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(14),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_LINK_TIMER_SATURATED_OR_47_o_inv1 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_LINK_TIMER_SATURATED_OR_47_o_inv
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot : LUT6
    generic map(
      INIT => X"0010000000000010"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      I1 => BU2_U0_RECEIVER_I_REG_415,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2_380,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_783,
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(15),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_rstpot : LUT6
    generic map(
      INIT => X"AAEAAAAAAA2AAAAA"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_725,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(15),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_rstpot_920
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_8_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(8),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(8)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_7_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(7),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_6_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(6),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_5_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(5),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_4_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(4),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_3_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(3),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_2_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(2),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_1_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(1),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut_0_Q : LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(0),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT_rstpot : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I3 => BU2_U0_SRESET_282,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PREVIOUS_STATE_3_equal_60_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT_rstpot_926
    );
  BU2_U0_RECEIVER_RX_INVALID_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF54FF5454"
    )
    port map (
      I0 => BU2_U0_RECEIVER_LINK_OK,
      I1 => BU2_U0_RECEIVER_FROM_IDLE_D_695,
      I2 => BU2_U0_RECEIVER_FROM_RX_K_693,
      I3 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I4 => BU2_U0_RECEIVER_RX_INVALID_780,
      I5 => BU2_U0_RECEIVER_FROM_RX_CX_697,
      O => BU2_U0_RECEIVER_RX_INVALID_glue_set_909
    );
  BU2_U0_RECEIVER_C_rstpot : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I1 => BU2_U0_RECEIVER_K28p5_REG1_D21p5_AND_208_o_norst,
      O => BU2_U0_RECEIVER_C_rstpot_941
    );
  BU2_U0_RECEIVER_EXTEND_glue_set : LUT6
    generic map(
      INIT => X"FFFF022202220222"
    )
    port map (
      I0 => BU2_U0_RECEIVER_EXTEND_652,
      I1 => BU2_U0_RECEIVER_S_710,
      I2 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I3 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I4 => BU2_N91,
      I5 => BU2_U0_RECEIVER_R_671,
      O => BU2_U0_RECEIVER_EXTEND_glue_set_911
    );
  BU2_U0_RECEIVER_EXTEND_glue_set_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RECEIVE_908,
      I1 => BU2_U0_RECEIVER_R_REG1_672,
      O => BU2_N91
    );
  BU2_U0_RECEIVER_RX_DATA_ERROR_rstpot : LUT6
    generic map(
      INIT => X"0000CCCC00000008"
    )
    port map (
      I0 => BU2_U0_RECEIVER_T_REG2_645,
      I1 => BU2_U0_RECEIVER_RECEIVE_908,
      I2 => BU2_U0_RECEIVER_R_671,
      I3 => BU2_U0_RECEIVER_K28p5_REG1_EVEN_AND_219_o,
      I4 => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      I5 => BU2_N89,
      O => BU2_U0_RECEIVER_RX_DATA_ERROR_rstpot_944
    );
  BU2_U0_RECEIVER_C_HDR_REMOVED_REG_rstpot : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_RXCLKCORCNT_INT(0),
      I1 => BU2_U0_RECEIVER_C_REG2_626,
      I2 => BU2_U0_RXCLKCORCNT_INT(1),
      I3 => BU2_U0_RXCLKCORCNT_INT(2),
      O => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_rstpot_940
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_rstpot : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG2,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG3_536,
      I2 => BU2_U0_SRESET_282,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_rstpot_939
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_rstpot : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_748,
      I1 => BU2_U0_SRESET_282,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_749,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_rstpot_938
    );
  BU2_U0_TRANSMITTER_TRIGGER_T_rstpot : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_TX_EN_REG1_503,
      I1 => gmii_tx_en,
      I2 => NlwRenamedSig_OI_mgt_tx_reset,
      O => BU2_U0_TRANSMITTER_TRIGGER_T_rstpot_936
    );
  BU2_U0_TRANSMITTER_K28p5_rstpot : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_CONFIG_DATA(3),
      O => BU2_U0_TRANSMITTER_K28p5_rstpot_934
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_rstpot : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_MSB_REG_390,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(11),
      I2 => BU2_U0_SRESET_282,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_rstpot_928
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3_rstpot : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG2_368,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG2_362,
      I2 => BU2_U0_SRESET_282,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3_rstpot_925
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_glue_set : LUT4
    generic map(
      INIT => X"FFE4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG4_527,
      I3 => BU2_U0_SRESET_282,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_glue_set_905
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG1 : LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_734,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_UNIDIRECTIONAL_ENABLE_REG_539,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_DUPLEX_MODE_REG_525,
      O => BU2_U0_XMIT_CONFIG
    );
  BU2_U0_RECEIVER_RECEIVE_glue_set : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => BU2_U0_RECEIVER_SOP_REG2_633,
      I1 => BU2_U0_RECEIVER_EOP_687,
      I2 => BU2_U0_RECEIVER_RECEIVE_908,
      O => BU2_U0_RECEIVER_RECEIVE_glue_set_907
    );
  BU2_U0_TRANSMITTER_TX_PACKET_glue_set : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_S_737,
      I1 => BU2_U0_TRANSMITTER_T_499,
      I2 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      O => BU2_U0_TRANSMITTER_TX_PACKET_glue_set_892
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_glue_set : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_783,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_glue_set_890
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_rstpot : LUT6
    generic map(
      INIT => X"AAEAAAAAAA2AAAAA"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_838,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_rstpot_919
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_glue_set : LUT6
    generic map(
      INIT => X"FFFF8AAA8AAA8AAA"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      I1 => BU2_N87,
      I2 => BU2_N6,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(4),
      I4 => BU2_U0_SIGNAL_DETECT_REG,
      I5 => BU2_U0_RXBUFSTATUS_INT(1),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_glue_set_881
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_glue_set_SW0 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(5),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(6),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(7),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(8),
      O => BU2_N87
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF8A8A8AAA"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_880,
      I1 => BU2_U0_RECEIVER_RX_INVALID_780,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_REG_409,
      I3 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I4 => BU2_U0_XMIT_DATA,
      I5 => BU2_N85,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_glue_set_879
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_glue_set_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_RXCLKCORCNT_INT(0),
      I1 => BU2_U0_RXCLKCORCNT_INT(1),
      I2 => BU2_U0_RXCLKCORCNT_INT(2),
      O => BU2_N85
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_INT_glue_set : LUT6
    generic map(
      INIT => X"88088808AAAA8808"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_838,
      I1 => NlwRenamedSig_OI_an_interrupt,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I3 => BU2_N83,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_529,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_COMPLETE_REG1_530,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_INT_glue_set_898
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_INT_glue_set_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      O => BU2_N83
    );
  BU2_U0_TRANSMITTER_V_glue_set_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I1 => BU2_U0_TRANSMITTER_TX_ER_REG1_502,
      O => BU2_N77
    );
  BU2_U0_TX_RST_SM_FSM_FFd4_rstpot : LUT6
    generic map(
      INIT => X"0001010101010101"
    )
    port map (
      I0 => BU2_U0_RESET_INT_152,
      I1 => BU2_U0_TXBUFERR_INT_151,
      I2 => BU2_U0_TX_RST_SM_FSM_FFd4_712,
      I3 => BU2_U0_TX_RST_SM_FSM_FFd2_105,
      I4 => BU2_U0_TX_RST_SM_FSM_FFd3_107,
      I5 => BU2_U0_TX_RST_SM_FSM_FFd1_103,
      O => BU2_U0_TX_RST_SM_FSM_FFd4_rstpot_923
    );
  BU2_U0_RX_RST_SM_FSM_FFd4_rstpot : LUT6
    generic map(
      INIT => X"0001010101010101"
    )
    port map (
      I0 => BU2_U0_RESET_INT_152,
      I1 => BU2_U0_RXBUFSTATUS_INT(1),
      I2 => BU2_U0_RX_RST_SM_FSM_FFd4_713,
      I3 => BU2_U0_RX_RST_SM_FSM_FFd2_96,
      I4 => BU2_U0_RX_RST_SM_FSM_FFd3_98,
      I5 => BU2_U0_RX_RST_SM_FSM_FFd1_100,
      O => BU2_U0_RX_RST_SM_FSM_FFd4_rstpot_922
    );
  BU2_U0_SYNCHRONISATION_EVEN_glue_set : LUT3
    generic map(
      INIT => X"75"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I1 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I2 => BU2_U0_RXCHARISCOMMA_INT_140,
      O => BU2_U0_SYNCHRONISATION_EVEN_glue_set_906
    );
  BU2_U0_TRANSMITTER_C1_OR_C2_rstpot : LUT4
    generic map(
      INIT => X"6A2A"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I3 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      O => BU2_U0_TRANSMITTER_C1_OR_C2_rstpot_918
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_glue_set : LUT4
    generic map(
      INIT => X"44F4"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_MR_AN_ENABLE_OR_72_o,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_884,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG1_387,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG2_388,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_glue_set_883
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_glue_set : LUT6
    generic map(
      INIT => X"0202FF000200FF00"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_412,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(9),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_glue_set_899
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv1 : LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_14,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ABILITY_MATCH_2_GND_24_o_MUX_245_o11_cy : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ABILITY_MATCH_2_GND_24_o_MUX_245_o11_lut_960,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2_GND_24_o_MUX_245_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ABILITY_MATCH_2_GND_24_o_MUX_245_o11_lut : LUT5
    generic map(
      INIT => X"01000001"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_783,
      I2 => BU2_U0_RECEIVER_I_REG_415,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(15),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ABILITY_MATCH_2_GND_24_o_MUX_245_o11_lut_960
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot_cy : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot_lut_959,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot_lut : LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => BU2_U0_SRESET_282,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_Q,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot_lut_959
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER23 : LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEAF05"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_N75,
      I2 => BU2_N74,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER2,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER12,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER22_SW1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      O => BU2_N75
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER22_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      O => BU2_N74
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot : LUT5
    generic map(
      INIT => X"22022222"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In11 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(1),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(0),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In1_752
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_dpot1_416
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(13),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_dpot1_418
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(12),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_dpot1_419
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(11),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_dpot1_420
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(10),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_dpot1_421
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(9),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_dpot1_422
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(8),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_dpot1_423
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(7),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_dpot1_424
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(6),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_dpot1_425
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_dpot1_426
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(4),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_dpot1_427
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(3),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_dpot1_428
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(2),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_dpot1_429
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(1),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_dpot1_430
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_dpot1 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_Q,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_rstpot_955,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv2_rstpot_956,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_dpot1_431
    );
  BU2_U0_RECEIVER_LINK_OK1 : LUT6
    generic map(
      INIT => X"CC00ECEC00000000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_DUPLEX_MODE_REG_525,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_DATA_INT_411,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_UNIDIRECTIONAL_ENABLE_REG_539,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6_396,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I5 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      O => BU2_U0_RECEIVER_LINK_OK
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux10111 : LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_14,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In3 : LUT5
    generic map(
      INIT => X"2222F0FF"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_878,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER12,
      I3 => BU2_N67,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In2_SW0 : LUT4
    generic map(
      INIT => X"0EEE"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In1_794,
      O => BU2_N67
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_rstpot : LUT6
    generic map(
      INIT => X"AAAEAAAAAAA2AAAA"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_754,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_rstpot_921
    );
  BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o12 : LUT6
    generic map(
      INIT => X"FFFFFFFFA9999995"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(0),
      I1 => BU2_U0_RXDATA_INT(5),
      I2 => BU2_U0_RXDISPERR_INT_92,
      I3 => BU2_U0_RXDATA_INT(7),
      I4 => BU2_U0_RXDATA_INT(1),
      I5 => NlwRenamedSig_OI_mgt_rx_reset,
      O => BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o12_953
    );
  BU2_U0_RECEIVER_RX_DV_glue_set : LUT6
    generic map(
      INIT => X"00300000AABAAAAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_gmii_rx_dv,
      I1 => NlwRenamedSig_OI_powerdown,
      I2 => BU2_U0_RECEIVER_SOP_REG3_634,
      I3 => NlwRenamedSig_OI_gmii_isolate,
      I4 => BU2_U0_RECEIVER_LINK_OK,
      I5 => BU2_U0_RECEIVER_EOP_REG1_LINK_OK_OR_171_o,
      O => BU2_U0_RECEIVER_RX_DV_glue_set_910
    );
  BU2_U0_SYNCHRONISATION_ENCOMMAALIGN_rstpot : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => NlwRenamedSig_OI_enablealign,
      I1 => BU2_U0_SYNCHRONISATION_GND_27_o_CGBAD_OR_119_o,
      I2 => BU2_U0_SYNCHRONISATION_CGBAD_GND_27_o_AND_144_o,
      O => BU2_U0_SYNCHRONISATION_ENCOMMAALIGN_rstpot_945
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(12),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I2 => BU2_U0_SRESET_282,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_glue_set_903
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(8),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_724,
      I2 => BU2_U0_SRESET_282,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_n0311_inv,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_glue_set_902
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(7),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_723,
      I2 => BU2_U0_SRESET_282,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_n0311_inv,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_glue_set_901
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_glue_set : LUT4
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(5),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_721,
      I2 => BU2_U0_SRESET_282,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_n0311_inv,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_glue_set_900
    );
  BU2_U0_SYNCHRONISATION_SYNC_STATUS_rstpot : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I1 => BU2_U0_SYNCHRONISATION_GND_27_o_CGBAD_OR_119_o,
      I2 => BU2_U0_SYNCHRONISATION_CGBAD_GND_27_o_AND_144_o,
      O => BU2_U0_SYNCHRONISATION_SYNC_STATUS_rstpot_946
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o2 : LUT6
    generic map(
      INIT => X"FF44BB00FF45BA00"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_880,
      I1 => BU2_U0_RECEIVER_RX_INVALID_780,
      I2 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I3 => BU2_N65,
      I4 => BU2_N64,
      I5 => BU2_U0_XMIT_DATA,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o11_SW1 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_372,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_878,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_884,
      O => BU2_N65
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o11_SW0 : LUT5
    generic map(
      INIT => X"EFEFFFEF"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_372,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_884,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_878,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_734,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      O => BU2_N64
    );
  BU2_U0_RECEIVER_EOP_REG1_LINK_OK_OR_171_o1 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => BU2_U0_RECEIVER_EOP_REG1_691,
      I1 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I2 => BU2_U0_XMIT_DATA,
      O => BU2_U0_RECEIVER_EOP_REG1_LINK_OK_OR_171_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv1 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(7),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(6),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(8),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(5),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(4),
      I5 => BU2_N6,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_inv
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_glue_set : LUT6
    generic map(
      INIT => X"0000000000000054"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG2_334,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_788,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER21_796,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_glue_set_889
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_DATA1 : LUT5
    generic map(
      INIT => X"CC00ECEC"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_DUPLEX_MODE_REG_525,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_DATA_INT_411,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_UNIDIRECTIONAL_ENABLE_REG_539,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6_396,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      O => BU2_U0_XMIT_DATA
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o11 : LUT5
    generic map(
      INIT => X"11110001"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_880,
      I2 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I3 => BU2_U0_XMIT_DATA,
      I4 => BU2_U0_RECEIVER_RX_INVALID_780,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o1
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG : FD
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_rstpot1_947,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_406
    );
  BU2_U0_SYNCHRONISATION_SYNC_STATUS : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_SYNC_STATUS_rstpot_946,
      Q => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698
    );
  BU2_U0_SYNCHRONISATION_ENCOMMAALIGN : FD
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_ENCOMMAALIGN_rstpot_945,
      Q => NlwRenamedSig_OI_enablealign
    );
  BU2_U0_RECEIVER_RX_DATA_ERROR : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_DATA_ERROR_rstpot_944,
      Q => BU2_U0_RECEIVER_RX_DATA_ERROR_861
    );
  BU2_U0_RECEIVER_EXT_ILLEGAL_K : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EXT_ILLEGAL_K_rstpot_943,
      Q => BU2_U0_RECEIVER_EXT_ILLEGAL_K_650
    );
  BU2_U0_RECEIVER_FALSE_NIT : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_FALSE_NIT_rstpot_942,
      Q => BU2_U0_RECEIVER_FALSE_NIT_843
    );
  BU2_U0_RECEIVER_C : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_C_rstpot_941,
      Q => BU2_U0_RECEIVER_C_643
    );
  BU2_U0_RECEIVER_C_HDR_REMOVED_REG : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_rstpot_940,
      Q => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING : FD
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_rstpot_939,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_rstpot_938,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_748
    );
  BU2_U0_TRANSMITTER_S : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_S_rstpot_937,
      Q => BU2_U0_TRANSMITTER_S_737
    );
  BU2_U0_TRANSMITTER_S_rstpot : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_TX_EN_TRIGGER_S_OR_100_o_0,
      I1 => BU2_U0_TRANSMITTER_XMIT_DATA_INT_497,
      O => BU2_U0_TRANSMITTER_S_rstpot_937
    );
  BU2_U0_TRANSMITTER_TRIGGER_T : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_TRIGGER_T_rstpot_936,
      Q => BU2_U0_TRANSMITTER_TRIGGER_T_745
    );
  BU2_U0_TRANSMITTER_TXCHARDISPVAL : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_TXCHARDISPVAL_rstpot_935,
      Q => BU2_U0_TRANSMITTER_TXCHARDISPVAL_714
    );
  BU2_U0_TRANSMITTER_K28p5 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_K28p5_rstpot_934,
      Q => BU2_U0_TRANSMITTER_K28p5_742
    );
  BU2_U0_TRANSMITTER_INSERT_IDLE : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_INSERT_IDLE_rstpot_932,
      Q => BU2_U0_TRANSMITTER_INSERT_IDLE_933
    );
  BU2_U0_TRANSMITTER_INSERT_IDLE_rstpot : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_TX_PACKET_PWR_21_o_MUX_449_o,
      O => BU2_U0_TRANSMITTER_INSERT_IDLE_rstpot_932
    );
  BU2_U0_TRANSMITTER_CODE_GRPISK : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRPISK_rstpot_930,
      Q => BU2_U0_TRANSMITTER_CODE_GRPISK_931
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH : FD
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_rstpot,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_726
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096 : FD
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_rstpot_928,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT : FD
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT_rstpot_926,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GENERATE_REMOTE_FAULT_927
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3 : FD
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3_rstpot_925,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3_381
    );
  BU2_U0_SRESET : FD
    port map (
      C => userclk2,
      D => BU2_U0_SRESET_rstpot_924,
      Q => BU2_U0_SRESET_282
    );
  BU2_U0_SRESET_rstpot : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_SRESET_PIPE_153,
      I1 => BU2_U0_RESET_INT_152,
      O => BU2_U0_SRESET_rstpot_924
    );
  BU2_U0_TX_RST_SM_FSM_FFd4 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TX_RST_SM_FSM_FFd4_rstpot_923,
      Q => BU2_U0_TX_RST_SM_FSM_FFd4_712
    );
  BU2_U0_RX_RST_SM_FSM_FFd4 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RX_RST_SM_FSM_FFd4_rstpot_922,
      Q => BU2_U0_RX_RST_SM_FSM_FFd4_713
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_rstpot_921,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_754
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_rstpot_920,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_725
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_rstpot_919,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_838
    );
  BU2_U0_TRANSMITTER_C1_OR_C2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_C1_OR_C2_rstpot_918,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_C1_OR_C2_735
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_rstpot_917,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_rstpot_917
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_rstpot_915,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LINK_STATUS_916
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(11),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_11_rt_185
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(8),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_8_rt_159
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(1),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_1_rt_215
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(2),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_2_rt_212
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(3),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_3_rt_209
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(4),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_4_rt_206
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_5_rt_203
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(6),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_6_rt_200
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(7),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_7_rt_197
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(8),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_8_rt_194
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(9),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_9_rt_191
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(10),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_10_rt_188
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(1),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_1_rt_180
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(2),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_2_rt_177
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(3),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_3_rt_174
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(4),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_4_rt_171
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_5_rt_168
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(6),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_6_rt_165
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(7),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_7_rt_162
    );
  BU2_U0_RECEIVER_WAIT_FOR_K : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_WAIT_FOR_K_glue_set_914,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_WAIT_FOR_K_778
    );
  BU2_U0_RECEIVER_FALSE_CARRIER : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_FALSE_CARRIER_glue_set_912,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_FALSE_CARRIER_913
    );
  BU2_U0_RECEIVER_EXTEND : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EXTEND_glue_set_911,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_EXTEND_652
    );
  BU2_U0_RECEIVER_RX_DV : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_DV_glue_set_910,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => NlwRenamedSig_OI_gmii_rx_dv
    );
  BU2_U0_RECEIVER_RX_INVALID : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_INVALID_glue_set_909,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_RX_INVALID_780
    );
  BU2_U0_RECEIVER_RECEIVE : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RECEIVE_glue_set_907,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_RECEIVE_908
    );
  BU2_U0_SYNCHRONISATION_EVEN : FDR
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_EVEN_glue_set_906,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_SYNCHRONISATION_EVEN_764
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_glue_set_905,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_722,
      I1 => BU2_U0_SRESET_282,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_glue_set_904
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_glue_set_904,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_722
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_glue_set_903,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_glue_set_902,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_724
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_glue_set_901,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_723
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_glue_set_900,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_721
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_glue_set_899,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_412
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_INT_glue_set_898,
      R => BU2_U0_SRESET_282,
      Q => NlwRenamedSig_OI_an_interrupt
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_glue_set : LUT5
    generic map(
      INIT => X"FFFF0200"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(15),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_715,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_glue_set_897
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_glue_set_897,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_715
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_POWERDOWN_REG_glue_set : LUT5
    generic map(
      INIT => X"FFFF0200"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(11),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I4 => NlwRenamedSig_OI_powerdown,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_POWERDOWN_REG_glue_set_896
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_POWERDOWN_REG : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_POWERDOWN_REG_glue_set_896,
      R => BU2_U0_SRESET_282,
      Q => NlwRenamedSig_OI_powerdown
    );
  BU2_U0_TRANSMITTER_DISPARITY : FDS
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_DISPARITY_glue_rst_894,
      S => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_DISPARITY_895
    );
  BU2_U0_TRANSMITTER_R : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_R_glue_set_893,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_R_739
    );
  BU2_U0_TRANSMITTER_TX_PACKET : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_TX_PACKET_glue_set_892,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_PACKET_738
    );
  BU2_U0_TRANSMITTER_V : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_V_glue_set_891,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_V_736
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_glue_set_890,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_783
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_glue_set_889,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_788
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_glue_set_887,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SYNC_STATUS_HELD_888
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_glue_rst_886,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_734
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_REMOTE_FAULT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_REMOTE_FAULT_glue_set_885,
      R => BU2_U0_SRESET_282,
      Q => NlwRenamedSig_OI_status_vector_13_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_glue_set_883,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_INT_884
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_glue_set_882,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_529
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_glue_set_881,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_glue_set_879,
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_SYNC_STATUS_OR_89_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_CLKCOR_880
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_glue_set_877,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_AN_SYNC_STATUS_878
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_glue_set_876,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_749
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_0 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_0_glue_rst_875,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_1 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_1_glue_rst_874,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_2 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_2_glue_rst_873,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_3 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_3_glue_rst_872,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_4 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_4_glue_rst_870,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_5 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_5_glue_rst_868,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_6 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_6_glue_rst_866,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_7 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_7_glue_rst_864,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_8 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER_8_glue_rst_862,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(8)
    );
  BU2_U0_RECEIVER_EXTEND_REG1_ISOLATE_AND_271_o : LUT6
    generic map(
      INIT => X"0808080808080800"
    )
    port map (
      I0 => BU2_U0_XMIT_DATA,
      I1 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I2 => BU2_N62,
      I3 => BU2_U0_RECEIVER_RX_DATA_ERROR_861,
      I4 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      I5 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      O => BU2_U0_RECEIVER_EXTEND_REG1_ISOLATE_AND_271_o_682
    );
  BU2_U0_RECEIVER_EXTEND_REG1_ISOLATE_AND_271_o_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_gmii_isolate,
      I1 => NlwRenamedSig_OI_powerdown,
      O => BU2_N62
    );
  BU2_U0_RECEIVER_T_REG2_R_REG1_OR_164_o2 : LUT5
    generic map(
      INIT => X"54545554"
    )
    port map (
      I0 => BU2_U0_RECEIVER_R_REG1_672,
      I1 => BU2_U0_RECEIVER_T_REG2_645,
      I2 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I3 => BU2_U0_RECEIVER_R_671,
      I4 => BU2_U0_RECEIVER_T_REG1_644,
      O => BU2_U0_RECEIVER_T_REG2_R_REG1_OR_164_o2_859
    );
  BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o2 : LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
    port map (
      I0 => BU2_U0_RECEIVER_C_REG1_635,
      I1 => BU2_U0_RECEIVER_D0p0_REG_706,
      I2 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I3 => BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o1_858,
      I4 => BU2_U0_RECEIVER_I_REG_415,
      I5 => BU2_U0_RECEIVER_K28p5_REG1_674,
      O => BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o
    );
  BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o1 : LUT5
    generic map(
      INIT => X"88888000"
    )
    port map (
      I0 => BU2_U0_RECEIVER_T_REG2_645,
      I1 => BU2_U0_RECEIVER_R_REG1_672,
      I2 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I3 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I4 => BU2_U0_RECEIVER_R_671,
      O => BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o1_858
    );
  BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o13 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(4),
      I1 => BU2_U0_RXDATA_INT(6),
      I2 => BU2_U0_RXCHARISK_INT_138,
      I3 => BU2_U0_RXDATA_INT(2),
      I4 => BU2_U0_RXDATA_INT(3),
      O => BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o13_857
    );
  BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o11 : LUT6
    generic map(
      INIT => X"E8FFFFFFFFFFFFFF"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(7),
      I1 => BU2_U0_RXDISPERR_INT_92,
      I2 => BU2_U0_RXDATA_INT(1),
      I3 => BU2_U0_RXDATA_INT(6),
      I4 => BU2_U0_RXDATA_INT(4),
      I5 => BU2_U0_RXDATA_INT(3),
      O => BU2_U0_RECEIVER_FALSE_NIT_POS_FALSE_NIT_NEG_OR_191_o1
    );
  BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o5 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => BU2_U0_RXNOTINTABLE_INT_90,
      I1 => BU2_U0_RXCHARISK_INT_138,
      I2 => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o4_855,
      O => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o
    );
  BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o4 : LUT6
    generic map(
      INIT => X"FF171717FF000000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(4),
      I1 => BU2_U0_RXDATA_INT(3),
      I2 => BU2_U0_RXDATA_INT(2),
      I3 => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o2_853,
      I4 => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o3_854,
      I5 => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o1_852,
      O => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o4_855
    );
  BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o3 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(6),
      I1 => BU2_U0_RXDATA_INT(7),
      I2 => BU2_U0_RXDATA_INT(5),
      I3 => BU2_U0_RXDATA_INT(2),
      O => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o3_854
    );
  BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o2 : LUT4
    generic map(
      INIT => X"0254"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(0),
      I1 => BU2_U0_RXDATA_INT(4),
      I2 => BU2_U0_RXDATA_INT(3),
      I3 => BU2_U0_RXDATA_INT(1),
      O => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o2_853
    );
  BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o1 : LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(0),
      I1 => BU2_U0_RXDATA_INT(5),
      I2 => BU2_U0_RXDATA_INT(7),
      I3 => BU2_U0_RXDATA_INT(6),
      I4 => BU2_U0_RXDATA_INT(1),
      O => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o1_852
    );
  BU2_U0_RECEIVER_C_REG1_C_REG3_OR_144_o : LUT6
    generic map(
      INIT => X"FFFFAA2AFF2AAA2A"
    )
    port map (
      I0 => BU2_U0_RECEIVER_C_REG3_627,
      I1 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I2 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I3 => BU2_U0_RECEIVER_CGBAD_703,
      I4 => BU2_N60,
      I5 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      O => BU2_U0_RECEIVER_C_REG1_C_REG3_OR_144_o_696
    );
  BU2_U0_RECEIVER_C_REG1_C_REG3_OR_144_o_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_RECEIVER_C_REG2_626,
      I1 => BU2_U0_RECEIVER_C_REG1_635,
      O => BU2_N60
    );
  BU2_U0_RECEIVER_D0p0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(7),
      I1 => BU2_U0_RXDATA_INT(3),
      I2 => BU2_U0_RXDATA_INT(2),
      I3 => BU2_U0_RXDATA_INT(1),
      I4 => BU2_U0_RXDATA_INT(6),
      I5 => BU2_N58,
      O => BU2_U0_RECEIVER_D0p0_705
    );
  BU2_U0_RECEIVER_D0p0_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(5),
      I1 => BU2_U0_RXDATA_INT(4),
      I2 => BU2_U0_RXCHARISK_INT_138,
      I3 => BU2_U0_RXDATA_INT(0),
      O => BU2_N58
    );
  BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o3 : LUT6
    generic map(
      INIT => X"0013001100030000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(0),
      I1 => BU2_U0_RXDATA_INT(3),
      I2 => BU2_U0_RXDATA_INT(1),
      I3 => BU2_U0_RXCHARISK_INT_138,
      I4 => BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o,
      I5 => BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o1_849,
      O => BU2_U0_RECEIVER_K28p5_REG1_D21p5_AND_208_o_norst
    );
  BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o2 : LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(4),
      I1 => BU2_U0_RXDATA_INT(5),
      I2 => BU2_U0_RXDATA_INT(7),
      I3 => BU2_U0_RXDATA_INT(6),
      I4 => BU2_U0_RXDATA_INT(2),
      I5 => BU2_U0_RXDATA_INT(1),
      O => BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o1_849
    );
  BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o1 : LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(0),
      I1 => BU2_U0_RXDATA_INT(4),
      I2 => BU2_U0_RXDATA_INT(5),
      I3 => BU2_U0_RXDATA_INT(7),
      I4 => BU2_U0_RXDATA_INT(6),
      I5 => BU2_U0_RXDATA_INT(2),
      O => BU2_U0_RECEIVER_D21p5_D2p2_OR_123_o
    );
  BU2_U0_RECEIVER_K28p51 : LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(7),
      I1 => BU2_U0_RXDATA_INT(3),
      I2 => BU2_U0_RXDATA_INT(2),
      I3 => BU2_U0_RXDATA_INT(1),
      I4 => BU2_U0_RXDATA_INT(4),
      I5 => BU2_N56,
      O => BU2_U0_RECEIVER_K28p51_776
    );
  BU2_U0_RECEIVER_K28p51_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(0),
      I1 => BU2_U0_RXCHARISK_INT_138,
      O => BU2_N56
    );
  BU2_U0_RECEIVER_EVEN_RXCHARISK_AND_207_o : LUT6
    generic map(
      INIT => X"00000000AA880808"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I1 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I2 => BU2_U0_RXCHARISK_INT_138,
      I3 => BU2_N54,
      I4 => BU2_U0_RECEIVER_LINK_OK,
      I5 => BU2_U0_RECEIVER_K28p5_REG1_D21p5_AND_208_o_norst,
      O => BU2_U0_RECEIVER_EVEN_RXCHARISK_AND_207_o_708
    );
  BU2_U0_RECEIVER_EVEN_RXCHARISK_AND_207_o_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_RECEIVER_FALSE_NIT_843,
      I2 => BU2_U0_RECEIVER_FALSE_K_679,
      I3 => BU2_U0_RECEIVER_FALSE_DATA_681,
      O => BU2_N54
    );
  BU2_U0_RECEIVER_I_REG_LINK_OK_AND_223_o : LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => BU2_U0_RECEIVER_FALSE_DATA_681,
      I1 => BU2_U0_RECEIVER_FALSE_K_679,
      I2 => BU2_U0_RECEIVER_FALSE_NIT_843,
      I3 => BU2_U0_RECEIVER_I_REG_415,
      I4 => BU2_N52,
      I5 => BU2_U0_RECEIVER_LINK_OK,
      O => BU2_U0_RECEIVER_I_REG_LINK_OK_AND_223_o_844
    );
  BU2_U0_RECEIVER_I_REG_LINK_OK_AND_223_o_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I1 => BU2_U0_RECEIVER_S_710,
      O => BU2_N52
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In22 : LUT5
    generic map(
      INIT => X"4040FF40"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In21_841,
      I4 => BU2_U0_SYNCHRONISATION_CGBAD,
      O => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In2
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In21 : LUT6
    generic map(
      INIT => X"91C49BE4DD80DFA0"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I4 => BU2_U0_RXCHARISK_INT_138,
      I5 => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_PWR_22_o_equal_19_o,
      O => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In21_841
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In32 : LUT6
    generic map(
      INIT => X"7777555722220002"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I2 => BU2_U0_SYNCHRONISATION_CGBAD,
      I3 => BU2_U0_RXCHARISK_INT_138,
      I4 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I5 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In31_840,
      O => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In3
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux16 : LUT6
    generic map(
      INIT => X"F0F20002F0F00000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_N46,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_0_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux16_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_INTERRUPT_ENABLE_838,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      O => BU2_N46
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux31 : LUT6
    generic map(
      INIT => X"AAAB0003AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(11),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_N44,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_12_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux31_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFF515BF1FB"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_12_533,
      I4 => NlwRenamedSig_OI_status_vector_8_Q,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      O => BU2_N44
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux41 : LUT6
    generic map(
      INIT => X"AAAB0003AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(12),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_N42,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_13_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux41_SW0 : LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I1 => NlwRenamedSig_OI_status_vector_9_Q,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_13_535,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      O => BU2_N42
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux813 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux811,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_2_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux51 : LUT6
    generic map(
      INIT => X"AAAB0003AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(13),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_N40,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_14_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux51_SW0 : LUT5
    generic map(
      INIT => X"FFFF7A7F"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_15_401,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      O => BU2_N40
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux613 : LUT5
    generic map(
      INIT => X"BA30AA00"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(14),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux611_833,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_15_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux612 : LUT6
    generic map(
      INIT => X"80805D5580800800"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_16_403,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux61,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux611_833
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux611 : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_715,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_725,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux61
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux71 : LUT6
    generic map(
      INIT => X"CCCE0002CCCC0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_N38,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_1_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux71_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I1 => NlwRenamedSig_OI_an_interrupt,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      O => BU2_N38
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux121 : LUT6
    generic map(
      INIT => X"FFABFF03AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(5),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_N36,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_6_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux121_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_7_399,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      O => BU2_N36
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux11113 : LUT5
    generic map(
      INIT => X"EAC0AA00"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(4),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux11111_829,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1111,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_5_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux11112 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux11111_829
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux11111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_529,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6_396,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_721,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_UNIDIRECTIONAL_ENABLE_REG_539,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1111
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux141 : LUT6
    generic map(
      INIT => X"AAAB0003AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(7),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_N34,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_8_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux141_SW0 : LUT5
    generic map(
      INIT => X"FFFF202A"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_9_398,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_724,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      O => BU2_N34
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux131 : LUT6
    generic map(
      INIT => X"AAAB0003AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(6),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I3 => BU2_N32,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_7_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux131_SW0 : LUT5
    generic map(
      INIT => X"FFFF159D"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_723,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_8_397,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      O => BU2_N32
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_35_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAFAD"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(0),
      I5 => BU2_N30,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_35_o11_757
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_35_o11_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(1),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_754,
      O => BU2_N30
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In1 : LUT5
    generic map(
      INIT => X"A2A2A2F6"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_14,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In2
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In : LUT4
    generic map(
      INIT => X"EEE2"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I2 => BU2_N28,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In_555
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In_SW0 : LUT5
    generic map(
      INIT => X"ABC4AAC4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      O => BU2_N28
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_0_1 : LUT6
    generic map(
      INIT => X"55555555D145D155"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(0),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I4 => BU2_N26,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_0_1_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(1),
      O => BU2_N26
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB8 : LUT5
    generic map(
      INIT => X"F9F8F1F0"
    )
    port map (
      I0 => phyad_9(0),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB4_816,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB6_818,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB8_820,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB7 : LUT6
    generic map(
      INIT => X"C3D7C3C300550000"
    )
    port map (
      I0 => phyad_9(1),
      I1 => phyad_9(4),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB2_756,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB7_819,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB8_820
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB6 : LUT6
    generic map(
      INIT => X"8020000008020000"
    )
    port map (
      I0 => phyad_9(1),
      I1 => phyad_9(2),
      I2 => phyad_9(3),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB7_819
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB5 : LUT4
    generic map(
      INIT => X"9810"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I1 => phyad_9(1),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB5_817,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB2_756,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB6_818
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB4 : LUT6
    generic map(
      INIT => X"8008200240041016"
    )
    port map (
      I0 => phyad_9(3),
      I1 => phyad_9(4),
      I2 => phyad_9(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_1_1_755,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB5_817
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB3 : LUT6
    generic map(
      INIT => X"002008FF00000000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB3_815,
      I1 => phyad_9(1),
      I2 => phyad_9(0),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB1_814,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB4_816
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB2 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => phyad_9(3),
      I1 => phyad_9(4),
      I2 => phyad_9(2),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB3_815
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_1_1_755,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB1_814
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_1_1 : LUT6
    generic map(
      INIT => X"9999999909099899"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(1),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(0),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_N24,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT1
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_1_1_SW0 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(2),
      O => BU2_N24
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0137_inv : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(2),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I5 => BU2_N22,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0137_inv_563
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0137_inv_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(0),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(1),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      O => BU2_N22
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT1 : LUT6
    generic map(
      INIT => X"DCDDDCDC10111010"
    )
    port map (
      I0 => NlwRenamedSig_OI_gmii_isolate,
      I1 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I2 => BU2_U0_TRANSMITTER_S_737,
      I3 => BU2_U0_TRANSMITTER_V_736,
      I4 => BU2_N18,
      I5 => BU2_U0_TRANSMITTER_CONFIG_DATA(0),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_0_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT1_SW0 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_T_499,
      I1 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I2 => BU2_U0_TRANSMITTER_TXD_REG1(0),
      I3 => BU2_U0_TRANSMITTER_R_739,
      O => BU2_N18
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT2 : LUT6
    generic map(
      INIT => X"DDDDDDDC11111110"
    )
    port map (
      I0 => NlwRenamedSig_OI_gmii_isolate,
      I1 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I2 => BU2_U0_TRANSMITTER_V_736,
      I3 => BU2_U0_TRANSMITTER_S_737,
      I4 => BU2_N16,
      I5 => BU2_U0_TRANSMITTER_CONFIG_DATA(1),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_1_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT2_SW0 : LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_T_499,
      I1 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I2 => BU2_U0_TRANSMITTER_TXD_REG1(1),
      I3 => BU2_U0_TRANSMITTER_R_739,
      O => BU2_N16
    );
  BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o2 : LUT6
    generic map(
      INIT => X"A8AAAAAA20222222"
    )
    port map (
      I0 => gmii_tx_er,
      I1 => gmii_tx_en,
      I2 => BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o1_808,
      I3 => gmii_txd_7(0),
      I4 => gmii_txd_7(1),
      I5 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      O => BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o2_809
    );
  BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => gmii_txd_7(3),
      I1 => gmii_txd_7(7),
      I2 => gmii_txd_7(4),
      I3 => gmii_txd_7(5),
      I4 => gmii_txd_7(6),
      I5 => gmii_txd_7(2),
      O => BU2_U0_TRANSMITTER_TX_EN_REG1_XMIT_DATA_INT_AND_112_o1_808
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT3 : LUT6
    generic map(
      INIT => X"FFFFBBBA55551110"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_S_737,
      I2 => BU2_U0_TRANSMITTER_V_736,
      I3 => BU2_N14,
      I4 => NlwRenamedSig_OI_gmii_isolate,
      I5 => BU2_U0_TRANSMITTER_CONFIG_DATA(2),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_2_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT3_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_R_739,
      I1 => BU2_U0_TRANSMITTER_T_499,
      I2 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I3 => BU2_U0_TRANSMITTER_TXD_REG1(2),
      O => BU2_N14
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT7 : LUT6
    generic map(
      INIT => X"DDDDDDDC11111110"
    )
    port map (
      I0 => NlwRenamedSig_OI_gmii_isolate,
      I1 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I2 => BU2_U0_TRANSMITTER_V_736,
      I3 => BU2_U0_TRANSMITTER_T_499,
      I4 => BU2_N12,
      I5 => BU2_U0_TRANSMITTER_CONFIG_DATA(6),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_6_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT7_SW0 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_S_737,
      I1 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I2 => BU2_U0_TRANSMITTER_TXD_REG1(6),
      I3 => BU2_U0_TRANSMITTER_R_739,
      O => BU2_N12
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT4 : LUT6
    generic map(
      INIT => X"FFFFFFFE55555554"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_V_736,
      I2 => BU2_U0_TRANSMITTER_T_499,
      I3 => NlwRenamedSig_OI_gmii_isolate,
      I4 => BU2_N10,
      I5 => BU2_U0_TRANSMITTER_CONFIG_DATA(3),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_3_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT4_SW0 : LUT4
    generic map(
      INIT => X"FF51"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_R_739,
      I1 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I2 => BU2_U0_TRANSMITTER_TXD_REG1(3),
      I3 => BU2_U0_TRANSMITTER_S_737,
      O => BU2_N10
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(14),
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(12),
      I2 => BU2_U0_RECEIVER_RX_CONFIG_REG(13),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o1_802,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o2_803,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(11),
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(10),
      I2 => BU2_U0_RECEIVER_RX_CONFIG_REG(9),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(8),
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(6),
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(7),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o2_803
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(1),
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(0),
      I2 => BU2_U0_RECEIVER_RX_CONFIG_REG(2),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(3),
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(4),
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_RX_CONFIG_REG_15_equal_17_o1_802
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0381_8_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(3),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(2),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(0),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_TIMER(1),
      O => BU2_N6
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER22 : LUT6
    generic map(
      INIT => X"FCFFFCFFCCCE0002"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER2,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER12,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER21_796
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER21 : LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_788,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SGMII_PHY_MODE_TX_CONFIG_REG_INT_15_OR_65_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER2
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In1 : LUT6
    generic map(
      INIT => X"0FFF333307773333"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH_364,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_788,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In1_794
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB94 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB9,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB91_792,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB92_793,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB93 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(0),
      I1 => link_timer_value_2(0),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(4),
      I3 => link_timer_value_2(4),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(3),
      I5 => link_timer_value_2(3),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB92_793
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB92 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(2),
      I1 => link_timer_value_2(2),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(1),
      I3 => link_timer_value_2(1),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(8),
      I5 => link_timer_value_2(8),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB91_792
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB91 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(7),
      I1 => link_timer_value_2(7),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(6),
      I3 => link_timer_value_2(6),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(5),
      I5 => link_timer_value_2(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB9
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In23 : LUT6
    generic map(
      INIT => X"F0F2F0F2F0F20022"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In21_787,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In22_789,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In2
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In22 : LUT5
    generic map(
      INIT => X"002F2F2F"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_DONE_788,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SGMII_PHY_MODE_TX_CONFIG_REG_INT_15_OR_65_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In22_789
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In21 : LUT6
    generic map(
      INIT => X"0000FFFF0FBFFFFF"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_726,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_376,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_In21_787
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_In2 : LUT6
    generic map(
      INIT => X"22221030AAAAAAAA"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I3 => BU2_N4,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_In2_786
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_In2_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_726,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_376,
      O => BU2_N4
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1 : LUT6
    generic map(
      INIT => X"0000008200000000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2_380,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(15),
      I2 => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      I4 => BU2_N2,
      I5 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_360
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RECEIVED_IDLE_783,
      O => BU2_N2
    );
  BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I1 => NlwRenamedSig_OI_mgt_rx_reset,
      O => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o
    );
  BU2_U0_RECEIVER_RXFIFO_ERR_RXDISPERR_OR_121_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_RXBUFSTATUS_INT(1),
      I1 => BU2_U0_RXNOTINTABLE_INT_90,
      I2 => BU2_U0_RXDISPERR_INT_92,
      O => BU2_U0_RECEIVER_RXFIFO_ERR_RXDISPERR_OR_121_o
    );
  BU2_U0_RECEIVER_K28p5_REG1_EVEN_AND_219_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I1 => BU2_U0_SYNCHRONISATION_EVEN_764,
      O => BU2_U0_RECEIVER_K28p5_REG1_EVEN_AND_219_o
    );
  BU2_U0_RECEIVER_LINK_OK_WAIT_FOR_K_AND_228_o1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I2 => BU2_U0_RECEIVER_LINK_OK,
      I3 => BU2_U0_RECEIVER_WAIT_FOR_K_778,
      O => BU2_U0_RECEIVER_LINK_OK_WAIT_FOR_K_AND_228_o
    );
  BU2_U0_RECEIVER_RXCHARISK_REG1_K28p5_REG1_AND_259_o1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I1 => BU2_U0_RECEIVER_K28p5_REG1_674,
      I2 => BU2_U0_RECEIVER_R_671,
      I3 => BU2_U0_RECEIVER_T_673,
      O => BU2_U0_RECEIVER_RXCHARISK_REG1_K28p5_REG1_AND_259_o
    );
  BU2_U0_RECEIVER_EOP_EXTEND_OR_150_o1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_RECEIVER_EXTEND_652,
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_EOP_687,
      O => BU2_U0_RECEIVER_EOP_EXTEND_OR_150_o
    );
  BU2_U0_RECEIVER_EXTEND_REG3_EXT_ILLEGAL_K_REG2_OR_168_o1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => BU2_U0_RECEIVER_EXTEND_REG3_781,
      I1 => BU2_U0_RECEIVER_CGBAD_REG3_632,
      I2 => BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG2_640,
      O => BU2_U0_RECEIVER_EXTEND_REG3_EXT_ILLEGAL_K_REG2_OR_168_o
    );
  BU2_U0_RECEIVER_RX_RUDI_INVALID1 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_INVALID_780,
      I1 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I2 => BU2_U0_XMIT_DATA,
      O => BU2_U0_RX_RUDI_INVALID
    );
  BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_0_RX_CONFIG_VALID_REG_3_OR_196_o_0_1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(0),
      I1 => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(1),
      I2 => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(2),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(3),
      O => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_0_RX_CONFIG_VALID_REG_3_OR_196_o
    );
  BU2_U0_RECEIVER_IDLE_REG_1_IDLE_REG_2_OR_197_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_RECEIVER_IDLE_REG(1),
      I1 => BU2_U0_RECEIVER_IDLE_REG(2),
      O => BU2_U0_RECEIVER_IDLE_REG_1_IDLE_REG_2_OR_197_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_1_RXDATA_1_MUX_480_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(1),
      I2 => BU2_U0_RXDATA_INT(1),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_1_RXDATA_1_MUX_480_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_2_RXDATA_2_MUX_479_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(2),
      I2 => BU2_U0_RXDATA_INT(2),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_2_RXDATA_2_MUX_479_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_0_RXDATA_0_MUX_481_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(0),
      I2 => BU2_U0_RXDATA_INT(0),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_0_RXDATA_0_MUX_481_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_7_RXDATA_7_MUX_474_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(7),
      I2 => BU2_U0_RXDATA_INT(7),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_7_RXDATA_7_MUX_474_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_6_RXDATA_6_MUX_475_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(6),
      I2 => BU2_U0_RXDATA_INT(6),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_6_RXDATA_6_MUX_475_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_4_RXDATA_4_MUX_477_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(4),
      I2 => BU2_U0_RXDATA_INT(4),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_4_RXDATA_4_MUX_477_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_5_RXDATA_5_MUX_476_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(5),
      I2 => BU2_U0_RXDATA_INT(5),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_5_RXDATA_5_MUX_476_o
    );
  BU2_U0_RECEIVER_Mmux_RX_CONFIG_REG_3_RXDATA_3_MUX_478_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(3),
      I2 => BU2_U0_RXDATA_INT(3),
      O => BU2_U0_RECEIVER_RX_CONFIG_REG_3_RXDATA_3_MUX_478_o
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT71 : LUT4
    generic map(
      INIT => X"FF10"
    )
    port map (
      I0 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_RXDATA_REG5(6),
      I3 => BU2_U0_RECEIVER_SOP_REG3_634,
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_6_Q
    );
  BU2_U0_RECEIVER_K28p52 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(6),
      I1 => BU2_U0_RXDATA_INT(5),
      I2 => BU2_U0_RECEIVER_K28p51_776,
      O => BU2_U0_RECEIVER_K28p5
    );
  BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o1 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(3),
      I1 => BU2_U0_RXDATA_INT(1),
      I2 => BU2_U0_RXDATA_INT(2),
      I3 => BU2_U0_RECEIVER_RXFIFO_ERR_RXDISPERR_OR_121_o,
      I4 => BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o1_770,
      O => BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o
    );
  BU2_U0_RECEIVER_K23p71 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o1_770,
      I1 => BU2_U0_RXDATA_INT(2),
      I2 => BU2_U0_RXDATA_INT(1),
      I3 => BU2_U0_RXDATA_INT(3),
      O => BU2_U0_RECEIVER_K23p7
    );
  BU2_U0_RECEIVER_LINK_OK_K28p5_REG2_AND_230_o1 : LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => BU2_U0_RECEIVER_LINK_OK,
      I1 => BU2_U0_RECEIVER_K28p5_REG2_675,
      I2 => BU2_U0_RECEIVER_CGBAD_703,
      I3 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      O => BU2_U0_RECEIVER_LINK_OK_K28p5_REG2_AND_230_o
    );
  BU2_U0_RECEIVER_S_WAIT_FOR_K_AND_236_o1 : LUT5
    generic map(
      INIT => X"08080800"
    )
    port map (
      I0 => BU2_U0_RECEIVER_LINK_OK,
      I1 => BU2_U0_RECEIVER_S_710,
      I2 => BU2_U0_RECEIVER_WAIT_FOR_K_778,
      I3 => BU2_U0_RECEIVER_EXTEND_652,
      I4 => BU2_U0_RECEIVER_I_REG_415,
      O => BU2_U0_RECEIVER_S_WAIT_FOR_K_AND_236_o
    );
  BU2_U0_RECEIVER_RXDATA_7_RXNOTINTABLE_AND_300_o1 : LUT4
    generic map(
      INIT => X"4100"
    )
    port map (
      I0 => BU2_U0_RXNOTINTABLE_INT_90,
      I1 => BU2_U0_RXDATA_INT(6),
      I2 => BU2_U0_RXDATA_INT(5),
      I3 => BU2_U0_RECEIVER_K28p51_776,
      O => BU2_U0_RECEIVER_RXDATA_7_RXNOTINTABLE_AND_300_o
    );
  BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o21 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => BU2_U0_RXCHARISK_INT_138,
      I1 => BU2_U0_RECEIVER_RXCHARISK_REG1_704,
      I2 => BU2_U0_RECEIVER_C_HDR_REMOVED_REG_774,
      I3 => BU2_U0_RECEIVER_C_REG1_635,
      O => BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o2
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT51 : LUT5
    generic map(
      INIT => X"FFFF4540"
    )
    port map (
      I0 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      I1 => BU2_U0_RECEIVER_EXTEND_ERR_684,
      I2 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I3 => BU2_U0_RECEIVER_RXDATA_REG5(4),
      I4 => BU2_U0_RECEIVER_SOP_REG3_634,
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_4_Q
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT11 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_RXDATA_REG5(0),
      I3 => BU2_U0_RECEIVER_SOP_REG3_634,
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_0_Q
    );
  BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o11 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => BU2_U0_RXCHARISK_INT_138,
      I1 => BU2_U0_RXDATA_INT(6),
      I2 => BU2_U0_RXDATA_INT(0),
      I3 => BU2_U0_RXDATA_INT(4),
      I4 => BU2_U0_RXDATA_INT(5),
      I5 => BU2_U0_RXDATA_INT(7),
      O => BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o1_770
    );
  BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o1 : LUT6
    generic map(
      INIT => X"5555555500000040"
    )
    port map (
      I0 => BU2_U0_RXCHARISK_INT_138,
      I1 => BU2_U0_RECEIVER_C_REG2_626,
      I2 => BU2_U0_RXCLKCORCNT_INT(0),
      I3 => BU2_U0_RXCLKCORCNT_INT(1),
      I4 => BU2_U0_RXCLKCORCNT_INT(2),
      I5 => BU2_U0_RECEIVER_C_643,
      O => BU2_U0_RECEIVER_RXCHARISK_C_AND_210_o
    );
  BU2_U0_RECEIVER_K29p71 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_RXDATA_INT(2),
      I1 => BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o1_770,
      I2 => BU2_U0_RXDATA_INT(3),
      I3 => BU2_U0_RXDATA_INT(1),
      O => BU2_U0_RECEIVER_K29p7
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT81 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXDATA_REG5(7),
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_SOP_REG3_634,
      I3 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_7_Q
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT61 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXDATA_REG5(5),
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_SOP_REG3_634,
      I3 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_5_Q
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT31 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RXDATA_REG5(2),
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      I3 => BU2_U0_RECEIVER_SOP_REG3_634,
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_2_Q
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT41 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => BU2_U0_RECEIVER_SOP_REG3_634,
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      I3 => BU2_U0_RECEIVER_RXDATA_REG5(3),
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_3_Q
    );
  BU2_U0_RECEIVER_Mmux_RXDATA_REG5_7_GND_28_o_mux_9_OUT21 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => BU2_U0_RECEIVER_SOP_REG3_634,
      I1 => BU2_U0_RECEIVER_EXTEND_REG1_653,
      I2 => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630,
      I3 => BU2_U0_RECEIVER_RXDATA_REG5(1),
      O => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_1_Q
    );
  BU2_U0_SYNCHRONISATION_CGBAD1 : LUT5
    generic map(
      INIT => X"FFFFFEFC"
    )
    port map (
      I0 => BU2_U0_RXCHARISCOMMA_INT_140,
      I1 => BU2_U0_RXDISPERR_INT_92,
      I2 => BU2_U0_RXNOTINTABLE_INT_90,
      I3 => BU2_U0_SYNCHRONISATION_EVEN_764,
      I4 => BU2_U0_RXBUFSTATUS_INT(1),
      O => BU2_U0_SYNCHRONISATION_CGBAD
    );
  BU2_U0_SYNCHRONISATION_CGBAD_GND_27_o_AND_144_o1 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I3 => BU2_U0_RXCHARISK_INT_138,
      I4 => BU2_U0_SYNCHRONISATION_CGBAD,
      O => BU2_U0_SYNCHRONISATION_CGBAD_GND_27_o_AND_144_o
    );
  BU2_U0_SYNCHRONISATION_GOOD_CGS_1_PWR_22_o_equal_19_o_1_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_GOOD_CGS(0),
      I1 => BU2_U0_SYNCHRONISATION_GOOD_CGS(1),
      O => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_PWR_22_o_equal_19_o
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In1_01 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => NlwRenamedSig_OI_mgt_rx_reset,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I2 => BU2_U0_SYNCHRONISATION_SIGNAL_DETECT_REG_617,
      O => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In1_0
    );
  BU2_U0_SYNCHRONISATION_GND_27_o_CGBAD_OR_119_o1 : LUT5
    generic map(
      INIT => X"A8A10001"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I4 => BU2_U0_SYNCHRONISATION_CGBAD,
      O => BU2_U0_SYNCHRONISATION_GND_27_o_CGBAD_OR_119_o
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_In21 : LUT6
    generic map(
      INIT => X"F2A8F2AAAA28AA2A"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I1 => BU2_U0_SYNCHRONISATION_CGBAD,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I4 => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_PWR_22_o_equal_19_o,
      I5 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      O => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_In2
    );
  BU2_U0_SYNCHRONISATION_Mmux_GOOD_CGS_1_GND_27_o_mux_30_OUT11 : LUT5
    generic map(
      INIT => X"01115555"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_GOOD_CGS(0),
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I4 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      O => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_GND_27_o_mux_30_OUT_0_Q
    );
  BU2_U0_SYNCHRONISATION_n0103_inv1 : LUT5
    generic map(
      INIT => X"A888FFFF"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I4 => BU2_U0_SYNCHRONISATION_CGBAD,
      O => BU2_U0_SYNCHRONISATION_n0103_inv
    );
  BU2_U0_SYNCHRONISATION_Mmux_GOOD_CGS_1_GND_27_o_mux_30_OUT21 : LUT6
    generic map(
      INIT => X"0000577757770000"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609,
      I1 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605,
      I2 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607,
      I3 => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611,
      I4 => BU2_U0_SYNCHRONISATION_GOOD_CGS(0),
      I5 => BU2_U0_SYNCHRONISATION_GOOD_CGS(1),
      O => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_GND_27_o_mux_30_OUT_1_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1112 : LUT6
    generic map(
      INIT => X"AEAA0C00AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(9),
      I1 => NlwRenamedSig_OI_gmii_isolate,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_10_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux211 : LUT6
    generic map(
      INIT => X"AEAA0C00AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(10),
      I1 => NlwRenamedSig_OI_powerdown,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_11_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux911 : LUT5
    generic map(
      INIT => X"EAC0AA00"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_3_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1012 : LUT6
    generic map(
      INIT => X"ECCCA000CCCC0000"
    )
    port map (
      I0 => NlwRenamedSig_OI_status_vector_13_Q,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_4_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1511 : LUT6
    generic map(
      INIT => X"AEAA0C00AAAA0000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(8),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_412,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_mux1011,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_9_Q
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_141 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(2),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(0),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(1),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_14
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In11 : LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_14,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In1
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_36_o11 : LUT5
    generic map(
      INIT => X"FFFF1011"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In1_752,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_35_o11_757,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_3_PWR_18_o_Mux_36_o
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_35_o12 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFB4051"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In1_752,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(15),
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_STATE_3_PWR_18_o_Mux_35_o11_757,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_3_PWR_18_o_Mux_35_o
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB21 : LUT6
    generic map(
      INIT => X"8008200240041000"
    )
    port map (
      I0 => phyad_9(3),
      I1 => phyad_9(4),
      I2 => phyad_9(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_1_1_755,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_COMB2_756
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_GND_22_o_PWR_18_o_MUX_60_o11 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(1),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(0),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_754,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_GND_22_o_PWR_18_o_MUX_60_o
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mmux_GND_22_o_GND_22_o_MUX_59_o11 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(0),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(1),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDRESS_MATCH_754,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_GND_22_o_GND_22_o_MUX_59_o
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_In1 : LUT5
    generic map(
      INIT => X"CAAA8AAA"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_In
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_In1 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_In
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"99999999F9980999"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_3_14,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT3
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT_xor_2_11 : LUT6
    generic map(
      INIT => X"A9A9A9A9FFA9A9A9"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(2),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(1),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(0),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT2
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0131_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAA20022000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In1_752,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0131_inv
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o11 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_WE_569,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(3),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(1),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(0),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD1811 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_DATA_RD181
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_n0311_inv1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_n0311_inv
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_GND_20_o_AN_ADV_REG_12_MUX_155_o11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(12),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_AN_ADV_REG_12_MUX_155_o
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_Mmux_GND_20_o_AN_ADV_REG_13_MUX_154_o11 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(13),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      O => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_AN_ADV_REG_13_MUX_154_o
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_n0317_inv1 : LUT6
    generic map(
      INIT => X"44F4000044440000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_IDLE_DETECT_REG1_748,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_IDLE_749,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_n0317_inv
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv1 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4),
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2),
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_MDIO_WE_AND_12_o1,
      O => BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv
    );
  BU2_U0_TRANSMITTER_SYNC_DISPARITY_EVEN_AND_134_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I1 => BU2_U0_TRANSMITTER_SYNC_DISPARITY_475,
      O => BU2_U0_TRANSMITTER_SYNC_DISPARITY_EVEN_AND_134_o
    );
  BU2_U0_TRANSMITTER_TX_EN_EVEN_AND_100_o1 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => gmii_tx_en,
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I2 => BU2_U0_TRANSMITTER_TX_ER_REG1_502,
      I3 => BU2_U0_TRANSMITTER_TX_EN_REG1_503,
      O => BU2_U0_TRANSMITTER_TX_EN_EVEN_AND_100_o
    );
  BU2_U0_TRANSMITTER_Mmux_TX_PACKET_PWR_21_o_MUX_449_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_S_737,
      I1 => BU2_U0_TRANSMITTER_V_736,
      I2 => BU2_U0_TRANSMITTER_T_499,
      I3 => BU2_U0_TRANSMITTER_R_739,
      I4 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I5 => NlwRenamedSig_OI_gmii_isolate,
      O => BU2_U0_TRANSMITTER_TX_PACKET_PWR_21_o_MUX_449_o
    );
  BU2_U0_TRANSMITTER_Mcount_CODE_GRP_CNT_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TRANSMITTER_Result(1)
    );
  BU2_U0_TRANSMITTER_TX_EN_TRIGGER_S_OR_100_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFF45455545"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_TRIGGER_S_501,
      I1 => BU2_U0_TRANSMITTER_TX_EN_REG1_503,
      I2 => gmii_tx_en,
      I3 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I4 => BU2_U0_TRANSMITTER_TX_ER_REG1_502,
      I5 => NlwRenamedSig_OI_mgt_tx_reset,
      O => BU2_U0_TRANSMITTER_TX_EN_TRIGGER_S_OR_100_o_0
    );
  BU2_U0_TRANSMITTER_TX_EN_TRIGGER_T_OR_102_o1 : LUT6
    generic map(
      INIT => X"FFFF444044404440"
    )
    port map (
      I0 => gmii_tx_en,
      I1 => BU2_U0_TRANSMITTER_TX_EN_REG1_503,
      I2 => BU2_U0_TRANSMITTER_S_737,
      I3 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I4 => BU2_U0_TRANSMITTER_TRIGGER_T_745,
      I5 => BU2_U0_TRANSMITTER_V_736,
      O => BU2_U0_TRANSMITTER_TX_EN_TRIGGER_T_OR_102_o
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT71 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I2 => BU2_U0_TRANSMITTER_TX_CONFIG_14_Q,
      I3 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      O => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_6_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT21 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I1 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      O => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_1_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT11 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I2 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      I3 => BU2_U0_TRANSMITTER_TX_CONFIG_8_Q,
      O => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_0_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT81 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT511,
      I2 => BU2_U0_TRANSMITTER_TXD_REG1(7),
      I3 => BU2_U0_TRANSMITTER_CONFIG_DATA(7),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_7_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT61 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT511,
      I2 => BU2_U0_TRANSMITTER_TXD_REG1(5),
      I3 => BU2_U0_TRANSMITTER_CONFIG_DATA(5),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_5_Q
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT51 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT511,
      I2 => BU2_U0_TRANSMITTER_TXD_REG1(4),
      I3 => BU2_U0_TRANSMITTER_CONFIG_DATA(4),
      O => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_4_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT41 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      O => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o
    );
  BU2_U0_TRANSMITTER_DISP51 : LUT5
    generic map(
      INIT => X"E881811F"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP(3),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP(4),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP(1),
      I3 => BU2_U0_TRANSMITTER_CODE_GRP(2),
      I4 => BU2_U0_TRANSMITTER_CODE_GRP(0),
      O => BU2_U0_TRANSMITTER_DISP5
    );
  BU2_U0_TRANSMITTER_DISP3_K28p5_OR_112_o1 : LUT5
    generic map(
      INIT => X"BFFAEAAF"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_K28p5_742,
      I1 => BU2_U0_TRANSMITTER_CODE_GRP(7),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP(6),
      I3 => BU2_U0_TRANSMITTER_CODE_GRP(5),
      I4 => BU2_U0_TRANSMITTER_DISP5,
      O => BU2_U0_TRANSMITTER_DISP3_K28p5_OR_112_o
    );
  BU2_U0_TRANSMITTER_Mmux_TX_PACKET_CODE_GRP_CNT_1_MUX_456_o11 : LUT4
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493,
      I1 => BU2_U0_TRANSMITTER_TX_PACKET_PWR_21_o_MUX_449_o,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I3 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      O => BU2_U0_TRANSMITTER_TX_PACKET_CODE_GRP_CNT_1_MUX_456_o
    );
  BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT5111 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_T_499,
      I1 => NlwRenamedSig_OI_gmii_isolate,
      I2 => BU2_U0_TRANSMITTER_V_736,
      I3 => BU2_U0_TRANSMITTER_S_737,
      I4 => BU2_U0_TRANSMITTER_TX_PACKET_738,
      I5 => BU2_U0_TRANSMITTER_R_739,
      O => BU2_U0_TRANSMITTER_Mmux_PWR_21_o_CONFIG_DATA_7_mux_21_OUT511
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT31 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I1 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_2_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT81 : LUT5
    generic map(
      INIT => X"BF379D15"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I2 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      I3 => BU2_U0_TRANSMITTER_TX_CONFIG_15_Q,
      I4 => BU2_U0_TRANSMITTER_TX_CONFIG_7_Q,
      O => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_7_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT61 : LUT5
    generic map(
      INIT => X"BF379D15"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I2 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      I3 => BU2_U0_TRANSMITTER_TX_CONFIG_13_Q,
      I4 => BU2_U0_TRANSMITTER_TX_CONFIG_5_Q,
      O => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_5_Q
    );
  BU2_U0_TRANSMITTER_Mmux_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT51 : LUT4
    generic map(
      INIT => X"9D15"
    )
    port map (
      I0 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1),
      I1 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      I2 => BU2_U0_TRANSMITTER_C1_OR_C2_735,
      I3 => BU2_U0_TRANSMITTER_TX_CONFIG_12_Q,
      O => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_4_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_SRESET_282,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG4_AND_40_o1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG2_368,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG4_382,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG4_AND_40_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_SYNC_STATUS_OR_89_o1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      I1 => BU2_U0_SRESET_282,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_SYNC_STATUS_OR_89_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_93_o_0_1 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => BU2_U0_RXCLKCORCNT_INT(0),
      I1 => BU2_U0_RXCLKCORCNT_INT(1),
      I2 => BU2_U0_RXCLKCORCNT_INT(2),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_734,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_93_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_90_o_0_1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => BU2_U0_RXCLKCORCNT_INT(0),
      I1 => BU2_U0_RXCLKCORCNT_INT(1),
      I2 => BU2_U0_RXCLKCORCNT_INT(2),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_734,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_90_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PREVIOUS_STATE_3_equal_60_o_3_1 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(1),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(0),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(3),
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(2),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PREVIOUS_STATE_3_equal_60_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SGMII_PHY_MODE_TX_CONFIG_REG_INT_15_OR_65_o1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_16_403,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_15_Q,
      I2 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_725,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_SGMII_PHY_MODE_TX_CONFIG_REG_INT_15_OR_65_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PULSE4096_732,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PWR_20_o_STATE_3_equal_63_o1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PWR_20_o_STATE_3_equal_63_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mxor_MR_AN_ENABLE_REG1_MR_AN_ENABLE_REG2_XOR_56_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1_393,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG2_394,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1_MR_AN_ENABLE_REG2_XOR_56_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG2_AND_42_o1 : LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG2_368,
      I1 => BU2_U0_RECEIVER_I_REG_415,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH_2_366,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG2_370,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG2_AND_42_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PWR_20_o_OR_68_o1 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PWR_20_o_OR_68_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o1 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_STATE_0_1 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_STATE_1_1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER1211 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_1_729,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_1_730,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_1_731,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER121
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER122 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_376,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CONSISTENCY_MATCH_726,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_NULL_727,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER121,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER12
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_mux1101 : LUT5
    generic map(
      INIT => X"22022000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_15_Q,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_15_725,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_1_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_mux11021 : LUT5
    generic map(
      INIT => X"22022000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_8_Q,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_8_724,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_8_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_mux11031 : LUT5
    generic map(
      INIT => X"22022000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_7_Q,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_7_723,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_9_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_mux1121 : LUT6
    generic map(
      INIT => X"8F8885888A888088"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_NP_TX_REG_13_722,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_13_Q,
      I5 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_13_535,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_3_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_mux1131 : LUT5
    generic map(
      INIT => X"22022000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_12_Q,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_12_533,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_4_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_mux171 : LUT5
    generic map(
      INIT => X"22022000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_5_Q,
      I4 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_5_721,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_11_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_STATE_2_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_MR_AN_ENABLE_OR_72_o1 : LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I3 => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_MR_AN_ENABLE_OR_72_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n06701 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd2_717,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd1_718,
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PREVIOUS_STATE_3_equal_60_o,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0556_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => BU2_U0_RECEIVER_I_REG_415,
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      I2 => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0556_inv
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o111 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => BU2_U0_RECEIVER_RX_CONFIG_REG(14),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(14),
      I2 => BU2_U0_RECEIVER_I_REG_415,
      I3 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MASK_RUDI_BUFERR_716,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o11_377
    );
  BU2_U0_DCM_LOCKED_SOFT_RESET_OR_2_o1 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_RESET_REG_715,
      I1 => dcm_locked,
      I2 => reset,
      O => BU2_U0_DCM_LOCKED_SOFT_RESET_OR_2_o
    );
  BU2_U0_RESET_INT_TXBUFERR_INT_OR_198_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_RESET_INT_152,
      I1 => BU2_U0_TXBUFERR_INT_151,
      O => BU2_U0_RESET_INT_TXBUFERR_INT_OR_198_o
    );
  BU2_U0_RESET_INT_RXBUFSTATUS_INT_1_OR_199_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_RESET_INT_152,
      I1 => BU2_U0_RXBUFSTATUS_INT(1),
      O => BU2_U0_RESET_INT_RXBUFSTATUS_INT_1_OR_199_o
    );
  BU2_U0_TX_RST_SM_TX_RST_SM_3_GND_13_o_Mux_4_o1 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => BU2_U0_TX_RST_SM_FSM_FFd3_107,
      I1 => BU2_U0_TX_RST_SM_FSM_FFd4_712,
      I2 => BU2_U0_TX_RST_SM_FSM_FFd1_103,
      I3 => BU2_U0_TX_RST_SM_FSM_FFd2_105,
      O => BU2_U0_TX_RST_SM_3_GND_13_o_Mux_4_o
    );
  BU2_U0_TX_RST_SM_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_TX_RST_SM_FSM_FFd4_712,
      I1 => BU2_U0_TX_RST_SM_FSM_FFd3_107,
      I2 => BU2_U0_TX_RST_SM_FSM_FFd2_105,
      I3 => BU2_U0_TX_RST_SM_FSM_FFd1_103,
      O => BU2_U0_TX_RST_SM_FSM_FFd1_In
    );
  BU2_U0_RX_RST_SM_RX_RST_SM_3_GND_13_o_Mux_8_o1 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => BU2_U0_RX_RST_SM_FSM_FFd3_98,
      I1 => BU2_U0_RX_RST_SM_FSM_FFd4_713,
      I2 => BU2_U0_RX_RST_SM_FSM_FFd1_100,
      I3 => BU2_U0_RX_RST_SM_FSM_FFd2_96,
      O => BU2_U0_RX_RST_SM_3_GND_13_o_Mux_8_o
    );
  BU2_U0_RX_RST_SM_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => BU2_U0_RX_RST_SM_FSM_FFd4_713,
      I1 => BU2_U0_RX_RST_SM_FSM_FFd3_98,
      I2 => BU2_U0_RX_RST_SM_FSM_FFd2_96,
      I3 => BU2_U0_RX_RST_SM_FSM_FFd1_100,
      O => BU2_U0_RX_RST_SM_FSM_FFd1_In
    );
  BU2_U0_Mmux_RXCLKCORCNT_2_GND_13_o_mux_13_OUT31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxclkcorcnt_4(2),
      O => BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_2_Q
    );
  BU2_U0_Mmux_RXCLKCORCNT_2_GND_13_o_mux_13_OUT21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxclkcorcnt_4(1),
      O => BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_1_Q
    );
  BU2_U0_Mmux_RXCLKCORCNT_2_GND_13_o_mux_13_OUT11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxclkcorcnt_4(0),
      O => BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_0_Q
    );
  BU2_U0_Mmux_RXBUFSTATUS_1_GND_13_o_mux_12_OUT21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxbufstatus_3(1),
      O => BU2_U0_RXBUFSTATUS_1_GND_13_o_mux_12_OUT_1_Q
    );
  BU2_U0_Mmux_RXDISPERR_GND_13_o_MUX_547_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdisperr,
      O => BU2_U0_RXDISPERR_GND_13_o_MUX_547_o
    );
  BU2_U0_Mmux_RXNOTINTABLE_GND_13_o_MUX_546_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxnotintable,
      O => BU2_U0_RXNOTINTABLE_GND_13_o_MUX_546_o
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(7),
      I2 => BU2_U0_TRANSMITTER_TXDATA(7),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_7_Q
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(6),
      I2 => BU2_U0_TRANSMITTER_TXDATA(6),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_6_Q
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(5),
      I2 => BU2_U0_TRANSMITTER_TXDATA(5),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_5_Q
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(4),
      I2 => BU2_U0_TRANSMITTER_TXDATA(4),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_4_Q
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(3),
      I2 => BU2_U0_TRANSMITTER_TXDATA(3),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_3_Q
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(2),
      I2 => BU2_U0_TRANSMITTER_TXDATA(2),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_2_Q
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(1),
      I2 => BU2_U0_TRANSMITTER_TXDATA(1),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_1_Q
    );
  BU2_U0_Mmux_RXDATA_7_TXDATA_INT_7_mux_11_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxdata_5(0),
      I2 => BU2_U0_TRANSMITTER_TXDATA(0),
      O => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_0_Q
    );
  BU2_U0_Mmux_RXCHARISCOMMA_TXCHARISK_INT_MUX_550_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxchariscomma,
      I2 => BU2_U0_TRANSMITTER_TXCHARISK_457,
      O => BU2_U0_RXCHARISCOMMA_TXCHARISK_INT_MUX_550_o
    );
  BU2_U0_Mmux_RXCHARISK_TXCHARISK_INT_MUX_549_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => rxcharisk,
      I2 => BU2_U0_TRANSMITTER_TXCHARISK_457,
      O => BU2_U0_RXCHARISK_TXCHARISK_INT_MUX_549_o
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(7),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_7_Q
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT71 : LUT3
    generic map(
      INIT => X"4E"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(6),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_6_Q
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(5),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_5_Q
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT51 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(4),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_4_Q
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(3),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_3_Q
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(2),
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_2_Q
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(1),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_1_Q
    );
  BU2_U0_Mmux_TXDATA_INT_7_GND_13_o_mux_21_OUT11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXDATA(0),
      O => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_0_Q
    );
  BU2_U0_Mmux_TXCHARISK_INT_TXEVEN_MUX_556_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXCHARISK_457,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TXCHARISK_INT_TXEVEN_MUX_556_o
    );
  BU2_U0_Mmux_TXCHARDISPMODE_INT_TXEVEN_MUX_557_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXCHARDISPMODE_495,
      I2 => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0),
      O => BU2_U0_TXCHARDISPMODE_INT_TXEVEN_MUX_557_o
    );
  BU2_U0_Mmux_TXCHARDISPVAL_INT_GND_13_o_MUX_558_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541,
      I1 => BU2_U0_TRANSMITTER_TXCHARDISPVAL_714,
      O => BU2_U0_TXCHARDISPVAL_INT_GND_13_o_MUX_558_o
    );
  BU2_U0_TX_RST_SM_FSM_FFd3_In1 : LUT4
    generic map(
      INIT => X"E666"
    )
    port map (
      I0 => BU2_U0_TX_RST_SM_FSM_FFd3_107,
      I1 => BU2_U0_TX_RST_SM_FSM_FFd4_712,
      I2 => BU2_U0_TX_RST_SM_FSM_FFd1_103,
      I3 => BU2_U0_TX_RST_SM_FSM_FFd2_105,
      O => BU2_U0_TX_RST_SM_FSM_FFd3_In
    );
  BU2_U0_RX_RST_SM_FSM_FFd3_In1 : LUT4
    generic map(
      INIT => X"E666"
    )
    port map (
      I0 => BU2_U0_RX_RST_SM_FSM_FFd3_98,
      I1 => BU2_U0_RX_RST_SM_FSM_FFd4_713,
      I2 => BU2_U0_RX_RST_SM_FSM_FFd1_100,
      I3 => BU2_U0_RX_RST_SM_FSM_FFd2_96,
      O => BU2_U0_RX_RST_SM_FSM_FFd3_In
    );
  BU2_U0_RX_RST_SM_FSM_FFd2_In1 : LUT4
    generic map(
      INIT => X"EA6A"
    )
    port map (
      I0 => BU2_U0_RX_RST_SM_FSM_FFd2_96,
      I1 => BU2_U0_RX_RST_SM_FSM_FFd4_713,
      I2 => BU2_U0_RX_RST_SM_FSM_FFd3_98,
      I3 => BU2_U0_RX_RST_SM_FSM_FFd1_100,
      O => BU2_U0_RX_RST_SM_FSM_FFd2_In
    );
  BU2_U0_TX_RST_SM_FSM_FFd2_In1 : LUT4
    generic map(
      INIT => X"EA6A"
    )
    port map (
      I0 => BU2_U0_TX_RST_SM_FSM_FFd2_105,
      I1 => BU2_U0_TX_RST_SM_FSM_FFd4_712,
      I2 => BU2_U0_TX_RST_SM_FSM_FFd3_107,
      I3 => BU2_U0_TX_RST_SM_FSM_FFd1_103,
      O => BU2_U0_TX_RST_SM_FSM_FFd2_In
    );
  BU2_U0_RECEIVER_T : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_K29p7,
      Q => BU2_U0_RECEIVER_T_673
    );
  BU2_U0_RECEIVER_S : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_K27p7_RXFIFO_ERR_AND_203_o,
      Q => BU2_U0_RECEIVER_S_710
    );
  BU2_U0_RECEIVER_I : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EVEN_RXCHARISK_AND_207_o_708,
      Q => BU2_U0_RECEIVER_I_670
    );
  BU2_U0_RECEIVER_K28p5_REG1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_K28p5,
      Q => BU2_U0_RECEIVER_K28p5_REG1_674
    );
  BU2_U0_RECEIVER_D0p0_REG : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_D0p0_705,
      Q => BU2_U0_RECEIVER_D0p0_REG_706
    );
  BU2_U0_RECEIVER_RXCHARISK_REG1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RXCHARISK_INT_138,
      Q => BU2_U0_RECEIVER_RXCHARISK_REG1_704
    );
  BU2_U0_RECEIVER_CGBAD : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXFIFO_ERR_RXDISPERR_OR_121_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_CGBAD_703
    );
  BU2_U0_RECEIVER_R : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_K23p7,
      Q => BU2_U0_RECEIVER_R_671
    );
  BU2_U0_RECEIVER_RX_CONFIG_VALID_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_SYNC_STATUS_C_REG1_AND_217_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432
    );
  BU2_U0_RECEIVER_SYNC_STATUS_REG : FDR
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_SYNC_STATUS_698,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_SYNC_STATUS_REG_699
    );
  BU2_U0_RECEIVER_FROM_RX_CX : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_C_REG1_C_REG3_OR_144_o_696,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_FROM_RX_CX_697
    );
  BU2_U0_RECEIVER_FROM_IDLE_D : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_LINK_OK_WAIT_FOR_K_AND_228_o,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_FROM_IDLE_D_695
    );
  BU2_U0_RECEIVER_FROM_RX_K : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_LINK_OK_K28p5_REG2_AND_230_o,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_FROM_RX_K_693
    );
  BU2_U0_RECEIVER_EOP_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EOP_EXTEND_OR_150_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_EOP_REG1_691
    );
  BU2_U0_RECEIVER_SOP : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_S_WAIT_FOR_K_AND_236_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_SOP_689
    );
  BU2_U0_RECEIVER_EOP : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_I_REG_T_REG2_OR_149_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_EOP_687
    );
  BU2_U0_RECEIVER_ILLEGAL_K : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXCHARISK_REG1_K28p5_REG1_AND_259_o,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_ILLEGAL_K_651
    );
  BU2_U0_RECEIVER_EXTEND_ERR : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EXTEND_REG3_EXT_ILLEGAL_K_REG2_OR_168_o,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_EXTEND_ERR_684
    );
  BU2_U0_RECEIVER_RX_ER : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EXTEND_REG1_ISOLATE_AND_271_o_682,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => gmii_rx_er
    );
  BU2_U0_RECEIVER_FALSE_DATA : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_FALSE_DATA_POS_RXNOTINTABLE_AND_292_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_FALSE_DATA_681
    );
  BU2_U0_RECEIVER_FALSE_K : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_7_RXNOTINTABLE_AND_300_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_FALSE_K_679
    );
  BU2_U0_RECEIVER_RUDI_C : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_0_RX_CONFIG_VALID_REG_3_OR_196_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => status_vector(2)
    );
  BU2_U0_RECEIVER_RUDI_I : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_IDLE_REG_1_IDLE_REG_2_OR_197_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => status_vector(3)
    );
  BU2_U0_RECEIVER_K28p5_REG2 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_K28p5_REG1_674,
      Q => BU2_U0_RECEIVER_K28p5_REG2_675
    );
  BU2_U0_RECEIVER_T_REG1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_T_673,
      Q => BU2_U0_RECEIVER_T_REG1_644
    );
  BU2_U0_RECEIVER_R_REG1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_R_671,
      Q => BU2_U0_RECEIVER_R_REG1_672
    );
  BU2_U0_RECEIVER_I_REG : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_I_670,
      Q => BU2_U0_RECEIVER_I_REG_415
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_0 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_0_RXDATA_0_MUX_481_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(0)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_1_RXDATA_1_MUX_480_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(1)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_2 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_2_RXDATA_2_MUX_479_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(2)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_3 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_3_RXDATA_3_MUX_478_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(3)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_4 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_4_RXDATA_4_MUX_477_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(4)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_5 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_5_RXDATA_5_MUX_476_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(5)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_6 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_6_RXDATA_6_MUX_475_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(6)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_7 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_7_RXDATA_7_MUX_474_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(7)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_8 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_8_RXDATA_0_MUX_489_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(8)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_9 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_9_RXDATA_1_MUX_488_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(9)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_10 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_10_RXDATA_2_MUX_487_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(10)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_11 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_11_RXDATA_3_MUX_486_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(11)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_12 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_12_RXDATA_4_MUX_485_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(12)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_13 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_13_RXDATA_5_MUX_484_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(13)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_14 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_14_RXDATA_6_MUX_483_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(14)
    );
  BU2_U0_RECEIVER_RX_CONFIG_REG_15 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG_15_RXDATA_7_MUX_482_o,
      Q => BU2_U0_RECEIVER_RX_CONFIG_REG(15)
    );
  BU2_U0_RECEIVER_EXTEND_REG1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EXTEND_652,
      Q => BU2_U0_RECEIVER_EXTEND_REG1_653
    );
  BU2_U0_RECEIVER_ILLEGAL_K_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_ILLEGAL_K_651,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_ILLEGAL_K_REG1_641
    );
  BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EXT_ILLEGAL_K_650,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG1_639
    );
  BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(0)
    );
  BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(0),
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(1)
    );
  BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(1),
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(2)
    );
  BU2_U0_RECEIVER_RX_CONFIG_VALID_REG_3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(2),
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_RX_CONFIG_VALID_REG(3)
    );
  BU2_U0_RECEIVER_T_REG2 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_T_REG1_644,
      Q => BU2_U0_RECEIVER_T_REG2_645
    );
  BU2_U0_RECEIVER_C_REG1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_C_643,
      Q => BU2_U0_RECEIVER_C_REG1_635
    );
  BU2_U0_RECEIVER_ILLEGAL_K_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_ILLEGAL_K_REG1_641,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_ILLEGAL_K_REG2_642
    );
  BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG1_639,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_EXT_ILLEGAL_K_REG2_640
    );
  BU2_U0_RECEIVER_IDLE_REG_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_I_REG_415,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_IDLE_REG(0)
    );
  BU2_U0_RECEIVER_IDLE_REG_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_IDLE_REG(0),
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_IDLE_REG(1)
    );
  BU2_U0_RECEIVER_IDLE_REG_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_IDLE_REG(1),
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_IDLE_REG(2)
    );
  BU2_U0_RECEIVER_C_REG2 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_C_REG1_635,
      Q => BU2_U0_RECEIVER_C_REG2_626
    );
  BU2_U0_RECEIVER_SOP_REG3 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_SOP_REG2_633,
      Q => BU2_U0_RECEIVER_SOP_REG3_634
    );
  BU2_U0_RECEIVER_CGBAD_REG3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_CGBAD_REG2,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RECEIVER_CGBAD_REG3_632
    );
  BU2_U0_RECEIVER_FALSE_CARRIER_REG3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_FALSE_CARRIER_REG2,
      R => BU2_U0_RECEIVER_RESET_SYNC_STATUS_OR_136_o,
      Q => BU2_U0_RECEIVER_FALSE_CARRIER_REG3_630
    );
  BU2_U0_RECEIVER_C_REG3 : FD
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_C_REG2_626,
      Q => BU2_U0_RECEIVER_C_REG3_627
    );
  BU2_U0_RECEIVER_RXD_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_0_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(0)
    );
  BU2_U0_RECEIVER_RXD_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_1_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(1)
    );
  BU2_U0_RECEIVER_RXD_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_2_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(2)
    );
  BU2_U0_RECEIVER_RXD_3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_3_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(3)
    );
  BU2_U0_RECEIVER_RXD_4 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_4_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(4)
    );
  BU2_U0_RECEIVER_RXD_5 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_5_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(5)
    );
  BU2_U0_RECEIVER_RXD_6 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_6_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(6)
    );
  BU2_U0_RECEIVER_RXD_7 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_RXDATA_REG5_7_GND_28_o_mux_9_OUT_7_Q,
      R => NlwRenamedSig_OI_gmii_isolate,
      Q => gmii_rxd_8(7)
    );
  BU2_U0_SYNCHRONISATION_SIGNAL_DETECT_REG : FD
    port map (
      C => userclk2,
      D => BU2_U0_SIGNAL_DETECT_REG,
      Q => BU2_U0_SYNCHRONISATION_SIGNAL_DETECT_REG_617
    );
  BU2_U0_SYNCHRONISATION_GOOD_CGS_0 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_SYNCHRONISATION_n0103_inv,
      D => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_GND_27_o_mux_30_OUT_0_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_SYNCHRONISATION_GOOD_CGS(0)
    );
  BU2_U0_SYNCHRONISATION_GOOD_CGS_1 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_SYNCHRONISATION_n0103_inv,
      D => BU2_U0_SYNCHRONISATION_GOOD_CGS_1_GND_27_o_mux_30_OUT_1_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_SYNCHRONISATION_GOOD_CGS(1)
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_In3,
      R => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In1_0,
      Q => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd3_611
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In2_608,
      R => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In1_0,
      Q => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_609
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_In2,
      R => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In1_0,
      Q => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd2_607
    );
  BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_In2,
      R => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd4_In1_0,
      Q => BU2_U0_SYNCHRONISATION_STATE_FSM_FFd1_605
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_0_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_1_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_2_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_3_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_4_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(4)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_5_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(5)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_6_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(6)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_7_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(7)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_8_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(8)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_9_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(9)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_10_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(10)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_11_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(11)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_12_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(12)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_13_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(13)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_14_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(14)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG_14_DATA_IN_15_mux_24_OUT_15_Q,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(15)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR_0 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_IN_REG_577,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(0)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR_1 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(1)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR_2 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(2)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR_3 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(2),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(3)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR_4 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0145_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(3),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_ADDR_WR(4)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_WE : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_GND_22_o_GND_22_o_MUX_59_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_WE_569
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0137_inv_563,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(0),
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(0)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0137_inv_563,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(1),
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_OPCODE(1)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_OUT : FDSE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_3_PWR_18_o_Mux_35_o,
      S => BU2_U0_SRESET_282,
      Q => mdio_out
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_RD : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_GND_22_o_PWR_18_o_MUX_60_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_RD_561
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_MDIO_TRI : FDSE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_3_PWR_18_o_Mux_36_o,
      S => BU2_U0_SRESET_282,
      Q => mdio_tri
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_In,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd4_558
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_In_555,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd3_556
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_In,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd2_554
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_In,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_STATE_FSM_FFd1_552
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0131_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(0)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0131_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT1,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(1)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0131_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT2,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(2)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_n0131_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_Mcount_BIT_COUNT3,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_BIT_COUNT(3)
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(14),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_LOOPBACK_REG_541
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_UNIDIRECTIONAL_ENABLE_REG : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(5),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_UNIDIRECTIONAL_ENABLE_REG_539
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_ISOLATE_REG : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(10),
      S => BU2_U0_SRESET_282,
      Q => NlwRenamedSig_OI_gmii_isolate
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG2,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG3_536
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG3 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG2,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG3_526
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_n0317_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_AN_ADV_REG_13_MUX_154_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_13_535
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_n0317_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_GND_20_o_AN_ADV_REG_12_MUX_155_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ADV_REG_12_533
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_AN_COMPLETE_REG1 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_RISING_528,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_COMPLETE_529,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_AN_COMPLETE_REG1_530
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG4 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG3_526,
      S => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG4_527
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_DUPLEX_MODE_REG : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_MANAGEMENT_MDIO_n0295_inv,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_INTERFACE_1_SHIFT_REG(8),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_DUPLEX_MODE_REG_525
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDIO_IN_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDIO_IN_data_sync1,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDIO_IN_REG2
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDIO_IN_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => mdio_in,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDIO_IN_data_sync1
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDC_data_sync1,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_MDC_REG2
    );
  BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => mdc,
      Q => BU2_U0_HAS_MANAGEMENT_MDIO_SYNC_MDC_data_sync1
    );
  BU2_U0_TRANSMITTER_TXD_REG1_0 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(0),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(0)
    );
  BU2_U0_TRANSMITTER_TXD_REG1_1 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(1),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(1)
    );
  BU2_U0_TRANSMITTER_TXD_REG1_2 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(2),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(2)
    );
  BU2_U0_TRANSMITTER_TXD_REG1_3 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(3),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(3)
    );
  BU2_U0_TRANSMITTER_TXD_REG1_4 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(4),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(4)
    );
  BU2_U0_TRANSMITTER_TXD_REG1_5 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(5),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(5)
    );
  BU2_U0_TRANSMITTER_TXD_REG1_6 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(6),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(6)
    );
  BU2_U0_TRANSMITTER_TXD_REG1_7 : FD
    port map (
      C => userclk2,
      D => gmii_txd_7(7),
      Q => BU2_U0_TRANSMITTER_TXD_REG1(7)
    );
  BU2_U0_TRANSMITTER_TX_CONFIG_5 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_5_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_CONFIG_5_Q
    );
  BU2_U0_TRANSMITTER_TX_CONFIG_7 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_7_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_CONFIG_7_Q
    );
  BU2_U0_TRANSMITTER_TX_CONFIG_8 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_8_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_CONFIG_8_Q
    );
  BU2_U0_TRANSMITTER_TX_CONFIG_12 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_12_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_CONFIG_12_Q
    );
  BU2_U0_TRANSMITTER_TX_CONFIG_13 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_13_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_CONFIG_13_Q
    );
  BU2_U0_TRANSMITTER_TX_CONFIG_14 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_14_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_CONFIG_14_Q
    );
  BU2_U0_TRANSMITTER_TX_CONFIG_15 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_15_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TX_CONFIG_15_Q
    );
  BU2_U0_TRANSMITTER_TX_EN_REG1 : FD
    port map (
      C => userclk2,
      D => gmii_tx_en,
      Q => BU2_U0_TRANSMITTER_TX_EN_REG1_503
    );
  BU2_U0_TRANSMITTER_TX_ER_REG1 : FD
    port map (
      C => userclk2,
      D => gmii_tx_er,
      Q => BU2_U0_TRANSMITTER_TX_ER_REG1_502
    );
  BU2_U0_TRANSMITTER_TRIGGER_S : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_TX_EN_EVEN_AND_100_o,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TRIGGER_S_501
    );
  BU2_U0_TRANSMITTER_T : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_TX_EN_TRIGGER_T_OR_102_o,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_T_499
    );
  BU2_U0_TRANSMITTER_XMIT_DATA_INT : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_XMIT_DATA,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_XMIT_DATA_INT_497
    );
  BU2_U0_TRANSMITTER_TXCHARDISPMODE : FDS
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_SYNC_DISPARITY_EVEN_AND_134_o,
      S => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXCHARDISPMODE_495
    );
  BU2_U0_TRANSMITTER_XMIT_CONFIG_INT : FDSE
    port map (
      C => userclk2,
      CE => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      D => BU2_U0_XMIT_CONFIG,
      S => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_XMIT_CONFIG_INT_493
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_0_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(0)
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_1_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(1)
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_2_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(2)
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_Mram_CODE_GRP_CNT_1_GND_26_o_Mux_5_o,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(3)
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_4 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_4_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(4)
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_5 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_5_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(5)
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_6 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_6_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(6)
    );
  BU2_U0_TRANSMITTER_CONFIG_DATA_7 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_CNT_1_TX_CONFIG_15_wide_mux_4_OUT_7_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CONFIG_DATA(7)
    );
  BU2_U0_TRANSMITTER_SYNC_DISPARITY : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_TX_PACKET_CODE_GRP_CNT_1_MUX_456_o,
      Q => BU2_U0_TRANSMITTER_SYNC_DISPARITY_475
    );
  BU2_U0_TRANSMITTER_CODE_GRP_0 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_0_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(0)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_1 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_1_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(1)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_2 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_2_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(2)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_3 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_3_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(3)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_4 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_4_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(4)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_5 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_5_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(5)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_6 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_6_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(6)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_7 : FD
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_PWR_21_o_CONFIG_DATA_7_mux_21_OUT_7_Q,
      Q => BU2_U0_TRANSMITTER_CODE_GRP(7)
    );
  BU2_U0_TRANSMITTER_TXCHARISK : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRPISK_GND_26_o_MUX_462_o,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXCHARISK_457
    );
  BU2_U0_TRANSMITTER_TXDATA_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_0_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(0)
    );
  BU2_U0_TRANSMITTER_TXDATA_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_1_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(1)
    );
  BU2_U0_TRANSMITTER_TXDATA_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_2_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(2)
    );
  BU2_U0_TRANSMITTER_TXDATA_3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_3_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(3)
    );
  BU2_U0_TRANSMITTER_TXDATA_4 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_4_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(4)
    );
  BU2_U0_TRANSMITTER_TXDATA_5 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_5_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(5)
    );
  BU2_U0_TRANSMITTER_TXDATA_6 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_6_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(6)
    );
  BU2_U0_TRANSMITTER_TXDATA_7 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_CODE_GRP_7_GND_26_o_mux_24_OUT_7_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_TXDATA(7)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_CNT_0 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_Result(0),
      S => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CODE_GRP_CNT(0)
    );
  BU2_U0_TRANSMITTER_CODE_GRP_CNT_1 : FDS
    port map (
      C => userclk2,
      D => BU2_U0_TRANSMITTER_Result(1),
      S => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TRANSMITTER_CODE_GRP_CNT(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_0 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(0),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_1 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(1),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_2 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(2),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_3 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(3),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_4 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(4),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_5 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(5),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_6 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(6),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_7 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(7),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_8 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(8),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(8)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_9 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(9),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(9)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_10 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(10),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(10)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_11 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(11),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(11)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_12 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(12),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(12)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(13),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(13)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_14 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(14),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(14)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_15 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_RECEIVER_RX_CONFIG_VALID_INT_432,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_RX_IDLE_OR_15_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(15)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_dpot1_431,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_dpot1_430,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_dpot1_429,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_dpot1_428,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_dpot1_427,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_dpot1_426,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_dpot1_425,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_dpot1_424,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_dpot1_423,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_dpot1_422,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_dpot1_421,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_dpot1_420,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_dpot1_419,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_dpot1_418,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_dpot1_416,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_15_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RECEIVER_I_REG_415,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG1_391
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_DELAY_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_60_o1,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_DELAY(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_DELAY_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_DELAY(0),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_DELAY(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_RESTART_AN_REG_412,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG1_387
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_DATA_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_GND_24_o_PWR_20_o_OR_68_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_DATA_INT_411
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_REG : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RX_RUDI_INVALID,
      R => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RESET_SYNC_STATUS_OR_89_o,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_REG_409
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_CLEAR_STATUS_REG_406,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG1_385
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_90_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_384
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_XMIT_CONFIG_INT_RXCLKCORCNT_0_AND_93_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_383
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_16 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(15),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_16_403
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_13 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(12),
      R => BU2_U0_SRESET_282,
      Q => NlwRenamedSig_OI_status_vector_8_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_15 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(14),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_15_401
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_14 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(13),
      R => BU2_U0_SRESET_282,
      Q => NlwRenamedSig_OI_status_vector_9_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_7 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(6),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_7_399
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_9 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(8),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_9_398
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_8 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(7),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_8_397
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0670,
      D => BU2_U0_RECEIVER_RX_CONFIG_REG(5),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_LP_ADV_ABILITY_INT_6_396
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1_393,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG2_394
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_MANAGEMENT_MDIO_AN_ENABLE_REG_392,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1_393
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG1_391,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG2_362
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_MSB_REG : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(11),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_MSB_REG_390
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RUDI_INVALID : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_RUDI_INVALID_DELAY(1),
      R => BU2_U0_SRESET_282,
      Q => status_vector(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG1_387,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_RESTART_AN_SET_REG2_388
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG1_385,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_CLEAR_STATUS_REG2_386
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_384,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG1_369
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_383,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG1_367
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG4 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG3_381,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG4_382
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0556_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2_GND_24_o_MUX_245_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_2_380
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_2 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0556_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o11_377,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_2_378
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0556_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_GND_24_o_MUX_253_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ACKNOWLEDGE_MATCH_3_376
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_COMB,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_SATURATED_374
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_REG1_MR_AN_ENABLE_REG2_XOR_56_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_MR_AN_ENABLE_CHANGE_372
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG1_369,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_REMOVED_REG2_370
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG1_367,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_INSERTED_REG2_368
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH_2 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG2_362,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG4_AND_40_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH_2_366
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_REG2_362,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_IDLE_IDLE_INSERTED_REG2_AND_42_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_IDLE_MATCH_364
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0556_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0570_inv1_360,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_ABILITY_MATCH_361
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE(0),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE(1),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE(2),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PWR_20_o_STATE_3_equal_63_o,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_PREVIOUS_STATE(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_5 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_11_Q,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_5_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_7 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_9_Q,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_7_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_8 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_8_Q,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_8_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_12 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_4_Q,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_12_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_13 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_3_Q,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_13_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_14 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mmux_START_LINK_TIMER121,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_14_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_15 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_3_GND_24_o_Mux_67_o,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0591_1_Q,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TX_CONFIG_REG_INT_15_Q
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_333,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG2_334
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_0_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_LINK_TIMER_SATURATED_OR_47_o_inv,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_0_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_START_LINK_TIMER_REG_LINK_TIMER_SATURATED_OR_47_o_inv,
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(0),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(1),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(0),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(1),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(1),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(2),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(1),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(2),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER2
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(2),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(3),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(2),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(3),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER3
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(3),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(4),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(3),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(4),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER4
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(4),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(4),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER5
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(5),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(6),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(5),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(6),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER6
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(6),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(7),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(6),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(7),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER7
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_cy(7),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER_lut(8),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER8
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_0 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_1 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER1,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_2 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER2,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_3 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER3,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_4 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER4,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_5 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER5,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_6 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER6,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_7 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER7,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER_8 : FDRE
    port map (
      C => userclk2,
      CE => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_n0582_inv,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_LINK_TIMER8,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_LINK_TIMER(8)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(0),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(1),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(2),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(3),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_4 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(4),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_5 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(5),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_6 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(6),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_7 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(7),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_8 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(8),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(8)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_9 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(9),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(9)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_10 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(10),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(10)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096_11 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(11),
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_TIMER4096(11)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_In,
      R => BU2_U0_SRESET_282,
      Q => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_STATE_FSM_FFd3_283
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_0_Q : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(2),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(1),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(0),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(2),
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(1),
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_0_Q_277
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_status_vector_11_Q,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_0_Q_277,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_0_Q_272
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_1_Q : LUT6
    generic map(
      INIT => X"8020080240100401"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(5),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(4),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(3),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(4),
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(3),
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_1_Q_273
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_0_Q_272,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_1_Q_273,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_1_Q_267
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_2_Q : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(8),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(7),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(6),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(8),
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(7),
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(6),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_2_Q_268
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_1_Q_267,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_2_Q_268,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_2_Q_262
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_3_Q : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(11),
      I1 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(10),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(9),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(11),
      I4 => BU2_U0_RECEIVER_RX_CONFIG_REG(10),
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(9),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_3_Q_263
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_2_Q_262,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_3_Q_263,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_3_Q_257
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(12),
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(12),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG(13),
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(13),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_4_Q_258
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_cy_3_Q_257,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o_lut_4_Q_258,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_REG_REG_13_RX_CONFIG_REG_13_equal_8_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_0_Q,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(0),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_1_Q,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(1),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_2_Q,
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(2),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_0_Q_250
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_status_vector_11_Q,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_0_Q_250,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_0_Q_242
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_3_Q,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(3),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_4_Q,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(4),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_5_Q,
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(5),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_1_Q_243
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_0_Q_242,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_1_Q_243,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_1_Q_234
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_6_Q,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(6),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_7_Q,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(7),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_8_Q,
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(8),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_2_Q_235
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_1_Q_234,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_2_Q_235,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_2_Q_226
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_9_Q,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(9),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_10_Q,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(10),
      I4 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_11_Q,
      I5 => BU2_U0_RECEIVER_RX_CONFIG_REG(11),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_3_Q_227
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_2_Q_226,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_3_Q_227,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_3_Q_219
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_12_Q,
      I1 => BU2_U0_RECEIVER_RX_CONFIG_REG(12),
      I2 => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_Q,
      I3 => BU2_U0_RECEIVER_RX_CONFIG_REG(13),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_4_Q_220
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_cy_3_Q_219,
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcompar_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o_lut_4_Q_220,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_RX_CONFIG_SNAPSHOT_13_RX_CONFIG_REG_13_equal_16_o
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_status_vector_10_Q,
      DI => NlwRenamedSig_OI_status_vector_11_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_lut(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_status_vector_10_Q,
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_lut(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(0),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_1_rt_215,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(0),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_1_rt_215,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(1),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_2_rt_212,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(1),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_2_rt_212,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(2),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_3_rt_209,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(2),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_3_rt_209,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(3),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_4_rt_206,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(3),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_4_rt_206,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(4),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_5_rt_203,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(4),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_5_rt_203,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(5),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_6_rt_200,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(5),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_6_rt_200,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(6),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_7_rt_197,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(6),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_7_rt_197,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(7),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_8_rt_194,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(8)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(7),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_8_rt_194,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(8)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(8),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_9_rt_191,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(9)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(8),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_9_rt_191,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(9)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(9),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_10_rt_188,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(10)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(9),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy_10_rt_188,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(10)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_cy(10),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_TIMER4096_xor_11_rt_185,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result(11)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_status_vector_10_Q,
      DI => NlwRenamedSig_OI_status_vector_11_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_lut(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(0)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_status_vector_10_Q,
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_lut(0),
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_0_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(0),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_1_rt_180,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(1)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(0),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_1_rt_180,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_1_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(1),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_2_rt_177,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(2)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(1),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_2_rt_177,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_2_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(2),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_3_rt_174,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(3)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(2),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_3_rt_174,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_3_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(3),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_4_rt_171,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(4)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(3),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_4_rt_171,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_4_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(4),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_5_rt_168,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(5)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(4),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_5_rt_168,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_5_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(5),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_6_rt_165,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(6)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(5),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_6_rt_165,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_6_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(6),
      DI => NlwRenamedSig_OI_status_vector_10_Q,
      S => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_7_rt_162,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(7)
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(6),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy_7_rt_162,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_7_1
    );
  BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_cy(7),
      LI => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Mcount_MASK_RUDI_BUFERR_TIMER_xor_8_rt_159,
      O => BU2_U0_HAS_AUTO_NEG_AUTO_NEGOTIATION_Result_8_1
    );
  BU2_U0_RESET_INT_PIPE : FDP
    port map (
      C => userclk,
      D => NlwRenamedSig_OI_status_vector_10_Q,
      PRE => BU2_U0_DCM_LOCKED_SOFT_RESET_OR_2_o,
      Q => BU2_U0_RESET_INT_PIPE_156
    );
  BU2_U0_RESET_INT : FDP
    port map (
      C => userclk,
      D => BU2_U0_RESET_INT_PIPE_156,
      PRE => BU2_U0_DCM_LOCKED_SOFT_RESET_OR_2_o,
      Q => BU2_U0_RESET_INT_152
    );
  BU2_U0_MGT_RX_RESET_INT : FDS
    port map (
      C => userclk2,
      D => BU2_U0_RX_RST_SM_3_GND_13_o_Mux_8_o,
      S => BU2_U0_RESET_INT_RXBUFSTATUS_INT_1_OR_199_o,
      Q => NlwRenamedSig_OI_mgt_rx_reset
    );
  BU2_U0_MGT_TX_RESET_INT : FDS
    port map (
      C => userclk2,
      D => BU2_U0_TX_RST_SM_3_GND_13_o_Mux_4_o,
      S => BU2_U0_RESET_INT_TXBUFERR_INT_OR_198_o,
      Q => NlwRenamedSig_OI_mgt_tx_reset
    );
  BU2_U0_SRESET_PIPE : FD
    port map (
      C => userclk2,
      D => BU2_U0_RESET_INT_152,
      Q => BU2_U0_SRESET_PIPE_153
    );
  BU2_U0_TXBUFERR_INT : FDR
    port map (
      C => userclk2,
      D => txbuferr,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => BU2_U0_TXBUFERR_INT_151
    );
  BU2_U0_RXDISPERR_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDISPERR_GND_13_o_MUX_547_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDISPERR_INT_92
    );
  BU2_U0_RXBUFSTATUS_INT_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXBUFSTATUS_1_GND_13_o_mux_12_OUT_1_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXBUFSTATUS_INT(1)
    );
  BU2_U0_RXNOTINTABLE_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXNOTINTABLE_GND_13_o_MUX_546_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXNOTINTABLE_INT_90
    );
  BU2_U0_RXCLKCORCNT_INT_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_0_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXCLKCORCNT_INT(0)
    );
  BU2_U0_RXCLKCORCNT_INT_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_1_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXCLKCORCNT_INT(1)
    );
  BU2_U0_RXCLKCORCNT_INT_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXCLKCORCNT_2_GND_13_o_mux_13_OUT_2_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXCLKCORCNT_INT(2)
    );
  BU2_U0_RXCHARISCOMMA_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXCHARISCOMMA_TXCHARISK_INT_MUX_550_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXCHARISCOMMA_INT_140
    );
  BU2_U0_RXCHARISK_INT : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXCHARISK_TXCHARISK_INT_MUX_549_o,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXCHARISK_INT_138
    );
  BU2_U0_RXDATA_INT_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_0_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(0)
    );
  BU2_U0_RXDATA_INT_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_1_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(1)
    );
  BU2_U0_RXDATA_INT_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_2_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(2)
    );
  BU2_U0_RXDATA_INT_3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_3_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(3)
    );
  BU2_U0_RXDATA_INT_4 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_4_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(4)
    );
  BU2_U0_RXDATA_INT_5 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_5_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(5)
    );
  BU2_U0_RXDATA_INT_6 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_6_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(6)
    );
  BU2_U0_RXDATA_INT_7 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RXDATA_7_TXDATA_INT_7_mux_11_OUT_7_Q,
      R => NlwRenamedSig_OI_mgt_rx_reset,
      Q => BU2_U0_RXDATA_INT(7)
    );
  BU2_U0_TXCHARISK : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXCHARISK_INT_TXEVEN_MUX_556_o,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txcharisk
    );
  BU2_U0_TXDATA_0 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_0_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(0)
    );
  BU2_U0_TXDATA_1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_1_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(1)
    );
  BU2_U0_TXDATA_2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_2_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(2)
    );
  BU2_U0_TXDATA_3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_3_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(3)
    );
  BU2_U0_TXDATA_4 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_4_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(4)
    );
  BU2_U0_TXDATA_5 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_5_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(5)
    );
  BU2_U0_TXDATA_6 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_6_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(6)
    );
  BU2_U0_TXDATA_7 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXDATA_INT_7_GND_13_o_mux_21_OUT_7_Q,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txdata_6(7)
    );
  BU2_U0_TXCHARDISPMODE : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXCHARDISPMODE_INT_TXEVEN_MUX_557_o,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txchardispmode
    );
  BU2_U0_TXCHARDISPVAL : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TXCHARDISPVAL_INT_GND_13_o_MUX_558_o,
      R => NlwRenamedSig_OI_mgt_tx_reset,
      Q => txchardispval
    );
  BU2_U0_RXDISPERR_REG : FD
    port map (
      C => userclk2,
      D => BU2_U0_RXDISPERR_SRL,
      Q => status_vector(5)
    );
  BU2_U0_RXNOTINTABLE_REG : FD
    port map (
      C => userclk2,
      D => BU2_U0_RXNOTINTABLE_SRL,
      Q => status_vector(6)
    );
  BU2_U0_SYNC_SIGNAL_DETECT_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => BU2_U0_SYNC_SIGNAL_DETECT_data_sync1,
      Q => BU2_U0_SIGNAL_DETECT_REG
    );
  BU2_U0_SYNC_SIGNAL_DETECT_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      D => signal_detect,
      Q => BU2_U0_SYNC_SIGNAL_DETECT_data_sync1
    );
  BU2_U0_TX_RST_SM_FSM_FFd3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TX_RST_SM_FSM_FFd3_In,
      R => BU2_U0_RESET_INT_TXBUFERR_INT_OR_198_o,
      Q => BU2_U0_TX_RST_SM_FSM_FFd3_107
    );
  BU2_U0_TX_RST_SM_FSM_FFd2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TX_RST_SM_FSM_FFd2_In,
      R => BU2_U0_RESET_INT_TXBUFERR_INT_OR_198_o,
      Q => BU2_U0_TX_RST_SM_FSM_FFd2_105
    );
  BU2_U0_TX_RST_SM_FSM_FFd1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_TX_RST_SM_FSM_FFd1_In,
      R => BU2_U0_RESET_INT_TXBUFERR_INT_OR_198_o,
      Q => BU2_U0_TX_RST_SM_FSM_FFd1_103
    );
  BU2_U0_RX_RST_SM_FSM_FFd1 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RX_RST_SM_FSM_FFd1_In,
      R => BU2_U0_RESET_INT_RXBUFSTATUS_INT_1_OR_199_o,
      Q => BU2_U0_RX_RST_SM_FSM_FFd1_100
    );
  BU2_U0_RX_RST_SM_FSM_FFd3 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RX_RST_SM_FSM_FFd3_In,
      R => BU2_U0_RESET_INT_RXBUFSTATUS_INT_1_OR_199_o,
      Q => BU2_U0_RX_RST_SM_FSM_FFd3_98
    );
  BU2_U0_RX_RST_SM_FSM_FFd2 : FDR
    port map (
      C => userclk2,
      D => BU2_U0_RX_RST_SM_FSM_FFd2_In,
      R => BU2_U0_RESET_INT_RXBUFSTATUS_INT_1_OR_199_o,
      Q => BU2_U0_RX_RST_SM_FSM_FFd2_96
    );
  BU2_U0_DELAY_RXDISPERR : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_10_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_11_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CLK => userclk2,
      D => BU2_U0_RXDISPERR_INT_92,
      Q => BU2_U0_RXDISPERR_SRL
    );
  BU2_U0_DELAY_RXNOTINTABLE : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_status_vector_10_Q,
      A1 => NlwRenamedSig_OI_status_vector_10_Q,
      A2 => NlwRenamedSig_OI_status_vector_11_Q,
      A3 => NlwRenamedSig_OI_status_vector_10_Q,
      CLK => userclk2,
      D => BU2_U0_RXNOTINTABLE_INT_90,
      Q => BU2_U0_RXNOTINTABLE_SRL
    );
  BU2_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_status_vector_11_Q
    );
  BU2_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_status_vector_10_Q
    );

end STRUCTURE;

-- synthesis translate_on
