# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Seq_decoder.srcs/sources_1/new/Seq_decoder_bits.vhd" \
"../../../../Seq_decoder.srcs/sim_1/new/tb_Seq_decoder_bits.vhd" \

# Do not sort compile order
nosort
