/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 * Jason Liu <r64343@freescale.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */
/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM	sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */
/* DDR IO Type */
DATA 4 0x020e0798 0x000C0000
DATA 4 0x020e0758 0x00000000
/* Clock */
DATA 4 0x020e0588 0x00000028
DATA 4 0x020e0594 0x00000028
/* Address */
DATA 4 0x020e056c 0x00000028
DATA 4 0x020e0578 0x00000028
DATA 4 0x020e074c 0x00000028
/* Control */
DATA 4 0x020e057c 0x00000028
DATA 4 0x020e058c 0x00000000
DATA 4 0x020e059c 0x00000028
DATA 4 0x020e05a0 0x00000028
DATA 4 0x020e078c 0x00000028
/* Data Strobe */
DATA 4 0x020e0750 0x00020000
DATA 4 0x020e05a8 0x00000028
DATA 4 0x020e05b0 0x00000028
DATA 4 0x020e0524 0x00000028
DATA 4 0x020e051c 0x00000028
DATA 4 0x020e0518 0x00000028
DATA 4 0x020e050c 0x00000028
DATA 4 0x020e05b8 0x00000028
DATA 4 0x020e05c0 0x00000028
/* Data */
DATA 4 0x020e0774 0x00020000
DATA 4 0x020e0784 0x00000028
DATA 4 0x020e0788 0x00000028
DATA 4 0x020e0794 0x00000028
DATA 4 0x020e079c 0x00000028
DATA 4 0x020e07a0 0x00000028
DATA 4 0x020e07a4 0x00000028
DATA 4 0x020e07a8 0x00000028
DATA 4 0x020e0748 0x00000028

DATA 4 0x020e05ac 0x00000028
DATA 4 0x020e05b4 0x00000028
DATA 4 0x020e0528 0x00000028
DATA 4 0x020e0520 0x00000028
DATA 4 0x020e0514 0x00000028
DATA 4 0x020e0510 0x00000028
DATA 4 0x020e05bc 0x00000028
DATA 4 0x020e05c4 0x00000028

DATA 4 0x021b0800 0xA1390003
/* Wrtie Level */
DATA 4 0x021b080c 0x00230018
DATA 4 0x021b0810 0x00280028
DATA 4 0x021b480c 0x001E0029
DATA 4 0x021b4810 0x000D0028
/* DQS */
DATA 4 0x021b083c 0x03180329
DATA 4 0x021b0840 0x0313030C
DATA 4 0x021b483c 0x03250331
DATA 4 0x021b4840 0x031D0262
/* Read calibration */
DATA 4 0x021b0848 0x3F333739
DATA 4 0x021b4848 0x38383340
/* Write calibration */
DATA 4 0x021b0850 0x3C3F4241
DATA 4 0x021b4850 0x49374A45

/* Read data bit delay */
DATA 4 0x021b081c 0x33333333
DATA 4 0x021b0820 0x33333333
DATA 4 0x021b0824 0x33333333
DATA 4 0x021b0828 0x33333333
DATA 4 0x021b481c 0x33333333
DATA 4 0x021b4820 0x33333333
DATA 4 0x021b4824 0x33333333
DATA 4 0x021b4828 0x33333333

DATA 4 0x021b08b8 0x00000800
DATA 4 0x021b48b8 0x00000800
/* MMDC init */
DATA 4 0x021b0004 0x0002002d
DATA 4 0x021b0008 0x00333040
DATA 4 0x021b000c 0x8B8F52F3
DATA 4 0x021b0010 0xB66D8B63
DATA 4 0x021b0014 0x01FF00DB

DATA 4 0x021b0018 0x00011740
DATA 4 0x021b001c 0x00008000
DATA 4 0x021b002c 0x000026D2
DATA 4 0x021b0030 0x008F1023
DATA 4 0x021b0040 0x00000047
DATA 4 0x021b0000 0x841A0000
/* Mode register write */
DATA 4 0x021b001c 0x02008032
DATA 4 0x021b001c 0x00008033
DATA 4 0x021b001c 0x00048031
DATA 4 0x021b001c 0x15208030
DATA 4 0x021b001c 0x04008040

//DATA 4 0x021b001c 0x0200803a
//DATA 4 0x021b001c 0x0000803b
//DATA 4 0x021b001c 0x00048039
//DATA 4 0x021b001c 0x15208038
//DATA 4 0x021b001c 0x04008048

DATA 4 0x021b0020 0x00007800

DATA 4 0x021b0818 0x00022227
DATA 4 0x021b4818 0x00022227

DATA 4 0x021b0004 0x0002556D
DATA 4 0x021b0404 0x00011006
DATA 4 0x021b001c 0x00000000

/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFC000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0xFFFFF300
DATA 4 0x020c407c 0x0F0000F3
DATA 4 0x020c4080 0x00000FFF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF

/* set IPU AXI-id1 Qos=0x1 AXI-id0/2/3 Qos=0x7 */
DATA 4 0x020e0018 0x77177717
DATA 4 0x020e001c 0x77177717

