DECL|ARCV2_TIMER0_INT_LVL|macro|ARCV2_TIMER0_INT_LVL
DECL|ARCV2_TIMER0_INT_PRI|macro|ARCV2_TIMER0_INT_PRI
DECL|ARCV2_TIMER1_INT_LVL|macro|ARCV2_TIMER1_INT_LVL
DECL|ARCV2_TIMER1_INT_PRI|macro|ARCV2_TIMER1_INT_PRI
DECL|CONFIG_ARCV2_TIMER1_INT_LVL|macro|CONFIG_ARCV2_TIMER1_INT_LVL
DECL|CONFIG_ARCV2_TIMER1_INT_PRI|macro|CONFIG_ARCV2_TIMER1_INT_PRI
DECL|CONFIG_I2C_0_BASE_ADDR|macro|CONFIG_I2C_0_BASE_ADDR
DECL|CONFIG_I2C_0_IRQ_FLAGS|macro|CONFIG_I2C_0_IRQ_FLAGS
DECL|CONFIG_I2C_0_IRQ|macro|CONFIG_I2C_0_IRQ
DECL|CONFIG_I2C_0_IRQ|macro|CONFIG_I2C_0_IRQ
DECL|CONFIG_I2C_1_BASE_ADDR|macro|CONFIG_I2C_1_BASE_ADDR
DECL|CONFIG_I2C_1_IRQ_FLAGS|macro|CONFIG_I2C_1_IRQ_FLAGS
DECL|CONFIG_I2C_1_IRQ|macro|CONFIG_I2C_1_IRQ
DECL|CONFIG_I2C_1_IRQ|macro|CONFIG_I2C_1_IRQ
DECL|GPIO_DW_0_BASE_ADDR|macro|GPIO_DW_0_BASE_ADDR
DECL|GPIO_DW_0_BITS|macro|GPIO_DW_0_BITS
DECL|GPIO_DW_0_IRQ_FLAGS|macro|GPIO_DW_0_IRQ_FLAGS
DECL|GPIO_DW_0_IRQ|macro|GPIO_DW_0_IRQ
DECL|GPIO_DW_0_IRQ|macro|GPIO_DW_0_IRQ
DECL|GPIO_DW_1_BASE_ADDR|macro|GPIO_DW_1_BASE_ADDR
DECL|GPIO_DW_1_BITS|macro|GPIO_DW_1_BITS
DECL|GPIO_DW_1_IRQ|macro|GPIO_DW_1_IRQ
DECL|GPIO_DW_2_BASE_ADDR|macro|GPIO_DW_2_BASE_ADDR
DECL|GPIO_DW_2_BITS|macro|GPIO_DW_2_BITS
DECL|GPIO_DW_2_IRQ|macro|GPIO_DW_2_IRQ
DECL|GPIO_DW_3_BASE_ADDR|macro|GPIO_DW_3_BASE_ADDR
DECL|GPIO_DW_3_BITS|macro|GPIO_DW_3_BITS
DECL|GPIO_DW_3_IRQ|macro|GPIO_DW_3_IRQ
DECL|GPIO_DW_PORT_0_INT_MASK|macro|GPIO_DW_PORT_0_INT_MASK
DECL|GPIO_DW_PORT_1_INT_MASK|macro|GPIO_DW_PORT_1_INT_MASK
DECL|GPIO_DW_PORT_2_INT_MASK|macro|GPIO_DW_PORT_2_INT_MASK
DECL|GPIO_DW_PORT_3_INT_MASK|macro|GPIO_DW_PORT_3_INT_MASK
DECL|INT_ENABLE_ARC_BIT_POS|macro|INT_ENABLE_ARC_BIT_POS
DECL|INT_ENABLE_ARC|macro|INT_ENABLE_ARC
DECL|IRQ_CORE_DMA_COMPLETE|macro|IRQ_CORE_DMA_COMPLETE
DECL|IRQ_CORE_DMA_COMPLETE|macro|IRQ_CORE_DMA_COMPLETE
DECL|IRQ_CORE_DMA_ERROR|macro|IRQ_CORE_DMA_ERROR
DECL|IRQ_CORE_DMA_ERROR|macro|IRQ_CORE_DMA_ERROR
DECL|IRQ_SEC_TIMER0|macro|IRQ_SEC_TIMER0
DECL|IRQ_TIMER0|macro|IRQ_TIMER0
DECL|IRQ_TIMER1|macro|IRQ_TIMER1
DECL|SPI_DW_IRQ_FLAGS|macro|SPI_DW_IRQ_FLAGS
DECL|SPI_DW_PORT_0_IRQ|macro|SPI_DW_PORT_0_IRQ
DECL|SPI_DW_PORT_0_IRQ|macro|SPI_DW_PORT_0_IRQ
DECL|SPI_DW_PORT_0_REGS|macro|SPI_DW_PORT_0_REGS
DECL|SPI_DW_PORT_1_IRQ|macro|SPI_DW_PORT_1_IRQ
DECL|SPI_DW_PORT_1_IRQ|macro|SPI_DW_PORT_1_IRQ
DECL|SPI_DW_PORT_1_REGS|macro|SPI_DW_PORT_1_REGS
DECL|SPI_DW_SPI_CLOCK|macro|SPI_DW_SPI_CLOCK
DECL|SYSCLK_DEFAULT_IOSC_HZ|macro|SYSCLK_DEFAULT_IOSC_HZ
DECL|UART_IRQ_FLAGS|macro|UART_IRQ_FLAGS
DECL|UART_NS16550_PORT_0_BASE_ADDR|macro|UART_NS16550_PORT_0_BASE_ADDR
DECL|UART_NS16550_PORT_0_CLK_FREQ|macro|UART_NS16550_PORT_0_CLK_FREQ
DECL|UART_NS16550_PORT_0_IRQ|macro|UART_NS16550_PORT_0_IRQ
DECL|UART_NS16550_PORT_0_IRQ|macro|UART_NS16550_PORT_0_IRQ
DECL|UART_NS16550_PORT_1_BASE_ADDR|macro|UART_NS16550_PORT_1_BASE_ADDR
DECL|UART_NS16550_PORT_1_CLK_FREQ|macro|UART_NS16550_PORT_1_CLK_FREQ
DECL|UART_NS16550_PORT_1_IRQ|macro|UART_NS16550_PORT_1_IRQ
DECL|UART_NS16550_PORT_1_IRQ|macro|UART_NS16550_PORT_1_IRQ
DECL|UART_NS16550_PORT_2_BASE_ADDR|macro|UART_NS16550_PORT_2_BASE_ADDR
DECL|UART_NS16550_PORT_2_CLK_FREQ|macro|UART_NS16550_PORT_2_CLK_FREQ
DECL|UART_NS16550_PORT_2_IRQ|macro|UART_NS16550_PORT_2_IRQ
DECL|UART_NS16550_PORT_2_IRQ|macro|UART_NS16550_PORT_2_IRQ
DECL|_SOC__H_|macro|_SOC__H_
