{
  "performanceSummary":
  {
    "name":"Kernel Summary"
    , "columns":
    ["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"]
    , "children":
    [
      {
        "name":"SAXPY"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "On"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl"
              , "line":17
            }
          ]
        ]
      }
      , {
        "name":"readY"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "On"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl"
              , "line":6
            }
          ]
        ]
      }
    ]
  }
  , "estimatedResources":
  {
    "name":"Estimated Resource Usage"
    , "columns":
    ["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"]
    , "children":
    [
      {
        "name":"SAXPY"
        , "data":
        [4514, 10962, 47, 16, 8]
        , "debug":
        [
          [
            {
              "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl"
              , "line":17
            }
          ]
        ]
      }
      , {
        "name":"readY"
        , "data":
        [2415, 4031, 17, 0, 8]
        , "debug":
        [
          [
            {
              "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY6_streaming16.cl"
              , "line":6
            }
          ]
        ]
      }
      , {
        "name":"Kernel Subtotal"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [6929, 14993, 64, 16, 16]
      }
      , {
        "name":"Global Interconnect"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [13691, 19807, 78, 0, 0]
      }
      , {
        "name":"Board Interface"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [480580, 961160, 2766, 1292, 0]
      }
      , {
        "name":"Total"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [501217, 997575, 2910, 1308, 16]
        , "data_percent":
        [36.1717, 35.9964, 32.4958, 29.2748, 70.0526]
      }
      , {
        "name":"Available"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [1385660, 2771320, 8955, 4468, 0]
      }
    ]
  }
  , "compileWarnings":
  {
    "name":"Compile Warnings"
    , "children":
    [
    ]
  }
}
