/dts-v1/;

/ {
    L18: soc {
        L2: clint@2000000 {
            compatible = "riscv,clint0";
            interrupts-extended = <&L4 3 &L4 7>;
            reg = <0x0 0x2000000 0x0 0x10000>;
            reg-names = "control";
            clock-frequency-mhz = <25>;
        };
        /*
        L14: serial@60000000 {
            compatible = "xilinx,uartlite";
            //interrupt-parent = <&L1>;
            interrupts = <3>;
            reg = <0x0 0x60000000 0x0 0x1000>;
            reg-names = "control";
        };
        */

        /*
        sdhci: mmc {
            compatible = "nemu-sdhost";
            reg = <0x0 0x40002000 0x0 0x1000>;
        };
        */


        clkc: misc_clk_0 {
            #clock-cells = <0>;
            clock-frequency = <25000000>;
            compatible = "fixed-clock";
        };

        clkc2: misc_clk_2 {
            #clock-cells = <0>;
            clock-frequency = <50000000>;
            compatible = "fixed-clock";
        };



        clkc1: misc_clk_1 {
            #clock-cells = <0>;
            clock-frequency = <100000000>;
            compatible = "fixed-clock";
        };

        ethernet1: ethernet@31010000 {
            compatible = "st,stm32-dwmac", "snps,dwmac-3.50a";
            reg = <0 0x31010000 0 0x10000>;
            reg-names = "stmmaceth";
            interrupt-parent = <&PLIC>;
            mac-address = [4ee857bdbec4];
            interrupt-names = "macirq";
            interrupts = <2>;
            clock-names = "stmmaceth", "pclk";
            clocks = <&clkc>, <&clkc2>;
            //st,syscon = <&syscfg 0x4>;
            snps,pbl = <8>;
            snps,mixed-burst;
            phy-mode = "rgmii";
            //phy-handle = <&phyc>;
            //mdio {
            //    #address-cells = <1>;
            //    #size-cells = <0>;
            //    compatible = "snps,dwmac-mdio";
            //    phyc: phyc@7 {
            //      reg = <0x7>;
            //    };
            //};
        };

        sdhci2: sdhci@30050000 {
            compatible = "snps,dwcmshc-sdhci";
            reg = <0 0x30050000 0 0x10000>;
            interrupt-parent = <&PLIC>;
            interrupts = <4>;
            clocks = <&clkc>;
            clock-names = "core";
            sd-uhs-sdr12;
            disable-wp;
            bus-width = <4>;
        };

        EXTINTR: external-interrupts {
            interrupt-parent = <&PLIC>;
            interrupts = <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64>;
        };

        PLIC: interrupt-controller@c000000 {
            #interrupt-cells = <1>;
            compatible = "riscv,plic0";
            interrupt-controller;
            interrupts-extended = <&L4 11 &L4 9>;
            reg = <0 0xc000000 0 0x4000000>;
            //reg = <0 0x3c000000 0 0x4000000>;
            reg-names = "control";
            riscv,max-priority = <3>;
            riscv,ndev = <64>;
        };

/*
        xdma_0: axi-pcie@40000000 {
            #address-cells = <3>;
            #interrupt-cells = <1>;
            #size-cells = <2>;
            clock-names = "sys_clk", "sys_clk_gt";
            clocks = <&clkc1>, <&clkc1>;
            compatible = "xlnx,xdma-host-3.00";
            device_type = "pci";
            interrupt-map = <0 0 0 1 &pcie_intc_0 1>, <0 0 0 2 &pcie_intc_0 2>, <0 0 0 3 &pcie_intc_0 3>, <0 0 0 4 &pcie_intc_0 4>;
            interrupt-map-mask = <0 0 0 7>;
            interrupt-names = "misc", "msi0", "msi1";
            interrupt-parent = <&PLIC>;
            interrupts = <53 52 51>;
            ranges = <0x03000000 0x00000000 0x40000000 0x0 0x40000000 0x00000000 0x08000000>;
            reg = <0x00000000 0x48000000 0x0 0x08000000>;
            pcie_intc_0: interrupt-controller {
                #address-cells = <0>;
                #interrupt-cells = <1>;
                interrupt-controller ;
            };
        };
*/
    };

    chosen {
        bootargs = "debug";
    };

    L11: memory@100000000 {
        device_type = "memory";
        reg = <0x0 0x80000000 0x0 0x80000000>;
    };
};
