// Seed: 2667137249
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  reg id_4;
  assign id_4 = id_2;
  always @(id_0) id_4 <= (id_2);
endmodule
