#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56427637c830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56427634fde0 .scope module, "ether_tb" "ether_tb" 3 4;
 .timescale -9 -12;
v0x5642763b8e00_0 .net "axiod", 1 0, v0x5642763b8590_0;  1 drivers
v0x5642763b8ee0_0 .net "axiov", 0 0, v0x5642763b8690_0;  1 drivers
v0x5642763b8fb0_0 .var "clk", 0 0;
v0x5642763b90b0_0 .var "crsdv", 0 0;
v0x5642763b9180_0 .var "rst", 0 0;
v0x5642763b9220_0 .var "rxd", 1 0;
S_0x56427634ff70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 44, 3 44 0, S_0x56427634fde0;
 .timescale -9 -12;
v0x5642763933c0_0 .var/2s "i", 31 0;
S_0x5642763b7440 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 49, 3 49 0, S_0x56427634fde0;
 .timescale -9 -12;
v0x5642763b7640_0 .var/2s "i", 31 0;
S_0x5642763b7720 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 58, 3 58 0, S_0x56427634fde0;
 .timescale -9 -12;
v0x5642763b7900_0 .var/2s "i", 31 0;
S_0x5642763b79e0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 63, 3 63 0, S_0x56427634fde0;
 .timescale -9 -12;
v0x5642763b7bc0_0 .var/2s "i", 31 0;
S_0x5642763b7cc0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 68, 3 68 0, S_0x56427634fde0;
 .timescale -9 -12;
v0x5642763b7ef0_0 .var/2s "i", 31 0;
S_0x5642763b7ff0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 73, 3 73 0, S_0x56427634fde0;
 .timescale -9 -12;
v0x5642763b81d0_0 .var/2s "i", 31 0;
S_0x5642763b82d0 .scope module, "uut" "ether" 3 19, 4 4 0, S_0x56427634fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "rxd";
    .port_info 3 /INPUT 1 "crsdv";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
v0x5642763b8590_0 .var "axiod", 1 0;
v0x5642763b8690_0 .var "axiov", 0 0;
v0x5642763b8750_0 .net "clk", 0 0, v0x5642763b8fb0_0;  1 drivers
v0x5642763b87f0_0 .net "crsdv", 0 0, v0x5642763b90b0_0;  1 drivers
v0x5642763b88b0_0 .var "now_state", 3 0;
v0x5642763b89e0_0 .net "rst", 0 0, v0x5642763b9180_0;  1 drivers
v0x5642763b8aa0_0 .net "rxd", 1 0, v0x5642763b9220_0;  1 drivers
v0x5642763b8b80_0 .var "rxd_count", 5 0;
v0x5642763b8c60_0 .var "sfd_count", 2 0;
E_0x564276395160 .event posedge, v0x5642763b8750_0;
    .scope S_0x5642763b82d0;
T_0 ;
    %wait E_0x564276395160;
    %load/vec4 v0x5642763b89e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5642763b8b80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5642763b8c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5642763b8690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5642763b8590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5642763b87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5642763b88b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5642763b8aa0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5642763b8b80_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5642763b8aa0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v0x5642763b8b80_0;
    %cmpi/e 55, 0, 6;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5642763b8b80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x5642763b8b80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5642763b8b80_0, 0;
T_0.14 ;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5642763b8b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
T_0.12 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5642763b8c60_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_0.15, 5;
    %load/vec4 v0x5642763b8aa0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.17, 4;
    %load/vec4 v0x5642763b8c60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5642763b8c60_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5642763b8c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
T_0.18 ;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x5642763b8c60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %load/vec4 v0x5642763b8aa0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5642763b8c60_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5642763b8c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
T_0.22 ;
T_0.19 ;
T_0.16 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x5642763b87f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5642763b8690_0, 0;
    %load/vec4 v0x5642763b8aa0_0;
    %assign/vec4 v0x5642763b8590_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5642763b8690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5642763b8590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
T_0.24 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5642763b8b80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5642763b8c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5642763b8690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5642763b8590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5642763b88b0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56427634fde0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x5642763b8fb0_0;
    %nor/r;
    %store/vec4 v0x5642763b8fb0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56427634fde0;
T_2 ;
    %vpi_call/w 3 32 "$dumpfile", "ether.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56427634fde0 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5642763b8fb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5642763b9180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5642763b9180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5642763b90b0_0, 0, 1;
    %fork t_1, S_0x56427634ff70;
    %jmp t_0;
    .scope S_0x56427634ff70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642763933c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5642763933c0_0;
    %cmpi/s 56, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5642763b9220_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x5642763933c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5642763933c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x56427634fde0;
t_0 %join;
    %fork t_3, S_0x5642763b7440;
    %jmp t_2;
    .scope S_0x5642763b7440;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642763b7640_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5642763b7640_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x5642763b7640_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5642763b9220_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5642763b9220_0, 0, 2;
T_2.5 ;
    %delay 20000, 0;
    %load/vec4 v0x5642763b7640_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5642763b7640_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x56427634fde0;
t_2 %join;
    %fork t_5, S_0x5642763b7720;
    %jmp t_4;
    .scope S_0x5642763b7720;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642763b7900_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5642763b7900_0;
    %cmpi/s 48, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5642763b9220_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x5642763b7900_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5642763b7900_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x56427634fde0;
t_4 %join;
    %fork t_7, S_0x5642763b79e0;
    %jmp t_6;
    .scope S_0x5642763b79e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642763b7bc0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x5642763b7bc0_0;
    %cmpi/s 48, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5642763b9220_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x5642763b7bc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5642763b7bc0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
    .scope S_0x56427634fde0;
t_6 %join;
    %fork t_9, S_0x5642763b7cc0;
    %jmp t_8;
    .scope S_0x5642763b7cc0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642763b7ef0_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x5642763b7ef0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5642763b9220_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x5642763b7ef0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5642763b7ef0_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %end;
    .scope S_0x56427634fde0;
t_8 %join;
    %fork t_11, S_0x5642763b7ff0;
    %jmp t_10;
    .scope S_0x5642763b7ff0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5642763b81d0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x5642763b81d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5642763b9220_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x5642763b81d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5642763b81d0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x56427634fde0;
t_10 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5642763b90b0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 79 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/ether_tb.sv";
    "src/ether.sv";
