
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f21c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e1c  0800f3bc  0800f3bc  000103bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080101d8  080101d8  00012184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080101d8  080101d8  000111d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080101e0  080101e0  00012184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080101e0  080101e0  000111e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080101e4  080101e4  000111e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  080101e8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001adc  20000184  0801036c  00012184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c60  0801036c  00012c60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012184  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac55  00000000  00000000  000121b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000434b  00000000  00000000  0002ce09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001880  00000000  00000000  00031158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001be0f  00000000  00000000  000329d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00020047  00000000  00000000  0004e7e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a007d  00000000  00000000  0006e82e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0010e8ab  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 000012d4  00000000  00000000  0010e8ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006d38  00000000  00000000  0010fbc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001168fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000184 	.word	0x20000184
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f3a4 	.word	0x0800f3a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000188 	.word	0x20000188
 80001dc:	0800f3a4 	.word	0x0800f3a4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b988 	b.w	8000d94 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	468e      	mov	lr, r1
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	4688      	mov	r8, r1
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d14a      	bne.n	8000b42 <__udivmoddi4+0xa6>
 8000aac:	428a      	cmp	r2, r1
 8000aae:	4617      	mov	r7, r2
 8000ab0:	d962      	bls.n	8000b78 <__udivmoddi4+0xdc>
 8000ab2:	fab2 f682 	clz	r6, r2
 8000ab6:	b14e      	cbz	r6, 8000acc <__udivmoddi4+0x30>
 8000ab8:	f1c6 0320 	rsb	r3, r6, #32
 8000abc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ac0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ac4:	40b7      	lsls	r7, r6
 8000ac6:	ea43 0808 	orr.w	r8, r3, r8
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad0:	fa1f fc87 	uxth.w	ip, r7
 8000ad4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ad8:	0c23      	lsrs	r3, r4, #16
 8000ada:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ade:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ae2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d909      	bls.n	8000afe <__udivmoddi4+0x62>
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	f101 30ff 	add.w	r0, r1, #4294967295
 8000af0:	f080 80ea 	bcs.w	8000cc8 <__udivmoddi4+0x22c>
 8000af4:	429a      	cmp	r2, r3
 8000af6:	f240 80e7 	bls.w	8000cc8 <__udivmoddi4+0x22c>
 8000afa:	3902      	subs	r1, #2
 8000afc:	443b      	add	r3, r7
 8000afe:	1a9a      	subs	r2, r3, r2
 8000b00:	b2a3      	uxth	r3, r4
 8000b02:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b06:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b0e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b12:	459c      	cmp	ip, r3
 8000b14:	d909      	bls.n	8000b2a <__udivmoddi4+0x8e>
 8000b16:	18fb      	adds	r3, r7, r3
 8000b18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b1c:	f080 80d6 	bcs.w	8000ccc <__udivmoddi4+0x230>
 8000b20:	459c      	cmp	ip, r3
 8000b22:	f240 80d3 	bls.w	8000ccc <__udivmoddi4+0x230>
 8000b26:	443b      	add	r3, r7
 8000b28:	3802      	subs	r0, #2
 8000b2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b2e:	eba3 030c 	sub.w	r3, r3, ip
 8000b32:	2100      	movs	r1, #0
 8000b34:	b11d      	cbz	r5, 8000b3e <__udivmoddi4+0xa2>
 8000b36:	40f3      	lsrs	r3, r6
 8000b38:	2200      	movs	r2, #0
 8000b3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d905      	bls.n	8000b52 <__udivmoddi4+0xb6>
 8000b46:	b10d      	cbz	r5, 8000b4c <__udivmoddi4+0xb0>
 8000b48:	e9c5 0100 	strd	r0, r1, [r5]
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4608      	mov	r0, r1
 8000b50:	e7f5      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b52:	fab3 f183 	clz	r1, r3
 8000b56:	2900      	cmp	r1, #0
 8000b58:	d146      	bne.n	8000be8 <__udivmoddi4+0x14c>
 8000b5a:	4573      	cmp	r3, lr
 8000b5c:	d302      	bcc.n	8000b64 <__udivmoddi4+0xc8>
 8000b5e:	4282      	cmp	r2, r0
 8000b60:	f200 8105 	bhi.w	8000d6e <__udivmoddi4+0x2d2>
 8000b64:	1a84      	subs	r4, r0, r2
 8000b66:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	4690      	mov	r8, r2
 8000b6e:	2d00      	cmp	r5, #0
 8000b70:	d0e5      	beq.n	8000b3e <__udivmoddi4+0xa2>
 8000b72:	e9c5 4800 	strd	r4, r8, [r5]
 8000b76:	e7e2      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f000 8090 	beq.w	8000c9e <__udivmoddi4+0x202>
 8000b7e:	fab2 f682 	clz	r6, r2
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	f040 80a4 	bne.w	8000cd0 <__udivmoddi4+0x234>
 8000b88:	1a8a      	subs	r2, r1, r2
 8000b8a:	0c03      	lsrs	r3, r0, #16
 8000b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b90:	b280      	uxth	r0, r0
 8000b92:	b2bc      	uxth	r4, r7
 8000b94:	2101      	movs	r1, #1
 8000b96:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b9a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ba2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d907      	bls.n	8000bba <__udivmoddi4+0x11e>
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bb0:	d202      	bcs.n	8000bb8 <__udivmoddi4+0x11c>
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	f200 80e0 	bhi.w	8000d78 <__udivmoddi4+0x2dc>
 8000bb8:	46c4      	mov	ip, r8
 8000bba:	1a9b      	subs	r3, r3, r2
 8000bbc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bc0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bc4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bc8:	fb02 f404 	mul.w	r4, r2, r4
 8000bcc:	429c      	cmp	r4, r3
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0x144>
 8000bd0:	18fb      	adds	r3, r7, r3
 8000bd2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x142>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f200 80ca 	bhi.w	8000d72 <__udivmoddi4+0x2d6>
 8000bde:	4602      	mov	r2, r0
 8000be0:	1b1b      	subs	r3, r3, r4
 8000be2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000be6:	e7a5      	b.n	8000b34 <__udivmoddi4+0x98>
 8000be8:	f1c1 0620 	rsb	r6, r1, #32
 8000bec:	408b      	lsls	r3, r1
 8000bee:	fa22 f706 	lsr.w	r7, r2, r6
 8000bf2:	431f      	orrs	r7, r3
 8000bf4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bf8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bfc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c00:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c04:	4323      	orrs	r3, r4
 8000c06:	fa00 f801 	lsl.w	r8, r0, r1
 8000c0a:	fa1f fc87 	uxth.w	ip, r7
 8000c0e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c12:	0c1c      	lsrs	r4, r3, #16
 8000c14:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c18:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c1c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c20:	45a6      	cmp	lr, r4
 8000c22:	fa02 f201 	lsl.w	r2, r2, r1
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x1a0>
 8000c28:	193c      	adds	r4, r7, r4
 8000c2a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c2e:	f080 809c 	bcs.w	8000d6a <__udivmoddi4+0x2ce>
 8000c32:	45a6      	cmp	lr, r4
 8000c34:	f240 8099 	bls.w	8000d6a <__udivmoddi4+0x2ce>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	443c      	add	r4, r7
 8000c3c:	eba4 040e 	sub.w	r4, r4, lr
 8000c40:	fa1f fe83 	uxth.w	lr, r3
 8000c44:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c48:	fb09 4413 	mls	r4, r9, r3, r4
 8000c4c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c50:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c54:	45a4      	cmp	ip, r4
 8000c56:	d908      	bls.n	8000c6a <__udivmoddi4+0x1ce>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c5e:	f080 8082 	bcs.w	8000d66 <__udivmoddi4+0x2ca>
 8000c62:	45a4      	cmp	ip, r4
 8000c64:	d97f      	bls.n	8000d66 <__udivmoddi4+0x2ca>
 8000c66:	3b02      	subs	r3, #2
 8000c68:	443c      	add	r4, r7
 8000c6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c6e:	eba4 040c 	sub.w	r4, r4, ip
 8000c72:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c76:	4564      	cmp	r4, ip
 8000c78:	4673      	mov	r3, lr
 8000c7a:	46e1      	mov	r9, ip
 8000c7c:	d362      	bcc.n	8000d44 <__udivmoddi4+0x2a8>
 8000c7e:	d05f      	beq.n	8000d40 <__udivmoddi4+0x2a4>
 8000c80:	b15d      	cbz	r5, 8000c9a <__udivmoddi4+0x1fe>
 8000c82:	ebb8 0203 	subs.w	r2, r8, r3
 8000c86:	eb64 0409 	sbc.w	r4, r4, r9
 8000c8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c8e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c92:	431e      	orrs	r6, r3
 8000c94:	40cc      	lsrs	r4, r1
 8000c96:	e9c5 6400 	strd	r6, r4, [r5]
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	e74f      	b.n	8000b3e <__udivmoddi4+0xa2>
 8000c9e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ca2:	0c01      	lsrs	r1, r0, #16
 8000ca4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ca8:	b280      	uxth	r0, r0
 8000caa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cae:	463b      	mov	r3, r7
 8000cb0:	4638      	mov	r0, r7
 8000cb2:	463c      	mov	r4, r7
 8000cb4:	46b8      	mov	r8, r7
 8000cb6:	46be      	mov	lr, r7
 8000cb8:	2620      	movs	r6, #32
 8000cba:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cbe:	eba2 0208 	sub.w	r2, r2, r8
 8000cc2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cc6:	e766      	b.n	8000b96 <__udivmoddi4+0xfa>
 8000cc8:	4601      	mov	r1, r0
 8000cca:	e718      	b.n	8000afe <__udivmoddi4+0x62>
 8000ccc:	4610      	mov	r0, r2
 8000cce:	e72c      	b.n	8000b2a <__udivmoddi4+0x8e>
 8000cd0:	f1c6 0220 	rsb	r2, r6, #32
 8000cd4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cd8:	40b7      	lsls	r7, r6
 8000cda:	40b1      	lsls	r1, r6
 8000cdc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cea:	b2bc      	uxth	r4, r7
 8000cec:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cf0:	0c11      	lsrs	r1, r2, #16
 8000cf2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf6:	fb08 f904 	mul.w	r9, r8, r4
 8000cfa:	40b0      	lsls	r0, r6
 8000cfc:	4589      	cmp	r9, r1
 8000cfe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d02:	b280      	uxth	r0, r0
 8000d04:	d93e      	bls.n	8000d84 <__udivmoddi4+0x2e8>
 8000d06:	1879      	adds	r1, r7, r1
 8000d08:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d0c:	d201      	bcs.n	8000d12 <__udivmoddi4+0x276>
 8000d0e:	4589      	cmp	r9, r1
 8000d10:	d81f      	bhi.n	8000d52 <__udivmoddi4+0x2b6>
 8000d12:	eba1 0109 	sub.w	r1, r1, r9
 8000d16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d1a:	fb09 f804 	mul.w	r8, r9, r4
 8000d1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d22:	b292      	uxth	r2, r2
 8000d24:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d28:	4542      	cmp	r2, r8
 8000d2a:	d229      	bcs.n	8000d80 <__udivmoddi4+0x2e4>
 8000d2c:	18ba      	adds	r2, r7, r2
 8000d2e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d32:	d2c4      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d34:	4542      	cmp	r2, r8
 8000d36:	d2c2      	bcs.n	8000cbe <__udivmoddi4+0x222>
 8000d38:	f1a9 0102 	sub.w	r1, r9, #2
 8000d3c:	443a      	add	r2, r7
 8000d3e:	e7be      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d40:	45f0      	cmp	r8, lr
 8000d42:	d29d      	bcs.n	8000c80 <__udivmoddi4+0x1e4>
 8000d44:	ebbe 0302 	subs.w	r3, lr, r2
 8000d48:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d4c:	3801      	subs	r0, #1
 8000d4e:	46e1      	mov	r9, ip
 8000d50:	e796      	b.n	8000c80 <__udivmoddi4+0x1e4>
 8000d52:	eba7 0909 	sub.w	r9, r7, r9
 8000d56:	4449      	add	r1, r9
 8000d58:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d5c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d60:	fb09 f804 	mul.w	r8, r9, r4
 8000d64:	e7db      	b.n	8000d1e <__udivmoddi4+0x282>
 8000d66:	4673      	mov	r3, lr
 8000d68:	e77f      	b.n	8000c6a <__udivmoddi4+0x1ce>
 8000d6a:	4650      	mov	r0, sl
 8000d6c:	e766      	b.n	8000c3c <__udivmoddi4+0x1a0>
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e6fd      	b.n	8000b6e <__udivmoddi4+0xd2>
 8000d72:	443b      	add	r3, r7
 8000d74:	3a02      	subs	r2, #2
 8000d76:	e733      	b.n	8000be0 <__udivmoddi4+0x144>
 8000d78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d7c:	443b      	add	r3, r7
 8000d7e:	e71c      	b.n	8000bba <__udivmoddi4+0x11e>
 8000d80:	4649      	mov	r1, r9
 8000d82:	e79c      	b.n	8000cbe <__udivmoddi4+0x222>
 8000d84:	eba1 0109 	sub.w	r1, r1, r9
 8000d88:	46c4      	mov	ip, r8
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fb09 f804 	mul.w	r8, r9, r4
 8000d92:	e7c4      	b.n	8000d1e <__udivmoddi4+0x282>

08000d94 <__aeabi_idiv0>:
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	//Revisar tiempos de ejecución de esta sección con respecto a la mpu
	for (int i = 0; i < 8; i++) {
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	e00a      	b.n	8000dbc <HAL_ADC_ConvCpltCallback+0x24>
		adcDataTx[i] = adcData[i];
 8000da6:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd0 <HAL_ADC_ConvCpltCallback+0x38>)
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000dae:	4a09      	ldr	r2, [pc, #36]	@ (8000dd4 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 8; i++) {
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	3301      	adds	r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2b07      	cmp	r3, #7
 8000dc0:	ddf1      	ble.n	8000da6 <HAL_ADC_ConvCpltCallback+0xe>
	}
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	20000480 	.word	0x20000480
 8000dd4:	20000490 	.word	0x20000490

08000dd8 <HAL_I2C_MemTxCpltCallback>:

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c){ //Pantalla
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	ssd1306_TxCplt = 1;
 8000de0:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <HAL_I2C_MemTxCpltCallback+0x1c>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	701a      	strb	r2, [r3, #0]
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	200006bd 	.word	0x200006bd

08000df8 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){ //MPU
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	mpu6050_RxCplt = 1;
 8000e00:	4b04      	ldr	r3, [pc, #16]	@ (8000e14 <HAL_I2C_MemRxCpltCallback+0x1c>)
 8000e02:	2201      	movs	r2, #1
 8000e04:	701a      	strb	r2, [r3, #0]
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	200006be 	.word	0x200006be

08000e18 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) { //250us
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0e      	ldr	r2, [pc, #56]	@ (8000e60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d116      	bne.n	8000e58 <HAL_TIM_PeriodElapsedCallback+0x40>
		time10ms++;
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e34:	701a      	strb	r2, [r3, #0]
		if (time10ms == TO10MS) {
 8000e36:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b28      	cmp	r3, #40	@ 0x28
 8000e3c:	d107      	bne.n	8000e4e <HAL_TIM_PeriodElapsedCallback+0x36>
			time10ms = 0;
 8000e3e:	4b09      	ldr	r3, [pc, #36]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
			IS10MS=TRUE;
 8000e44:	4a08      	ldr	r2, [pc, #32]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e46:	7813      	ldrb	r3, [r2, #0]
 8000e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e4c:	7013      	strb	r3, [r2, #0]
		}
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcData, 8);
 8000e4e:	2208      	movs	r2, #8
 8000e50:	4906      	ldr	r1, [pc, #24]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000e52:	4807      	ldr	r0, [pc, #28]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000e54:	f002 fe18 	bl	8003a88 <HAL_ADC_Start_DMA>
	}

	if(htim->Instance ==TIM4){ //100ms
		//ONDISPLAY=TRUE;
	}
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40010000 	.word	0x40010000
 8000e64:	2000047c 	.word	0x2000047c
 8000e68:	200006bc 	.word	0x200006bc
 8000e6c:	20000480 	.word	0x20000480
 8000e70:	200001a0 	.word	0x200001a0

08000e74 <USBRxData>:


void USBRxData(uint8_t *buf, uint32_t len) { //Recibimos datos -> Enviamos datos
 8000e74:	b490      	push	{r4, r7}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]

	for (uint8_t nBytesRx = 0; nBytesRx < len; nBytesRx++) { //Guardamos los datos en el buffer de recepcion
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73fb      	strb	r3, [r7, #15]
 8000e82:	e018      	b.n	8000eb6 <USBRxData+0x42>
		USBRx.buff[USBRx.indexW++] = buf[nBytesRx];
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	441a      	add	r2, r3
 8000e8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <USBRxData+0x58>)
 8000e8c:	6819      	ldr	r1, [r3, #0]
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <USBRxData+0x58>)
 8000e90:	795b      	ldrb	r3, [r3, #5]
 8000e92:	1c58      	adds	r0, r3, #1
 8000e94:	b2c4      	uxtb	r4, r0
 8000e96:	480d      	ldr	r0, [pc, #52]	@ (8000ecc <USBRxData+0x58>)
 8000e98:	7144      	strb	r4, [r0, #5]
 8000e9a:	440b      	add	r3, r1
 8000e9c:	7812      	ldrb	r2, [r2, #0]
 8000e9e:	701a      	strb	r2, [r3, #0]
		USBRx.indexW &= USBRx.mask;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <USBRxData+0x58>)
 8000ea2:	795a      	ldrb	r2, [r3, #5]
 8000ea4:	4b09      	ldr	r3, [pc, #36]	@ (8000ecc <USBRxData+0x58>)
 8000ea6:	799b      	ldrb	r3, [r3, #6]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <USBRxData+0x58>)
 8000eae:	715a      	strb	r2, [r3, #5]
	for (uint8_t nBytesRx = 0; nBytesRx < len; nBytesRx++) { //Guardamos los datos en el buffer de recepcion
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	73fb      	strb	r3, [r7, #15]
 8000eb6:	7bfb      	ldrb	r3, [r7, #15]
 8000eb8:	683a      	ldr	r2, [r7, #0]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d8e2      	bhi.n	8000e84 <USBRxData+0x10>
	}

}
 8000ebe:	bf00      	nop
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc90      	pop	{r4, r7}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	200004ac 	.word	0x200004ac

08000ed0 <USBTask>:

void USBTask() {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b0c2      	sub	sp, #264	@ 0x108
 8000ed4:	af00      	add	r7, sp, #0

	if(USBRx.indexR != USBRx.indexW){
 8000ed6:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <USBTask+0x90>)
 8000ed8:	791a      	ldrb	r2, [r3, #4]
 8000eda:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <USBTask+0x90>)
 8000edc:	795b      	ldrb	r3, [r3, #5]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d039      	beq.n	8000f56 <USBTask+0x86>
		uint8_t sendBuffer[TXBUFSIZE];

		if (unerPrtcl_DecodeHeader(&USBRx))
 8000ee2:	481f      	ldr	r0, [pc, #124]	@ (8000f60 <USBTask+0x90>)
 8000ee4:	f002 fa86 	bl	80033f4 <unerPrtcl_DecodeHeader>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d003      	beq.n	8000ef6 <USBTask+0x26>
			decodeCommand(&USBRx, &USBTx);
 8000eee:	491d      	ldr	r1, [pc, #116]	@ (8000f64 <USBTask+0x94>)
 8000ef0:	481b      	ldr	r0, [pc, #108]	@ (8000f60 <USBTask+0x90>)
 8000ef2:	f000 f839 	bl	8000f68 <decodeCommand>

		for (uint8_t i = 0; i < USBTx.bytes; i++) { //Paso limpio, error ultima posición
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 8000efc:	e01d      	b.n	8000f3a <USBTask+0x6a>
			sendBuffer[i] = USBTx.buff[USBTx.indexData++];
 8000efe:	4b19      	ldr	r3, [pc, #100]	@ (8000f64 <USBTask+0x94>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4b18      	ldr	r3, [pc, #96]	@ (8000f64 <USBTask+0x94>)
 8000f04:	7a1b      	ldrb	r3, [r3, #8]
 8000f06:	1c59      	adds	r1, r3, #1
 8000f08:	b2c8      	uxtb	r0, r1
 8000f0a:	4916      	ldr	r1, [pc, #88]	@ (8000f64 <USBTask+0x94>)
 8000f0c:	7208      	strb	r0, [r1, #8]
 8000f0e:	441a      	add	r2, r3
 8000f10:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000f14:	7811      	ldrb	r1, [r2, #0]
 8000f16:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000f1a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000f1e:	54d1      	strb	r1, [r2, r3]
			USBTx.indexData &= USBTx.mask;
 8000f20:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <USBTask+0x94>)
 8000f22:	7a1a      	ldrb	r2, [r3, #8]
 8000f24:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <USBTask+0x94>)
 8000f26:	799b      	ldrb	r3, [r3, #6]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <USBTask+0x94>)
 8000f2e:	721a      	strb	r2, [r3, #8]
		for (uint8_t i = 0; i < USBTx.bytes; i++) { //Paso limpio, error ultima posición
 8000f30:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000f34:	3301      	adds	r3, #1
 8000f36:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <USBTask+0x94>)
 8000f3c:	79db      	ldrb	r3, [r3, #7]
 8000f3e:	f897 2107 	ldrb.w	r2, [r7, #263]	@ 0x107
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d3db      	bcc.n	8000efe <USBTask+0x2e>
		}

		CDC_Transmit_FS(sendBuffer, USBTx.bytes);
 8000f46:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <USBTask+0x94>)
 8000f48:	79db      	ldrb	r3, [r3, #7]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4611      	mov	r1, r2
 8000f50:	4618      	mov	r0, r3
 8000f52:	f00d f911 	bl	800e178 <CDC_Transmit_FS>
	}

}
 8000f56:	bf00      	nop
 8000f58:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	200004ac 	.word	0x200004ac
 8000f64:	200004a0 	.word	0x200004a0

08000f68 <decodeCommand>:

void decodeCommand(_sTx *dataRx, _sTx *dataTx) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]

	switch (dataRx->buff[dataRx->indexData]) {
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	687a      	ldr	r2, [r7, #4]
 8000f78:	7a12      	ldrb	r2, [r2, #8]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	3bf0      	subs	r3, #240	@ 0xf0
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	f200 8129 	bhi.w	80011d8 <decodeCommand+0x270>
 8000f86:	a201      	add	r2, pc, #4	@ (adr r2, 8000f8c <decodeCommand+0x24>)
 8000f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f8c:	08000f9d 	.word	0x08000f9d
 8000f90:	08000fbd 	.word	0x08000fbd
 8000f94:	08000fdd 	.word	0x08000fdd
 8000f98:	080010c1 	.word	0x080010c1
	case ALIVE:
		unerPrtcl_PutHeaderOnTx(dataTx, ALIVE, 2);
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	21f0      	movs	r1, #240	@ 0xf0
 8000fa0:	6838      	ldr	r0, [r7, #0]
 8000fa2:	f002 f905 	bl	80031b0 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutByteOnTx(dataTx, ACK);
 8000fa6:	210d      	movs	r1, #13
 8000fa8:	6838      	ldr	r0, [r7, #0]
 8000faa:	f002 f9b0 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	7a5b      	ldrb	r3, [r3, #9]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	6838      	ldr	r0, [r7, #0]
 8000fb6:	f002 f9aa 	bl	800330e <unerPrtcl_PutByteOnTx>
		break;
 8000fba:	e123      	b.n	8001204 <decodeCommand+0x29c>
	case FIRMWARE:
		unerPrtcl_PutHeaderOnTx(dataTx, FIRMWARE, 13);
 8000fbc:	220d      	movs	r2, #13
 8000fbe:	21f1      	movs	r1, #241	@ 0xf1
 8000fc0:	6838      	ldr	r0, [r7, #0]
 8000fc2:	f002 f8f5 	bl	80031b0 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutStrOntx(dataTx, firmware);
 8000fc6:	4991      	ldr	r1, [pc, #580]	@ (800120c <decodeCommand+0x2a4>)
 8000fc8:	6838      	ldr	r0, [r7, #0]
 8000fca:	f002 f9ce 	bl	800336a <unerPrtcl_PutStrOntx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	7a5b      	ldrb	r3, [r3, #9]
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	6838      	ldr	r0, [r7, #0]
 8000fd6:	f002 f99a 	bl	800330e <unerPrtcl_PutByteOnTx>
		break;
 8000fda:	e113      	b.n	8001204 <decodeCommand+0x29c>
	case GETMPU:
		unerPrtcl_PutHeaderOnTx(dataTx, GETMPU, 13);
 8000fdc:	220d      	movs	r2, #13
 8000fde:	21f2      	movs	r1, #242	@ 0xf2
 8000fe0:	6838      	ldr	r0, [r7, #0]
 8000fe2:	f002 f8e5 	bl	80031b0 <unerPrtcl_PutHeaderOnTx>
		myWord.i16[0] = ax;
 8000fe6:	4b8a      	ldr	r3, [pc, #552]	@ (8001210 <decodeCommand+0x2a8>)
 8000fe8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000fec:	4b89      	ldr	r3, [pc, #548]	@ (8001214 <decodeCommand+0x2ac>)
 8000fee:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8000ff0:	4b88      	ldr	r3, [pc, #544]	@ (8001214 <decodeCommand+0x2ac>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	6838      	ldr	r0, [r7, #0]
 8000ff8:	f002 f989 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8000ffc:	4b85      	ldr	r3, [pc, #532]	@ (8001214 <decodeCommand+0x2ac>)
 8000ffe:	785b      	ldrb	r3, [r3, #1]
 8001000:	4619      	mov	r1, r3
 8001002:	6838      	ldr	r0, [r7, #0]
 8001004:	f002 f983 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = ay;
 8001008:	4b83      	ldr	r3, [pc, #524]	@ (8001218 <decodeCommand+0x2b0>)
 800100a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800100e:	4b81      	ldr	r3, [pc, #516]	@ (8001214 <decodeCommand+0x2ac>)
 8001010:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001012:	4b80      	ldr	r3, [pc, #512]	@ (8001214 <decodeCommand+0x2ac>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	4619      	mov	r1, r3
 8001018:	6838      	ldr	r0, [r7, #0]
 800101a:	f002 f978 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800101e:	4b7d      	ldr	r3, [pc, #500]	@ (8001214 <decodeCommand+0x2ac>)
 8001020:	785b      	ldrb	r3, [r3, #1]
 8001022:	4619      	mov	r1, r3
 8001024:	6838      	ldr	r0, [r7, #0]
 8001026:	f002 f972 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = az;
 800102a:	4b7c      	ldr	r3, [pc, #496]	@ (800121c <decodeCommand+0x2b4>)
 800102c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001030:	4b78      	ldr	r3, [pc, #480]	@ (8001214 <decodeCommand+0x2ac>)
 8001032:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001034:	4b77      	ldr	r3, [pc, #476]	@ (8001214 <decodeCommand+0x2ac>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	4619      	mov	r1, r3
 800103a:	6838      	ldr	r0, [r7, #0]
 800103c:	f002 f967 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001040:	4b74      	ldr	r3, [pc, #464]	@ (8001214 <decodeCommand+0x2ac>)
 8001042:	785b      	ldrb	r3, [r3, #1]
 8001044:	4619      	mov	r1, r3
 8001046:	6838      	ldr	r0, [r7, #0]
 8001048:	f002 f961 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gx;
 800104c:	4b74      	ldr	r3, [pc, #464]	@ (8001220 <decodeCommand+0x2b8>)
 800104e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001052:	4b70      	ldr	r3, [pc, #448]	@ (8001214 <decodeCommand+0x2ac>)
 8001054:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001056:	4b6f      	ldr	r3, [pc, #444]	@ (8001214 <decodeCommand+0x2ac>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4619      	mov	r1, r3
 800105c:	6838      	ldr	r0, [r7, #0]
 800105e:	f002 f956 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001062:	4b6c      	ldr	r3, [pc, #432]	@ (8001214 <decodeCommand+0x2ac>)
 8001064:	785b      	ldrb	r3, [r3, #1]
 8001066:	4619      	mov	r1, r3
 8001068:	6838      	ldr	r0, [r7, #0]
 800106a:	f002 f950 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gy;
 800106e:	4b6d      	ldr	r3, [pc, #436]	@ (8001224 <decodeCommand+0x2bc>)
 8001070:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001074:	4b67      	ldr	r3, [pc, #412]	@ (8001214 <decodeCommand+0x2ac>)
 8001076:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001078:	4b66      	ldr	r3, [pc, #408]	@ (8001214 <decodeCommand+0x2ac>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	4619      	mov	r1, r3
 800107e:	6838      	ldr	r0, [r7, #0]
 8001080:	f002 f945 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 8001084:	4b63      	ldr	r3, [pc, #396]	@ (8001214 <decodeCommand+0x2ac>)
 8001086:	785b      	ldrb	r3, [r3, #1]
 8001088:	4619      	mov	r1, r3
 800108a:	6838      	ldr	r0, [r7, #0]
 800108c:	f002 f93f 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.i16[0] = gz;
 8001090:	4b65      	ldr	r3, [pc, #404]	@ (8001228 <decodeCommand+0x2c0>)
 8001092:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001096:	4b5f      	ldr	r3, [pc, #380]	@ (8001214 <decodeCommand+0x2ac>)
 8001098:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 800109a:	4b5e      	ldr	r3, [pc, #376]	@ (8001214 <decodeCommand+0x2ac>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	4619      	mov	r1, r3
 80010a0:	6838      	ldr	r0, [r7, #0]
 80010a2:	f002 f934 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80010a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001214 <decodeCommand+0x2ac>)
 80010a8:	785b      	ldrb	r3, [r3, #1]
 80010aa:	4619      	mov	r1, r3
 80010ac:	6838      	ldr	r0, [r7, #0]
 80010ae:	f002 f92e 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	7a5b      	ldrb	r3, [r3, #9]
 80010b6:	4619      	mov	r1, r3
 80010b8:	6838      	ldr	r0, [r7, #0]
 80010ba:	f002 f928 	bl	800330e <unerPrtcl_PutByteOnTx>
		break;
 80010be:	e0a1      	b.n	8001204 <decodeCommand+0x29c>
	case GETADC:
		unerPrtcl_PutHeaderOnTx(dataTx, GETADC, 17);
 80010c0:	2211      	movs	r2, #17
 80010c2:	21f3      	movs	r1, #243	@ 0xf3
 80010c4:	6838      	ldr	r0, [r7, #0]
 80010c6:	f002 f873 	bl	80031b0 <unerPrtcl_PutHeaderOnTx>
		myWord.ui16[0] = adcDataTx[0];
 80010ca:	4b58      	ldr	r3, [pc, #352]	@ (800122c <decodeCommand+0x2c4>)
 80010cc:	881a      	ldrh	r2, [r3, #0]
 80010ce:	4b51      	ldr	r3, [pc, #324]	@ (8001214 <decodeCommand+0x2ac>)
 80010d0:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80010d2:	4b50      	ldr	r3, [pc, #320]	@ (8001214 <decodeCommand+0x2ac>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	4619      	mov	r1, r3
 80010d8:	6838      	ldr	r0, [r7, #0]
 80010da:	f002 f918 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80010de:	4b4d      	ldr	r3, [pc, #308]	@ (8001214 <decodeCommand+0x2ac>)
 80010e0:	785b      	ldrb	r3, [r3, #1]
 80010e2:	4619      	mov	r1, r3
 80010e4:	6838      	ldr	r0, [r7, #0]
 80010e6:	f002 f912 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[1];
 80010ea:	4b50      	ldr	r3, [pc, #320]	@ (800122c <decodeCommand+0x2c4>)
 80010ec:	885a      	ldrh	r2, [r3, #2]
 80010ee:	4b49      	ldr	r3, [pc, #292]	@ (8001214 <decodeCommand+0x2ac>)
 80010f0:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80010f2:	4b48      	ldr	r3, [pc, #288]	@ (8001214 <decodeCommand+0x2ac>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	4619      	mov	r1, r3
 80010f8:	6838      	ldr	r0, [r7, #0]
 80010fa:	f002 f908 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80010fe:	4b45      	ldr	r3, [pc, #276]	@ (8001214 <decodeCommand+0x2ac>)
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	4619      	mov	r1, r3
 8001104:	6838      	ldr	r0, [r7, #0]
 8001106:	f002 f902 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[2];
 800110a:	4b48      	ldr	r3, [pc, #288]	@ (800122c <decodeCommand+0x2c4>)
 800110c:	889a      	ldrh	r2, [r3, #4]
 800110e:	4b41      	ldr	r3, [pc, #260]	@ (8001214 <decodeCommand+0x2ac>)
 8001110:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001112:	4b40      	ldr	r3, [pc, #256]	@ (8001214 <decodeCommand+0x2ac>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4619      	mov	r1, r3
 8001118:	6838      	ldr	r0, [r7, #0]
 800111a:	f002 f8f8 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800111e:	4b3d      	ldr	r3, [pc, #244]	@ (8001214 <decodeCommand+0x2ac>)
 8001120:	785b      	ldrb	r3, [r3, #1]
 8001122:	4619      	mov	r1, r3
 8001124:	6838      	ldr	r0, [r7, #0]
 8001126:	f002 f8f2 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[3];
 800112a:	4b40      	ldr	r3, [pc, #256]	@ (800122c <decodeCommand+0x2c4>)
 800112c:	88da      	ldrh	r2, [r3, #6]
 800112e:	4b39      	ldr	r3, [pc, #228]	@ (8001214 <decodeCommand+0x2ac>)
 8001130:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001132:	4b38      	ldr	r3, [pc, #224]	@ (8001214 <decodeCommand+0x2ac>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4619      	mov	r1, r3
 8001138:	6838      	ldr	r0, [r7, #0]
 800113a:	f002 f8e8 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800113e:	4b35      	ldr	r3, [pc, #212]	@ (8001214 <decodeCommand+0x2ac>)
 8001140:	785b      	ldrb	r3, [r3, #1]
 8001142:	4619      	mov	r1, r3
 8001144:	6838      	ldr	r0, [r7, #0]
 8001146:	f002 f8e2 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[4];
 800114a:	4b38      	ldr	r3, [pc, #224]	@ (800122c <decodeCommand+0x2c4>)
 800114c:	891a      	ldrh	r2, [r3, #8]
 800114e:	4b31      	ldr	r3, [pc, #196]	@ (8001214 <decodeCommand+0x2ac>)
 8001150:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001152:	4b30      	ldr	r3, [pc, #192]	@ (8001214 <decodeCommand+0x2ac>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	4619      	mov	r1, r3
 8001158:	6838      	ldr	r0, [r7, #0]
 800115a:	f002 f8d8 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800115e:	4b2d      	ldr	r3, [pc, #180]	@ (8001214 <decodeCommand+0x2ac>)
 8001160:	785b      	ldrb	r3, [r3, #1]
 8001162:	4619      	mov	r1, r3
 8001164:	6838      	ldr	r0, [r7, #0]
 8001166:	f002 f8d2 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[5];
 800116a:	4b30      	ldr	r3, [pc, #192]	@ (800122c <decodeCommand+0x2c4>)
 800116c:	895a      	ldrh	r2, [r3, #10]
 800116e:	4b29      	ldr	r3, [pc, #164]	@ (8001214 <decodeCommand+0x2ac>)
 8001170:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001172:	4b28      	ldr	r3, [pc, #160]	@ (8001214 <decodeCommand+0x2ac>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	4619      	mov	r1, r3
 8001178:	6838      	ldr	r0, [r7, #0]
 800117a:	f002 f8c8 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800117e:	4b25      	ldr	r3, [pc, #148]	@ (8001214 <decodeCommand+0x2ac>)
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	4619      	mov	r1, r3
 8001184:	6838      	ldr	r0, [r7, #0]
 8001186:	f002 f8c2 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[6];
 800118a:	4b28      	ldr	r3, [pc, #160]	@ (800122c <decodeCommand+0x2c4>)
 800118c:	899a      	ldrh	r2, [r3, #12]
 800118e:	4b21      	ldr	r3, [pc, #132]	@ (8001214 <decodeCommand+0x2ac>)
 8001190:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 8001192:	4b20      	ldr	r3, [pc, #128]	@ (8001214 <decodeCommand+0x2ac>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	4619      	mov	r1, r3
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f002 f8b8 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 800119e:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <decodeCommand+0x2ac>)
 80011a0:	785b      	ldrb	r3, [r3, #1]
 80011a2:	4619      	mov	r1, r3
 80011a4:	6838      	ldr	r0, [r7, #0]
 80011a6:	f002 f8b2 	bl	800330e <unerPrtcl_PutByteOnTx>
		myWord.ui16[0] = adcDataTx[7];
 80011aa:	4b20      	ldr	r3, [pc, #128]	@ (800122c <decodeCommand+0x2c4>)
 80011ac:	89da      	ldrh	r2, [r3, #14]
 80011ae:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <decodeCommand+0x2ac>)
 80011b0:	801a      	strh	r2, [r3, #0]
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[0]);
 80011b2:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <decodeCommand+0x2ac>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	4619      	mov	r1, r3
 80011b8:	6838      	ldr	r0, [r7, #0]
 80011ba:	f002 f8a8 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, myWord.ui8[1]);
 80011be:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <decodeCommand+0x2ac>)
 80011c0:	785b      	ldrb	r3, [r3, #1]
 80011c2:	4619      	mov	r1, r3
 80011c4:	6838      	ldr	r0, [r7, #0]
 80011c6:	f002 f8a2 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	7a5b      	ldrb	r3, [r3, #9]
 80011ce:	4619      	mov	r1, r3
 80011d0:	6838      	ldr	r0, [r7, #0]
 80011d2:	f002 f89c 	bl	800330e <unerPrtcl_PutByteOnTx>
		break;
 80011d6:	e015      	b.n	8001204 <decodeCommand+0x29c>
		break;
	default:
		unerPrtcl_PutHeaderOnTx(dataTx, (_eCmd) dataRx->buff[dataRx->indexData], 2);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	7a12      	ldrb	r2, [r2, #8]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2202      	movs	r2, #2
 80011e6:	4619      	mov	r1, r3
 80011e8:	6838      	ldr	r0, [r7, #0]
 80011ea:	f001 ffe1 	bl	80031b0 <unerPrtcl_PutHeaderOnTx>
		unerPrtcl_PutByteOnTx(dataTx, UNKNOWN);
 80011ee:	21ff      	movs	r1, #255	@ 0xff
 80011f0:	6838      	ldr	r0, [r7, #0]
 80011f2:	f002 f88c 	bl	800330e <unerPrtcl_PutByteOnTx>
		unerPrtcl_PutByteOnTx(dataTx, dataTx->chk);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	7a5b      	ldrb	r3, [r3, #9]
 80011fa:	4619      	mov	r1, r3
 80011fc:	6838      	ldr	r0, [r7, #0]
 80011fe:	f002 f886 	bl	800330e <unerPrtcl_PutByteOnTx>
		break;
 8001202:	bf00      	nop
	}
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	08010174 	.word	0x08010174
 8001210:	200006c0 	.word	0x200006c0
 8001214:	200006b8 	.word	0x200006b8
 8001218:	200006c2 	.word	0x200006c2
 800121c:	200006c4 	.word	0x200006c4
 8001220:	200006c6 	.word	0x200006c6
 8001224:	200006c8 	.word	0x200006c8
 8001228:	200006ca 	.word	0x200006ca
 800122c:	20000490 	.word	0x20000490

08001230 <do10ms>:

void do10ms() {
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	if (IS10MS) {
 8001234:	4b1e      	ldr	r3, [pc, #120]	@ (80012b0 <do10ms+0x80>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d034      	beq.n	80012ac <do10ms+0x7c>
		IS10MS = FALSE;
 8001242:	4a1b      	ldr	r2, [pc, #108]	@ (80012b0 <do10ms+0x80>)
 8001244:	7813      	ldrb	r3, [r2, #0]
 8001246:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800124a:	7013      	strb	r3, [r2, #0]
		tmo100ms--;
 800124c:	4b19      	ldr	r3, [pc, #100]	@ (80012b4 <do10ms+0x84>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	3b01      	subs	r3, #1
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b17      	ldr	r3, [pc, #92]	@ (80012b4 <do10ms+0x84>)
 8001256:	701a      	strb	r2, [r3, #0]
		tmo20ms--;
 8001258:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <do10ms+0x88>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	3b01      	subs	r3, #1
 800125e:	b2da      	uxtb	r2, r3
 8001260:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <do10ms+0x88>)
 8001262:	701a      	strb	r2, [r3, #0]
		if (!tmo20ms) {
 8001264:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <do10ms+0x88>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10c      	bne.n	8001286 <do10ms+0x56>
			tmo20ms = 2;
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <do10ms+0x88>)
 800126e:	2202      	movs	r2, #2
 8001270:	701a      	strb	r2, [r3, #0]
			IS20MS = TRUE;
 8001272:	4a0f      	ldr	r2, [pc, #60]	@ (80012b0 <do10ms+0x80>)
 8001274:	7813      	ldrb	r3, [r2, #0]
 8001276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800127a:	7013      	strb	r3, [r2, #0]
			ONMPU = TRUE;
 800127c:	4a0c      	ldr	r2, [pc, #48]	@ (80012b0 <do10ms+0x80>)
 800127e:	7813      	ldrb	r3, [r2, #0]
 8001280:	f043 0302 	orr.w	r3, r3, #2
 8001284:	7013      	strb	r3, [r2, #0]
		}
		if (!tmo100ms) {
 8001286:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <do10ms+0x84>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d10e      	bne.n	80012ac <do10ms+0x7c>
			tmo100ms = 10;
 800128e:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <do10ms+0x84>)
 8001290:	220a      	movs	r2, #10
 8001292:	701a      	strb	r2, [r3, #0]
			IS100MS = TRUE;
 8001294:	4a06      	ldr	r2, [pc, #24]	@ (80012b0 <do10ms+0x80>)
 8001296:	7813      	ldrb	r3, [r2, #0]
 8001298:	f043 0320 	orr.w	r3, r3, #32
 800129c:	7013      	strb	r3, [r2, #0]
			ONDISPLAY = TRUE;
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <do10ms+0x80>)
 80012a0:	7813      	ldrb	r3, [r2, #0]
 80012a2:	f043 0308 	orr.w	r3, r3, #8
 80012a6:	7013      	strb	r3, [r2, #0]
			heartBeatTask();
 80012a8:	f000 f808 	bl	80012bc <heartBeatTask>
		}
	}
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200006bc 	.word	0x200006bc
 80012b4:	20000028 	.word	0x20000028
 80012b8:	20000029 	.word	0x20000029

080012bc <heartBeatTask>:
	if(IS100MS){
		IS100MS=FALSE;
	}
}

void heartBeatTask() {
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	static uint8_t times = 0;

	if (~heartBeatMask[0] & (1 << times)) //Add index
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <heartBeatTask+0x44>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	43db      	mvns	r3, r3
 80012c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001304 <heartBeatTask+0x48>)
 80012c8:	7812      	ldrb	r2, [r2, #0]
 80012ca:	4611      	mov	r1, r2
 80012cc:	2201      	movs	r2, #1
 80012ce:	408a      	lsls	r2, r1
 80012d0:	4013      	ands	r3, r2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d004      	beq.n	80012e0 <heartBeatTask+0x24>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // Blink LED
 80012d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012da:	480b      	ldr	r0, [pc, #44]	@ (8001308 <heartBeatTask+0x4c>)
 80012dc:	f003 fdfb 	bl	8004ed6 <HAL_GPIO_TogglePin>

	times++;
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <heartBeatTask+0x48>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	3301      	adds	r3, #1
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <heartBeatTask+0x48>)
 80012ea:	701a      	strb	r2, [r3, #0]
	times &= 31;
 80012ec:	4b05      	ldr	r3, [pc, #20]	@ (8001304 <heartBeatTask+0x48>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	f003 031f 	and.w	r3, r3, #31
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b03      	ldr	r3, [pc, #12]	@ (8001304 <heartBeatTask+0x48>)
 80012f8:	701a      	strb	r2, [r3, #0]
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000000 	.word	0x20000000
 8001304:	200006cc 	.word	0x200006cc
 8001308:	40020800 	.word	0x40020800

0800130c <displayMemWrite>:

void displayMemWrite(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af04      	add	r7, sp, #16
 8001312:	6039      	str	r1, [r7, #0]
 8001314:	4611      	mov	r1, r2
 8001316:	461a      	mov	r2, r3
 8001318:	4603      	mov	r3, r0
 800131a:	71fb      	strb	r3, [r7, #7]
 800131c:	460b      	mov	r3, r1
 800131e:	71bb      	strb	r3, [r7, #6]
 8001320:	4613      	mov	r3, r2
 8001322:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, address , type, 1, data, size, HAL_MAX_DELAY);
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	b299      	uxth	r1, r3
 8001328:	797b      	ldrb	r3, [r7, #5]
 800132a:	b29a      	uxth	r2, r3
 800132c:	79bb      	ldrb	r3, [r7, #6]
 800132e:	b29b      	uxth	r3, r3
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	9002      	str	r0, [sp, #8]
 8001336:	9301      	str	r3, [sp, #4]
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	2301      	movs	r3, #1
 800133e:	4803      	ldr	r0, [pc, #12]	@ (800134c <displayMemWrite+0x40>)
 8001340:	f003 ff3e 	bl	80051c0 <HAL_I2C_Mem_Write>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000248 	.word	0x20000248

08001350 <displayMemWriteDMA>:

void displayMemWriteDMA(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af02      	add	r7, sp, #8
 8001356:	6039      	str	r1, [r7, #0]
 8001358:	4611      	mov	r1, r2
 800135a:	461a      	mov	r2, r3
 800135c:	4603      	mov	r3, r0
 800135e:	71fb      	strb	r3, [r7, #7]
 8001360:	460b      	mov	r3, r1
 8001362:	71bb      	strb	r3, [r7, #6]
 8001364:	4613      	mov	r3, r2
 8001366:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write_DMA(&hi2c1, address , type, 1, data, size);
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	b299      	uxth	r1, r3
 800136c:	797b      	ldrb	r3, [r7, #5]
 800136e:	b29a      	uxth	r2, r3
 8001370:	79bb      	ldrb	r3, [r7, #6]
 8001372:	b29b      	uxth	r3, r3
 8001374:	9301      	str	r3, [sp, #4]
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2301      	movs	r3, #1
 800137c:	4803      	ldr	r0, [pc, #12]	@ (800138c <displayMemWriteDMA+0x3c>)
 800137e:	f004 f819 	bl	80053b4 <HAL_I2C_Mem_Write_DMA>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000248 	.word	0x20000248

08001390 <mpuMemWrite>:

void mpuMemWrite(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af04      	add	r7, sp, #16
 8001396:	6039      	str	r1, [r7, #0]
 8001398:	4611      	mov	r1, r2
 800139a:	461a      	mov	r2, r3
 800139c:	4603      	mov	r3, r0
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	460b      	mov	r3, r1
 80013a2:	71bb      	strb	r3, [r7, #6]
 80013a4:	4613      	mov	r3, r2
 80013a6:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, address , type, 1, data, size, HAL_MAX_DELAY);
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	b299      	uxth	r1, r3
 80013ac:	797b      	ldrb	r3, [r7, #5]
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	79bb      	ldrb	r3, [r7, #6]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	f04f 30ff 	mov.w	r0, #4294967295
 80013b8:	9002      	str	r0, [sp, #8]
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	4803      	ldr	r0, [pc, #12]	@ (80013d0 <mpuMemWrite+0x40>)
 80013c4:	f003 fefc 	bl	80051c0 <HAL_I2C_Mem_Write>
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000248 	.word	0x20000248

080013d4 <mpuMemReadDMA>:

void mpuMemReadDMA(uint8_t address, uint8_t *data, uint8_t size, uint8_t type){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af02      	add	r7, sp, #8
 80013da:	6039      	str	r1, [r7, #0]
 80013dc:	4611      	mov	r1, r2
 80013de:	461a      	mov	r2, r3
 80013e0:	4603      	mov	r3, r0
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	460b      	mov	r3, r1
 80013e6:	71bb      	strb	r3, [r7, #6]
 80013e8:	4613      	mov	r3, r2
 80013ea:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read_DMA(&hi2c1, address , type, 1, data, size);
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	b299      	uxth	r1, r3
 80013f0:	797b      	ldrb	r3, [r7, #5]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	79bb      	ldrb	r3, [r7, #6]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	9301      	str	r3, [sp, #4]
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	4803      	ldr	r0, [pc, #12]	@ (8001410 <mpuMemReadDMA+0x3c>)
 8001402:	f004 f935 	bl	8005670 <HAL_I2C_Mem_Read_DMA>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000248 	.word	0x20000248

08001414 <displayTask>:

void displayTask() {
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af02      	add	r7, sp, #8
	char data[8];
	uint8_t y = 0, x = 2;
 800141a:	2300      	movs	r3, #0
 800141c:	73fb      	strb	r3, [r7, #15]
 800141e:	2302      	movs	r3, #2
 8001420:	73bb      	strb	r3, [r7, #14]
	static uint8_t init = FALSE;
	static uint8_t wait = FALSE;
	static uint8_t over = TRUE;

	if(!over){
 8001422:	4bab      	ldr	r3, [pc, #684]	@ (80016d0 <displayTask+0x2bc>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d104      	bne.n	8001434 <displayTask+0x20>
		ONMPU=FALSE;
 800142a:	4aaa      	ldr	r2, [pc, #680]	@ (80016d4 <displayTask+0x2c0>)
 800142c:	7813      	ldrb	r3, [r2, #0]
 800142e:	f023 0302 	bic.w	r3, r3, #2
 8001432:	7013      	strb	r3, [r2, #0]
	}

	if (ONMPU) { //Espera de la pantalla
 8001434:	4ba7      	ldr	r3, [pc, #668]	@ (80016d4 <displayTask+0x2c0>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	f003 0302 	and.w	r3, r3, #2
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d008      	beq.n	8001454 <displayTask+0x40>
		wait = TRUE;
 8001442:	4ba5      	ldr	r3, [pc, #660]	@ (80016d8 <displayTask+0x2c4>)
 8001444:	2201      	movs	r2, #1
 8001446:	701a      	strb	r2, [r3, #0]
		ONDISPLAY = FALSE;
 8001448:	4aa2      	ldr	r2, [pc, #648]	@ (80016d4 <displayTask+0x2c0>)
 800144a:	7813      	ldrb	r3, [r2, #0]
 800144c:	f023 0308 	bic.w	r3, r3, #8
 8001450:	7013      	strb	r3, [r2, #0]
 8001452:	e139      	b.n	80016c8 <displayTask+0x2b4>
		return;
	}

	if (wait && !ONMPU) { //MPU terminó, entra pantalla
 8001454:	4ba0      	ldr	r3, [pc, #640]	@ (80016d8 <displayTask+0x2c4>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d011      	beq.n	8001480 <displayTask+0x6c>
 800145c:	4b9d      	ldr	r3, [pc, #628]	@ (80016d4 <displayTask+0x2c0>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d10a      	bne.n	8001480 <displayTask+0x6c>
		wait = FALSE;
 800146a:	4b9b      	ldr	r3, [pc, #620]	@ (80016d8 <displayTask+0x2c4>)
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]
		init = TRUE;
 8001470:	4b9a      	ldr	r3, [pc, #616]	@ (80016dc <displayTask+0x2c8>)
 8001472:	2201      	movs	r2, #1
 8001474:	701a      	strb	r2, [r3, #0]
		ONDISPLAY = TRUE;
 8001476:	4a97      	ldr	r2, [pc, #604]	@ (80016d4 <displayTask+0x2c0>)
 8001478:	7813      	ldrb	r3, [r2, #0]
 800147a:	f043 0308 	orr.w	r3, r3, #8
 800147e:	7013      	strb	r3, [r2, #0]
	}

	//OVERDISPLAY = FALSE;
	if(ONDISPLAY){
 8001480:	4b94      	ldr	r3, [pc, #592]	@ (80016d4 <displayTask+0x2c0>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	f003 0308 	and.w	r3, r3, #8
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	f000 811c 	beq.w	80016c8 <displayTask+0x2b4>
	if (init) {
 8001490:	4b92      	ldr	r3, [pc, #584]	@ (80016dc <displayTask+0x2c8>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	f000 8107 	beq.w	80016a8 <displayTask+0x294>
		init = FALSE;
 800149a:	4b90      	ldr	r3, [pc, #576]	@ (80016dc <displayTask+0x2c8>)
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
		over = FALSE;
 80014a0:	4b8b      	ldr	r3, [pc, #556]	@ (80016d0 <displayTask+0x2bc>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
		ssd1306_Fill(White);
 80014a6:	2001      	movs	r0, #1
 80014a8:	f001 f8fa 	bl	80026a0 <ssd1306_Fill>
		//ssd1306_DrawBitmap(0, 0, chat_gpt_128x64, 128, 64, White);
		//ssd1306_FillRectangle(55, 30, 80, 55, Black);

		x += 48;
 80014ac:	7bbb      	ldrb	r3, [r7, #14]
 80014ae:	3330      	adds	r3, #48	@ 0x30
 80014b0:	73bb      	strb	r3, [r7, #14]
		y = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	73fb      	strb	r3, [r7, #15]
		ssd1306_SetCursor(x, y);
 80014b6:	7bfa      	ldrb	r2, [r7, #15]
 80014b8:	7bbb      	ldrb	r3, [r7, #14]
 80014ba:	4611      	mov	r1, r2
 80014bc:	4618      	mov	r0, r3
 80014be:	f001 fa9b 	bl	80029f8 <ssd1306_SetCursor>
		snprintf(data, sizeof(data), "ACC");
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	4a86      	ldr	r2, [pc, #536]	@ (80016e0 <displayTask+0x2cc>)
 80014c6:	2108      	movs	r1, #8
 80014c8:	4618      	mov	r0, r3
 80014ca:	f00d fab7 	bl	800ea3c <sniprintf>
		ssd1306_WriteString(data, Font_11x18, Black);
 80014ce:	4b85      	ldr	r3, [pc, #532]	@ (80016e4 <displayTask+0x2d0>)
 80014d0:	1d38      	adds	r0, r7, #4
 80014d2:	2200      	movs	r2, #0
 80014d4:	9200      	str	r2, [sp, #0]
 80014d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d8:	f001 fa68 	bl	80029ac <ssd1306_WriteString>
		x += 33;
 80014dc:	7bbb      	ldrb	r3, [r7, #14]
 80014de:	3321      	adds	r3, #33	@ 0x21
 80014e0:	73bb      	strb	r3, [r7, #14]
		ssd1306_SetCursor(x, y);
 80014e2:	7bfa      	ldrb	r2, [r7, #15]
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	4611      	mov	r1, r2
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 fa85 	bl	80029f8 <ssd1306_SetCursor>
		snprintf(data, sizeof(data), "GYR");
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	4a7d      	ldr	r2, [pc, #500]	@ (80016e8 <displayTask+0x2d4>)
 80014f2:	2108      	movs	r1, #8
 80014f4:	4618      	mov	r0, r3
 80014f6:	f00d faa1 	bl	800ea3c <sniprintf>
		ssd1306_WriteString(data, Font_11x18, Black);
 80014fa:	4b7a      	ldr	r3, [pc, #488]	@ (80016e4 <displayTask+0x2d0>)
 80014fc:	1d38      	adds	r0, r7, #4
 80014fe:	2200      	movs	r2, #0
 8001500:	9200      	str	r2, [sp, #0]
 8001502:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001504:	f001 fa52 	bl	80029ac <ssd1306_WriteString>
//			x += 48;
//			ssd1306_SetCursor(x, y);
//			snprintf(data, sizeof(data), "gz:%u", gz);
//			ssd1306_WriteString(data, Font_6x8, Black);

		ssd1306_Line(5, 60, 5, (60 - (adcDataTx[0] / 4090) * 25), Black);
 8001508:	4b78      	ldr	r3, [pc, #480]	@ (80016ec <displayTask+0x2d8>)
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	4a78      	ldr	r2, [pc, #480]	@ (80016f0 <displayTask+0x2dc>)
 800150e:	fba2 2303 	umull	r2, r3, r2, r3
 8001512:	0adb      	lsrs	r3, r3, #11
 8001514:	b29b      	uxth	r3, r3
 8001516:	b2db      	uxtb	r3, r3
 8001518:	461a      	mov	r2, r3
 800151a:	00d2      	lsls	r2, r2, #3
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	461a      	mov	r2, r3
 8001520:	0151      	lsls	r1, r2, #5
 8001522:	461a      	mov	r2, r3
 8001524:	460b      	mov	r3, r1
 8001526:	4413      	add	r3, r2
 8001528:	b2db      	uxtb	r3, r3
 800152a:	333c      	adds	r3, #60	@ 0x3c
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2200      	movs	r2, #0
 8001530:	9200      	str	r2, [sp, #0]
 8001532:	2205      	movs	r2, #5
 8001534:	213c      	movs	r1, #60	@ 0x3c
 8001536:	2005      	movs	r0, #5
 8001538:	f001 fa76 	bl	8002a28 <ssd1306_Line>
		ssd1306_Line(7, 60, 7, (60 - (adcDataTx[1] / 4090) * 25), Black);
 800153c:	4b6b      	ldr	r3, [pc, #428]	@ (80016ec <displayTask+0x2d8>)
 800153e:	885b      	ldrh	r3, [r3, #2]
 8001540:	4a6b      	ldr	r2, [pc, #428]	@ (80016f0 <displayTask+0x2dc>)
 8001542:	fba2 2303 	umull	r2, r3, r2, r3
 8001546:	0adb      	lsrs	r3, r3, #11
 8001548:	b29b      	uxth	r3, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	461a      	mov	r2, r3
 800154e:	00d2      	lsls	r2, r2, #3
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	461a      	mov	r2, r3
 8001554:	0151      	lsls	r1, r2, #5
 8001556:	461a      	mov	r2, r3
 8001558:	460b      	mov	r3, r1
 800155a:	4413      	add	r3, r2
 800155c:	b2db      	uxtb	r3, r3
 800155e:	333c      	adds	r3, #60	@ 0x3c
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2200      	movs	r2, #0
 8001564:	9200      	str	r2, [sp, #0]
 8001566:	2207      	movs	r2, #7
 8001568:	213c      	movs	r1, #60	@ 0x3c
 800156a:	2007      	movs	r0, #7
 800156c:	f001 fa5c 	bl	8002a28 <ssd1306_Line>
		ssd1306_Line(9, 60, 9, (60 - (adcDataTx[2] / 4090) * 25), Black);
 8001570:	4b5e      	ldr	r3, [pc, #376]	@ (80016ec <displayTask+0x2d8>)
 8001572:	889b      	ldrh	r3, [r3, #4]
 8001574:	4a5e      	ldr	r2, [pc, #376]	@ (80016f0 <displayTask+0x2dc>)
 8001576:	fba2 2303 	umull	r2, r3, r2, r3
 800157a:	0adb      	lsrs	r3, r3, #11
 800157c:	b29b      	uxth	r3, r3
 800157e:	b2db      	uxtb	r3, r3
 8001580:	461a      	mov	r2, r3
 8001582:	00d2      	lsls	r2, r2, #3
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	461a      	mov	r2, r3
 8001588:	0151      	lsls	r1, r2, #5
 800158a:	461a      	mov	r2, r3
 800158c:	460b      	mov	r3, r1
 800158e:	4413      	add	r3, r2
 8001590:	b2db      	uxtb	r3, r3
 8001592:	333c      	adds	r3, #60	@ 0x3c
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2200      	movs	r2, #0
 8001598:	9200      	str	r2, [sp, #0]
 800159a:	2209      	movs	r2, #9
 800159c:	213c      	movs	r1, #60	@ 0x3c
 800159e:	2009      	movs	r0, #9
 80015a0:	f001 fa42 	bl	8002a28 <ssd1306_Line>
		ssd1306_Line(11, 60, 11, (60 - (adcDataTx[3] / 4090) * 25), Black);
 80015a4:	4b51      	ldr	r3, [pc, #324]	@ (80016ec <displayTask+0x2d8>)
 80015a6:	88db      	ldrh	r3, [r3, #6]
 80015a8:	4a51      	ldr	r2, [pc, #324]	@ (80016f0 <displayTask+0x2dc>)
 80015aa:	fba2 2303 	umull	r2, r3, r2, r3
 80015ae:	0adb      	lsrs	r3, r3, #11
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	461a      	mov	r2, r3
 80015b6:	00d2      	lsls	r2, r2, #3
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	461a      	mov	r2, r3
 80015bc:	0151      	lsls	r1, r2, #5
 80015be:	461a      	mov	r2, r3
 80015c0:	460b      	mov	r3, r1
 80015c2:	4413      	add	r3, r2
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	333c      	adds	r3, #60	@ 0x3c
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2200      	movs	r2, #0
 80015cc:	9200      	str	r2, [sp, #0]
 80015ce:	220b      	movs	r2, #11
 80015d0:	213c      	movs	r1, #60	@ 0x3c
 80015d2:	200b      	movs	r0, #11
 80015d4:	f001 fa28 	bl	8002a28 <ssd1306_Line>
		ssd1306_Line(13, 60, 13, (60 - (adcDataTx[4] / 4090) * 25), Black);
 80015d8:	4b44      	ldr	r3, [pc, #272]	@ (80016ec <displayTask+0x2d8>)
 80015da:	891b      	ldrh	r3, [r3, #8]
 80015dc:	4a44      	ldr	r2, [pc, #272]	@ (80016f0 <displayTask+0x2dc>)
 80015de:	fba2 2303 	umull	r2, r3, r2, r3
 80015e2:	0adb      	lsrs	r3, r3, #11
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	00d2      	lsls	r2, r2, #3
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	461a      	mov	r2, r3
 80015f0:	0151      	lsls	r1, r2, #5
 80015f2:	461a      	mov	r2, r3
 80015f4:	460b      	mov	r3, r1
 80015f6:	4413      	add	r3, r2
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	333c      	adds	r3, #60	@ 0x3c
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2200      	movs	r2, #0
 8001600:	9200      	str	r2, [sp, #0]
 8001602:	220d      	movs	r2, #13
 8001604:	213c      	movs	r1, #60	@ 0x3c
 8001606:	200d      	movs	r0, #13
 8001608:	f001 fa0e 	bl	8002a28 <ssd1306_Line>
		ssd1306_Line(15, 60, 15, (60 - (adcDataTx[5] / 4090) * 25), Black);
 800160c:	4b37      	ldr	r3, [pc, #220]	@ (80016ec <displayTask+0x2d8>)
 800160e:	895b      	ldrh	r3, [r3, #10]
 8001610:	4a37      	ldr	r2, [pc, #220]	@ (80016f0 <displayTask+0x2dc>)
 8001612:	fba2 2303 	umull	r2, r3, r2, r3
 8001616:	0adb      	lsrs	r3, r3, #11
 8001618:	b29b      	uxth	r3, r3
 800161a:	b2db      	uxtb	r3, r3
 800161c:	461a      	mov	r2, r3
 800161e:	00d2      	lsls	r2, r2, #3
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	461a      	mov	r2, r3
 8001624:	0151      	lsls	r1, r2, #5
 8001626:	461a      	mov	r2, r3
 8001628:	460b      	mov	r3, r1
 800162a:	4413      	add	r3, r2
 800162c:	b2db      	uxtb	r3, r3
 800162e:	333c      	adds	r3, #60	@ 0x3c
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2200      	movs	r2, #0
 8001634:	9200      	str	r2, [sp, #0]
 8001636:	220f      	movs	r2, #15
 8001638:	213c      	movs	r1, #60	@ 0x3c
 800163a:	200f      	movs	r0, #15
 800163c:	f001 f9f4 	bl	8002a28 <ssd1306_Line>
		ssd1306_Line(17, 60, 17, (60 - (adcDataTx[6] / 4090) * 25), Black);
 8001640:	4b2a      	ldr	r3, [pc, #168]	@ (80016ec <displayTask+0x2d8>)
 8001642:	899b      	ldrh	r3, [r3, #12]
 8001644:	4a2a      	ldr	r2, [pc, #168]	@ (80016f0 <displayTask+0x2dc>)
 8001646:	fba2 2303 	umull	r2, r3, r2, r3
 800164a:	0adb      	lsrs	r3, r3, #11
 800164c:	b29b      	uxth	r3, r3
 800164e:	b2db      	uxtb	r3, r3
 8001650:	461a      	mov	r2, r3
 8001652:	00d2      	lsls	r2, r2, #3
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	461a      	mov	r2, r3
 8001658:	0151      	lsls	r1, r2, #5
 800165a:	461a      	mov	r2, r3
 800165c:	460b      	mov	r3, r1
 800165e:	4413      	add	r3, r2
 8001660:	b2db      	uxtb	r3, r3
 8001662:	333c      	adds	r3, #60	@ 0x3c
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2200      	movs	r2, #0
 8001668:	9200      	str	r2, [sp, #0]
 800166a:	2211      	movs	r2, #17
 800166c:	213c      	movs	r1, #60	@ 0x3c
 800166e:	2011      	movs	r0, #17
 8001670:	f001 f9da 	bl	8002a28 <ssd1306_Line>
		ssd1306_Line(19, 60, 19, (60 - (adcDataTx[7] / 4090) * 25), Black);
 8001674:	4b1d      	ldr	r3, [pc, #116]	@ (80016ec <displayTask+0x2d8>)
 8001676:	89db      	ldrh	r3, [r3, #14]
 8001678:	4a1d      	ldr	r2, [pc, #116]	@ (80016f0 <displayTask+0x2dc>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	0adb      	lsrs	r3, r3, #11
 8001680:	b29b      	uxth	r3, r3
 8001682:	b2db      	uxtb	r3, r3
 8001684:	461a      	mov	r2, r3
 8001686:	00d2      	lsls	r2, r2, #3
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	461a      	mov	r2, r3
 800168c:	0151      	lsls	r1, r2, #5
 800168e:	461a      	mov	r2, r3
 8001690:	460b      	mov	r3, r1
 8001692:	4413      	add	r3, r2
 8001694:	b2db      	uxtb	r3, r3
 8001696:	333c      	adds	r3, #60	@ 0x3c
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2200      	movs	r2, #0
 800169c:	9200      	str	r2, [sp, #0]
 800169e:	2213      	movs	r2, #19
 80016a0:	213c      	movs	r1, #60	@ 0x3c
 80016a2:	2013      	movs	r0, #19
 80016a4:	f001 f9c0 	bl	8002a28 <ssd1306_Line>
	}

	if (ssd1306_UpdateScreenDMA()) {
 80016a8:	f001 f83a 	bl	8002720 <ssd1306_UpdateScreenDMA>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d00a      	beq.n	80016c8 <displayTask+0x2b4>
		ONDISPLAY = FALSE;
 80016b2:	4a08      	ldr	r2, [pc, #32]	@ (80016d4 <displayTask+0x2c0>)
 80016b4:	7813      	ldrb	r3, [r2, #0]
 80016b6:	f023 0308 	bic.w	r3, r3, #8
 80016ba:	7013      	strb	r3, [r2, #0]
		over = TRUE;
 80016bc:	4b04      	ldr	r3, [pc, #16]	@ (80016d0 <displayTask+0x2bc>)
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
		init = TRUE;
 80016c2:	4b06      	ldr	r3, [pc, #24]	@ (80016dc <displayTask+0x2c8>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
	}
	}
}
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	2000002a 	.word	0x2000002a
 80016d4:	200006bc 	.word	0x200006bc
 80016d8:	200006cd 	.word	0x200006cd
 80016dc:	200006ce 	.word	0x200006ce
 80016e0:	0800f3bc 	.word	0x0800f3bc
 80016e4:	08010168 	.word	0x08010168
 80016e8:	0800f3c0 	.word	0x0800f3c0
 80016ec:	20000490 	.word	0x20000490
 80016f0:	80301207 	.word	0x80301207

080016f4 <mpuTask>:


void mpuTask() {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af02      	add	r7, sp, #8

	if (ONMPU) {
 80016fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001738 <mpuTask+0x44>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	b2db      	uxtb	r3, r3
 8001704:	2b00      	cmp	r3, #0
 8001706:	d013      	beq.n	8001730 <mpuTask+0x3c>
		if (mpu6050_Read()) {
 8001708:	f000 fcde 	bl	80020c8 <mpu6050_Read>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d00e      	beq.n	8001730 <mpuTask+0x3c>
			ONMPU = FALSE;
 8001712:	4a09      	ldr	r2, [pc, #36]	@ (8001738 <mpuTask+0x44>)
 8001714:	7813      	ldrb	r3, [r2, #0]
 8001716:	f023 0302 	bic.w	r3, r3, #2
 800171a:	7013      	strb	r3, [r2, #0]
			mpu6050_GetData(&ax, &ay, &az, &gx, &gy, &gz);
 800171c:	4b07      	ldr	r3, [pc, #28]	@ (800173c <mpuTask+0x48>)
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <mpuTask+0x4c>)
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <mpuTask+0x50>)
 8001726:	4a08      	ldr	r2, [pc, #32]	@ (8001748 <mpuTask+0x54>)
 8001728:	4908      	ldr	r1, [pc, #32]	@ (800174c <mpuTask+0x58>)
 800172a:	4809      	ldr	r0, [pc, #36]	@ (8001750 <mpuTask+0x5c>)
 800172c:	f000 fe80 	bl	8002430 <mpu6050_GetData>
		}
	}

}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200006bc 	.word	0x200006bc
 800173c:	200006ca 	.word	0x200006ca
 8001740:	200006c8 	.word	0x200006c8
 8001744:	200006c6 	.word	0x200006c6
 8001748:	200006c4 	.word	0x200006c4
 800174c:	200006c2 	.word	0x200006c2
 8001750:	200006c0 	.word	0x200006c0

08001754 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001758:	f001 ffac 	bl	80036b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175c:	f000 f878 	bl	8001850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001760:	f000 fbda 	bl	8001f18 <MX_GPIO_Init>
  MX_DMA_Init();
 8001764:	f000 fb9a 	bl	8001e9c <MX_DMA_Init>
  MX_ADC1_Init();
 8001768:	f000 f8da 	bl	8001920 <MX_ADC1_Init>
  MX_I2C1_Init();
 800176c:	f000 f98c 	bl	8001a88 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001770:	f000 f9b8 	bl	8001ae4 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 8001774:	f00c fbe6 	bl	800df44 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8001778:	f000 fa1a 	bl	8001bb0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800177c:	f000 fa7c 	bl	8001c78 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001780:	f000 fb28 	bl	8001dd4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

	CDC_Attach_Rx(USBRxData); //Attach a la función que tenia en el .C
 8001784:	4821      	ldr	r0, [pc, #132]	@ (800180c <main+0xb8>)
 8001786:	f00c fd2f 	bl	800e1e8 <CDC_Attach_Rx>

	HAL_TIM_Base_Start_IT(&htim1);
 800178a:	4821      	ldr	r0, [pc, #132]	@ (8001810 <main+0xbc>)
 800178c:	f008 f93c 	bl	8009a08 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8001790:	4820      	ldr	r0, [pc, #128]	@ (8001814 <main+0xc0>)
 8001792:	f008 f939 	bl	8009a08 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8001796:	4820      	ldr	r0, [pc, #128]	@ (8001818 <main+0xc4>)
 8001798:	f008 f936 	bl	8009a08 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 800179c:	481f      	ldr	r0, [pc, #124]	@ (800181c <main+0xc8>)
 800179e:	f008 f933 	bl	8009a08 <HAL_TIM_Base_Start_IT>

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Apagamos el LED
 80017a2:	2201      	movs	r2, #1
 80017a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017a8:	481d      	ldr	r0, [pc, #116]	@ (8001820 <main+0xcc>)
 80017aa:	f003 fb7b 	bl	8004ea4 <HAL_GPIO_WritePin>

	//Display
	ssd1306_ADC_ConfCpltCallback(&ssd1306_TxCplt);
 80017ae:	481d      	ldr	r0, [pc, #116]	@ (8001824 <main+0xd0>)
 80017b0:	f000 fefc 	bl	80025ac <ssd1306_ADC_ConfCpltCallback>
	ssd1306_Attach_MemWrite(displayMemWrite);
 80017b4:	481c      	ldr	r0, [pc, #112]	@ (8001828 <main+0xd4>)
 80017b6:	f000 fee9 	bl	800258c <ssd1306_Attach_MemWrite>
	ssd1306_Attach_MemWriteDMA(displayMemWriteDMA);
 80017ba:	481c      	ldr	r0, [pc, #112]	@ (800182c <main+0xd8>)
 80017bc:	f000 fed6 	bl	800256c <ssd1306_Attach_MemWriteDMA>
	ssd1306_Init();
 80017c0:	f000 ff04 	bl	80025cc <ssd1306_Init>

	//mpu6050

	mpu6050_ADC_ConfCpltCallback(&mpu6050_RxCplt);
 80017c4:	481a      	ldr	r0, [pc, #104]	@ (8001830 <main+0xdc>)
 80017c6:	f000 fc0d 	bl	8001fe4 <mpu6050_ADC_ConfCpltCallback>
	mpu6050_Attach_MemWrite(mpuMemWrite);
 80017ca:	481a      	ldr	r0, [pc, #104]	@ (8001834 <main+0xe0>)
 80017cc:	f000 fc1a 	bl	8002004 <mpu6050_Attach_MemWrite>
	mpu6050_Attach_MemReadDMA(mpuMemReadDMA);
 80017d0:	4819      	ldr	r0, [pc, #100]	@ (8001838 <main+0xe4>)
 80017d2:	f000 fc27 	bl	8002024 <mpu6050_Attach_MemReadDMA>
	MPU6050_Init();
 80017d6:	f000 fc5f 	bl	8002098 <MPU6050_Init>

	//Inicializacion de protocolo
	unerPrtcl_Init(&USBRx, &USBTx, buffUSBRx, buffUSBTx);
 80017da:	4b18      	ldr	r3, [pc, #96]	@ (800183c <main+0xe8>)
 80017dc:	4a18      	ldr	r2, [pc, #96]	@ (8001840 <main+0xec>)
 80017de:	4919      	ldr	r1, [pc, #100]	@ (8001844 <main+0xf0>)
 80017e0:	4819      	ldr	r0, [pc, #100]	@ (8001848 <main+0xf4>)
 80017e2:	f001 ff05 	bl	80035f0 <unerPrtcl_Init>

	//Variables
	ALLFLAGS = RESET;
 80017e6:	4b19      	ldr	r3, [pc, #100]	@ (800184c <main+0xf8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	701a      	strb	r2, [r3, #0]
	OVERDISPLAY = TRUE;
 80017ec:	4a17      	ldr	r2, [pc, #92]	@ (800184c <main+0xf8>)
 80017ee:	7813      	ldrb	r3, [r2, #0]
 80017f0:	f043 0304 	orr.w	r3, r3, #4
 80017f4:	7013      	strb	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		do10ms();
 80017f6:	f7ff fd1b 	bl	8001230 <do10ms>
		USBTask();
 80017fa:	f7ff fb69 	bl	8000ed0 <USBTask>
		displayTask();
 80017fe:	f7ff fe09 	bl	8001414 <displayTask>
		mpuTask();
 8001802:	f7ff ff77 	bl	80016f4 <mpuTask>
		do10ms();
 8001806:	bf00      	nop
 8001808:	e7f5      	b.n	80017f6 <main+0xa2>
 800180a:	bf00      	nop
 800180c:	08000e75 	.word	0x08000e75
 8001810:	2000035c 	.word	0x2000035c
 8001814:	200003a4 	.word	0x200003a4
 8001818:	200003ec 	.word	0x200003ec
 800181c:	20000434 	.word	0x20000434
 8001820:	40020800 	.word	0x40020800
 8001824:	200006bd 	.word	0x200006bd
 8001828:	0800130d 	.word	0x0800130d
 800182c:	08001351 	.word	0x08001351
 8001830:	200006be 	.word	0x200006be
 8001834:	08001391 	.word	0x08001391
 8001838:	080013d5 	.word	0x080013d5
 800183c:	200004b8 	.word	0x200004b8
 8001840:	200005b8 	.word	0x200005b8
 8001844:	200004a0 	.word	0x200004a0
 8001848:	200004ac 	.word	0x200004ac
 800184c:	200006bc 	.word	0x200006bc

08001850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b094      	sub	sp, #80	@ 0x50
 8001854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001856:	f107 0320 	add.w	r3, r7, #32
 800185a:	2230      	movs	r2, #48	@ 0x30
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f00d f93c 	bl	800eadc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001864:	f107 030c 	add.w	r3, r7, #12
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001874:	2300      	movs	r3, #0
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	4b27      	ldr	r3, [pc, #156]	@ (8001918 <SystemClock_Config+0xc8>)
 800187a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187c:	4a26      	ldr	r2, [pc, #152]	@ (8001918 <SystemClock_Config+0xc8>)
 800187e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001882:	6413      	str	r3, [r2, #64]	@ 0x40
 8001884:	4b24      	ldr	r3, [pc, #144]	@ (8001918 <SystemClock_Config+0xc8>)
 8001886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001890:	2300      	movs	r3, #0
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	4b21      	ldr	r3, [pc, #132]	@ (800191c <SystemClock_Config+0xcc>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a20      	ldr	r2, [pc, #128]	@ (800191c <SystemClock_Config+0xcc>)
 800189a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	4b1e      	ldr	r3, [pc, #120]	@ (800191c <SystemClock_Config+0xcc>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ac:	2301      	movs	r3, #1
 80018ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018b6:	2302      	movs	r3, #2
 80018b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80018c0:	2319      	movs	r3, #25
 80018c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80018c4:	23c0      	movs	r3, #192	@ 0xc0
 80018c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018c8:	2302      	movs	r3, #2
 80018ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018cc:	2304      	movs	r3, #4
 80018ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d0:	f107 0320 	add.w	r3, r7, #32
 80018d4:	4618      	mov	r0, r3
 80018d6:	f007 fc03 	bl	80090e0 <HAL_RCC_OscConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018e0:	f000 fb7a 	bl	8001fd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e4:	230f      	movs	r3, #15
 80018e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e8:	2302      	movs	r3, #2
 80018ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80018fa:	f107 030c 	add.w	r3, r7, #12
 80018fe:	2103      	movs	r1, #3
 8001900:	4618      	mov	r0, r3
 8001902:	f007 fe65 	bl	80095d0 <HAL_RCC_ClockConfig>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800190c:	f000 fb64 	bl	8001fd8 <Error_Handler>
  }
}
 8001910:	bf00      	nop
 8001912:	3750      	adds	r7, #80	@ 0x50
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40023800 	.word	0x40023800
 800191c:	40007000 	.word	0x40007000

08001920 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001926:	463b      	mov	r3, r7
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001932:	4b52      	ldr	r3, [pc, #328]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001934:	4a52      	ldr	r2, [pc, #328]	@ (8001a80 <MX_ADC1_Init+0x160>)
 8001936:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001938:	4b50      	ldr	r3, [pc, #320]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 800193a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800193e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001940:	4b4e      	ldr	r3, [pc, #312]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001946:	4b4d      	ldr	r3, [pc, #308]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001948:	2201      	movs	r2, #1
 800194a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800194c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 800194e:	2200      	movs	r2, #0
 8001950:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001952:	4b4a      	ldr	r3, [pc, #296]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800195a:	4b48      	ldr	r3, [pc, #288]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 800195c:	2200      	movs	r2, #0
 800195e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001960:	4b46      	ldr	r3, [pc, #280]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001962:	4a48      	ldr	r2, [pc, #288]	@ (8001a84 <MX_ADC1_Init+0x164>)
 8001964:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001966:	4b45      	ldr	r3, [pc, #276]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001968:	2200      	movs	r2, #0
 800196a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 800196c:	4b43      	ldr	r3, [pc, #268]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 800196e:	2208      	movs	r2, #8
 8001970:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001972:	4b42      	ldr	r3, [pc, #264]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001974:	2201      	movs	r2, #1
 8001976:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800197a:	4b40      	ldr	r3, [pc, #256]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 800197c:	2201      	movs	r2, #1
 800197e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001980:	483e      	ldr	r0, [pc, #248]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001982:	f001 ff2d 	bl	80037e0 <HAL_ADC_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800198c:	f000 fb24 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001990:	2300      	movs	r3, #0
 8001992:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001994:	2301      	movs	r3, #1
 8001996:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001998:	2300      	movs	r3, #0
 800199a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800199c:	463b      	mov	r3, r7
 800199e:	4619      	mov	r1, r3
 80019a0:	4836      	ldr	r0, [pc, #216]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 80019a2:	f002 f983 	bl	8003cac <HAL_ADC_ConfigChannel>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80019ac:	f000 fb14 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80019b0:	2301      	movs	r3, #1
 80019b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80019b4:	2302      	movs	r3, #2
 80019b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019b8:	463b      	mov	r3, r7
 80019ba:	4619      	mov	r1, r3
 80019bc:	482f      	ldr	r0, [pc, #188]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 80019be:	f002 f975 	bl	8003cac <HAL_ADC_ConfigChannel>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80019c8:	f000 fb06 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80019cc:	2302      	movs	r3, #2
 80019ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80019d0:	2303      	movs	r3, #3
 80019d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019d4:	463b      	mov	r3, r7
 80019d6:	4619      	mov	r1, r3
 80019d8:	4828      	ldr	r0, [pc, #160]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 80019da:	f002 f967 	bl	8003cac <HAL_ADC_ConfigChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80019e4:	f000 faf8 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80019e8:	2303      	movs	r3, #3
 80019ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80019ec:	2304      	movs	r3, #4
 80019ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019f0:	463b      	mov	r3, r7
 80019f2:	4619      	mov	r1, r3
 80019f4:	4821      	ldr	r0, [pc, #132]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 80019f6:	f002 f959 	bl	8003cac <HAL_ADC_ConfigChannel>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001a00:	f000 faea 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001a04:	2304      	movs	r3, #4
 8001a06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001a08:	2305      	movs	r3, #5
 8001a0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	4619      	mov	r1, r3
 8001a10:	481a      	ldr	r0, [pc, #104]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001a12:	f002 f94b 	bl	8003cac <HAL_ADC_ConfigChannel>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001a1c:	f000 fadc 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001a20:	2305      	movs	r3, #5
 8001a22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001a24:	2306      	movs	r3, #6
 8001a26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a28:	463b      	mov	r3, r7
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4813      	ldr	r0, [pc, #76]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001a2e:	f002 f93d 	bl	8003cac <HAL_ADC_ConfigChannel>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001a38:	f000 face 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001a3c:	2306      	movs	r3, #6
 8001a3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001a40:	2307      	movs	r3, #7
 8001a42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a44:	463b      	mov	r3, r7
 8001a46:	4619      	mov	r1, r3
 8001a48:	480c      	ldr	r0, [pc, #48]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001a4a:	f002 f92f 	bl	8003cac <HAL_ADC_ConfigChannel>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001a54:	f000 fac0 	bl	8001fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001a58:	2307      	movs	r3, #7
 8001a5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a60:	463b      	mov	r3, r7
 8001a62:	4619      	mov	r1, r3
 8001a64:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <MX_ADC1_Init+0x15c>)
 8001a66:	f002 f921 	bl	8003cac <HAL_ADC_ConfigChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001a70:	f000 fab2 	bl	8001fd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	3710      	adds	r7, #16
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	200001a0 	.word	0x200001a0
 8001a80:	40012000 	.word	0x40012000
 8001a84:	0f000001 	.word	0x0f000001

08001a88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a8e:	4a13      	ldr	r2, [pc, #76]	@ (8001adc <MX_I2C1_Init+0x54>)
 8001a90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a94:	4a12      	ldr	r2, [pc, #72]	@ (8001ae0 <MX_I2C1_Init+0x58>)
 8001a96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aa6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aaa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001aac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ab2:	4b09      	ldr	r3, [pc, #36]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001abe:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ac4:	4804      	ldr	r0, [pc, #16]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ac6:	f003 fa21 	bl	8004f0c <HAL_I2C_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ad0:	f000 fa82 	bl	8001fd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000248 	.word	0x20000248
 8001adc:	40005400 	.word	0x40005400
 8001ae0:	00061a80 	.word	0x00061a80

08001ae4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08c      	sub	sp, #48	@ 0x30
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aea:	f107 0320 	add.w	r3, r7, #32
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b10:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b12:	4a26      	ldr	r2, [pc, #152]	@ (8001bac <MX_TIM1_Init+0xc8>)
 8001b14:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 95;
 8001b16:	4b24      	ldr	r3, [pc, #144]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b18:	225f      	movs	r2, #95	@ 0x5f
 8001b1a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b1c:	4b22      	ldr	r3, [pc, #136]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8001b22:	4b21      	ldr	r3, [pc, #132]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b24:	22f9      	movs	r2, #249	@ 0xf9
 8001b26:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b3a:	481b      	ldr	r0, [pc, #108]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b3c:	f007 ff14 	bl	8009968 <HAL_TIM_Base_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001b46:	f000 fa47 	bl	8001fd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b4e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b50:	f107 0320 	add.w	r3, r7, #32
 8001b54:	4619      	mov	r1, r3
 8001b56:	4814      	ldr	r0, [pc, #80]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b58:	f008 f9c4 	bl	8009ee4 <HAL_TIM_ConfigClockSource>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001b62:	f000 fa39 	bl	8001fd8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001b6e:	f107 030c 	add.w	r3, r7, #12
 8001b72:	4619      	mov	r1, r3
 8001b74:	480c      	ldr	r0, [pc, #48]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b76:	f008 fa7c 	bl	800a072 <HAL_TIM_SlaveConfigSynchro>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8001b80:	f000 fa2a 	bl	8001fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b84:	2300      	movs	r3, #0
 8001b86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4805      	ldr	r0, [pc, #20]	@ (8001ba8 <MX_TIM1_Init+0xc4>)
 8001b92:	f008 fe17 	bl	800a7c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001b9c:	f000 fa1c 	bl	8001fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ba0:	bf00      	nop
 8001ba2:	3730      	adds	r7, #48	@ 0x30
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	2000035c 	.word	0x2000035c
 8001bac:	40010000 	.word	0x40010000

08001bb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08c      	sub	sp, #48	@ 0x30
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bb6:	f107 0320 	add.w	r3, r7, #32
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
 8001bc2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001bc4:	f107 030c 	add.w	r3, r7, #12
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd4:	1d3b      	adds	r3, r7, #4
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bdc:	4b25      	ldr	r3, [pc, #148]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001bde:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001be2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 8001be4:	4b23      	ldr	r3, [pc, #140]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001be6:	225f      	movs	r2, #95	@ 0x5f
 8001be8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bea:	4b22      	ldr	r3, [pc, #136]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001bf0:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001bf2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001bf6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c04:	481b      	ldr	r0, [pc, #108]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001c06:	f007 feaf 	bl	8009968 <HAL_TIM_Base_Init>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001c10:	f000 f9e2 	bl	8001fd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c18:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c1a:	f107 0320 	add.w	r3, r7, #32
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4814      	ldr	r0, [pc, #80]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001c22:	f008 f95f 	bl	8009ee4 <HAL_TIM_ConfigClockSource>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001c2c:	f000 f9d4 	bl	8001fd8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	480d      	ldr	r0, [pc, #52]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001c40:	f008 fa17 	bl	800a072 <HAL_TIM_SlaveConfigSynchro>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001c4a:	f000 f9c5 	bl	8001fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4806      	ldr	r0, [pc, #24]	@ (8001c74 <MX_TIM2_Init+0xc4>)
 8001c5c:	f008 fdb2 	bl	800a7c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8001c66:	f000 f9b7 	bl	8001fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	3730      	adds	r7, #48	@ 0x30
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	200003a4 	.word	0x200003a4

08001c78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b092      	sub	sp, #72	@ 0x48
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001c8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
 8001c9a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c9c:	f107 031c 	add.w	r3, r7, #28
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
 8001cb4:	615a      	str	r2, [r3, #20]
 8001cb6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cb8:	4b44      	ldr	r3, [pc, #272]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001cba:	4a45      	ldr	r2, [pc, #276]	@ (8001dd0 <MX_TIM3_Init+0x158>)
 8001cbc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8001cbe:	4b43      	ldr	r3, [pc, #268]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001cc0:	225f      	movs	r2, #95	@ 0x5f
 8001cc2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc4:	4b41      	ldr	r3, [pc, #260]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001cca:	4b40      	ldr	r3, [pc, #256]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001ccc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001cd0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd2:	4b3e      	ldr	r3, [pc, #248]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd8:	4b3c      	ldr	r3, [pc, #240]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cde:	483b      	ldr	r0, [pc, #236]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001ce0:	f007 fe42 	bl	8009968 <HAL_TIM_Base_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001cea:	f000 f975 	bl	8001fd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cf4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4834      	ldr	r0, [pc, #208]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001cfc:	f008 f8f2 	bl	8009ee4 <HAL_TIM_ConfigClockSource>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001d06:	f000 f967 	bl	8001fd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d0a:	4830      	ldr	r0, [pc, #192]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001d0c:	f007 fede 	bl	8009acc <HAL_TIM_PWM_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8001d16:	f000 f95f 	bl	8001fd8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001d22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d26:	4619      	mov	r1, r3
 8001d28:	4828      	ldr	r0, [pc, #160]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001d2a:	f008 f9a2 	bl	800a072 <HAL_TIM_SlaveConfigSynchro>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8001d34:	f000 f950 	bl	8001fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	4821      	ldr	r0, [pc, #132]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001d48:	f008 fd3c 	bl	800a7c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001d52:	f000 f941 	bl	8001fd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d56:	2360      	movs	r3, #96	@ 0x60
 8001d58:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d66:	463b      	mov	r3, r7
 8001d68:	2200      	movs	r2, #0
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4817      	ldr	r0, [pc, #92]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001d6e:	f007 fff7 	bl	8009d60 <HAL_TIM_PWM_ConfigChannel>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001d78:	f000 f92e 	bl	8001fd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d7c:	463b      	mov	r3, r7
 8001d7e:	2204      	movs	r2, #4
 8001d80:	4619      	mov	r1, r3
 8001d82:	4812      	ldr	r0, [pc, #72]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001d84:	f007 ffec 	bl	8009d60 <HAL_TIM_PWM_ConfigChannel>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8001d8e:	f000 f923 	bl	8001fd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d92:	463b      	mov	r3, r7
 8001d94:	2208      	movs	r2, #8
 8001d96:	4619      	mov	r1, r3
 8001d98:	480c      	ldr	r0, [pc, #48]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001d9a:	f007 ffe1 	bl	8009d60 <HAL_TIM_PWM_ConfigChannel>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM3_Init+0x130>
  {
    Error_Handler();
 8001da4:	f000 f918 	bl	8001fd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001da8:	463b      	mov	r3, r7
 8001daa:	220c      	movs	r2, #12
 8001dac:	4619      	mov	r1, r3
 8001dae:	4807      	ldr	r0, [pc, #28]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001db0:	f007 ffd6 	bl	8009d60 <HAL_TIM_PWM_ConfigChannel>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM3_Init+0x146>
  {
    Error_Handler();
 8001dba:	f000 f90d 	bl	8001fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dbe:	4803      	ldr	r0, [pc, #12]	@ (8001dcc <MX_TIM3_Init+0x154>)
 8001dc0:	f001 f8c2 	bl	8002f48 <HAL_TIM_MspPostInit>

}
 8001dc4:	bf00      	nop
 8001dc6:	3748      	adds	r7, #72	@ 0x48
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200003ec 	.word	0x200003ec
 8001dd0:	40000400 	.word	0x40000400

08001dd4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08c      	sub	sp, #48	@ 0x30
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dda:	f107 0320 	add.w	r3, r7, #32
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001de8:	f107 030c 	add.w	r3, r7, #12
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e00:	4b24      	ldr	r3, [pc, #144]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e02:	4a25      	ldr	r2, [pc, #148]	@ (8001e98 <MX_TIM4_Init+0xc4>)
 8001e04:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 191;
 8001e06:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e08:	22bf      	movs	r2, #191	@ 0xbf
 8001e0a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0c:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 49999;
 8001e12:	4b20      	ldr	r3, [pc, #128]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e14:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001e18:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e20:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e26:	481b      	ldr	r0, [pc, #108]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e28:	f007 fd9e 	bl	8009968 <HAL_TIM_Base_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8001e32:	f000 f8d1 	bl	8001fd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e3a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e3c:	f107 0320 	add.w	r3, r7, #32
 8001e40:	4619      	mov	r1, r3
 8001e42:	4814      	ldr	r0, [pc, #80]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e44:	f008 f84e 	bl	8009ee4 <HAL_TIM_ConfigClockSource>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001e4e:	f000 f8c3 	bl	8001fd8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001e5a:	f107 030c 	add.w	r3, r7, #12
 8001e5e:	4619      	mov	r1, r3
 8001e60:	480c      	ldr	r0, [pc, #48]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e62:	f008 f906 	bl	800a072 <HAL_TIM_SlaveConfigSynchro>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001e6c:	f000 f8b4 	bl	8001fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e70:	2300      	movs	r3, #0
 8001e72:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4805      	ldr	r0, [pc, #20]	@ (8001e94 <MX_TIM4_Init+0xc0>)
 8001e7e:	f008 fca1 	bl	800a7c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 8001e88:	f000 f8a6 	bl	8001fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	3730      	adds	r7, #48	@ 0x30
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000434 	.word	0x20000434
 8001e98:	40000800 	.word	0x40000800

08001e9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	607b      	str	r3, [r7, #4]
 8001ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f14 <MX_DMA_Init+0x78>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8001f14 <MX_DMA_Init+0x78>)
 8001eac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb2:	4b18      	ldr	r3, [pc, #96]	@ (8001f14 <MX_DMA_Init+0x78>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eba:	607b      	str	r3, [r7, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	603b      	str	r3, [r7, #0]
 8001ec2:	4b14      	ldr	r3, [pc, #80]	@ (8001f14 <MX_DMA_Init+0x78>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	4a13      	ldr	r2, [pc, #76]	@ (8001f14 <MX_DMA_Init+0x78>)
 8001ec8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ece:	4b11      	ldr	r3, [pc, #68]	@ (8001f14 <MX_DMA_Init+0x78>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ed6:	603b      	str	r3, [r7, #0]
 8001ed8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001eda:	2200      	movs	r2, #0
 8001edc:	2100      	movs	r1, #0
 8001ede:	200b      	movs	r0, #11
 8001ee0:	f002 fa79 	bl	80043d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001ee4:	200b      	movs	r0, #11
 8001ee6:	f002 fa92 	bl	800440e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2100      	movs	r1, #0
 8001eee:	200c      	movs	r0, #12
 8001ef0:	f002 fa71 	bl	80043d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001ef4:	200c      	movs	r0, #12
 8001ef6:	f002 fa8a 	bl	800440e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	2038      	movs	r0, #56	@ 0x38
 8001f00:	f002 fa69 	bl	80043d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f04:	2038      	movs	r0, #56	@ 0x38
 8001f06:	f002 fa82 	bl	800440e <HAL_NVIC_EnableIRQ>

}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40023800 	.word	0x40023800

08001f18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b08a      	sub	sp, #40	@ 0x28
 8001f1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1e:	f107 0314 	add.w	r3, r7, #20
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	609a      	str	r2, [r3, #8]
 8001f2a:	60da      	str	r2, [r3, #12]
 8001f2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	4b27      	ldr	r3, [pc, #156]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	4a26      	ldr	r2, [pc, #152]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f38:	f043 0304 	orr.w	r3, r3, #4
 8001f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3e:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	4b20      	ldr	r3, [pc, #128]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a1f      	ldr	r2, [pc, #124]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	4b19      	ldr	r3, [pc, #100]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	4a18      	ldr	r2, [pc, #96]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f76:	4b16      	ldr	r3, [pc, #88]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	4b12      	ldr	r3, [pc, #72]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	4a11      	ldr	r2, [pc, #68]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f8c:	f043 0302 	orr.w	r3, r3, #2
 8001f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f92:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd0 <MX_GPIO_Init+0xb8>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fa4:	480b      	ldr	r0, [pc, #44]	@ (8001fd4 <MX_GPIO_Init+0xbc>)
 8001fa6:	f002 ff7d 	bl	8004ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001faa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4804      	ldr	r0, [pc, #16]	@ (8001fd4 <MX_GPIO_Init+0xbc>)
 8001fc4:	f002 fdea 	bl	8004b9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001fc8:	bf00      	nop
 8001fca:	3728      	adds	r7, #40	@ 0x28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40020800 	.word	0x40020800

08001fd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fdc:	b672      	cpsid	i
}
 8001fde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <Error_Handler+0x8>

08001fe4 <mpu6050_ADC_ConfCpltCallback>:
int16_t gz_real;

// Variables RAW leídas directamente del sensor (int16_t = complemento a dos)
static int32_t ax, ay, az, gx, gy, gz;

void mpu6050_ADC_ConfCpltCallback(volatile uint8_t *PtrRx){
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
	mpu6050_RxCplt = (uint8_t *)PtrRx;
 8001fec:	4a04      	ldr	r2, [pc, #16]	@ (8002000 <mpu6050_ADC_ConfCpltCallback+0x1c>)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6013      	str	r3, [r2, #0]
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	200006d0 	.word	0x200006d0

08002004 <mpu6050_Attach_MemWrite>:

void mpu6050_Attach_MemWrite(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
	memWrite = PtrRx;
 800200c:	4a04      	ldr	r2, [pc, #16]	@ (8002020 <mpu6050_Attach_MemWrite+0x1c>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6013      	str	r3, [r2, #0]
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	200006d4 	.word	0x200006d4

08002024 <mpu6050_Attach_MemReadDMA>:

void mpu6050_Attach_MemReadDMA(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	memReadDMA = PtrRx;
 800202c:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <mpu6050_Attach_MemReadDMA+0x1c>)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6013      	str	r3, [r2, #0]
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	200006d8 	.word	0x200006d8

08002044 <mpu6050_WriteData>:


//Send init command
void mpu6050_WriteData(uint8_t *byte, uint8_t type) {
 8002044:	b590      	push	{r4, r7, lr}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	460b      	mov	r3, r1
 800204e:	70fb      	strb	r3, [r7, #3]
	memWrite(MPU6050_ADDR, byte, 1, type);
 8002050:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <mpu6050_WriteData+0x24>)
 8002052:	681c      	ldr	r4, [r3, #0]
 8002054:	78fb      	ldrb	r3, [r7, #3]
 8002056:	2201      	movs	r2, #1
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	20d0      	movs	r0, #208	@ 0xd0
 800205c:	47a0      	blx	r4
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	bd90      	pop	{r4, r7, pc}
 8002066:	bf00      	nop
 8002068:	200006d4 	.word	0x200006d4

0800206c <mpu6050_ReadDataDMA>:

void mpu6050_ReadDataDMA(uint8_t* buffer, size_t size, uint8_t type) {
 800206c:	b590      	push	{r4, r7, lr}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	4613      	mov	r3, r2
 8002078:	71fb      	strb	r3, [r7, #7]
	memReadDMA(MPU6050_ADDR, buffer, size, type);
 800207a:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <mpu6050_ReadDataDMA+0x28>)
 800207c:	681c      	ldr	r4, [r3, #0]
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	b2da      	uxtb	r2, r3
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	68f9      	ldr	r1, [r7, #12]
 8002086:	20d0      	movs	r0, #208	@ 0xd0
 8002088:	47a0      	blx	r4
	//HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data,14, 1000);
}
 800208a:	bf00      	nop
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	bd90      	pop	{r4, r7, pc}
 8002092:	bf00      	nop
 8002094:	200006d8 	.word	0x200006d8

08002098 <MPU6050_Init>:


void MPU6050_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
    uint8_t data;

    // Salir del modo de bajo consumo (modo sleep)
    // Escritura en el registro PWR_MGMT_1 (0x6B)
    data = 0x00;
 800209e:	2300      	movs	r3, #0
 80020a0:	71fb      	strb	r3, [r7, #7]
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, PWR_MGMT_1_REG);
 80020a2:	1dfb      	adds	r3, r7, #7
 80020a4:	216b      	movs	r1, #107	@ 0x6b
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff ffcc 	bl	8002044 <mpu6050_WriteData>

    // Configurar acelerómetro con rango ±2g (registro ACCEL_CONFIG = 0x1C, valor 0x00)
    //data = 0x00;
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, ACCEL_CONFIG_REG);
 80020ac:	1dfb      	adds	r3, r7, #7
 80020ae:	211c      	movs	r1, #28
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ffc7 	bl	8002044 <mpu6050_WriteData>

    // Configurar giroscopio con rango ±250°/s (registro GYRO_CONFIG = 0x1B, valor 0x00)
    //data = 0x00;
    //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, HAL_MAX_DELAY);
    mpu6050_WriteData(&data, GYRO_CONFIG_REG);
 80020b6:	1dfb      	adds	r3, r7, #7
 80020b8:	211b      	movs	r1, #27
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff ffc2 	bl	8002044 <mpu6050_WriteData>

}
 80020c0:	bf00      	nop
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <mpu6050_Read>:

char mpu6050_Read(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
	static uint8_t Rec_Data[14];
	static uint8_t state = 1;

	if (*mpu6050_RxCplt || state == 1) {
 80020cc:	4ba0      	ldr	r3, [pc, #640]	@ (8002350 <mpu6050_Read+0x288>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d104      	bne.n	80020e0 <mpu6050_Read+0x18>
 80020d6:	4b9f      	ldr	r3, [pc, #636]	@ (8002354 <mpu6050_Read+0x28c>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	f040 8198 	bne.w	8002410 <mpu6050_Read+0x348>
		*mpu6050_RxCplt = 0;  // Reset completion flag
 80020e0:	4b9b      	ldr	r3, [pc, #620]	@ (8002350 <mpu6050_Read+0x288>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2200      	movs	r2, #0
 80020e6:	701a      	strb	r2, [r3, #0]
		switch (state) {
 80020e8:	4b9a      	ldr	r3, [pc, #616]	@ (8002354 <mpu6050_Read+0x28c>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d002      	beq.n	80020f6 <mpu6050_Read+0x2e>
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d009      	beq.n	8002108 <mpu6050_Read+0x40>
 80020f4:	e18c      	b.n	8002410 <mpu6050_Read+0x348>
		case 1:
			state=2;
 80020f6:	4b97      	ldr	r3, [pc, #604]	@ (8002354 <mpu6050_Read+0x28c>)
 80020f8:	2202      	movs	r2, #2
 80020fa:	701a      	strb	r2, [r3, #0]
			// Leer 6 bytes desde ACCEL_XOUT_H (registro 0x3B)
			mpu6050_ReadDataDMA(Rec_Data, 14, ACCEL_XOUT_H_REG);
 80020fc:	223b      	movs	r2, #59	@ 0x3b
 80020fe:	210e      	movs	r1, #14
 8002100:	4895      	ldr	r0, [pc, #596]	@ (8002358 <mpu6050_Read+0x290>)
 8002102:	f7ff ffb3 	bl	800206c <mpu6050_ReadDataDMA>
			break;
 8002106:	e183      	b.n	8002410 <mpu6050_Read+0x348>
		case 2:
			state=1;
 8002108:	4b92      	ldr	r3, [pc, #584]	@ (8002354 <mpu6050_Read+0x28c>)
 800210a:	2201      	movs	r2, #1
 800210c:	701a      	strb	r2, [r3, #0]
			// Combinar bytes altos y bajos en variables de 16 bits con signo
			//Valores accelerometro
			ax = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]); //primer byte  es la parte alta, segundo parte baja
 800210e:	4b92      	ldr	r3, [pc, #584]	@ (8002358 <mpu6050_Read+0x290>)
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	b21b      	sxth	r3, r3
 8002114:	021b      	lsls	r3, r3, #8
 8002116:	b21a      	sxth	r2, r3
 8002118:	4b8f      	ldr	r3, [pc, #572]	@ (8002358 <mpu6050_Read+0x290>)
 800211a:	785b      	ldrb	r3, [r3, #1]
 800211c:	b21b      	sxth	r3, r3
 800211e:	4313      	orrs	r3, r2
 8002120:	b21b      	sxth	r3, r3
 8002122:	461a      	mov	r2, r3
 8002124:	4b8d      	ldr	r3, [pc, #564]	@ (800235c <mpu6050_Read+0x294>)
 8002126:	601a      	str	r2, [r3, #0]
			ay = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8002128:	4b8b      	ldr	r3, [pc, #556]	@ (8002358 <mpu6050_Read+0x290>)
 800212a:	789b      	ldrb	r3, [r3, #2]
 800212c:	b21b      	sxth	r3, r3
 800212e:	021b      	lsls	r3, r3, #8
 8002130:	b21a      	sxth	r2, r3
 8002132:	4b89      	ldr	r3, [pc, #548]	@ (8002358 <mpu6050_Read+0x290>)
 8002134:	78db      	ldrb	r3, [r3, #3]
 8002136:	b21b      	sxth	r3, r3
 8002138:	4313      	orrs	r3, r2
 800213a:	b21b      	sxth	r3, r3
 800213c:	461a      	mov	r2, r3
 800213e:	4b88      	ldr	r3, [pc, #544]	@ (8002360 <mpu6050_Read+0x298>)
 8002140:	601a      	str	r2, [r3, #0]
			az = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8002142:	4b85      	ldr	r3, [pc, #532]	@ (8002358 <mpu6050_Read+0x290>)
 8002144:	791b      	ldrb	r3, [r3, #4]
 8002146:	b21b      	sxth	r3, r3
 8002148:	021b      	lsls	r3, r3, #8
 800214a:	b21a      	sxth	r2, r3
 800214c:	4b82      	ldr	r3, [pc, #520]	@ (8002358 <mpu6050_Read+0x290>)
 800214e:	795b      	ldrb	r3, [r3, #5]
 8002150:	b21b      	sxth	r3, r3
 8002152:	4313      	orrs	r3, r2
 8002154:	b21b      	sxth	r3, r3
 8002156:	461a      	mov	r2, r3
 8002158:	4b82      	ldr	r3, [pc, #520]	@ (8002364 <mpu6050_Read+0x29c>)
 800215a:	601a      	str	r2, [r3, #0]
			//Medida temperatura
			//t = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
			//Valores del giroscopio
			gx = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 800215c:	4b7e      	ldr	r3, [pc, #504]	@ (8002358 <mpu6050_Read+0x290>)
 800215e:	7a1b      	ldrb	r3, [r3, #8]
 8002160:	b21b      	sxth	r3, r3
 8002162:	021b      	lsls	r3, r3, #8
 8002164:	b21a      	sxth	r2, r3
 8002166:	4b7c      	ldr	r3, [pc, #496]	@ (8002358 <mpu6050_Read+0x290>)
 8002168:	7a5b      	ldrb	r3, [r3, #9]
 800216a:	b21b      	sxth	r3, r3
 800216c:	4313      	orrs	r3, r2
 800216e:	b21b      	sxth	r3, r3
 8002170:	461a      	mov	r2, r3
 8002172:	4b7d      	ldr	r3, [pc, #500]	@ (8002368 <mpu6050_Read+0x2a0>)
 8002174:	601a      	str	r2, [r3, #0]
			gy = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8002176:	4b78      	ldr	r3, [pc, #480]	@ (8002358 <mpu6050_Read+0x290>)
 8002178:	7a9b      	ldrb	r3, [r3, #10]
 800217a:	b21b      	sxth	r3, r3
 800217c:	021b      	lsls	r3, r3, #8
 800217e:	b21a      	sxth	r2, r3
 8002180:	4b75      	ldr	r3, [pc, #468]	@ (8002358 <mpu6050_Read+0x290>)
 8002182:	7adb      	ldrb	r3, [r3, #11]
 8002184:	b21b      	sxth	r3, r3
 8002186:	4313      	orrs	r3, r2
 8002188:	b21b      	sxth	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	4b77      	ldr	r3, [pc, #476]	@ (800236c <mpu6050_Read+0x2a4>)
 800218e:	601a      	str	r2, [r3, #0]
			gz = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8002190:	4b71      	ldr	r3, [pc, #452]	@ (8002358 <mpu6050_Read+0x290>)
 8002192:	7b1b      	ldrb	r3, [r3, #12]
 8002194:	b21b      	sxth	r3, r3
 8002196:	021b      	lsls	r3, r3, #8
 8002198:	b21a      	sxth	r2, r3
 800219a:	4b6f      	ldr	r3, [pc, #444]	@ (8002358 <mpu6050_Read+0x290>)
 800219c:	7b5b      	ldrb	r3, [r3, #13]
 800219e:	b21b      	sxth	r3, r3
 80021a0:	4313      	orrs	r3, r2
 80021a2:	b21b      	sxth	r3, r3
 80021a4:	461a      	mov	r2, r3
 80021a6:	4b72      	ldr	r3, [pc, #456]	@ (8002370 <mpu6050_Read+0x2a8>)
 80021a8:	601a      	str	r2, [r3, #0]


			if (abs(ax) <= OFFSET_AX)
 80021aa:	4b6c      	ldr	r3, [pc, #432]	@ (800235c <mpu6050_Read+0x294>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f513 7fe1 	cmn.w	r3, #450	@ 0x1c2
 80021b2:	db08      	blt.n	80021c6 <mpu6050_Read+0xfe>
 80021b4:	4b69      	ldr	r3, [pc, #420]	@ (800235c <mpu6050_Read+0x294>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 80021bc:	dc03      	bgt.n	80021c6 <mpu6050_Read+0xfe>
				ax_real = 0;
 80021be:	4b6d      	ldr	r3, [pc, #436]	@ (8002374 <mpu6050_Read+0x2ac>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	801a      	strh	r2, [r3, #0]
 80021c4:	e025      	b.n	8002212 <mpu6050_Read+0x14a>
			else
				ax_real = (ax / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 80021c6:	4b65      	ldr	r3, [pc, #404]	@ (800235c <mpu6050_Read+0x294>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	ee07 3a90 	vmov	s15, r3
 80021ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021d2:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002378 <mpu6050_Read+0x2b0>
 80021d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80021da:	ee16 0a90 	vmov	r0, s13
 80021de:	f7fe f9b3 	bl	8000548 <__aeabi_f2d>
 80021e2:	a359      	add	r3, pc, #356	@ (adr r3, 8002348 <mpu6050_Read+0x280>)
 80021e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e8:	f7fe fa06 	bl	80005f8 <__aeabi_dmul>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4610      	mov	r0, r2
 80021f2:	4619      	mov	r1, r3
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	4b60      	ldr	r3, [pc, #384]	@ (800237c <mpu6050_Read+0x2b4>)
 80021fa:	f7fe f9fd 	bl	80005f8 <__aeabi_dmul>
 80021fe:	4602      	mov	r2, r0
 8002200:	460b      	mov	r3, r1
 8002202:	4610      	mov	r0, r2
 8002204:	4619      	mov	r1, r3
 8002206:	f7fe fc09 	bl	8000a1c <__aeabi_d2iz>
 800220a:	4603      	mov	r3, r0
 800220c:	b21a      	sxth	r2, r3
 800220e:	4b59      	ldr	r3, [pc, #356]	@ (8002374 <mpu6050_Read+0x2ac>)
 8002210:	801a      	strh	r2, [r3, #0]

			if (abs(ay) <= OFFSET_AY)
 8002212:	4b53      	ldr	r3, [pc, #332]	@ (8002360 <mpu6050_Read+0x298>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f513 7fe1 	cmn.w	r3, #450	@ 0x1c2
 800221a:	db08      	blt.n	800222e <mpu6050_Read+0x166>
 800221c:	4b50      	ldr	r3, [pc, #320]	@ (8002360 <mpu6050_Read+0x298>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8002224:	dc03      	bgt.n	800222e <mpu6050_Read+0x166>
				ay_real = 0;
 8002226:	4b56      	ldr	r3, [pc, #344]	@ (8002380 <mpu6050_Read+0x2b8>)
 8002228:	2200      	movs	r2, #0
 800222a:	801a      	strh	r2, [r3, #0]
 800222c:	e025      	b.n	800227a <mpu6050_Read+0x1b2>
			else
				ay_real = (ay / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 800222e:	4b4c      	ldr	r3, [pc, #304]	@ (8002360 <mpu6050_Read+0x298>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	ee07 3a90 	vmov	s15, r3
 8002236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800223a:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8002378 <mpu6050_Read+0x2b0>
 800223e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002242:	ee16 0a90 	vmov	r0, s13
 8002246:	f7fe f97f 	bl	8000548 <__aeabi_f2d>
 800224a:	a33f      	add	r3, pc, #252	@ (adr r3, 8002348 <mpu6050_Read+0x280>)
 800224c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002250:	f7fe f9d2 	bl	80005f8 <__aeabi_dmul>
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	4610      	mov	r0, r2
 800225a:	4619      	mov	r1, r3
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	4b46      	ldr	r3, [pc, #280]	@ (800237c <mpu6050_Read+0x2b4>)
 8002262:	f7fe f9c9 	bl	80005f8 <__aeabi_dmul>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	4610      	mov	r0, r2
 800226c:	4619      	mov	r1, r3
 800226e:	f7fe fbd5 	bl	8000a1c <__aeabi_d2iz>
 8002272:	4603      	mov	r3, r0
 8002274:	b21a      	sxth	r2, r3
 8002276:	4b42      	ldr	r3, [pc, #264]	@ (8002380 <mpu6050_Read+0x2b8>)
 8002278:	801a      	strh	r2, [r3, #0]

			if (abs(az) <= OFFSET_AZ)
 800227a:	4b3a      	ldr	r3, [pc, #232]	@ (8002364 <mpu6050_Read+0x29c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a41      	ldr	r2, [pc, #260]	@ (8002384 <mpu6050_Read+0x2bc>)
 8002280:	4293      	cmp	r3, r2
 8002282:	db0a      	blt.n	800229a <mpu6050_Read+0x1d2>
 8002284:	4b37      	ldr	r3, [pc, #220]	@ (8002364 <mpu6050_Read+0x29c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800228c:	4293      	cmp	r3, r2
 800228e:	dc04      	bgt.n	800229a <mpu6050_Read+0x1d2>
				az_real = 9.81 * MULTIPLICADORFLOAT; // en reposo debería medir ~1g hacia Z
 8002290:	4b3d      	ldr	r3, [pc, #244]	@ (8002388 <mpu6050_Read+0x2c0>)
 8002292:	f240 32d5 	movw	r2, #981	@ 0x3d5
 8002296:	801a      	strh	r2, [r3, #0]
 8002298:	e025      	b.n	80022e6 <mpu6050_Read+0x21e>
			else
				az_real = (az / 16384.0f) * GRAVEDAD * MULTIPLICADORFLOAT;
 800229a:	4b32      	ldr	r3, [pc, #200]	@ (8002364 <mpu6050_Read+0x29c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022a6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002378 <mpu6050_Read+0x2b0>
 80022aa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80022ae:	ee16 0a90 	vmov	r0, s13
 80022b2:	f7fe f949 	bl	8000548 <__aeabi_f2d>
 80022b6:	a324      	add	r3, pc, #144	@ (adr r3, 8002348 <mpu6050_Read+0x280>)
 80022b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022bc:	f7fe f99c 	bl	80005f8 <__aeabi_dmul>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4610      	mov	r0, r2
 80022c6:	4619      	mov	r1, r3
 80022c8:	f04f 0200 	mov.w	r2, #0
 80022cc:	4b2b      	ldr	r3, [pc, #172]	@ (800237c <mpu6050_Read+0x2b4>)
 80022ce:	f7fe f993 	bl	80005f8 <__aeabi_dmul>
 80022d2:	4602      	mov	r2, r0
 80022d4:	460b      	mov	r3, r1
 80022d6:	4610      	mov	r0, r2
 80022d8:	4619      	mov	r1, r3
 80022da:	f7fe fb9f 	bl	8000a1c <__aeabi_d2iz>
 80022de:	4603      	mov	r3, r0
 80022e0:	b21a      	sxth	r2, r3
 80022e2:	4b29      	ldr	r3, [pc, #164]	@ (8002388 <mpu6050_Read+0x2c0>)
 80022e4:	801a      	strh	r2, [r3, #0]

			// Aplicar offset y escalar a grados/segundo (centésimas)
			if (abs(gx) <= OFFSET_GX)
 80022e6:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <mpu6050_Read+0x2a0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f513 7fe1 	cmn.w	r3, #450	@ 0x1c2
 80022ee:	db08      	blt.n	8002302 <mpu6050_Read+0x23a>
 80022f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002368 <mpu6050_Read+0x2a0>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 80022f8:	dc03      	bgt.n	8002302 <mpu6050_Read+0x23a>
				gx_real = 0;
 80022fa:	4b24      	ldr	r3, [pc, #144]	@ (800238c <mpu6050_Read+0x2c4>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	801a      	strh	r2, [r3, #0]
 8002300:	e014      	b.n	800232c <mpu6050_Read+0x264>
			else
				gx_real = (gx / 131.0f) * MULTIPLICADORFLOAT;
 8002302:	4b19      	ldr	r3, [pc, #100]	@ (8002368 <mpu6050_Read+0x2a0>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	ee07 3a90 	vmov	s15, r3
 800230a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800230e:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002390 <mpu6050_Read+0x2c8>
 8002312:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002316:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002394 <mpu6050_Read+0x2cc>
 800231a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800231e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002322:	ee17 3a90 	vmov	r3, s15
 8002326:	b21a      	sxth	r2, r3
 8002328:	4b18      	ldr	r3, [pc, #96]	@ (800238c <mpu6050_Read+0x2c4>)
 800232a:	801a      	strh	r2, [r3, #0]

			if (abs(gy) <= OFFSET_GY)
 800232c:	4b0f      	ldr	r3, [pc, #60]	@ (800236c <mpu6050_Read+0x2a4>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f513 7faf 	cmn.w	r3, #350	@ 0x15e
 8002334:	db32      	blt.n	800239c <mpu6050_Read+0x2d4>
 8002336:	4b0d      	ldr	r3, [pc, #52]	@ (800236c <mpu6050_Read+0x2a4>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 800233e:	dc2d      	bgt.n	800239c <mpu6050_Read+0x2d4>
				gy_real = 0;
 8002340:	4b15      	ldr	r3, [pc, #84]	@ (8002398 <mpu6050_Read+0x2d0>)
 8002342:	2200      	movs	r2, #0
 8002344:	801a      	strh	r2, [r3, #0]
 8002346:	e03e      	b.n	80023c6 <mpu6050_Read+0x2fe>
 8002348:	51eb851f 	.word	0x51eb851f
 800234c:	40239eb8 	.word	0x40239eb8
 8002350:	200006d0 	.word	0x200006d0
 8002354:	2000002b 	.word	0x2000002b
 8002358:	20000700 	.word	0x20000700
 800235c:	200006e8 	.word	0x200006e8
 8002360:	200006ec 	.word	0x200006ec
 8002364:	200006f0 	.word	0x200006f0
 8002368:	200006f4 	.word	0x200006f4
 800236c:	200006f8 	.word	0x200006f8
 8002370:	200006fc 	.word	0x200006fc
 8002374:	200006dc 	.word	0x200006dc
 8002378:	46800000 	.word	0x46800000
 800237c:	40590000 	.word	0x40590000
 8002380:	200006de 	.word	0x200006de
 8002384:	ffffb1e0 	.word	0xffffb1e0
 8002388:	200006e0 	.word	0x200006e0
 800238c:	200006e2 	.word	0x200006e2
 8002390:	43030000 	.word	0x43030000
 8002394:	42c80000 	.word	0x42c80000
 8002398:	200006e4 	.word	0x200006e4
			else
				gy_real = (gy / 131.0f) * MULTIPLICADORFLOAT;
 800239c:	4b1e      	ldr	r3, [pc, #120]	@ (8002418 <mpu6050_Read+0x350>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	ee07 3a90 	vmov	s15, r3
 80023a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023a8:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800241c <mpu6050_Read+0x354>
 80023ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023b0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002420 <mpu6050_Read+0x358>
 80023b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023bc:	ee17 3a90 	vmov	r3, s15
 80023c0:	b21a      	sxth	r2, r3
 80023c2:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <mpu6050_Read+0x35c>)
 80023c4:	801a      	strh	r2, [r3, #0]

			if (abs(gz) <= OFFSET_GZ)
 80023c6:	4b18      	ldr	r3, [pc, #96]	@ (8002428 <mpu6050_Read+0x360>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f513 7faf 	cmn.w	r3, #350	@ 0x15e
 80023ce:	db08      	blt.n	80023e2 <mpu6050_Read+0x31a>
 80023d0:	4b15      	ldr	r3, [pc, #84]	@ (8002428 <mpu6050_Read+0x360>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 80023d8:	dc03      	bgt.n	80023e2 <mpu6050_Read+0x31a>
				gz_real = 0;
 80023da:	4b14      	ldr	r3, [pc, #80]	@ (800242c <mpu6050_Read+0x364>)
 80023dc:	2200      	movs	r2, #0
 80023de:	801a      	strh	r2, [r3, #0]
 80023e0:	e014      	b.n	800240c <mpu6050_Read+0x344>
			else
				gz_real = (gz / 131.0f) * MULTIPLICADORFLOAT;
 80023e2:	4b11      	ldr	r3, [pc, #68]	@ (8002428 <mpu6050_Read+0x360>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	ee07 3a90 	vmov	s15, r3
 80023ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023ee:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800241c <mpu6050_Read+0x354>
 80023f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023f6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8002420 <mpu6050_Read+0x358>
 80023fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002402:	ee17 3a90 	vmov	r3, s15
 8002406:	b21a      	sxth	r2, r3
 8002408:	4b08      	ldr	r3, [pc, #32]	@ (800242c <mpu6050_Read+0x364>)
 800240a:	801a      	strh	r2, [r3, #0]

			return 1;
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <mpu6050_Read+0x34a>
			break;
		}
	}
	return 0;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200006f8 	.word	0x200006f8
 800241c:	43030000 	.word	0x43030000
 8002420:	42c80000 	.word	0x42c80000
 8002424:	200006e4 	.word	0x200006e4
 8002428:	200006fc 	.word	0x200006fc
 800242c:	200006e6 	.word	0x200006e6

08002430 <mpu6050_GetData>:

void mpu6050_GetData(int16_t *ax, int16_t *ay, int16_t *az, int16_t *gx, int16_t *gy, int16_t *gz) {
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
 800243c:	603b      	str	r3, [r7, #0]
    if (ax) *ax = ax_real;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d004      	beq.n	800244e <mpu6050_GetData+0x1e>
 8002444:	4b19      	ldr	r3, [pc, #100]	@ (80024ac <mpu6050_GetData+0x7c>)
 8002446:	f9b3 2000 	ldrsh.w	r2, [r3]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	801a      	strh	r2, [r3, #0]
    if (ay) *ay = ay_real;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d004      	beq.n	800245e <mpu6050_GetData+0x2e>
 8002454:	4b16      	ldr	r3, [pc, #88]	@ (80024b0 <mpu6050_GetData+0x80>)
 8002456:	f9b3 2000 	ldrsh.w	r2, [r3]
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	801a      	strh	r2, [r3, #0]
    if (az) *az = az_real;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d004      	beq.n	800246e <mpu6050_GetData+0x3e>
 8002464:	4b13      	ldr	r3, [pc, #76]	@ (80024b4 <mpu6050_GetData+0x84>)
 8002466:	f9b3 2000 	ldrsh.w	r2, [r3]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	801a      	strh	r2, [r3, #0]

    if (gx) *gx = gx_real;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d004      	beq.n	800247e <mpu6050_GetData+0x4e>
 8002474:	4b10      	ldr	r3, [pc, #64]	@ (80024b8 <mpu6050_GetData+0x88>)
 8002476:	f9b3 2000 	ldrsh.w	r2, [r3]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	801a      	strh	r2, [r3, #0]
    if (gy) *gy = gy_real;
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <mpu6050_GetData+0x5e>
 8002484:	4b0d      	ldr	r3, [pc, #52]	@ (80024bc <mpu6050_GetData+0x8c>)
 8002486:	f9b3 2000 	ldrsh.w	r2, [r3]
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	801a      	strh	r2, [r3, #0]
    if (gz) *gz = gz_real;
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d004      	beq.n	800249e <mpu6050_GetData+0x6e>
 8002494:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <mpu6050_GetData+0x90>)
 8002496:	f9b3 2000 	ldrsh.w	r2, [r3]
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	801a      	strh	r2, [r3, #0]
}
 800249e:	bf00      	nop
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	200006dc 	.word	0x200006dc
 80024b0:	200006de 	.word	0x200006de
 80024b4:	200006e0 	.word	0x200006e0
 80024b8:	200006e2 	.word	0x200006e2
 80024bc:	200006e4 	.word	0x200006e4
 80024c0:	200006e6 	.word	0x200006e6

080024c4 <ssd1306_Reset>:
static void (*memWrite)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type) = NULL;
static void (*memWriteDMA)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type) = NULL;

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
	...

080024d4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80024d4:	b590      	push	{r4, r7, lr}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	71fb      	strb	r3, [r7, #7]
	memWrite(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 80024de:	4b05      	ldr	r3, [pc, #20]	@ (80024f4 <ssd1306_WriteCommand+0x20>)
 80024e0:	681c      	ldr	r4, [r3, #0]
 80024e2:	1df9      	adds	r1, r7, #7
 80024e4:	2300      	movs	r3, #0
 80024e6:	2201      	movs	r2, #1
 80024e8:	2078      	movs	r0, #120	@ 0x78
 80024ea:	47a0      	blx	r4
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd90      	pop	{r4, r7, pc}
 80024f4:	20000714 	.word	0x20000714

080024f8 <ssd1306_WriteCommandDMA>:

void ssd1306_WriteCommandDMA(uint8_t byte) {
 80024f8:	b590      	push	{r4, r7, lr}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	71fb      	strb	r3, [r7, #7]
	memWriteDMA(SSD1306_I2C_ADDR, &byte, 1, 0x00);
 8002502:	4b05      	ldr	r3, [pc, #20]	@ (8002518 <ssd1306_WriteCommandDMA+0x20>)
 8002504:	681c      	ldr	r4, [r3, #0]
 8002506:	1df9      	adds	r1, r7, #7
 8002508:	2300      	movs	r3, #0
 800250a:	2201      	movs	r2, #1
 800250c:	2078      	movs	r0, #120	@ 0x78
 800250e:	47a0      	blx	r4
	//HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	bd90      	pop	{r4, r7, pc}
 8002518:	20000718 	.word	0x20000718

0800251c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
    memWrite(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 8002526:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <ssd1306_WriteData+0x24>)
 8002528:	681c      	ldr	r4, [r3, #0]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	b2da      	uxtb	r2, r3
 800252e:	2340      	movs	r3, #64	@ 0x40
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	2078      	movs	r0, #120	@ 0x78
 8002534:	47a0      	blx	r4
	//HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bd90      	pop	{r4, r7, pc}
 800253e:	bf00      	nop
 8002540:	20000714 	.word	0x20000714

08002544 <ssd1306_WriteDataDMA>:

void ssd1306_WriteDataDMA(uint8_t* buffer, size_t buff_size) {
 8002544:	b590      	push	{r4, r7, lr}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
	memWriteDMA(SSD1306_I2C_ADDR, buffer, buff_size, 0x40);
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <ssd1306_WriteDataDMA+0x24>)
 8002550:	681c      	ldr	r4, [r3, #0]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	2340      	movs	r3, #64	@ 0x40
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	2078      	movs	r0, #120	@ 0x78
 800255c:	47a0      	blx	r4
	//HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	bd90      	pop	{r4, r7, pc}
 8002566:	bf00      	nop
 8002568:	20000718 	.word	0x20000718

0800256c <ssd1306_Attach_MemWriteDMA>:
        ret = SSD1306_OK;
    }
    return ret;
}

void ssd1306_Attach_MemWriteDMA(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	memWriteDMA = PtrRx;
 8002574:	4a04      	ldr	r2, [pc, #16]	@ (8002588 <ssd1306_Attach_MemWriteDMA+0x1c>)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6013      	str	r3, [r2, #0]
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	20000718 	.word	0x20000718

0800258c <ssd1306_Attach_MemWrite>:

void ssd1306_Attach_MemWrite(void(*PtrRx)(uint8_t address, uint8_t *data, uint8_t size, uint8_t type)){
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	memWrite = PtrRx;
 8002594:	4a04      	ldr	r2, [pc, #16]	@ (80025a8 <ssd1306_Attach_MemWrite+0x1c>)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6013      	str	r3, [r2, #0]
}
 800259a:	bf00      	nop
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	20000714 	.word	0x20000714

080025ac <ssd1306_ADC_ConfCpltCallback>:

void ssd1306_ADC_ConfCpltCallback(volatile uint8_t *PtrRx){
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	SSD1306_TxCplt = (uint8_t *)PtrRx;
 80025b4:	4a04      	ldr	r2, [pc, #16]	@ (80025c8 <ssd1306_ADC_ConfCpltCallback+0x1c>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6013      	str	r3, [r2, #0]
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000710 	.word	0x20000710

080025cc <ssd1306_Init>:

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80025d0:	f7ff ff78 	bl	80024c4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80025d4:	2064      	movs	r0, #100	@ 0x64
 80025d6:	f001 f8df 	bl	8003798 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80025da:	2000      	movs	r0, #0
 80025dc:	f000 faa4 	bl	8002b28 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80025e0:	2020      	movs	r0, #32
 80025e2:	f7ff ff77 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80025e6:	2000      	movs	r0, #0
 80025e8:	f7ff ff74 	bl	80024d4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80025ec:	20b0      	movs	r0, #176	@ 0xb0
 80025ee:	f7ff ff71 	bl	80024d4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80025f2:	20c8      	movs	r0, #200	@ 0xc8
 80025f4:	f7ff ff6e 	bl	80024d4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80025f8:	2000      	movs	r0, #0
 80025fa:	f7ff ff6b 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80025fe:	2010      	movs	r0, #16
 8002600:	f7ff ff68 	bl	80024d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002604:	2040      	movs	r0, #64	@ 0x40
 8002606:	f7ff ff65 	bl	80024d4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800260a:	20ff      	movs	r0, #255	@ 0xff
 800260c:	f000 fa78 	bl	8002b00 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002610:	20a1      	movs	r0, #161	@ 0xa1
 8002612:	f7ff ff5f 	bl	80024d4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002616:	20a6      	movs	r0, #166	@ 0xa6
 8002618:	f7ff ff5c 	bl	80024d4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800261c:	20a8      	movs	r0, #168	@ 0xa8
 800261e:	f7ff ff59 	bl	80024d4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002622:	203f      	movs	r0, #63	@ 0x3f
 8002624:	f7ff ff56 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002628:	20a4      	movs	r0, #164	@ 0xa4
 800262a:	f7ff ff53 	bl	80024d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800262e:	20d3      	movs	r0, #211	@ 0xd3
 8002630:	f7ff ff50 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002634:	2000      	movs	r0, #0
 8002636:	f7ff ff4d 	bl	80024d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800263a:	20d5      	movs	r0, #213	@ 0xd5
 800263c:	f7ff ff4a 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002640:	20f0      	movs	r0, #240	@ 0xf0
 8002642:	f7ff ff47 	bl	80024d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002646:	20d9      	movs	r0, #217	@ 0xd9
 8002648:	f7ff ff44 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800264c:	2022      	movs	r0, #34	@ 0x22
 800264e:	f7ff ff41 	bl	80024d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002652:	20da      	movs	r0, #218	@ 0xda
 8002654:	f7ff ff3e 	bl	80024d4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002658:	2012      	movs	r0, #18
 800265a:	f7ff ff3b 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800265e:	20db      	movs	r0, #219	@ 0xdb
 8002660:	f7ff ff38 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002664:	2020      	movs	r0, #32
 8002666:	f7ff ff35 	bl	80024d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800266a:	208d      	movs	r0, #141	@ 0x8d
 800266c:	f7ff ff32 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002670:	2014      	movs	r0, #20
 8002672:	f7ff ff2f 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002676:	2001      	movs	r0, #1
 8002678:	f000 fa56 	bl	8002b28 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800267c:	2000      	movs	r0, #0
 800267e:	f000 f80f 	bl	80026a0 <ssd1306_Fill>
    //ssd1306_Fill(White);

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002682:	f000 f825 	bl	80026d0 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002686:	4b05      	ldr	r3, [pc, #20]	@ (800269c <ssd1306_Init+0xd0>)
 8002688:	2200      	movs	r2, #0
 800268a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800268c:	4b03      	ldr	r3, [pc, #12]	@ (800269c <ssd1306_Init+0xd0>)
 800268e:	2200      	movs	r2, #0
 8002690:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8002692:	4b02      	ldr	r3, [pc, #8]	@ (800269c <ssd1306_Init+0xd0>)
 8002694:	2201      	movs	r2, #1
 8002696:	711a      	strb	r2, [r3, #4]
}
 8002698:	bf00      	nop
 800269a:	bd80      	pop	{r7, pc}
 800269c:	20000b1c 	.word	0x20000b1c

080026a0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <ssd1306_Fill+0x14>
 80026b0:	2300      	movs	r3, #0
 80026b2:	e000      	b.n	80026b6 <ssd1306_Fill+0x16>
 80026b4:	23ff      	movs	r3, #255	@ 0xff
 80026b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026ba:	4619      	mov	r1, r3
 80026bc:	4803      	ldr	r0, [pc, #12]	@ (80026cc <ssd1306_Fill+0x2c>)
 80026be:	f00c fa0d 	bl	800eadc <memset>
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	2000071c 	.word	0x2000071c

080026d0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80026d6:	2300      	movs	r3, #0
 80026d8:	71fb      	strb	r3, [r7, #7]
 80026da:	e016      	b.n	800270a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	3b50      	subs	r3, #80	@ 0x50
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff fef6 	bl	80024d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80026e8:	2000      	movs	r0, #0
 80026ea:	f7ff fef3 	bl	80024d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80026ee:	2010      	movs	r0, #16
 80026f0:	f7ff fef0 	bl	80024d4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	01db      	lsls	r3, r3, #7
 80026f8:	4a08      	ldr	r2, [pc, #32]	@ (800271c <ssd1306_UpdateScreen+0x4c>)
 80026fa:	4413      	add	r3, r2
 80026fc:	2180      	movs	r1, #128	@ 0x80
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff ff0c 	bl	800251c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	3301      	adds	r3, #1
 8002708:	71fb      	strb	r3, [r7, #7]
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	2b07      	cmp	r3, #7
 800270e:	d9e5      	bls.n	80026dc <ssd1306_UpdateScreen+0xc>
    }
}
 8002710:	bf00      	nop
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	2000071c 	.word	0x2000071c

08002720 <ssd1306_UpdateScreenDMA>:


/* Write the screenbuffer with changed to the screen */
char ssd1306_UpdateScreenDMA(void) {
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
	static uint8_t current_page = 0;
	static uint8_t state = 1;

	// Only proceed if I2C is ready or we're starting a new transaction

	if (*SSD1306_TxCplt || state == 1) {
 8002724:	4b2a      	ldr	r3, [pc, #168]	@ (80027d0 <ssd1306_UpdateScreenDMA+0xb0>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d103      	bne.n	8002736 <ssd1306_UpdateScreenDMA+0x16>
 800272e:	4b29      	ldr	r3, [pc, #164]	@ (80027d4 <ssd1306_UpdateScreenDMA+0xb4>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d149      	bne.n	80027ca <ssd1306_UpdateScreenDMA+0xaa>
		*SSD1306_TxCplt = 0;  // Reset completion flag
 8002736:	4b26      	ldr	r3, [pc, #152]	@ (80027d0 <ssd1306_UpdateScreenDMA+0xb0>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2200      	movs	r2, #0
 800273c:	701a      	strb	r2, [r3, #0]

		switch (state) {
 800273e:	4b25      	ldr	r3, [pc, #148]	@ (80027d4 <ssd1306_UpdateScreenDMA+0xb4>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	3b01      	subs	r3, #1
 8002744:	2b03      	cmp	r3, #3
 8002746:	d840      	bhi.n	80027ca <ssd1306_UpdateScreenDMA+0xaa>
 8002748:	a201      	add	r2, pc, #4	@ (adr r2, 8002750 <ssd1306_UpdateScreenDMA+0x30>)
 800274a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274e:	bf00      	nop
 8002750:	08002761 	.word	0x08002761
 8002754:	08002777 	.word	0x08002777
 8002758:	08002785 	.word	0x08002785
 800275c:	08002793 	.word	0x08002793
		case 1:  // Set page address
			ssd1306_WriteCommandDMA(0xB0 + current_page);
 8002760:	4b1d      	ldr	r3, [pc, #116]	@ (80027d8 <ssd1306_UpdateScreenDMA+0xb8>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	3b50      	subs	r3, #80	@ 0x50
 8002766:	b2db      	uxtb	r3, r3
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff fec5 	bl	80024f8 <ssd1306_WriteCommandDMA>
			state = 2;
 800276e:	4b19      	ldr	r3, [pc, #100]	@ (80027d4 <ssd1306_UpdateScreenDMA+0xb4>)
 8002770:	2202      	movs	r2, #2
 8002772:	701a      	strb	r2, [r3, #0]
			break;
 8002774:	e029      	b.n	80027ca <ssd1306_UpdateScreenDMA+0xaa>
		case 2:  // Set column address low nibble
			ssd1306_WriteCommandDMA(0x00 + SSD1306_X_OFFSET_LOWER);
 8002776:	2000      	movs	r0, #0
 8002778:	f7ff febe 	bl	80024f8 <ssd1306_WriteCommandDMA>
			state = 3;
 800277c:	4b15      	ldr	r3, [pc, #84]	@ (80027d4 <ssd1306_UpdateScreenDMA+0xb4>)
 800277e:	2203      	movs	r2, #3
 8002780:	701a      	strb	r2, [r3, #0]
			break;
 8002782:	e022      	b.n	80027ca <ssd1306_UpdateScreenDMA+0xaa>
		case 3:  // Set column address high nibble
			ssd1306_WriteCommandDMA(0x10 + SSD1306_X_OFFSET_UPPER);
 8002784:	2010      	movs	r0, #16
 8002786:	f7ff feb7 	bl	80024f8 <ssd1306_WriteCommandDMA>
			state = 4;
 800278a:	4b12      	ldr	r3, [pc, #72]	@ (80027d4 <ssd1306_UpdateScreenDMA+0xb4>)
 800278c:	2204      	movs	r2, #4
 800278e:	701a      	strb	r2, [r3, #0]
			break;
 8002790:	e01b      	b.n	80027ca <ssd1306_UpdateScreenDMA+0xaa>
		case 4:  // Write page data
			ssd1306_WriteDataDMA(&SSD1306_Buffer[SSD1306_WIDTH*current_page],SSD1306_WIDTH);
 8002792:	4b11      	ldr	r3, [pc, #68]	@ (80027d8 <ssd1306_UpdateScreenDMA+0xb8>)
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	01db      	lsls	r3, r3, #7
 8002798:	4a10      	ldr	r2, [pc, #64]	@ (80027dc <ssd1306_UpdateScreenDMA+0xbc>)
 800279a:	4413      	add	r3, r2
 800279c:	2180      	movs	r1, #128	@ 0x80
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fed0 	bl	8002544 <ssd1306_WriteDataDMA>
			current_page++;
 80027a4:	4b0c      	ldr	r3, [pc, #48]	@ (80027d8 <ssd1306_UpdateScreenDMA+0xb8>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	3301      	adds	r3, #1
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	4b0a      	ldr	r3, [pc, #40]	@ (80027d8 <ssd1306_UpdateScreenDMA+0xb8>)
 80027ae:	701a      	strb	r2, [r3, #0]
			state = 1;  // Start over with next page
 80027b0:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <ssd1306_UpdateScreenDMA+0xb4>)
 80027b2:	2201      	movs	r2, #1
 80027b4:	701a      	strb	r2, [r3, #0]

			if (current_page > 7){//SSD1306_HEIGHT/8) {
 80027b6:	4b08      	ldr	r3, [pc, #32]	@ (80027d8 <ssd1306_UpdateScreenDMA+0xb8>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b07      	cmp	r3, #7
 80027bc:	d904      	bls.n	80027c8 <ssd1306_UpdateScreenDMA+0xa8>
				current_page = 0;
 80027be:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <ssd1306_UpdateScreenDMA+0xb8>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	701a      	strb	r2, [r3, #0]
				return 1;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e001      	b.n	80027cc <ssd1306_UpdateScreenDMA+0xac>
			}
			break;
 80027c8:	bf00      	nop
		}
	}
	return 0;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000710 	.word	0x20000710
 80027d4:	2000002c 	.word	0x2000002c
 80027d8:	20000b22 	.word	0x20000b22
 80027dc:	2000071c 	.word	0x2000071c

080027e0 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]
 80027ea:	460b      	mov	r3, r1
 80027ec:	71bb      	strb	r3, [r7, #6]
 80027ee:	4613      	mov	r3, r2
 80027f0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80027f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	db3d      	blt.n	8002876 <ssd1306_DrawPixel+0x96>
 80027fa:	79bb      	ldrb	r3, [r7, #6]
 80027fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80027fe:	d83a      	bhi.n	8002876 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8002800:	797b      	ldrb	r3, [r7, #5]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d11a      	bne.n	800283c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002806:	79fa      	ldrb	r2, [r7, #7]
 8002808:	79bb      	ldrb	r3, [r7, #6]
 800280a:	08db      	lsrs	r3, r3, #3
 800280c:	b2d8      	uxtb	r0, r3
 800280e:	4603      	mov	r3, r0
 8002810:	01db      	lsls	r3, r3, #7
 8002812:	4413      	add	r3, r2
 8002814:	4a1b      	ldr	r2, [pc, #108]	@ (8002884 <ssd1306_DrawPixel+0xa4>)
 8002816:	5cd3      	ldrb	r3, [r2, r3]
 8002818:	b25a      	sxtb	r2, r3
 800281a:	79bb      	ldrb	r3, [r7, #6]
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	2101      	movs	r1, #1
 8002822:	fa01 f303 	lsl.w	r3, r1, r3
 8002826:	b25b      	sxtb	r3, r3
 8002828:	4313      	orrs	r3, r2
 800282a:	b259      	sxtb	r1, r3
 800282c:	79fa      	ldrb	r2, [r7, #7]
 800282e:	4603      	mov	r3, r0
 8002830:	01db      	lsls	r3, r3, #7
 8002832:	4413      	add	r3, r2
 8002834:	b2c9      	uxtb	r1, r1
 8002836:	4a13      	ldr	r2, [pc, #76]	@ (8002884 <ssd1306_DrawPixel+0xa4>)
 8002838:	54d1      	strb	r1, [r2, r3]
 800283a:	e01d      	b.n	8002878 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800283c:	79fa      	ldrb	r2, [r7, #7]
 800283e:	79bb      	ldrb	r3, [r7, #6]
 8002840:	08db      	lsrs	r3, r3, #3
 8002842:	b2d8      	uxtb	r0, r3
 8002844:	4603      	mov	r3, r0
 8002846:	01db      	lsls	r3, r3, #7
 8002848:	4413      	add	r3, r2
 800284a:	4a0e      	ldr	r2, [pc, #56]	@ (8002884 <ssd1306_DrawPixel+0xa4>)
 800284c:	5cd3      	ldrb	r3, [r2, r3]
 800284e:	b25a      	sxtb	r2, r3
 8002850:	79bb      	ldrb	r3, [r7, #6]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	2101      	movs	r1, #1
 8002858:	fa01 f303 	lsl.w	r3, r1, r3
 800285c:	b25b      	sxtb	r3, r3
 800285e:	43db      	mvns	r3, r3
 8002860:	b25b      	sxtb	r3, r3
 8002862:	4013      	ands	r3, r2
 8002864:	b259      	sxtb	r1, r3
 8002866:	79fa      	ldrb	r2, [r7, #7]
 8002868:	4603      	mov	r3, r0
 800286a:	01db      	lsls	r3, r3, #7
 800286c:	4413      	add	r3, r2
 800286e:	b2c9      	uxtb	r1, r1
 8002870:	4a04      	ldr	r2, [pc, #16]	@ (8002884 <ssd1306_DrawPixel+0xa4>)
 8002872:	54d1      	strb	r1, [r2, r3]
 8002874:	e000      	b.n	8002878 <ssd1306_DrawPixel+0x98>
        return;
 8002876:	bf00      	nop
    }
}
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	2000071c 	.word	0x2000071c

08002888 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002888:	b590      	push	{r4, r7, lr}
 800288a:	b089      	sub	sp, #36	@ 0x24
 800288c:	af00      	add	r7, sp, #0
 800288e:	4604      	mov	r4, r0
 8002890:	4638      	mov	r0, r7
 8002892:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002896:	4623      	mov	r3, r4
 8002898:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 800289a:	7bfb      	ldrb	r3, [r7, #15]
 800289c:	2b1f      	cmp	r3, #31
 800289e:	d902      	bls.n	80028a6 <ssd1306_WriteChar+0x1e>
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
 80028a2:	2b7e      	cmp	r3, #126	@ 0x7e
 80028a4:	d901      	bls.n	80028aa <ssd1306_WriteChar+0x22>
        return 0;
 80028a6:	2300      	movs	r3, #0
 80028a8:	e079      	b.n	800299e <ssd1306_WriteChar+0x116>

    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d005      	beq.n	80028bc <ssd1306_WriteChar+0x34>
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	3b20      	subs	r3, #32
 80028b6:	4413      	add	r3, r2
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	e000      	b.n	80028be <ssd1306_WriteChar+0x36>
 80028bc:	783b      	ldrb	r3, [r7, #0]
 80028be:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80028c0:	4b39      	ldr	r3, [pc, #228]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	7dfb      	ldrb	r3, [r7, #23]
 80028c8:	4413      	add	r3, r2
 80028ca:	2b80      	cmp	r3, #128	@ 0x80
 80028cc:	dc06      	bgt.n	80028dc <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80028ce:	4b36      	ldr	r3, [pc, #216]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 80028d0:	885b      	ldrh	r3, [r3, #2]
 80028d2:	461a      	mov	r2, r3
 80028d4:	787b      	ldrb	r3, [r7, #1]
 80028d6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80028d8:	2b40      	cmp	r3, #64	@ 0x40
 80028da:	dd01      	ble.n	80028e0 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	e05e      	b.n	800299e <ssd1306_WriteChar+0x116>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80028e0:	2300      	movs	r3, #0
 80028e2:	61fb      	str	r3, [r7, #28]
 80028e4:	e04d      	b.n	8002982 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
 80028ea:	3b20      	subs	r3, #32
 80028ec:	7879      	ldrb	r1, [r7, #1]
 80028ee:	fb01 f303 	mul.w	r3, r1, r3
 80028f2:	4619      	mov	r1, r3
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	440b      	add	r3, r1
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	4413      	add	r3, r2
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002900:	2300      	movs	r3, #0
 8002902:	61bb      	str	r3, [r7, #24]
 8002904:	e036      	b.n	8002974 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d013      	beq.n	800293e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002916:	4b24      	ldr	r3, [pc, #144]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 8002918:	881b      	ldrh	r3, [r3, #0]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	b2db      	uxtb	r3, r3
 8002920:	4413      	add	r3, r2
 8002922:	b2d8      	uxtb	r0, r3
 8002924:	4b20      	ldr	r3, [pc, #128]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 8002926:	885b      	ldrh	r3, [r3, #2]
 8002928:	b2da      	uxtb	r2, r3
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	b2db      	uxtb	r3, r3
 800292e:	4413      	add	r3, r2
 8002930:	b2db      	uxtb	r3, r3
 8002932:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002936:	4619      	mov	r1, r3
 8002938:	f7ff ff52 	bl	80027e0 <ssd1306_DrawPixel>
 800293c:	e017      	b.n	800296e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800293e:	4b1a      	ldr	r3, [pc, #104]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	b2da      	uxtb	r2, r3
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	b2db      	uxtb	r3, r3
 8002948:	4413      	add	r3, r2
 800294a:	b2d8      	uxtb	r0, r3
 800294c:	4b16      	ldr	r3, [pc, #88]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 800294e:	885b      	ldrh	r3, [r3, #2]
 8002950:	b2da      	uxtb	r2, r3
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	b2db      	uxtb	r3, r3
 8002956:	4413      	add	r3, r2
 8002958:	b2d9      	uxtb	r1, r3
 800295a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800295e:	2b00      	cmp	r3, #0
 8002960:	bf0c      	ite	eq
 8002962:	2301      	moveq	r3, #1
 8002964:	2300      	movne	r3, #0
 8002966:	b2db      	uxtb	r3, r3
 8002968:	461a      	mov	r2, r3
 800296a:	f7ff ff39 	bl	80027e0 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	3301      	adds	r3, #1
 8002972:	61bb      	str	r3, [r7, #24]
 8002974:	7dfb      	ldrb	r3, [r7, #23]
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	429a      	cmp	r2, r3
 800297a:	d3c4      	bcc.n	8002906 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	3301      	adds	r3, #1
 8002980:	61fb      	str	r3, [r7, #28]
 8002982:	787b      	ldrb	r3, [r7, #1]
 8002984:	461a      	mov	r2, r3
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	4293      	cmp	r3, r2
 800298a:	d3ac      	bcc.n	80028e6 <ssd1306_WriteChar+0x5e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += char_width;
 800298c:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 800298e:	881a      	ldrh	r2, [r3, #0]
 8002990:	7dfb      	ldrb	r3, [r7, #23]
 8002992:	b29b      	uxth	r3, r3
 8002994:	4413      	add	r3, r2
 8002996:	b29a      	uxth	r2, r3
 8002998:	4b03      	ldr	r3, [pc, #12]	@ (80029a8 <ssd1306_WriteChar+0x120>)
 800299a:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800299c:	7bfb      	ldrb	r3, [r7, #15]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3724      	adds	r7, #36	@ 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd90      	pop	{r4, r7, pc}
 80029a6:	bf00      	nop
 80029a8:	20000b1c 	.word	0x20000b1c

080029ac <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af02      	add	r7, sp, #8
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	4638      	mov	r0, r7
 80029b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80029ba:	e013      	b.n	80029e4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	7818      	ldrb	r0, [r3, #0]
 80029c0:	7e3b      	ldrb	r3, [r7, #24]
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	463b      	mov	r3, r7
 80029c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029c8:	f7ff ff5e 	bl	8002888 <ssd1306_WriteChar>
 80029cc:	4603      	mov	r3, r0
 80029ce:	461a      	mov	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d002      	beq.n	80029de <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	e008      	b.n	80029f0 <ssd1306_WriteString+0x44>
        }
        str++;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	3301      	adds	r3, #1
 80029e2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1e7      	bne.n	80029bc <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	781b      	ldrb	r3, [r3, #0]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	460a      	mov	r2, r1
 8002a02:	71fb      	strb	r3, [r7, #7]
 8002a04:	4613      	mov	r3, r2
 8002a06:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002a08:	79fb      	ldrb	r3, [r7, #7]
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <ssd1306_SetCursor+0x2c>)
 8002a0e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002a10:	79bb      	ldrb	r3, [r7, #6]
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	4b03      	ldr	r3, [pc, #12]	@ (8002a24 <ssd1306_SetCursor+0x2c>)
 8002a16:	805a      	strh	r2, [r3, #2]
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	20000b1c 	.word	0x20000b1c

08002a28 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002a28:	b590      	push	{r4, r7, lr}
 8002a2a:	b089      	sub	sp, #36	@ 0x24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4604      	mov	r4, r0
 8002a30:	4608      	mov	r0, r1
 8002a32:	4611      	mov	r1, r2
 8002a34:	461a      	mov	r2, r3
 8002a36:	4623      	mov	r3, r4
 8002a38:	71fb      	strb	r3, [r7, #7]
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	71bb      	strb	r3, [r7, #6]
 8002a3e:	460b      	mov	r3, r1
 8002a40:	717b      	strb	r3, [r7, #5]
 8002a42:	4613      	mov	r3, r2
 8002a44:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002a46:	797a      	ldrb	r2, [r7, #5]
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	bfb8      	it	lt
 8002a50:	425b      	neglt	r3, r3
 8002a52:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002a54:	793a      	ldrb	r2, [r7, #4]
 8002a56:	79bb      	ldrb	r3, [r7, #6]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	bfb8      	it	lt
 8002a5e:	425b      	neglt	r3, r3
 8002a60:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002a62:	79fa      	ldrb	r2, [r7, #7]
 8002a64:	797b      	ldrb	r3, [r7, #5]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d201      	bcs.n	8002a6e <ssd1306_Line+0x46>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e001      	b.n	8002a72 <ssd1306_Line+0x4a>
 8002a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a72:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002a74:	79ba      	ldrb	r2, [r7, #6]
 8002a76:	793b      	ldrb	r3, [r7, #4]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d201      	bcs.n	8002a80 <ssd1306_Line+0x58>
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e001      	b.n	8002a84 <ssd1306_Line+0x5c>
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295
 8002a84:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	61fb      	str	r3, [r7, #28]
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 8002a8e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002a92:	7939      	ldrb	r1, [r7, #4]
 8002a94:	797b      	ldrb	r3, [r7, #5]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff fea2 	bl	80027e0 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002a9c:	e024      	b.n	8002ae8 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002a9e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002aa2:	79b9      	ldrb	r1, [r7, #6]
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fe9a 	bl	80027e0 <ssd1306_DrawPixel>
        error2 = error * 2;
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	425b      	negs	r3, r3
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	dd08      	ble.n	8002ace <ssd1306_Line+0xa6>
            error -= deltaY;
 8002abc:	69fa      	ldr	r2, [r7, #28]
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	4413      	add	r3, r2
 8002acc:	71fb      	strb	r3, [r7, #7]
        }

        if(error2 < deltaX) {
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	da08      	bge.n	8002ae8 <ssd1306_Line+0xc0>
            error += deltaX;
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	4413      	add	r3, r2
 8002adc:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	79bb      	ldrb	r3, [r7, #6]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002ae8:	79fa      	ldrb	r2, [r7, #7]
 8002aea:	797b      	ldrb	r3, [r7, #5]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d1d6      	bne.n	8002a9e <ssd1306_Line+0x76>
 8002af0:	79ba      	ldrb	r2, [r7, #6]
 8002af2:	793b      	ldrb	r3, [r7, #4]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d1d2      	bne.n	8002a9e <ssd1306_Line+0x76>
        }
    }
    return;
 8002af8:	bf00      	nop
}
 8002afa:	3724      	adds	r7, #36	@ 0x24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd90      	pop	{r4, r7, pc}

08002b00 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002b0a:	2381      	movs	r3, #129	@ 0x81
 8002b0c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff fcdf 	bl	80024d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fcdb 	bl	80024d4 <ssd1306_WriteCommand>
}
 8002b1e:	bf00      	nop
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002b38:	23af      	movs	r3, #175	@ 0xaf
 8002b3a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002b3c:	4b08      	ldr	r3, [pc, #32]	@ (8002b60 <ssd1306_SetDisplayOn+0x38>)
 8002b3e:	2201      	movs	r2, #1
 8002b40:	715a      	strb	r2, [r3, #5]
 8002b42:	e004      	b.n	8002b4e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002b44:	23ae      	movs	r3, #174	@ 0xae
 8002b46:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002b48:	4b05      	ldr	r3, [pc, #20]	@ (8002b60 <ssd1306_SetDisplayOn+0x38>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002b4e:	7bfb      	ldrb	r3, [r7, #15]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fcbf 	bl	80024d4 <ssd1306_WriteCommand>
}
 8002b56:	bf00      	nop
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000b1c 	.word	0x20000b1c

08002b64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	607b      	str	r3, [r7, #4]
 8002b6e:	4b10      	ldr	r3, [pc, #64]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b72:	4a0f      	ldr	r2, [pc, #60]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b82:	607b      	str	r3, [r7, #4]
 8002b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	603b      	str	r3, [r7, #0]
 8002b8a:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	4a08      	ldr	r2, [pc, #32]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b96:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40023800 	.word	0x40023800

08002bb4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	@ 0x28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bbc:	f107 0314 	add.w	r3, r7, #20
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	605a      	str	r2, [r3, #4]
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a32      	ldr	r2, [pc, #200]	@ (8002c9c <HAL_ADC_MspInit+0xe8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d15e      	bne.n	8002c94 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	613b      	str	r3, [r7, #16]
 8002bda:	4b31      	ldr	r3, [pc, #196]	@ (8002ca0 <HAL_ADC_MspInit+0xec>)
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bde:	4a30      	ldr	r2, [pc, #192]	@ (8002ca0 <HAL_ADC_MspInit+0xec>)
 8002be0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002be4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002be6:	4b2e      	ldr	r3, [pc, #184]	@ (8002ca0 <HAL_ADC_MspInit+0xec>)
 8002be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bee:	613b      	str	r3, [r7, #16]
 8002bf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8002ca0 <HAL_ADC_MspInit+0xec>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	4a29      	ldr	r2, [pc, #164]	@ (8002ca0 <HAL_ADC_MspInit+0xec>)
 8002bfc:	f043 0301 	orr.w	r3, r3, #1
 8002c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c02:	4b27      	ldr	r3, [pc, #156]	@ (8002ca0 <HAL_ADC_MspInit+0xec>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002c0e:	23ff      	movs	r3, #255	@ 0xff
 8002c10:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c12:	2303      	movs	r3, #3
 8002c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1a:	f107 0314 	add.w	r3, r7, #20
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4820      	ldr	r0, [pc, #128]	@ (8002ca4 <HAL_ADC_MspInit+0xf0>)
 8002c22:	f001 ffbb 	bl	8004b9c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002c26:	4b20      	ldr	r3, [pc, #128]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c28:	4a20      	ldr	r2, [pc, #128]	@ (8002cac <HAL_ADC_MspInit+0xf8>)
 8002c2a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c38:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c44:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c46:	4b18      	ldr	r3, [pc, #96]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c4c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c54:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002c56:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c62:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c68:	480f      	ldr	r0, [pc, #60]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c6a:	f001 fbeb 	bl	8004444 <HAL_DMA_Init>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002c74:	f7ff f9b0 	bl	8001fd8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c7c:	639a      	str	r2, [r3, #56]	@ 0x38
 8002c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca8 <HAL_ADC_MspInit+0xf4>)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2100      	movs	r1, #0
 8002c88:	2012      	movs	r0, #18
 8002c8a:	f001 fba4 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002c8e:	2012      	movs	r0, #18
 8002c90:	f001 fbbd 	bl	800440e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002c94:	bf00      	nop
 8002c96:	3728      	adds	r7, #40	@ 0x28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40012000 	.word	0x40012000
 8002ca0:	40023800 	.word	0x40023800
 8002ca4:	40020000 	.word	0x40020000
 8002ca8:	200001e8 	.word	0x200001e8
 8002cac:	40026410 	.word	0x40026410

08002cb0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08a      	sub	sp, #40	@ 0x28
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb8:	f107 0314 	add.w	r3, r7, #20
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	605a      	str	r2, [r3, #4]
 8002cc2:	609a      	str	r2, [r3, #8]
 8002cc4:	60da      	str	r2, [r3, #12]
 8002cc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a4f      	ldr	r2, [pc, #316]	@ (8002e0c <HAL_I2C_MspInit+0x15c>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	f040 8097 	bne.w	8002e02 <HAL_I2C_MspInit+0x152>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	613b      	str	r3, [r7, #16]
 8002cd8:	4b4d      	ldr	r3, [pc, #308]	@ (8002e10 <HAL_I2C_MspInit+0x160>)
 8002cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cdc:	4a4c      	ldr	r2, [pc, #304]	@ (8002e10 <HAL_I2C_MspInit+0x160>)
 8002cde:	f043 0302 	orr.w	r3, r3, #2
 8002ce2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ce4:	4b4a      	ldr	r3, [pc, #296]	@ (8002e10 <HAL_I2C_MspInit+0x160>)
 8002ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	613b      	str	r3, [r7, #16]
 8002cee:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cf0:	23c0      	movs	r3, #192	@ 0xc0
 8002cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cf4:	2312      	movs	r3, #18
 8002cf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d00:	2304      	movs	r3, #4
 8002d02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4842      	ldr	r0, [pc, #264]	@ (8002e14 <HAL_I2C_MspInit+0x164>)
 8002d0c:	f001 ff46 	bl	8004b9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]
 8002d14:	4b3e      	ldr	r3, [pc, #248]	@ (8002e10 <HAL_I2C_MspInit+0x160>)
 8002d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d18:	4a3d      	ldr	r2, [pc, #244]	@ (8002e10 <HAL_I2C_MspInit+0x160>)
 8002d1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d20:	4b3b      	ldr	r3, [pc, #236]	@ (8002e10 <HAL_I2C_MspInit+0x160>)
 8002d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002d2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d2e:	4a3b      	ldr	r2, [pc, #236]	@ (8002e1c <HAL_I2C_MspInit+0x16c>)
 8002d30:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002d32:	4b39      	ldr	r3, [pc, #228]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d38:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d3a:	4b37      	ldr	r3, [pc, #220]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d40:	4b35      	ldr	r3, [pc, #212]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d46:	4b34      	ldr	r3, [pc, #208]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d4c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d4e:	4b32      	ldr	r3, [pc, #200]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d54:	4b30      	ldr	r3, [pc, #192]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d60:	4b2d      	ldr	r3, [pc, #180]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d66:	4b2c      	ldr	r3, [pc, #176]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002d6c:	482a      	ldr	r0, [pc, #168]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d6e:	f001 fb69 	bl	8004444 <HAL_DMA_Init>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8002d78:	f7ff f92e 	bl	8001fd8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a26      	ldr	r2, [pc, #152]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d80:	639a      	str	r2, [r3, #56]	@ 0x38
 8002d82:	4a25      	ldr	r2, [pc, #148]	@ (8002e18 <HAL_I2C_MspInit+0x168>)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8002d88:	4b25      	ldr	r3, [pc, #148]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002d8a:	4a26      	ldr	r2, [pc, #152]	@ (8002e24 <HAL_I2C_MspInit+0x174>)
 8002d8c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8002d8e:	4b24      	ldr	r3, [pc, #144]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d94:	4b22      	ldr	r3, [pc, #136]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002d96:	2240      	movs	r2, #64	@ 0x40
 8002d98:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d9a:	4b21      	ldr	r3, [pc, #132]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002da0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002da2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002da6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002da8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dae:	4b1c      	ldr	r3, [pc, #112]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002db4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002dba:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002dc0:	4b17      	ldr	r3, [pc, #92]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002dc6:	4816      	ldr	r0, [pc, #88]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002dc8:	f001 fb3c 	bl	8004444 <HAL_DMA_Init>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 8002dd2:	f7ff f901 	bl	8001fd8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a11      	ldr	r2, [pc, #68]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002dda:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ddc:	4a10      	ldr	r2, [pc, #64]	@ (8002e20 <HAL_I2C_MspInit+0x170>)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002de2:	2200      	movs	r2, #0
 8002de4:	2100      	movs	r1, #0
 8002de6:	201f      	movs	r0, #31
 8002de8:	f001 faf5 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002dec:	201f      	movs	r0, #31
 8002dee:	f001 fb0e 	bl	800440e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002df2:	2200      	movs	r2, #0
 8002df4:	2100      	movs	r1, #0
 8002df6:	2020      	movs	r0, #32
 8002df8:	f001 faed 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002dfc:	2020      	movs	r0, #32
 8002dfe:	f001 fb06 	bl	800440e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002e02:	bf00      	nop
 8002e04:	3728      	adds	r7, #40	@ 0x28
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40005400 	.word	0x40005400
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40020400 	.word	0x40020400
 8002e18:	2000029c 	.word	0x2000029c
 8002e1c:	40026010 	.word	0x40026010
 8002e20:	200002fc 	.word	0x200002fc
 8002e24:	40026028 	.word	0x40026028

08002e28 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a40      	ldr	r2, [pc, #256]	@ (8002f38 <HAL_TIM_Base_MspInit+0x110>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d12e      	bne.n	8002e98 <HAL_TIM_Base_MspInit+0x70>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	4b3f      	ldr	r3, [pc, #252]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	4a3e      	ldr	r2, [pc, #248]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002e44:	f043 0301 	orr.w	r3, r3, #1
 8002e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e4a:	4b3c      	ldr	r3, [pc, #240]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	617b      	str	r3, [r7, #20]
 8002e54:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002e56:	2200      	movs	r2, #0
 8002e58:	2100      	movs	r1, #0
 8002e5a:	2018      	movs	r0, #24
 8002e5c:	f001 fabb 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002e60:	2018      	movs	r0, #24
 8002e62:	f001 fad4 	bl	800440e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002e66:	2200      	movs	r2, #0
 8002e68:	2100      	movs	r1, #0
 8002e6a:	2019      	movs	r0, #25
 8002e6c:	f001 fab3 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e70:	2019      	movs	r0, #25
 8002e72:	f001 facc 	bl	800440e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	2100      	movs	r1, #0
 8002e7a:	201a      	movs	r0, #26
 8002e7c:	f001 faab 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002e80:	201a      	movs	r0, #26
 8002e82:	f001 fac4 	bl	800440e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	201b      	movs	r0, #27
 8002e8c:	f001 faa3 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002e90:	201b      	movs	r0, #27
 8002e92:	f001 fabc 	bl	800440e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002e96:	e04a      	b.n	8002f2e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ea0:	d116      	bne.n	8002ed0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	4b25      	ldr	r3, [pc, #148]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eaa:	4a24      	ldr	r2, [pc, #144]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eb2:	4b22      	ldr	r3, [pc, #136]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	201c      	movs	r0, #28
 8002ec4:	f001 fa87 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ec8:	201c      	movs	r0, #28
 8002eca:	f001 faa0 	bl	800440e <HAL_NVIC_EnableIRQ>
}
 8002ece:	e02e      	b.n	8002f2e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM3)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8002f40 <HAL_TIM_Base_MspInit+0x118>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d116      	bne.n	8002f08 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002eda:	2300      	movs	r3, #0
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	4b17      	ldr	r3, [pc, #92]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee2:	4a16      	ldr	r2, [pc, #88]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002ee4:	f043 0302 	orr.w	r3, r3, #2
 8002ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eea:	4b14      	ldr	r3, [pc, #80]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	60fb      	str	r3, [r7, #12]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	2100      	movs	r1, #0
 8002efa:	201d      	movs	r0, #29
 8002efc:	f001 fa6b 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f00:	201d      	movs	r0, #29
 8002f02:	f001 fa84 	bl	800440e <HAL_NVIC_EnableIRQ>
}
 8002f06:	e012      	b.n	8002f2e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM4)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f44 <HAL_TIM_Base_MspInit+0x11c>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d10d      	bne.n	8002f2e <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	60bb      	str	r3, [r7, #8]
 8002f16:	4b09      	ldr	r3, [pc, #36]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	4a08      	ldr	r2, [pc, #32]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002f1c:	f043 0304 	orr.w	r3, r3, #4
 8002f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f22:	4b06      	ldr	r3, [pc, #24]	@ (8002f3c <HAL_TIM_Base_MspInit+0x114>)
 8002f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	60bb      	str	r3, [r7, #8]
 8002f2c:	68bb      	ldr	r3, [r7, #8]
}
 8002f2e:	bf00      	nop
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40010000 	.word	0x40010000
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40000400 	.word	0x40000400
 8002f44:	40000800 	.word	0x40000800

08002f48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	f107 030c 	add.w	r3, r7, #12
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a12      	ldr	r2, [pc, #72]	@ (8002fb0 <HAL_TIM_MspPostInit+0x68>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d11d      	bne.n	8002fa6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	4b11      	ldr	r3, [pc, #68]	@ (8002fb4 <HAL_TIM_MspPostInit+0x6c>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	4a10      	ldr	r2, [pc, #64]	@ (8002fb4 <HAL_TIM_MspPostInit+0x6c>)
 8002f74:	f043 0302 	orr.w	r3, r3, #2
 8002f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002fb4 <HAL_TIM_MspPostInit+0x6c>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	60bb      	str	r3, [r7, #8]
 8002f84:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002f86:	2333      	movs	r3, #51	@ 0x33
 8002f88:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f92:	2300      	movs	r3, #0
 8002f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f96:	2302      	movs	r3, #2
 8002f98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f9a:	f107 030c 	add.w	r3, r7, #12
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4805      	ldr	r0, [pc, #20]	@ (8002fb8 <HAL_TIM_MspPostInit+0x70>)
 8002fa2:	f001 fdfb 	bl	8004b9c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002fa6:	bf00      	nop
 8002fa8:	3720      	adds	r7, #32
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40000400 	.word	0x40000400
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	40020400 	.word	0x40020400

08002fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fc0:	bf00      	nop
 8002fc2:	e7fd      	b.n	8002fc0 <NMI_Handler+0x4>

08002fc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fc8:	bf00      	nop
 8002fca:	e7fd      	b.n	8002fc8 <HardFault_Handler+0x4>

08002fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fd0:	bf00      	nop
 8002fd2:	e7fd      	b.n	8002fd0 <MemManage_Handler+0x4>

08002fd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fd8:	bf00      	nop
 8002fda:	e7fd      	b.n	8002fd8 <BusFault_Handler+0x4>

08002fdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fe0:	bf00      	nop
 8002fe2:	e7fd      	b.n	8002fe0 <UsageFault_Handler+0x4>

08002fe4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ff6:	bf00      	nop
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr

0800300e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003012:	f000 fba1 	bl	8003758 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003020:	4802      	ldr	r0, [pc, #8]	@ (800302c <DMA1_Stream0_IRQHandler+0x10>)
 8003022:	f001 fb37 	bl	8004694 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003026:	bf00      	nop
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	2000029c 	.word	0x2000029c

08003030 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003034:	4802      	ldr	r0, [pc, #8]	@ (8003040 <DMA1_Stream1_IRQHandler+0x10>)
 8003036:	f001 fb2d 	bl	8004694 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	200002fc 	.word	0x200002fc

08003044 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003048:	4802      	ldr	r0, [pc, #8]	@ (8003054 <ADC_IRQHandler+0x10>)
 800304a:	f000 fc0c 	bl	8003866 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	200001a0 	.word	0x200001a0

08003058 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800305c:	4802      	ldr	r0, [pc, #8]	@ (8003068 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800305e:	f006 fd8e 	bl	8009b7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	2000035c 	.word	0x2000035c

0800306c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003070:	4802      	ldr	r0, [pc, #8]	@ (800307c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003072:	f006 fd84 	bl	8009b7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003076:	bf00      	nop
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	2000035c 	.word	0x2000035c

08003080 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003084:	4802      	ldr	r0, [pc, #8]	@ (8003090 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8003086:	f006 fd7a 	bl	8009b7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800308a:	bf00      	nop
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	2000035c 	.word	0x2000035c

08003094 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003098:	4802      	ldr	r0, [pc, #8]	@ (80030a4 <TIM1_CC_IRQHandler+0x10>)
 800309a:	f006 fd70 	bl	8009b7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800309e:	bf00      	nop
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	2000035c 	.word	0x2000035c

080030a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80030ac:	4802      	ldr	r0, [pc, #8]	@ (80030b8 <TIM2_IRQHandler+0x10>)
 80030ae:	f006 fd66 	bl	8009b7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80030b2:	bf00      	nop
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	200003a4 	.word	0x200003a4

080030bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030c0:	4802      	ldr	r0, [pc, #8]	@ (80030cc <TIM3_IRQHandler+0x10>)
 80030c2:	f006 fd5c 	bl	8009b7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	200003ec 	.word	0x200003ec

080030d0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80030d4:	4802      	ldr	r0, [pc, #8]	@ (80030e0 <I2C1_EV_IRQHandler+0x10>)
 80030d6:	f002 fc5b 	bl	8005990 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20000248 	.word	0x20000248

080030e4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80030e8:	4802      	ldr	r0, [pc, #8]	@ (80030f4 <I2C1_ER_IRQHandler+0x10>)
 80030ea:	f002 fdc2 	bl	8005c72 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000248 	.word	0x20000248

080030f8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030fc:	4802      	ldr	r0, [pc, #8]	@ (8003108 <DMA2_Stream0_IRQHandler+0x10>)
 80030fe:	f001 fac9 	bl	8004694 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	200001e8 	.word	0x200001e8

0800310c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003110:	4802      	ldr	r0, [pc, #8]	@ (800311c <OTG_FS_IRQHandler+0x10>)
 8003112:	f004 fed7 	bl	8007ec4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20001414 	.word	0x20001414

08003120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003128:	4a14      	ldr	r2, [pc, #80]	@ (800317c <_sbrk+0x5c>)
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <_sbrk+0x60>)
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003134:	4b13      	ldr	r3, [pc, #76]	@ (8003184 <_sbrk+0x64>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d102      	bne.n	8003142 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800313c:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <_sbrk+0x64>)
 800313e:	4a12      	ldr	r2, [pc, #72]	@ (8003188 <_sbrk+0x68>)
 8003140:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003142:	4b10      	ldr	r3, [pc, #64]	@ (8003184 <_sbrk+0x64>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4413      	add	r3, r2
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	429a      	cmp	r2, r3
 800314e:	d207      	bcs.n	8003160 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003150:	f00b fccc 	bl	800eaec <__errno>
 8003154:	4603      	mov	r3, r0
 8003156:	220c      	movs	r2, #12
 8003158:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800315a:	f04f 33ff 	mov.w	r3, #4294967295
 800315e:	e009      	b.n	8003174 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003160:	4b08      	ldr	r3, [pc, #32]	@ (8003184 <_sbrk+0x64>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003166:	4b07      	ldr	r3, [pc, #28]	@ (8003184 <_sbrk+0x64>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4413      	add	r3, r2
 800316e:	4a05      	ldr	r2, [pc, #20]	@ (8003184 <_sbrk+0x64>)
 8003170:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003172:	68fb      	ldr	r3, [r7, #12]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20020000 	.word	0x20020000
 8003180:	00000400 	.word	0x00000400
 8003184:	20000b24 	.word	0x20000b24
 8003188:	20001c60 	.word	0x20001c60

0800318c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003190:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <SystemInit+0x20>)
 8003192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003196:	4a05      	ldr	r2, [pc, #20]	@ (80031ac <SystemInit+0x20>)
 8003198:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800319c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031a0:	bf00      	nop
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	e000ed00 	.word	0xe000ed00

080031b0 <unerPrtcl_PutHeaderOnTx>:


//Function definitions

uint8_t unerPrtcl_PutHeaderOnTx(_sTx  *dataTx, uint8_t ID, uint8_t frameLength)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	70fb      	strb	r3, [r7, #3]
 80031bc:	4613      	mov	r3, r2
 80031be:	70bb      	strb	r3, [r7, #2]
	frameLength++;
 80031c0:	78bb      	ldrb	r3, [r7, #2]
 80031c2:	3301      	adds	r3, #1
 80031c4:	70bb      	strb	r3, [r7, #2]
    dataTx->chk = 0;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	725a      	strb	r2, [r3, #9]
    dataTx->indexData = dataTx->indexW;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	795a      	ldrb	r2, [r3, #5]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	721a      	strb	r2, [r3, #8]

    dataTx->buff[dataTx->indexW++]='U';
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	795b      	ldrb	r3, [r3, #5]
 80031dc:	1c59      	adds	r1, r3, #1
 80031de:	b2c8      	uxtb	r0, r1
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	7148      	strb	r0, [r1, #5]
 80031e4:	4413      	add	r3, r2
 80031e6:	2255      	movs	r2, #85	@ 0x55
 80031e8:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	795a      	ldrb	r2, [r3, #5]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	799b      	ldrb	r3, [r3, #6]
 80031f2:	4013      	ands	r3, r2
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]='N';
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	795b      	ldrb	r3, [r3, #5]
 8003202:	1c59      	adds	r1, r3, #1
 8003204:	b2c8      	uxtb	r0, r1
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	7148      	strb	r0, [r1, #5]
 800320a:	4413      	add	r3, r2
 800320c:	224e      	movs	r2, #78	@ 0x4e
 800320e:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	795a      	ldrb	r2, [r3, #5]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	799b      	ldrb	r3, [r3, #6]
 8003218:	4013      	ands	r3, r2
 800321a:	b2da      	uxtb	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]='E';
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	795b      	ldrb	r3, [r3, #5]
 8003228:	1c59      	adds	r1, r3, #1
 800322a:	b2c8      	uxtb	r0, r1
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	7148      	strb	r0, [r1, #5]
 8003230:	4413      	add	r3, r2
 8003232:	2245      	movs	r2, #69	@ 0x45
 8003234:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	795a      	ldrb	r2, [r3, #5]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	799b      	ldrb	r3, [r3, #6]
 800323e:	4013      	ands	r3, r2
 8003240:	b2da      	uxtb	r2, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]='R';
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	795b      	ldrb	r3, [r3, #5]
 800324e:	1c59      	adds	r1, r3, #1
 8003250:	b2c8      	uxtb	r0, r1
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	7148      	strb	r0, [r1, #5]
 8003256:	4413      	add	r3, r2
 8003258:	2252      	movs	r2, #82	@ 0x52
 800325a:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	795a      	ldrb	r2, [r3, #5]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	799b      	ldrb	r3, [r3, #6]
 8003264:	4013      	ands	r3, r2
 8003266:	b2da      	uxtb	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]=frameLength;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	795b      	ldrb	r3, [r3, #5]
 8003274:	1c59      	adds	r1, r3, #1
 8003276:	b2c8      	uxtb	r0, r1
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	7148      	strb	r0, [r1, #5]
 800327c:	4413      	add	r3, r2
 800327e:	78ba      	ldrb	r2, [r7, #2]
 8003280:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	795a      	ldrb	r2, [r3, #5]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	799b      	ldrb	r3, [r3, #6]
 800328a:	4013      	ands	r3, r2
 800328c:	b2da      	uxtb	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]=':';
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	795b      	ldrb	r3, [r3, #5]
 800329a:	1c59      	adds	r1, r3, #1
 800329c:	b2c8      	uxtb	r0, r1
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	7148      	strb	r0, [r1, #5]
 80032a2:	4413      	add	r3, r2
 80032a4:	223a      	movs	r2, #58	@ 0x3a
 80032a6:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	795a      	ldrb	r2, [r3, #5]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	799b      	ldrb	r3, [r3, #6]
 80032b0:	4013      	ands	r3, r2
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	715a      	strb	r2, [r3, #5]
    dataTx->buff[dataTx->indexW++]=ID;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	795b      	ldrb	r3, [r3, #5]
 80032c0:	1c59      	adds	r1, r3, #1
 80032c2:	b2c8      	uxtb	r0, r1
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	7148      	strb	r0, [r1, #5]
 80032c8:	4413      	add	r3, r2
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	795a      	ldrb	r2, [r3, #5]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	799b      	ldrb	r3, [r3, #6]
 80032d6:	4013      	ands	r3, r2
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	715a      	strb	r2, [r3, #5]

    dataTx->bytes = TXBYTES;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2207      	movs	r2, #7
 80032e2:	71da      	strb	r2, [r3, #7]
    dataTx->chk ^= ('U' ^'N' ^'E' ^'R' ^frameLength ^':'^ID) ;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	7a5a      	ldrb	r2, [r3, #9]
 80032e8:	78b9      	ldrb	r1, [r7, #2]
 80032ea:	78fb      	ldrb	r3, [r7, #3]
 80032ec:	404b      	eors	r3, r1
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	4053      	eors	r3, r2
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	725a      	strb	r2, [r3, #9]

    return  dataTx->chk;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	7a5b      	ldrb	r3, [r3, #9]
}
 8003302:	4618      	mov	r0, r3
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr

0800330e <unerPrtcl_PutByteOnTx>:

uint8_t unerPrtcl_PutByteOnTx(_sTx *dataTx, uint8_t byte)
{
 800330e:	b480      	push	{r7}
 8003310:	b083      	sub	sp, #12
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
 8003316:	460b      	mov	r3, r1
 8003318:	70fb      	strb	r3, [r7, #3]
	dataTx->bytes++;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	79db      	ldrb	r3, [r3, #7]
 800331e:	3301      	adds	r3, #1
 8003320:	b2da      	uxtb	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	71da      	strb	r2, [r3, #7]
    dataTx->buff[dataTx->indexW++]=byte;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	795b      	ldrb	r3, [r3, #5]
 800332e:	1c59      	adds	r1, r3, #1
 8003330:	b2c8      	uxtb	r0, r1
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	7148      	strb	r0, [r1, #5]
 8003336:	4413      	add	r3, r2
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	701a      	strb	r2, [r3, #0]
    dataTx->indexW &= dataTx->mask;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	795a      	ldrb	r2, [r3, #5]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	799b      	ldrb	r3, [r3, #6]
 8003344:	4013      	ands	r3, r2
 8003346:	b2da      	uxtb	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	715a      	strb	r2, [r3, #5]
    dataTx->chk ^= byte;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	7a5a      	ldrb	r2, [r3, #9]
 8003350:	78fb      	ldrb	r3, [r7, #3]
 8003352:	4053      	eors	r3, r2
 8003354:	b2da      	uxtb	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	725a      	strb	r2, [r3, #9]
    return dataTx->chk;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	7a5b      	ldrb	r3, [r3, #9]
}
 800335e:	4618      	mov	r0, r3
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <unerPrtcl_PutStrOntx>:

uint8_t unerPrtcl_PutStrOntx(_sTx *dataTx, const char *str)
{
 800336a:	b490      	push	{r4, r7}
 800336c:	b084      	sub	sp, #16
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	6039      	str	r1, [r7, #0]
    volatile uint8_t globalIndex=0;
 8003374:	2300      	movs	r3, #0
 8003376:	73fb      	strb	r3, [r7, #15]
    while(str[globalIndex]){
 8003378:	e02c      	b.n	80033d4 <unerPrtcl_PutStrOntx+0x6a>
    	dataTx->bytes++;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	79db      	ldrb	r3, [r3, #7]
 800337e:	3301      	adds	r3, #1
 8003380:	b2da      	uxtb	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	71da      	strb	r2, [r3, #7]
        dataTx->buff[dataTx->indexW++]=str[globalIndex];
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	461a      	mov	r2, r3
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	441a      	add	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6819      	ldr	r1, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	795b      	ldrb	r3, [r3, #5]
 8003398:	1c58      	adds	r0, r3, #1
 800339a:	b2c4      	uxtb	r4, r0
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	7144      	strb	r4, [r0, #5]
 80033a0:	440b      	add	r3, r1
 80033a2:	7812      	ldrb	r2, [r2, #0]
 80033a4:	701a      	strb	r2, [r3, #0]
        dataTx->indexW &= dataTx->mask;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	795a      	ldrb	r2, [r3, #5]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	799b      	ldrb	r3, [r3, #6]
 80033ae:	4013      	ands	r3, r2
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	715a      	strb	r2, [r3, #5]
        dataTx->chk ^= str[globalIndex++];
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	1c5a      	adds	r2, r3, #1
 80033bc:	b2d2      	uxtb	r2, r2
 80033be:	73fa      	strb	r2, [r7, #15]
 80033c0:	461a      	mov	r2, r3
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	4413      	add	r3, r2
 80033c6:	781a      	ldrb	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	7a5b      	ldrb	r3, [r3, #9]
 80033cc:	4053      	eors	r3, r2
 80033ce:	b2da      	uxtb	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	725a      	strb	r2, [r3, #9]
    while(str[globalIndex]){
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	461a      	mov	r2, r3
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	4413      	add	r3, r2
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1ca      	bne.n	800337a <unerPrtcl_PutStrOntx+0x10>
    }
    //dataTx->bytes += ++globalIndex;
    return dataTx->chk;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	7a5b      	ldrb	r3, [r3, #9]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bc90      	pop	{r4, r7}
 80033f0:	4770      	bx	lr
	...

080033f4 <unerPrtcl_DecodeHeader>:
	return getByte;
}


uint8_t unerPrtcl_DecodeHeader(_sTx *dataRx)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b085      	sub	sp, #20
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
	uint8_t nBytes = 0;
 80033fc:	2300      	movs	r3, #0
 80033fe:	73fb      	strb	r3, [r7, #15]
	static uint8_t header = HEADER_U;
    uint8_t auxIndex=dataRx->indexW;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	795b      	ldrb	r3, [r3, #5]
 8003404:	73bb      	strb	r3, [r7, #14]
    while(dataRx->indexR != auxIndex){
 8003406:	e0e4      	b.n	80035d2 <unerPrtcl_DecodeHeader+0x1de>
        switch(header)
 8003408:	4b78      	ldr	r3, [pc, #480]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	2b07      	cmp	r3, #7
 800340e:	f200 80c9 	bhi.w	80035a4 <unerPrtcl_DecodeHeader+0x1b0>
 8003412:	a201      	add	r2, pc, #4	@ (adr r2, 8003418 <unerPrtcl_DecodeHeader+0x24>)
 8003414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003418:	08003439 	.word	0x08003439
 800341c:	08003453 	.word	0x08003453
 8003420:	08003491 	.word	0x08003491
 8003424:	080034bd 	.word	0x080034bd
 8003428:	080034e9 	.word	0x080034e9
 800342c:	080034ff 	.word	0x080034ff
 8003430:	080035a5 	.word	0x080035a5
 8003434:	08003561 	.word	0x08003561
        {
            case HEADER_U:
                if(dataRx->buff[dataRx->indexR] == 'U'){
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	7912      	ldrb	r2, [r2, #4]
 8003440:	4413      	add	r3, r2
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b55      	cmp	r3, #85	@ 0x55
 8003446:	f040 80b1 	bne.w	80035ac <unerPrtcl_DecodeHeader+0x1b8>
                   header = HEADER_N;
 800344a:	4b68      	ldr	r3, [pc, #416]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 800344c:	2201      	movs	r2, #1
 800344e:	701a      	strb	r2, [r3, #0]
                }
            break;
 8003450:	e0ac      	b.n	80035ac <unerPrtcl_DecodeHeader+0x1b8>
            case HEADER_N:
                if(dataRx->buff[dataRx->indexR] == 'N'){
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	7912      	ldrb	r2, [r2, #4]
 800345a:	4413      	add	r3, r2
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b4e      	cmp	r3, #78	@ 0x4e
 8003460:	d103      	bne.n	800346a <unerPrtcl_DecodeHeader+0x76>
                    header = HEADER_E;
 8003462:	4b62      	ldr	r3, [pc, #392]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 8003464:	2202      	movs	r2, #2
 8003466:	701a      	strb	r2, [r3, #0]
                    if(dataRx->buff[dataRx->indexR] != 'U'){
                    	header = HEADER_U;
                        dataRx->indexR--;
                    }
                }
            break;
 8003468:	e0a2      	b.n	80035b0 <unerPrtcl_DecodeHeader+0x1bc>
                    if(dataRx->buff[dataRx->indexR] != 'U'){
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	7912      	ldrb	r2, [r2, #4]
 8003472:	4413      	add	r3, r2
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b55      	cmp	r3, #85	@ 0x55
 8003478:	f000 809a 	beq.w	80035b0 <unerPrtcl_DecodeHeader+0x1bc>
                    	header = HEADER_U;
 800347c:	4b5b      	ldr	r3, [pc, #364]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 800347e:	2200      	movs	r2, #0
 8003480:	701a      	strb	r2, [r3, #0]
                        dataRx->indexR--;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	791b      	ldrb	r3, [r3, #4]
 8003486:	3b01      	subs	r3, #1
 8003488:	b2da      	uxtb	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	711a      	strb	r2, [r3, #4]
            break;
 800348e:	e08f      	b.n	80035b0 <unerPrtcl_DecodeHeader+0x1bc>
            case HEADER_E:
                if(dataRx->buff[dataRx->indexR] == 'E'){
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	7912      	ldrb	r2, [r2, #4]
 8003498:	4413      	add	r3, r2
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b45      	cmp	r3, #69	@ 0x45
 800349e:	d103      	bne.n	80034a8 <unerPrtcl_DecodeHeader+0xb4>
                    header = HEADER_R;
 80034a0:	4b52      	ldr	r3, [pc, #328]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 80034a2:	2203      	movs	r2, #3
 80034a4:	701a      	strb	r2, [r3, #0]
                }else{
                    header = HEADER_U;
                    dataRx->indexR--;
                }
            break;
 80034a6:	e086      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
                    header = HEADER_U;
 80034a8:	4b50      	ldr	r3, [pc, #320]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	701a      	strb	r2, [r3, #0]
                    dataRx->indexR--;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	791b      	ldrb	r3, [r3, #4]
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	711a      	strb	r2, [r3, #4]
            break;
 80034ba:	e07c      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
            case HEADER_R:
                if(dataRx->buff[dataRx->indexR] == 'R'){
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	7912      	ldrb	r2, [r2, #4]
 80034c4:	4413      	add	r3, r2
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b52      	cmp	r3, #82	@ 0x52
 80034ca:	d103      	bne.n	80034d4 <unerPrtcl_DecodeHeader+0xe0>
                    header = NBYTES;
 80034cc:	4b47      	ldr	r3, [pc, #284]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 80034ce:	2204      	movs	r2, #4
 80034d0:	701a      	strb	r2, [r3, #0]
                }else{
                    header = HEADER_U;
                    dataRx->indexR--;
                }
            break;
 80034d2:	e070      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
                    header = HEADER_U;
 80034d4:	4b45      	ldr	r3, [pc, #276]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	701a      	strb	r2, [r3, #0]
                    dataRx->indexR--;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	791b      	ldrb	r3, [r3, #4]
 80034de:	3b01      	subs	r3, #1
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	711a      	strb	r2, [r3, #4]
            break;
 80034e6:	e066      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
            case NBYTES:
                nBytes=dataRx->buff[dataRx->indexR];
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	7912      	ldrb	r2, [r2, #4]
 80034f0:	4413      	add	r3, r2
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	73fb      	strb	r3, [r7, #15]
                header = TOKEN;
 80034f6:	4b3d      	ldr	r3, [pc, #244]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 80034f8:	2205      	movs	r2, #5
 80034fa:	701a      	strb	r2, [r3, #0]
            break;
 80034fc:	e05b      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
            case TOKEN:
                if(dataRx->buff[dataRx->indexR] == ':'){
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	7912      	ldrb	r2, [r2, #4]
 8003506:	4413      	add	r3, r2
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	2b3a      	cmp	r3, #58	@ 0x3a
 800350c:	d11e      	bne.n	800354c <unerPrtcl_DecodeHeader+0x158>
                    header = PAYLOAD;
 800350e:	4b37      	ldr	r3, [pc, #220]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 8003510:	2207      	movs	r2, #7
 8003512:	701a      	strb	r2, [r3, #0]
                    dataRx->indexData = dataRx->indexR+1;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	791b      	ldrb	r3, [r3, #4]
 8003518:	3301      	adds	r3, #1
 800351a:	b2da      	uxtb	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	721a      	strb	r2, [r3, #8]
                    dataRx->indexData &= dataRx->mask;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	7a1a      	ldrb	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	799b      	ldrb	r3, [r3, #6]
 8003528:	4013      	ands	r3, r2
 800352a:	b2da      	uxtb	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	721a      	strb	r2, [r3, #8]
                    dataRx->chk = 0;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	725a      	strb	r2, [r3, #9]
                    dataRx->chk ^= ('U' ^'N' ^'E' ^'R' ^nBytes ^':') ;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	7a5a      	ldrb	r2, [r3, #9]
 800353a:	7bfb      	ldrb	r3, [r7, #15]
 800353c:	4053      	eors	r3, r2
 800353e:	b2db      	uxtb	r3, r3
 8003540:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 8003544:	b2da      	uxtb	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	725a      	strb	r2, [r3, #9]
                }else{
                    header = HEADER_U;
                    dataRx->indexR--;
                }
            break;
 800354a:	e034      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
                    header = HEADER_U;
 800354c:	4b27      	ldr	r3, [pc, #156]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]
                    dataRx->indexR--;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	791b      	ldrb	r3, [r3, #4]
 8003556:	3b01      	subs	r3, #1
 8003558:	b2da      	uxtb	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	711a      	strb	r2, [r3, #4]
            break;
 800355e:	e02a      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
            case PAYLOAD:
                nBytes--;
 8003560:	7bfb      	ldrb	r3, [r7, #15]
 8003562:	3b01      	subs	r3, #1
 8003564:	73fb      	strb	r3, [r7, #15]
                if(nBytes>0){
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00c      	beq.n	8003586 <unerPrtcl_DecodeHeader+0x192>
                   dataRx->chk ^= dataRx->buff[dataRx->indexR];
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	7a5a      	ldrb	r2, [r3, #9]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	7909      	ldrb	r1, [r1, #4]
 8003578:	440b      	add	r3, r1
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	4053      	eors	r3, r2
 800357e:	b2da      	uxtb	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	725a      	strb	r2, [r3, #9]
                }else{
                    header = HEADER_U;
                    if(dataRx->buff[dataRx->indexR] == dataRx->chk)
                        return TRUE;
                }
            break;
 8003584:	e016      	b.n	80035b4 <unerPrtcl_DecodeHeader+0x1c0>
                    header = HEADER_U;
 8003586:	4b19      	ldr	r3, [pc, #100]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 8003588:	2200      	movs	r2, #0
 800358a:	701a      	strb	r2, [r3, #0]
                    if(dataRx->buff[dataRx->indexR] == dataRx->chk)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	7912      	ldrb	r2, [r2, #4]
 8003594:	4413      	add	r3, r2
 8003596:	781a      	ldrb	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	7a5b      	ldrb	r3, [r3, #9]
 800359c:	429a      	cmp	r2, r3
 800359e:	d109      	bne.n	80035b4 <unerPrtcl_DecodeHeader+0x1c0>
                        return TRUE;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e01d      	b.n	80035e0 <unerPrtcl_DecodeHeader+0x1ec>
            default:
                header = HEADER_U;
 80035a4:	4b11      	ldr	r3, [pc, #68]	@ (80035ec <unerPrtcl_DecodeHeader+0x1f8>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	701a      	strb	r2, [r3, #0]
            break;
 80035aa:	e004      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
            break;
 80035ac:	bf00      	nop
 80035ae:	e002      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
            break;
 80035b0:	bf00      	nop
 80035b2:	e000      	b.n	80035b6 <unerPrtcl_DecodeHeader+0x1c2>
            break;
 80035b4:	bf00      	nop
        }
        dataRx->indexR++;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	791b      	ldrb	r3, [r3, #4]
 80035ba:	3301      	adds	r3, #1
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	711a      	strb	r2, [r3, #4]
        dataRx->indexR &= dataRx->mask;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	791a      	ldrb	r2, [r3, #4]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	799b      	ldrb	r3, [r3, #6]
 80035ca:	4013      	ands	r3, r2
 80035cc:	b2da      	uxtb	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	711a      	strb	r2, [r3, #4]
    while(dataRx->indexR != auxIndex){
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	791b      	ldrb	r3, [r3, #4]
 80035d6:	7bba      	ldrb	r2, [r7, #14]
 80035d8:	429a      	cmp	r2, r3
 80035da:	f47f af15 	bne.w	8003408 <unerPrtcl_DecodeHeader+0x14>
    }
    return FALSE;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr
 80035ec:	20000b28 	.word	0x20000b28

080035f0 <unerPrtcl_Init>:

void unerPrtcl_Init(_sTx *Rx, _sTx *Tx, volatile uint8_t *buffRx, volatile uint8_t *buffTx){
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
 80035fc:	603b      	str	r3, [r7, #0]
	Rx->buff = (uint8_t *)buffRx;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	601a      	str	r2, [r3, #0]
    Rx->indexR = 0;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	711a      	strb	r2, [r3, #4]
    Rx->indexW = 0;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	715a      	strb	r2, [r3, #5]
    Rx->indexData = 0;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	721a      	strb	r2, [r3, #8]
    Rx->bytes = 0;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2200      	movs	r2, #0
 800361a:	71da      	strb	r2, [r3, #7]
    Rx->mask = RXBUFSIZE - 1; //Control de buffer 2n-1
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	22ff      	movs	r2, #255	@ 0xff
 8003620:	719a      	strb	r2, [r3, #6]
    Rx->chk = 0;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	725a      	strb	r2, [r3, #9]

    Tx->buff = (uint8_t *)buffTx;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	601a      	str	r2, [r3, #0]
    Tx->indexR = 0;
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	2200      	movs	r2, #0
 8003632:	711a      	strb	r2, [r3, #4]
    Tx->indexW = 0;
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2200      	movs	r2, #0
 8003638:	715a      	strb	r2, [r3, #5]
    Tx->indexData = 0;
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2200      	movs	r2, #0
 800363e:	721a      	strb	r2, [r3, #8]
    Tx->bytes = 0;
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2200      	movs	r2, #0
 8003644:	71da      	strb	r2, [r3, #7]
    Tx->mask = TXBUFSIZE - 1;
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	22ff      	movs	r2, #255	@ 0xff
 800364a:	719a      	strb	r2, [r3, #6]
    Tx->chk = 0;
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2200      	movs	r2, #0
 8003650:	725a      	strb	r2, [r3, #9]

}
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003660:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003698 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003664:	f7ff fd92 	bl	800318c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003668:	480c      	ldr	r0, [pc, #48]	@ (800369c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800366a:	490d      	ldr	r1, [pc, #52]	@ (80036a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800366c:	4a0d      	ldr	r2, [pc, #52]	@ (80036a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800366e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003670:	e002      	b.n	8003678 <LoopCopyDataInit>

08003672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003676:	3304      	adds	r3, #4

08003678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800367a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800367c:	d3f9      	bcc.n	8003672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800367e:	4a0a      	ldr	r2, [pc, #40]	@ (80036a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003680:	4c0a      	ldr	r4, [pc, #40]	@ (80036ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8003682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003684:	e001      	b.n	800368a <LoopFillZerobss>

08003686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003688:	3204      	adds	r2, #4

0800368a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800368a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800368c:	d3fb      	bcc.n	8003686 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800368e:	f00b fa33 	bl	800eaf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003692:	f7fe f85f 	bl	8001754 <main>
  bx  lr    
 8003696:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003698:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800369c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036a0:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 80036a4:	080101e8 	.word	0x080101e8
  ldr r2, =_sbss
 80036a8:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 80036ac:	20001c60 	.word	0x20001c60

080036b0 <DMA1_Stream2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036b0:	e7fe      	b.n	80036b0 <DMA1_Stream2_IRQHandler>
	...

080036b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036b8:	4b0e      	ldr	r3, [pc, #56]	@ (80036f4 <HAL_Init+0x40>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a0d      	ldr	r2, [pc, #52]	@ (80036f4 <HAL_Init+0x40>)
 80036be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036c4:	4b0b      	ldr	r3, [pc, #44]	@ (80036f4 <HAL_Init+0x40>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a0a      	ldr	r2, [pc, #40]	@ (80036f4 <HAL_Init+0x40>)
 80036ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036d0:	4b08      	ldr	r3, [pc, #32]	@ (80036f4 <HAL_Init+0x40>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a07      	ldr	r2, [pc, #28]	@ (80036f4 <HAL_Init+0x40>)
 80036d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036dc:	2003      	movs	r0, #3
 80036de:	f000 fe6f 	bl	80043c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036e2:	200f      	movs	r0, #15
 80036e4:	f000 f808 	bl	80036f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036e8:	f7ff fa3c 	bl	8002b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40023c00 	.word	0x40023c00

080036f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003700:	4b12      	ldr	r3, [pc, #72]	@ (800374c <HAL_InitTick+0x54>)
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	4b12      	ldr	r3, [pc, #72]	@ (8003750 <HAL_InitTick+0x58>)
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	4619      	mov	r1, r3
 800370a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800370e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003712:	fbb2 f3f3 	udiv	r3, r2, r3
 8003716:	4618      	mov	r0, r3
 8003718:	f000 fe87 	bl	800442a <HAL_SYSTICK_Config>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e00e      	b.n	8003744 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b0f      	cmp	r3, #15
 800372a:	d80a      	bhi.n	8003742 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800372c:	2200      	movs	r2, #0
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	f04f 30ff 	mov.w	r0, #4294967295
 8003734:	f000 fe4f 	bl	80043d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003738:	4a06      	ldr	r2, [pc, #24]	@ (8003754 <HAL_InitTick+0x5c>)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
 8003740:	e000      	b.n	8003744 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
}
 8003744:	4618      	mov	r0, r3
 8003746:	3708      	adds	r7, #8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	20000030 	.word	0x20000030
 8003750:	20000038 	.word	0x20000038
 8003754:	20000034 	.word	0x20000034

08003758 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800375c:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <HAL_IncTick+0x20>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	461a      	mov	r2, r3
 8003762:	4b06      	ldr	r3, [pc, #24]	@ (800377c <HAL_IncTick+0x24>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4413      	add	r3, r2
 8003768:	4a04      	ldr	r2, [pc, #16]	@ (800377c <HAL_IncTick+0x24>)
 800376a:	6013      	str	r3, [r2, #0]
}
 800376c:	bf00      	nop
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	20000038 	.word	0x20000038
 800377c:	20000b2c 	.word	0x20000b2c

08003780 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  return uwTick;
 8003784:	4b03      	ldr	r3, [pc, #12]	@ (8003794 <HAL_GetTick+0x14>)
 8003786:	681b      	ldr	r3, [r3, #0]
}
 8003788:	4618      	mov	r0, r3
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	20000b2c 	.word	0x20000b2c

08003798 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037a0:	f7ff ffee 	bl	8003780 <HAL_GetTick>
 80037a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b0:	d005      	beq.n	80037be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037b2:	4b0a      	ldr	r3, [pc, #40]	@ (80037dc <HAL_Delay+0x44>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	461a      	mov	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4413      	add	r3, r2
 80037bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037be:	bf00      	nop
 80037c0:	f7ff ffde 	bl	8003780 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d8f7      	bhi.n	80037c0 <HAL_Delay+0x28>
  {
  }
}
 80037d0:	bf00      	nop
 80037d2:	bf00      	nop
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	20000038 	.word	0x20000038

080037e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037e8:	2300      	movs	r3, #0
 80037ea:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e033      	b.n	800385e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d109      	bne.n	8003812 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7ff f9d8 	bl	8002bb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003816:	f003 0310 	and.w	r3, r3, #16
 800381a:	2b00      	cmp	r3, #0
 800381c:	d118      	bne.n	8003850 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003826:	f023 0302 	bic.w	r3, r3, #2
 800382a:	f043 0202 	orr.w	r2, r3, #2
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 fb6c 	bl	8003f10 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	f023 0303 	bic.w	r3, r3, #3
 8003846:	f043 0201 	orr.w	r2, r3, #1
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	641a      	str	r2, [r3, #64]	@ 0x40
 800384e:	e001      	b.n	8003854 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800385c:	7bfb      	ldrb	r3, [r7, #15]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b086      	sub	sp, #24
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	2300      	movs	r3, #0
 8003874:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	f003 0320 	and.w	r3, r3, #32
 8003894:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d049      	beq.n	8003930 <HAL_ADC_IRQHandler+0xca>
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d046      	beq.n	8003930 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	f003 0310 	and.w	r3, r3, #16
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d105      	bne.n	80038ba <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d12b      	bne.n	8003920 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d127      	bne.n	8003920 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d006      	beq.n	80038ec <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d119      	bne.n	8003920 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0220 	bic.w	r2, r2, #32
 80038fa:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003900:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d105      	bne.n	8003920 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003918:	f043 0201 	orr.w	r2, r3, #1
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f7fd fa39 	bl	8000d98 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f06f 0212 	mvn.w	r2, #18
 800392e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f003 0304 	and.w	r3, r3, #4
 8003936:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800393e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d057      	beq.n	80039f6 <HAL_ADC_IRQHandler+0x190>
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d054      	beq.n	80039f6 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	f003 0310 	and.w	r3, r3, #16
 8003954:	2b00      	cmp	r3, #0
 8003956:	d105      	bne.n	8003964 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d139      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003978:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800397c:	2b00      	cmp	r3, #0
 800397e:	d006      	beq.n	800398e <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800398a:	2b00      	cmp	r3, #0
 800398c:	d12b      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003998:	2b00      	cmp	r3, #0
 800399a:	d124      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d11d      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d119      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685a      	ldr	r2, [r3, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039c0:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d105      	bne.n	80039e6 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039de:	f043 0201 	orr.w	r2, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 fc10 	bl	800420c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f06f 020c 	mvn.w	r2, #12
 80039f4:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a04:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d017      	beq.n	8003a3c <HAL_ADC_IRQHandler+0x1d6>
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d014      	beq.n	8003a3c <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d10d      	bne.n	8003a3c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 f929 	bl	8003c84 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f06f 0201 	mvn.w	r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f003 0320 	and.w	r3, r3, #32
 8003a42:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a4a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d015      	beq.n	8003a7e <HAL_ADC_IRQHandler+0x218>
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d012      	beq.n	8003a7e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5c:	f043 0202 	orr.w	r2, r3, #2
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f06f 0220 	mvn.w	r2, #32
 8003a6c:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f912 	bl	8003c98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f06f 0220 	mvn.w	r2, #32
 8003a7c:	601a      	str	r2, [r3, #0]
  }
}
 8003a7e:	bf00      	nop
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
	...

08003a88 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b088      	sub	sp, #32
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d101      	bne.n	8003aaa <HAL_ADC_Start_DMA+0x22>
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	e0d0      	b.n	8003c4c <HAL_ADC_Start_DMA+0x1c4>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d018      	beq.n	8003af2 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689a      	ldr	r2, [r3, #8]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003ad0:	4b60      	ldr	r3, [pc, #384]	@ (8003c54 <HAL_ADC_Start_DMA+0x1cc>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a60      	ldr	r2, [pc, #384]	@ (8003c58 <HAL_ADC_Start_DMA+0x1d0>)
 8003ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8003ada:	0c9a      	lsrs	r2, r3, #18
 8003adc:	4613      	mov	r3, r2
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	4413      	add	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003ae4:	e002      	b.n	8003aec <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f9      	bne.n	8003ae6 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b00:	d107      	bne.n	8003b12 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b10:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	f040 8088 	bne.w	8003c32 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b26:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003b2a:	f023 0301 	bic.w	r3, r3, #1
 8003b2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d007      	beq.n	8003b54 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003b4c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b60:	d106      	bne.n	8003b70 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b66:	f023 0206 	bic.w	r2, r3, #6
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003b6e:	e002      	b.n	8003b76 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b7e:	4b37      	ldr	r3, [pc, #220]	@ (8003c5c <HAL_ADC_Start_DMA+0x1d4>)
 8003b80:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b86:	4a36      	ldr	r2, [pc, #216]	@ (8003c60 <HAL_ADC_Start_DMA+0x1d8>)
 8003b88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8e:	4a35      	ldr	r2, [pc, #212]	@ (8003c64 <HAL_ADC_Start_DMA+0x1dc>)
 8003b90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b96:	4a34      	ldr	r2, [pc, #208]	@ (8003c68 <HAL_ADC_Start_DMA+0x1e0>)
 8003b98:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003ba2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003bb2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bc2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	334c      	adds	r3, #76	@ 0x4c
 8003bce:	4619      	mov	r1, r3
 8003bd0:	68ba      	ldr	r2, [r7, #8]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f000 fce4 	bl	80045a0 <HAL_DMA_Start_IT>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f003 031f 	and.w	r3, r3, #31
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10f      	bne.n	8003c08 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d129      	bne.n	8003c4a <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003c04:	609a      	str	r2, [r3, #8]
 8003c06:	e020      	b.n	8003c4a <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a17      	ldr	r2, [pc, #92]	@ (8003c6c <HAL_ADC_Start_DMA+0x1e4>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d11b      	bne.n	8003c4a <HAL_ADC_Start_DMA+0x1c2>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d114      	bne.n	8003c4a <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003c2e:	609a      	str	r2, [r3, #8]
 8003c30:	e00b      	b.n	8003c4a <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c36:	f043 0210 	orr.w	r2, r3, #16
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c42:	f043 0201 	orr.w	r2, r3, #1
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003c4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3720      	adds	r7, #32
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	20000030 	.word	0x20000030
 8003c58:	431bde83 	.word	0x431bde83
 8003c5c:	40012300 	.word	0x40012300
 8003c60:	08004109 	.word	0x08004109
 8003c64:	080041c3 	.word	0x080041c3
 8003c68:	080041df 	.word	0x080041df
 8003c6c:	40012000 	.word	0x40012000

08003c70 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d101      	bne.n	8003cc8 <HAL_ADC_ConfigChannel+0x1c>
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	e113      	b.n	8003ef0 <HAL_ADC_ConfigChannel+0x244>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b09      	cmp	r3, #9
 8003cd6:	d925      	bls.n	8003d24 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68d9      	ldr	r1, [r3, #12]
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	4413      	add	r3, r2
 8003cec:	3b1e      	subs	r3, #30
 8003cee:	2207      	movs	r2, #7
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	43da      	mvns	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	400a      	ands	r2, r1
 8003cfc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68d9      	ldr	r1, [r3, #12]
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	4618      	mov	r0, r3
 8003d10:	4603      	mov	r3, r0
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	4403      	add	r3, r0
 8003d16:	3b1e      	subs	r3, #30
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	60da      	str	r2, [r3, #12]
 8003d22:	e022      	b.n	8003d6a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6919      	ldr	r1, [r3, #16]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	461a      	mov	r2, r3
 8003d32:	4613      	mov	r3, r2
 8003d34:	005b      	lsls	r3, r3, #1
 8003d36:	4413      	add	r3, r2
 8003d38:	2207      	movs	r2, #7
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	400a      	ands	r2, r1
 8003d46:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6919      	ldr	r1, [r3, #16]
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	4618      	mov	r0, r3
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	4403      	add	r3, r0
 8003d60:	409a      	lsls	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	2b06      	cmp	r3, #6
 8003d70:	d824      	bhi.n	8003dbc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	3b05      	subs	r3, #5
 8003d84:	221f      	movs	r2, #31
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	43da      	mvns	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	400a      	ands	r2, r1
 8003d92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	4618      	mov	r0, r3
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	4613      	mov	r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	4413      	add	r3, r2
 8003dac:	3b05      	subs	r3, #5
 8003dae:	fa00 f203 	lsl.w	r2, r0, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	430a      	orrs	r2, r1
 8003db8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dba:	e04c      	b.n	8003e56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b0c      	cmp	r3, #12
 8003dc2:	d824      	bhi.n	8003e0e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	3b23      	subs	r3, #35	@ 0x23
 8003dd6:	221f      	movs	r2, #31
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43da      	mvns	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	400a      	ands	r2, r1
 8003de4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	4618      	mov	r0, r3
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685a      	ldr	r2, [r3, #4]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4413      	add	r3, r2
 8003dfe:	3b23      	subs	r3, #35	@ 0x23
 8003e00:	fa00 f203 	lsl.w	r2, r0, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e0c:	e023      	b.n	8003e56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	4413      	add	r3, r2
 8003e1e:	3b41      	subs	r3, #65	@ 0x41
 8003e20:	221f      	movs	r2, #31
 8003e22:	fa02 f303 	lsl.w	r3, r2, r3
 8003e26:	43da      	mvns	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	400a      	ands	r2, r1
 8003e2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	4613      	mov	r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4413      	add	r3, r2
 8003e48:	3b41      	subs	r3, #65	@ 0x41
 8003e4a:	fa00 f203 	lsl.w	r2, r0, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	430a      	orrs	r2, r1
 8003e54:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e56:	4b29      	ldr	r3, [pc, #164]	@ (8003efc <HAL_ADC_ConfigChannel+0x250>)
 8003e58:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a28      	ldr	r2, [pc, #160]	@ (8003f00 <HAL_ADC_ConfigChannel+0x254>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d10f      	bne.n	8003e84 <HAL_ADC_ConfigChannel+0x1d8>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b12      	cmp	r3, #18
 8003e6a:	d10b      	bne.n	8003e84 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a1d      	ldr	r2, [pc, #116]	@ (8003f00 <HAL_ADC_ConfigChannel+0x254>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d12b      	bne.n	8003ee6 <HAL_ADC_ConfigChannel+0x23a>
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a1c      	ldr	r2, [pc, #112]	@ (8003f04 <HAL_ADC_ConfigChannel+0x258>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d003      	beq.n	8003ea0 <HAL_ADC_ConfigChannel+0x1f4>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2b11      	cmp	r3, #17
 8003e9e:	d122      	bne.n	8003ee6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a11      	ldr	r2, [pc, #68]	@ (8003f04 <HAL_ADC_ConfigChannel+0x258>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d111      	bne.n	8003ee6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ec2:	4b11      	ldr	r3, [pc, #68]	@ (8003f08 <HAL_ADC_ConfigChannel+0x25c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a11      	ldr	r2, [pc, #68]	@ (8003f0c <HAL_ADC_ConfigChannel+0x260>)
 8003ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ecc:	0c9a      	lsrs	r2, r3, #18
 8003ece:	4613      	mov	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4413      	add	r3, r2
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ed8:	e002      	b.n	8003ee0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1f9      	bne.n	8003eda <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	40012300 	.word	0x40012300
 8003f00:	40012000 	.word	0x40012000
 8003f04:	10000012 	.word	0x10000012
 8003f08:	20000030 	.word	0x20000030
 8003f0c:	431bde83 	.word	0x431bde83

08003f10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f18:	4b79      	ldr	r3, [pc, #484]	@ (8004100 <ADC_Init+0x1f0>)
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	431a      	orrs	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6859      	ldr	r1, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	021a      	lsls	r2, r3, #8
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	430a      	orrs	r2, r1
 8003f58:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003f68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	6859      	ldr	r1, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6899      	ldr	r1, [r3, #8]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68da      	ldr	r2, [r3, #12]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa2:	4a58      	ldr	r2, [pc, #352]	@ (8004104 <ADC_Init+0x1f4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d022      	beq.n	8003fee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689a      	ldr	r2, [r3, #8]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fb6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6899      	ldr	r1, [r3, #8]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003fd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6899      	ldr	r1, [r3, #8]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	609a      	str	r2, [r3, #8]
 8003fec:	e00f      	b.n	800400e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ffc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800400c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0202 	bic.w	r2, r2, #2
 800401c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6899      	ldr	r1, [r3, #8]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	7e1b      	ldrb	r3, [r3, #24]
 8004028:	005a      	lsls	r2, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d01b      	beq.n	8004074 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800404a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800405a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6859      	ldr	r1, [r3, #4]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	3b01      	subs	r3, #1
 8004068:	035a      	lsls	r2, r3, #13
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	e007      	b.n	8004084 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004082:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004092:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	3b01      	subs	r3, #1
 80040a0:	051a      	lsls	r2, r3, #20
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80040b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6899      	ldr	r1, [r3, #8]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80040c6:	025a      	lsls	r2, r3, #9
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689a      	ldr	r2, [r3, #8]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6899      	ldr	r1, [r3, #8]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	029a      	lsls	r2, r3, #10
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	609a      	str	r2, [r3, #8]
}
 80040f4:	bf00      	nop
 80040f6:	3714      	adds	r7, #20
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	40012300 	.word	0x40012300
 8004104:	0f000001 	.word	0x0f000001

08004108 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004114:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800411e:	2b00      	cmp	r3, #0
 8004120:	d13c      	bne.n	800419c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d12b      	bne.n	8004194 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004140:	2b00      	cmp	r3, #0
 8004142:	d127      	bne.n	8004194 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800414e:	2b00      	cmp	r3, #0
 8004150:	d006      	beq.n	8004160 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800415c:	2b00      	cmp	r3, #0
 800415e:	d119      	bne.n	8004194 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0220 	bic.w	r2, r2, #32
 800416e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004174:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004180:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d105      	bne.n	8004194 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418c:	f043 0201 	orr.w	r2, r3, #1
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f7fc fdff 	bl	8000d98 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800419a:	e00e      	b.n	80041ba <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a0:	f003 0310 	and.w	r3, r3, #16
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f7ff fd75 	bl	8003c98 <HAL_ADC_ErrorCallback>
}
 80041ae:	e004      	b.n	80041ba <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	4798      	blx	r3
}
 80041ba:	bf00      	nop
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b084      	sub	sp, #16
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ce:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f7ff fd4d 	bl	8003c70 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041d6:	bf00      	nop
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b084      	sub	sp, #16
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ea:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2240      	movs	r2, #64	@ 0x40
 80041f0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f6:	f043 0204 	orr.w	r2, r3, #4
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f7ff fd4a 	bl	8003c98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004204:	bf00      	nop
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004230:	4b0c      	ldr	r3, [pc, #48]	@ (8004264 <__NVIC_SetPriorityGrouping+0x44>)
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800423c:	4013      	ands	r3, r2
 800423e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004248:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800424c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004252:	4a04      	ldr	r2, [pc, #16]	@ (8004264 <__NVIC_SetPriorityGrouping+0x44>)
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	60d3      	str	r3, [r2, #12]
}
 8004258:	bf00      	nop
 800425a:	3714      	adds	r7, #20
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr
 8004264:	e000ed00 	.word	0xe000ed00

08004268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800426c:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <__NVIC_GetPriorityGrouping+0x18>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	0a1b      	lsrs	r3, r3, #8
 8004272:	f003 0307 	and.w	r3, r3, #7
}
 8004276:	4618      	mov	r0, r3
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	e000ed00 	.word	0xe000ed00

08004284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	4603      	mov	r3, r0
 800428c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800428e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004292:	2b00      	cmp	r3, #0
 8004294:	db0b      	blt.n	80042ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004296:	79fb      	ldrb	r3, [r7, #7]
 8004298:	f003 021f 	and.w	r2, r3, #31
 800429c:	4907      	ldr	r1, [pc, #28]	@ (80042bc <__NVIC_EnableIRQ+0x38>)
 800429e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a2:	095b      	lsrs	r3, r3, #5
 80042a4:	2001      	movs	r0, #1
 80042a6:	fa00 f202 	lsl.w	r2, r0, r2
 80042aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042ae:	bf00      	nop
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	e000e100 	.word	0xe000e100

080042c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	4603      	mov	r3, r0
 80042c8:	6039      	str	r1, [r7, #0]
 80042ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	db0a      	blt.n	80042ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	490c      	ldr	r1, [pc, #48]	@ (800430c <__NVIC_SetPriority+0x4c>)
 80042da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042de:	0112      	lsls	r2, r2, #4
 80042e0:	b2d2      	uxtb	r2, r2
 80042e2:	440b      	add	r3, r1
 80042e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042e8:	e00a      	b.n	8004300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	4908      	ldr	r1, [pc, #32]	@ (8004310 <__NVIC_SetPriority+0x50>)
 80042f0:	79fb      	ldrb	r3, [r7, #7]
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	3b04      	subs	r3, #4
 80042f8:	0112      	lsls	r2, r2, #4
 80042fa:	b2d2      	uxtb	r2, r2
 80042fc:	440b      	add	r3, r1
 80042fe:	761a      	strb	r2, [r3, #24]
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	e000e100 	.word	0xe000e100
 8004310:	e000ed00 	.word	0xe000ed00

08004314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004314:	b480      	push	{r7}
 8004316:	b089      	sub	sp, #36	@ 0x24
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f1c3 0307 	rsb	r3, r3, #7
 800432e:	2b04      	cmp	r3, #4
 8004330:	bf28      	it	cs
 8004332:	2304      	movcs	r3, #4
 8004334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	3304      	adds	r3, #4
 800433a:	2b06      	cmp	r3, #6
 800433c:	d902      	bls.n	8004344 <NVIC_EncodePriority+0x30>
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	3b03      	subs	r3, #3
 8004342:	e000      	b.n	8004346 <NVIC_EncodePriority+0x32>
 8004344:	2300      	movs	r3, #0
 8004346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004348:	f04f 32ff 	mov.w	r2, #4294967295
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	fa02 f303 	lsl.w	r3, r2, r3
 8004352:	43da      	mvns	r2, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	401a      	ands	r2, r3
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800435c:	f04f 31ff 	mov.w	r1, #4294967295
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	fa01 f303 	lsl.w	r3, r1, r3
 8004366:	43d9      	mvns	r1, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800436c:	4313      	orrs	r3, r2
         );
}
 800436e:	4618      	mov	r0, r3
 8004370:	3724      	adds	r7, #36	@ 0x24
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr
	...

0800437c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3b01      	subs	r3, #1
 8004388:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800438c:	d301      	bcc.n	8004392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800438e:	2301      	movs	r3, #1
 8004390:	e00f      	b.n	80043b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004392:	4a0a      	ldr	r2, [pc, #40]	@ (80043bc <SysTick_Config+0x40>)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3b01      	subs	r3, #1
 8004398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800439a:	210f      	movs	r1, #15
 800439c:	f04f 30ff 	mov.w	r0, #4294967295
 80043a0:	f7ff ff8e 	bl	80042c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043a4:	4b05      	ldr	r3, [pc, #20]	@ (80043bc <SysTick_Config+0x40>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043aa:	4b04      	ldr	r3, [pc, #16]	@ (80043bc <SysTick_Config+0x40>)
 80043ac:	2207      	movs	r2, #7
 80043ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	e000e010 	.word	0xe000e010

080043c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f7ff ff29 	bl	8004220 <__NVIC_SetPriorityGrouping>
}
 80043ce:	bf00      	nop
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b086      	sub	sp, #24
 80043da:	af00      	add	r7, sp, #0
 80043dc:	4603      	mov	r3, r0
 80043de:	60b9      	str	r1, [r7, #8]
 80043e0:	607a      	str	r2, [r7, #4]
 80043e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043e8:	f7ff ff3e 	bl	8004268 <__NVIC_GetPriorityGrouping>
 80043ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	68b9      	ldr	r1, [r7, #8]
 80043f2:	6978      	ldr	r0, [r7, #20]
 80043f4:	f7ff ff8e 	bl	8004314 <NVIC_EncodePriority>
 80043f8:	4602      	mov	r2, r0
 80043fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043fe:	4611      	mov	r1, r2
 8004400:	4618      	mov	r0, r3
 8004402:	f7ff ff5d 	bl	80042c0 <__NVIC_SetPriority>
}
 8004406:	bf00      	nop
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b082      	sub	sp, #8
 8004412:	af00      	add	r7, sp, #0
 8004414:	4603      	mov	r3, r0
 8004416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff ff31 	bl	8004284 <__NVIC_EnableIRQ>
}
 8004422:	bf00      	nop
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b082      	sub	sp, #8
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f7ff ffa2 	bl	800437c <SysTick_Config>
 8004438:	4603      	mov	r3, r0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
	...

08004444 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800444c:	2300      	movs	r3, #0
 800444e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004450:	f7ff f996 	bl	8003780 <HAL_GetTick>
 8004454:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e099      	b.n	8004594 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0201 	bic.w	r2, r2, #1
 800447e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004480:	e00f      	b.n	80044a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004482:	f7ff f97d 	bl	8003780 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b05      	cmp	r3, #5
 800448e:	d908      	bls.n	80044a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2203      	movs	r2, #3
 800449a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e078      	b.n	8004594 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1e8      	bne.n	8004482 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	4b38      	ldr	r3, [pc, #224]	@ (800459c <HAL_DMA_Init+0x158>)
 80044bc:	4013      	ands	r3, r2
 80044be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a1b      	ldr	r3, [r3, #32]
 80044ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d107      	bne.n	800450c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004504:	4313      	orrs	r3, r2
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	4313      	orrs	r3, r2
 800450a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f023 0307 	bic.w	r3, r3, #7
 8004522:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	2b04      	cmp	r3, #4
 8004534:	d117      	bne.n	8004566 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00e      	beq.n	8004566 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 faab 	bl	8004aa4 <DMA_CheckFifoParam>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d008      	beq.n	8004566 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2240      	movs	r2, #64	@ 0x40
 8004558:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004562:	2301      	movs	r3, #1
 8004564:	e016      	b.n	8004594 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 fa62 	bl	8004a38 <DMA_CalcBaseAndBitshift>
 8004574:	4603      	mov	r3, r0
 8004576:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800457c:	223f      	movs	r2, #63	@ 0x3f
 800457e:	409a      	lsls	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3718      	adds	r7, #24
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	f010803f 	.word	0xf010803f

080045a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
 80045ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045ae:	2300      	movs	r3, #0
 80045b0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d101      	bne.n	80045c6 <HAL_DMA_Start_IT+0x26>
 80045c2:	2302      	movs	r3, #2
 80045c4:	e040      	b.n	8004648 <HAL_DMA_Start_IT+0xa8>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d12f      	bne.n	800463a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2202      	movs	r2, #2
 80045de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68b9      	ldr	r1, [r7, #8]
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 f9f4 	bl	80049dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045f8:	223f      	movs	r2, #63	@ 0x3f
 80045fa:	409a      	lsls	r2, r3
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f042 0216 	orr.w	r2, r2, #22
 800460e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0208 	orr.w	r2, r2, #8
 8004626:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f042 0201 	orr.w	r2, r2, #1
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	e005      	b.n	8004646 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004642:	2302      	movs	r3, #2
 8004644:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004646:	7dfb      	ldrb	r3, [r7, #23]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800465e:	b2db      	uxtb	r3, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d004      	beq.n	800466e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2280      	movs	r2, #128	@ 0x80
 8004668:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e00c      	b.n	8004688 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2205      	movs	r2, #5
 8004672:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0201 	bic.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800469c:	2300      	movs	r3, #0
 800469e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80046a0:	4b8e      	ldr	r3, [pc, #568]	@ (80048dc <HAL_DMA_IRQHandler+0x248>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a8e      	ldr	r2, [pc, #568]	@ (80048e0 <HAL_DMA_IRQHandler+0x24c>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	0a9b      	lsrs	r3, r3, #10
 80046ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046be:	2208      	movs	r2, #8
 80046c0:	409a      	lsls	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4013      	ands	r3, r2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d01a      	beq.n	8004700 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d013      	beq.n	8004700 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 0204 	bic.w	r2, r2, #4
 80046e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ec:	2208      	movs	r2, #8
 80046ee:	409a      	lsls	r2, r3
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f8:	f043 0201 	orr.w	r2, r3, #1
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004704:	2201      	movs	r2, #1
 8004706:	409a      	lsls	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	4013      	ands	r3, r2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d012      	beq.n	8004736 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00b      	beq.n	8004736 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004722:	2201      	movs	r2, #1
 8004724:	409a      	lsls	r2, r3
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472e:	f043 0202 	orr.w	r2, r3, #2
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473a:	2204      	movs	r2, #4
 800473c:	409a      	lsls	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	4013      	ands	r3, r2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d012      	beq.n	800476c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0302 	and.w	r3, r3, #2
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00b      	beq.n	800476c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004758:	2204      	movs	r2, #4
 800475a:	409a      	lsls	r2, r3
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004764:	f043 0204 	orr.w	r2, r3, #4
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004770:	2210      	movs	r2, #16
 8004772:	409a      	lsls	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	4013      	ands	r3, r2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d043      	beq.n	8004804 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d03c      	beq.n	8004804 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800478e:	2210      	movs	r2, #16
 8004790:	409a      	lsls	r2, r3
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d018      	beq.n	80047d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d108      	bne.n	80047c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d024      	beq.n	8004804 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	4798      	blx	r3
 80047c2:	e01f      	b.n	8004804 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01b      	beq.n	8004804 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	4798      	blx	r3
 80047d4:	e016      	b.n	8004804 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d107      	bne.n	80047f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0208 	bic.w	r2, r2, #8
 80047f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d003      	beq.n	8004804 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004808:	2220      	movs	r2, #32
 800480a:	409a      	lsls	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	4013      	ands	r3, r2
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 808f 	beq.w	8004934 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0310 	and.w	r3, r3, #16
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 8087 	beq.w	8004934 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800482a:	2220      	movs	r2, #32
 800482c:	409a      	lsls	r2, r3
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004838:	b2db      	uxtb	r3, r3
 800483a:	2b05      	cmp	r3, #5
 800483c:	d136      	bne.n	80048ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 0216 	bic.w	r2, r2, #22
 800484c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695a      	ldr	r2, [r3, #20]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800485c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004862:	2b00      	cmp	r3, #0
 8004864:	d103      	bne.n	800486e <HAL_DMA_IRQHandler+0x1da>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486a:	2b00      	cmp	r3, #0
 800486c:	d007      	beq.n	800487e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f022 0208 	bic.w	r2, r2, #8
 800487c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004882:	223f      	movs	r2, #63	@ 0x3f
 8004884:	409a      	lsls	r2, r3
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d07e      	beq.n	80049a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	4798      	blx	r3
        }
        return;
 80048aa:	e079      	b.n	80049a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d01d      	beq.n	80048f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10d      	bne.n	80048e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d031      	beq.n	8004934 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	4798      	blx	r3
 80048d8:	e02c      	b.n	8004934 <HAL_DMA_IRQHandler+0x2a0>
 80048da:	bf00      	nop
 80048dc:	20000030 	.word	0x20000030
 80048e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d023      	beq.n	8004934 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	4798      	blx	r3
 80048f4:	e01e      	b.n	8004934 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004900:	2b00      	cmp	r3, #0
 8004902:	d10f      	bne.n	8004924 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0210 	bic.w	r2, r2, #16
 8004912:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004938:	2b00      	cmp	r3, #0
 800493a:	d032      	beq.n	80049a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d022      	beq.n	800498e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2205      	movs	r2, #5
 800494c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 0201 	bic.w	r2, r2, #1
 800495e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	3301      	adds	r3, #1
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	429a      	cmp	r2, r3
 800496a:	d307      	bcc.n	800497c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1f2      	bne.n	8004960 <HAL_DMA_IRQHandler+0x2cc>
 800497a:	e000      	b.n	800497e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800497c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d005      	beq.n	80049a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	4798      	blx	r3
 800499e:	e000      	b.n	80049a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80049a0:	bf00      	nop
    }
  }
}
 80049a2:	3718      	adds	r7, #24
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049b6:	b2db      	uxtb	r3, r3
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
 80049e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80049f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	2b40      	cmp	r3, #64	@ 0x40
 8004a08:	d108      	bne.n	8004a1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004a1a:	e007      	b.n	8004a2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	60da      	str	r2, [r3, #12]
}
 8004a2c:	bf00      	nop
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	3b10      	subs	r3, #16
 8004a48:	4a14      	ldr	r2, [pc, #80]	@ (8004a9c <DMA_CalcBaseAndBitshift+0x64>)
 8004a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4e:	091b      	lsrs	r3, r3, #4
 8004a50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a52:	4a13      	ldr	r2, [pc, #76]	@ (8004aa0 <DMA_CalcBaseAndBitshift+0x68>)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4413      	add	r3, r2
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	d909      	bls.n	8004a7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004a6e:	f023 0303 	bic.w	r3, r3, #3
 8004a72:	1d1a      	adds	r2, r3, #4
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a78:	e007      	b.n	8004a8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004a82:	f023 0303 	bic.w	r3, r3, #3
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	aaaaaaab 	.word	0xaaaaaaab
 8004aa0:	0801019c 	.word	0x0801019c

08004aa4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d11f      	bne.n	8004afe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b03      	cmp	r3, #3
 8004ac2:	d856      	bhi.n	8004b72 <DMA_CheckFifoParam+0xce>
 8004ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8004acc <DMA_CheckFifoParam+0x28>)
 8004ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aca:	bf00      	nop
 8004acc:	08004add 	.word	0x08004add
 8004ad0:	08004aef 	.word	0x08004aef
 8004ad4:	08004add 	.word	0x08004add
 8004ad8:	08004b73 	.word	0x08004b73
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d046      	beq.n	8004b76 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aec:	e043      	b.n	8004b76 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004af6:	d140      	bne.n	8004b7a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004afc:	e03d      	b.n	8004b7a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b06:	d121      	bne.n	8004b4c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	2b03      	cmp	r3, #3
 8004b0c:	d837      	bhi.n	8004b7e <DMA_CheckFifoParam+0xda>
 8004b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b14 <DMA_CheckFifoParam+0x70>)
 8004b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b14:	08004b25 	.word	0x08004b25
 8004b18:	08004b2b 	.word	0x08004b2b
 8004b1c:	08004b25 	.word	0x08004b25
 8004b20:	08004b3d 	.word	0x08004b3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	73fb      	strb	r3, [r7, #15]
      break;
 8004b28:	e030      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d025      	beq.n	8004b82 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b3a:	e022      	b.n	8004b82 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b40:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b44:	d11f      	bne.n	8004b86 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b4a:	e01c      	b.n	8004b86 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d903      	bls.n	8004b5a <DMA_CheckFifoParam+0xb6>
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d003      	beq.n	8004b60 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004b58:	e018      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	73fb      	strb	r3, [r7, #15]
      break;
 8004b5e:	e015      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00e      	beq.n	8004b8a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b70:	e00b      	b.n	8004b8a <DMA_CheckFifoParam+0xe6>
      break;
 8004b72:	bf00      	nop
 8004b74:	e00a      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      break;
 8004b76:	bf00      	nop
 8004b78:	e008      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      break;
 8004b7a:	bf00      	nop
 8004b7c:	e006      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      break;
 8004b7e:	bf00      	nop
 8004b80:	e004      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      break;
 8004b82:	bf00      	nop
 8004b84:	e002      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      break;   
 8004b86:	bf00      	nop
 8004b88:	e000      	b.n	8004b8c <DMA_CheckFifoParam+0xe8>
      break;
 8004b8a:	bf00      	nop
    }
  } 
  
  return status; 
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3714      	adds	r7, #20
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop

08004b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b089      	sub	sp, #36	@ 0x24
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004baa:	2300      	movs	r3, #0
 8004bac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
 8004bb6:	e159      	b.n	8004e6c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004bb8:	2201      	movs	r2, #1
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	f040 8148 	bne.w	8004e66 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f003 0303 	and.w	r3, r3, #3
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d005      	beq.n	8004bee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d130      	bne.n	8004c50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	2203      	movs	r2, #3
 8004bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfe:	43db      	mvns	r3, r3
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	4013      	ands	r3, r2
 8004c04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	68da      	ldr	r2, [r3, #12]
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	005b      	lsls	r3, r3, #1
 8004c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	69ba      	ldr	r2, [r7, #24]
 8004c1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c24:	2201      	movs	r2, #1
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	69ba      	ldr	r2, [r7, #24]
 8004c30:	4013      	ands	r3, r2
 8004c32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	091b      	lsrs	r3, r3, #4
 8004c3a:	f003 0201 	and.w	r2, r3, #1
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	fa02 f303 	lsl.w	r3, r2, r3
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f003 0303 	and.w	r3, r3, #3
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d017      	beq.n	8004c8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	2203      	movs	r2, #3
 8004c68:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6c:	43db      	mvns	r3, r3
 8004c6e:	69ba      	ldr	r2, [r7, #24]
 8004c70:	4013      	ands	r3, r2
 8004c72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	005b      	lsls	r3, r3, #1
 8004c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	69ba      	ldr	r2, [r7, #24]
 8004c8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f003 0303 	and.w	r3, r3, #3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d123      	bne.n	8004ce0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	08da      	lsrs	r2, r3, #3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	3208      	adds	r2, #8
 8004ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	f003 0307 	and.w	r3, r3, #7
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	220f      	movs	r2, #15
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	43db      	mvns	r3, r3
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	691a      	ldr	r2, [r3, #16]
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	f003 0307 	and.w	r3, r3, #7
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	08da      	lsrs	r2, r3, #3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	3208      	adds	r2, #8
 8004cda:	69b9      	ldr	r1, [r7, #24]
 8004cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	2203      	movs	r2, #3
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	43db      	mvns	r3, r3
 8004cf2:	69ba      	ldr	r2, [r7, #24]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f003 0203 	and.w	r2, r3, #3
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	005b      	lsls	r3, r3, #1
 8004d04:	fa02 f303 	lsl.w	r3, r2, r3
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f000 80a2 	beq.w	8004e66 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d22:	2300      	movs	r3, #0
 8004d24:	60fb      	str	r3, [r7, #12]
 8004d26:	4b57      	ldr	r3, [pc, #348]	@ (8004e84 <HAL_GPIO_Init+0x2e8>)
 8004d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d2a:	4a56      	ldr	r2, [pc, #344]	@ (8004e84 <HAL_GPIO_Init+0x2e8>)
 8004d2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d30:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d32:	4b54      	ldr	r3, [pc, #336]	@ (8004e84 <HAL_GPIO_Init+0x2e8>)
 8004d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d3e:	4a52      	ldr	r2, [pc, #328]	@ (8004e88 <HAL_GPIO_Init+0x2ec>)
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	089b      	lsrs	r3, r3, #2
 8004d44:	3302      	adds	r3, #2
 8004d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	220f      	movs	r2, #15
 8004d56:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5a:	43db      	mvns	r3, r3
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	4013      	ands	r3, r2
 8004d60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a49      	ldr	r2, [pc, #292]	@ (8004e8c <HAL_GPIO_Init+0x2f0>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d019      	beq.n	8004d9e <HAL_GPIO_Init+0x202>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a48      	ldr	r2, [pc, #288]	@ (8004e90 <HAL_GPIO_Init+0x2f4>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d013      	beq.n	8004d9a <HAL_GPIO_Init+0x1fe>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a47      	ldr	r2, [pc, #284]	@ (8004e94 <HAL_GPIO_Init+0x2f8>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d00d      	beq.n	8004d96 <HAL_GPIO_Init+0x1fa>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a46      	ldr	r2, [pc, #280]	@ (8004e98 <HAL_GPIO_Init+0x2fc>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d007      	beq.n	8004d92 <HAL_GPIO_Init+0x1f6>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a45      	ldr	r2, [pc, #276]	@ (8004e9c <HAL_GPIO_Init+0x300>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d101      	bne.n	8004d8e <HAL_GPIO_Init+0x1f2>
 8004d8a:	2304      	movs	r3, #4
 8004d8c:	e008      	b.n	8004da0 <HAL_GPIO_Init+0x204>
 8004d8e:	2307      	movs	r3, #7
 8004d90:	e006      	b.n	8004da0 <HAL_GPIO_Init+0x204>
 8004d92:	2303      	movs	r3, #3
 8004d94:	e004      	b.n	8004da0 <HAL_GPIO_Init+0x204>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e002      	b.n	8004da0 <HAL_GPIO_Init+0x204>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <HAL_GPIO_Init+0x204>
 8004d9e:	2300      	movs	r3, #0
 8004da0:	69fa      	ldr	r2, [r7, #28]
 8004da2:	f002 0203 	and.w	r2, r2, #3
 8004da6:	0092      	lsls	r2, r2, #2
 8004da8:	4093      	lsls	r3, r2
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004db0:	4935      	ldr	r1, [pc, #212]	@ (8004e88 <HAL_GPIO_Init+0x2ec>)
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	089b      	lsrs	r3, r3, #2
 8004db6:	3302      	adds	r3, #2
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004dbe:	4b38      	ldr	r3, [pc, #224]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	43db      	mvns	r3, r3
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004dda:	69ba      	ldr	r2, [r7, #24]
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004de2:	4a2f      	ldr	r2, [pc, #188]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004de8:	4b2d      	ldr	r3, [pc, #180]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	43db      	mvns	r3, r3
 8004df2:	69ba      	ldr	r2, [r7, #24]
 8004df4:	4013      	ands	r3, r2
 8004df6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d003      	beq.n	8004e0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e0c:	4a24      	ldr	r2, [pc, #144]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004e12:	4b23      	ldr	r3, [pc, #140]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	43db      	mvns	r3, r3
 8004e1c:	69ba      	ldr	r2, [r7, #24]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004e2e:	69ba      	ldr	r2, [r7, #24]
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e36:	4a1a      	ldr	r2, [pc, #104]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e3c:	4b18      	ldr	r3, [pc, #96]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	43db      	mvns	r3, r3
 8004e46:	69ba      	ldr	r2, [r7, #24]
 8004e48:	4013      	ands	r3, r2
 8004e4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004e58:	69ba      	ldr	r2, [r7, #24]
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e60:	4a0f      	ldr	r2, [pc, #60]	@ (8004ea0 <HAL_GPIO_Init+0x304>)
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	3301      	adds	r3, #1
 8004e6a:	61fb      	str	r3, [r7, #28]
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	2b0f      	cmp	r3, #15
 8004e70:	f67f aea2 	bls.w	8004bb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e74:	bf00      	nop
 8004e76:	bf00      	nop
 8004e78:	3724      	adds	r7, #36	@ 0x24
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	40023800 	.word	0x40023800
 8004e88:	40013800 	.word	0x40013800
 8004e8c:	40020000 	.word	0x40020000
 8004e90:	40020400 	.word	0x40020400
 8004e94:	40020800 	.word	0x40020800
 8004e98:	40020c00 	.word	0x40020c00
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	40013c00 	.word	0x40013c00

08004ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	460b      	mov	r3, r1
 8004eae:	807b      	strh	r3, [r7, #2]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004eb4:	787b      	ldrb	r3, [r7, #1]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004eba:	887a      	ldrh	r2, [r7, #2]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ec0:	e003      	b.n	8004eca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ec2:	887b      	ldrh	r3, [r7, #2]
 8004ec4:	041a      	lsls	r2, r3, #16
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	619a      	str	r2, [r3, #24]
}
 8004eca:	bf00      	nop
 8004ecc:	370c      	adds	r7, #12
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr

08004ed6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b085      	sub	sp, #20
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
 8004ede:	460b      	mov	r3, r1
 8004ee0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ee8:	887a      	ldrh	r2, [r7, #2]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	4013      	ands	r3, r2
 8004eee:	041a      	lsls	r2, r3, #16
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	43d9      	mvns	r1, r3
 8004ef4:	887b      	ldrh	r3, [r7, #2]
 8004ef6:	400b      	ands	r3, r1
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	619a      	str	r2, [r3, #24]
}
 8004efe:	bf00      	nop
 8004f00:	3714      	adds	r7, #20
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
	...

08004f0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e12b      	b.n	8005176 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d106      	bne.n	8004f38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7fd febc 	bl	8002cb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2224      	movs	r2, #36	@ 0x24
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f022 0201 	bic.w	r2, r2, #1
 8004f4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f70:	f004 fce6 	bl	8009940 <HAL_RCC_GetPCLK1Freq>
 8004f74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	4a81      	ldr	r2, [pc, #516]	@ (8005180 <HAL_I2C_Init+0x274>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d807      	bhi.n	8004f90 <HAL_I2C_Init+0x84>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	4a80      	ldr	r2, [pc, #512]	@ (8005184 <HAL_I2C_Init+0x278>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	bf94      	ite	ls
 8004f88:	2301      	movls	r3, #1
 8004f8a:	2300      	movhi	r3, #0
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	e006      	b.n	8004f9e <HAL_I2C_Init+0x92>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4a7d      	ldr	r2, [pc, #500]	@ (8005188 <HAL_I2C_Init+0x27c>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	bf94      	ite	ls
 8004f98:	2301      	movls	r3, #1
 8004f9a:	2300      	movhi	r3, #0
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e0e7      	b.n	8005176 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	4a78      	ldr	r2, [pc, #480]	@ (800518c <HAL_I2C_Init+0x280>)
 8004faa:	fba2 2303 	umull	r2, r3, r2, r3
 8004fae:	0c9b      	lsrs	r3, r3, #18
 8004fb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	4a6a      	ldr	r2, [pc, #424]	@ (8005180 <HAL_I2C_Init+0x274>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d802      	bhi.n	8004fe0 <HAL_I2C_Init+0xd4>
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	e009      	b.n	8004ff4 <HAL_I2C_Init+0xe8>
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004fe6:	fb02 f303 	mul.w	r3, r2, r3
 8004fea:	4a69      	ldr	r2, [pc, #420]	@ (8005190 <HAL_I2C_Init+0x284>)
 8004fec:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff0:	099b      	lsrs	r3, r3, #6
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	6812      	ldr	r2, [r2, #0]
 8004ff8:	430b      	orrs	r3, r1
 8004ffa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005006:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	495c      	ldr	r1, [pc, #368]	@ (8005180 <HAL_I2C_Init+0x274>)
 8005010:	428b      	cmp	r3, r1
 8005012:	d819      	bhi.n	8005048 <HAL_I2C_Init+0x13c>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	1e59      	subs	r1, r3, #1
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005022:	1c59      	adds	r1, r3, #1
 8005024:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005028:	400b      	ands	r3, r1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <HAL_I2C_Init+0x138>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	1e59      	subs	r1, r3, #1
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	fbb1 f3f3 	udiv	r3, r1, r3
 800503c:	3301      	adds	r3, #1
 800503e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005042:	e051      	b.n	80050e8 <HAL_I2C_Init+0x1dc>
 8005044:	2304      	movs	r3, #4
 8005046:	e04f      	b.n	80050e8 <HAL_I2C_Init+0x1dc>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d111      	bne.n	8005074 <HAL_I2C_Init+0x168>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	1e58      	subs	r0, r3, #1
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6859      	ldr	r1, [r3, #4]
 8005058:	460b      	mov	r3, r1
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	440b      	add	r3, r1
 800505e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005062:	3301      	adds	r3, #1
 8005064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005068:	2b00      	cmp	r3, #0
 800506a:	bf0c      	ite	eq
 800506c:	2301      	moveq	r3, #1
 800506e:	2300      	movne	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	e012      	b.n	800509a <HAL_I2C_Init+0x18e>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	1e58      	subs	r0, r3, #1
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6859      	ldr	r1, [r3, #4]
 800507c:	460b      	mov	r3, r1
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	0099      	lsls	r1, r3, #2
 8005084:	440b      	add	r3, r1
 8005086:	fbb0 f3f3 	udiv	r3, r0, r3
 800508a:	3301      	adds	r3, #1
 800508c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005090:	2b00      	cmp	r3, #0
 8005092:	bf0c      	ite	eq
 8005094:	2301      	moveq	r3, #1
 8005096:	2300      	movne	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <HAL_I2C_Init+0x196>
 800509e:	2301      	movs	r3, #1
 80050a0:	e022      	b.n	80050e8 <HAL_I2C_Init+0x1dc>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d10e      	bne.n	80050c8 <HAL_I2C_Init+0x1bc>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	1e58      	subs	r0, r3, #1
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6859      	ldr	r1, [r3, #4]
 80050b2:	460b      	mov	r3, r1
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	440b      	add	r3, r1
 80050b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80050bc:	3301      	adds	r3, #1
 80050be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050c6:	e00f      	b.n	80050e8 <HAL_I2C_Init+0x1dc>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	1e58      	subs	r0, r3, #1
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6859      	ldr	r1, [r3, #4]
 80050d0:	460b      	mov	r3, r1
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	0099      	lsls	r1, r3, #2
 80050d8:	440b      	add	r3, r1
 80050da:	fbb0 f3f3 	udiv	r3, r0, r3
 80050de:	3301      	adds	r3, #1
 80050e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050e8:	6879      	ldr	r1, [r7, #4]
 80050ea:	6809      	ldr	r1, [r1, #0]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	69da      	ldr	r2, [r3, #28]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	430a      	orrs	r2, r1
 800510a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005116:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	6911      	ldr	r1, [r2, #16]
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	68d2      	ldr	r2, [r2, #12]
 8005122:	4311      	orrs	r1, r2
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	6812      	ldr	r2, [r2, #0]
 8005128:	430b      	orrs	r3, r1
 800512a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695a      	ldr	r2, [r3, #20]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	431a      	orrs	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	430a      	orrs	r2, r1
 8005146:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0201 	orr.w	r2, r2, #1
 8005156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2220      	movs	r2, #32
 8005162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	000186a0 	.word	0x000186a0
 8005184:	001e847f 	.word	0x001e847f
 8005188:	003d08ff 	.word	0x003d08ff
 800518c:	431bde83 	.word	0x431bde83
 8005190:	10624dd3 	.word	0x10624dd3

08005194 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051a6:	2b80      	cmp	r3, #128	@ 0x80
 80051a8:	d103      	bne.n	80051b2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2200      	movs	r2, #0
 80051b0:	611a      	str	r2, [r3, #16]
  }
}
 80051b2:	bf00      	nop
 80051b4:	370c      	adds	r7, #12
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr
	...

080051c0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b088      	sub	sp, #32
 80051c4:	af02      	add	r7, sp, #8
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	4608      	mov	r0, r1
 80051ca:	4611      	mov	r1, r2
 80051cc:	461a      	mov	r2, r3
 80051ce:	4603      	mov	r3, r0
 80051d0:	817b      	strh	r3, [r7, #10]
 80051d2:	460b      	mov	r3, r1
 80051d4:	813b      	strh	r3, [r7, #8]
 80051d6:	4613      	mov	r3, r2
 80051d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051da:	f7fe fad1 	bl	8003780 <HAL_GetTick>
 80051de:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	f040 80d9 	bne.w	80053a0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	9300      	str	r3, [sp, #0]
 80051f2:	2319      	movs	r3, #25
 80051f4:	2201      	movs	r2, #1
 80051f6:	496d      	ldr	r1, [pc, #436]	@ (80053ac <HAL_I2C_Mem_Write+0x1ec>)
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f002 faf9 	bl	80077f0 <I2C_WaitOnFlagUntilTimeout>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005204:	2302      	movs	r3, #2
 8005206:	e0cc      	b.n	80053a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_I2C_Mem_Write+0x56>
 8005212:	2302      	movs	r3, #2
 8005214:	e0c5      	b.n	80053a2 <HAL_I2C_Mem_Write+0x1e2>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b01      	cmp	r3, #1
 800522a:	d007      	beq.n	800523c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0201 	orr.w	r2, r2, #1
 800523a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800524a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2221      	movs	r2, #33	@ 0x21
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2240      	movs	r2, #64	@ 0x40
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a3a      	ldr	r2, [r7, #32]
 8005266:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800526c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	4a4d      	ldr	r2, [pc, #308]	@ (80053b0 <HAL_I2C_Mem_Write+0x1f0>)
 800527c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800527e:	88f8      	ldrh	r0, [r7, #6]
 8005280:	893a      	ldrh	r2, [r7, #8]
 8005282:	8979      	ldrh	r1, [r7, #10]
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	9301      	str	r3, [sp, #4]
 8005288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	4603      	mov	r3, r0
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f001 ff6c 	bl	800716c <I2C_RequestMemoryWrite>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d052      	beq.n	8005340 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e081      	b.n	80053a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f002 fbbe 	bl	8007a24 <I2C_WaitOnTXEFlagUntilTimeout>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00d      	beq.n	80052ca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	d107      	bne.n	80052c6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e06b      	b.n	80053a2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ce:	781a      	ldrb	r2, [r3, #0]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052da:	1c5a      	adds	r2, r3, #1
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052e4:	3b01      	subs	r3, #1
 80052e6:	b29a      	uxth	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b04      	cmp	r3, #4
 8005306:	d11b      	bne.n	8005340 <HAL_I2C_Mem_Write+0x180>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800530c:	2b00      	cmp	r3, #0
 800530e:	d017      	beq.n	8005340 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005314:	781a      	ldrb	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005320:	1c5a      	adds	r2, r3, #1
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005336:	b29b      	uxth	r3, r3
 8005338:	3b01      	subs	r3, #1
 800533a:	b29a      	uxth	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1aa      	bne.n	800529e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f002 fbb1 	bl	8007ab4 <I2C_WaitOnBTFFlagUntilTimeout>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00d      	beq.n	8005374 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800535c:	2b04      	cmp	r3, #4
 800535e:	d107      	bne.n	8005370 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800536e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e016      	b.n	80053a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005382:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2220      	movs	r2, #32
 8005388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2200      	movs	r2, #0
 8005390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800539c:	2300      	movs	r3, #0
 800539e:	e000      	b.n	80053a2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80053a0:	2302      	movs	r3, #2
  }
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3718      	adds	r7, #24
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	00100002 	.word	0x00100002
 80053b0:	ffff0000 	.word	0xffff0000

080053b4 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08a      	sub	sp, #40	@ 0x28
 80053b8:	af02      	add	r7, sp, #8
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	4608      	mov	r0, r1
 80053be:	4611      	mov	r1, r2
 80053c0:	461a      	mov	r2, r3
 80053c2:	4603      	mov	r3, r0
 80053c4:	817b      	strh	r3, [r7, #10]
 80053c6:	460b      	mov	r3, r1
 80053c8:	813b      	strh	r3, [r7, #8]
 80053ca:	4613      	mov	r3, r2
 80053cc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80053ce:	2300      	movs	r3, #0
 80053d0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053d2:	f7fe f9d5 	bl	8003780 <HAL_GetTick>
 80053d6:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b20      	cmp	r3, #32
 80053e2:	f040 8136 	bne.w	8005652 <HAL_I2C_Mem_Write_DMA+0x29e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80053e6:	4b9d      	ldr	r3, [pc, #628]	@ (800565c <HAL_I2C_Mem_Write_DMA+0x2a8>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	08db      	lsrs	r3, r3, #3
 80053ec:	4a9c      	ldr	r2, [pc, #624]	@ (8005660 <HAL_I2C_Mem_Write_DMA+0x2ac>)
 80053ee:	fba2 2303 	umull	r2, r3, r2, r3
 80053f2:	0a1a      	lsrs	r2, r3, #8
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	009a      	lsls	r2, r3, #2
 80053fc:	4413      	add	r3, r2
 80053fe:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	3b01      	subs	r3, #1
 8005404:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d112      	bne.n	8005432 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2220      	movs	r2, #32
 8005416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005426:	f043 0220 	orr.w	r2, r3, #32
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800542e:	2302      	movs	r3, #2
 8005430:	e110      	b.n	8005654 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f003 0302 	and.w	r3, r3, #2
 800543c:	2b02      	cmp	r3, #2
 800543e:	d0df      	beq.n	8005400 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005446:	2b01      	cmp	r3, #1
 8005448:	d101      	bne.n	800544e <HAL_I2C_Mem_Write_DMA+0x9a>
 800544a:	2302      	movs	r3, #2
 800544c:	e102      	b.n	8005654 <HAL_I2C_Mem_Write_DMA+0x2a0>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	2b01      	cmp	r3, #1
 8005462:	d007      	beq.n	8005474 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0201 	orr.w	r2, r2, #1
 8005472:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005482:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2221      	movs	r2, #33	@ 0x21
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2240      	movs	r2, #64	@ 0x40
 8005490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800549e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80054a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	4a6c      	ldr	r2, [pc, #432]	@ (8005664 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 80054b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80054b6:	897a      	ldrh	r2, [r7, #10]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80054bc:	893a      	ldrh	r2, [r7, #8]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80054c2:	88fa      	ldrh	r2, [r7, #6]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f000 80a9 	beq.w	800562a <HAL_I2C_Mem_Write_DMA+0x276>
    {
      if (hi2c->hdmatx != NULL)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d02a      	beq.n	8005536 <HAL_I2C_Mem_Write_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054e4:	4a60      	ldr	r2, [pc, #384]	@ (8005668 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80054e6:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ec:	4a5f      	ldr	r2, [pc, #380]	@ (800566c <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80054ee:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f4:	2200      	movs	r2, #0
 80054f6:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fc:	2200      	movs	r2, #0
 80054fe:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005504:	2200      	movs	r2, #0
 8005506:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800550c:	2200      	movs	r2, #0
 800550e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005518:	4619      	mov	r1, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3310      	adds	r3, #16
 8005520:	461a      	mov	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005526:	f7ff f83b 	bl	80045a0 <HAL_DMA_Start_IT>
 800552a:	4603      	mov	r3, r0
 800552c:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800552e:	7efb      	ldrb	r3, [r7, #27]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d166      	bne.n	8005602 <HAL_I2C_Mem_Write_DMA+0x24e>
 8005534:	e013      	b.n	800555e <HAL_I2C_Mem_Write_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2220      	movs	r2, #32
 800553a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e07a      	b.n	8005654 <HAL_I2C_Mem_Write_DMA+0x2a0>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800555e:	88f8      	ldrh	r0, [r7, #6]
 8005560:	893a      	ldrh	r2, [r7, #8]
 8005562:	8979      	ldrh	r1, [r7, #10]
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	9301      	str	r3, [sp, #4]
 8005568:	2323      	movs	r3, #35	@ 0x23
 800556a:	9300      	str	r3, [sp, #0]
 800556c:	4603      	mov	r3, r0
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f001 fdfc 	bl	800716c <I2C_RequestMemoryWrite>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d022      	beq.n	80055c0 <HAL_I2C_Mem_Write_DMA+0x20c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800557e:	4618      	mov	r0, r3
 8005580:	f7ff f866 	bl	8004650 <HAL_DMA_Abort_IT>
 8005584:	4603      	mov	r3, r0
 8005586:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800558c:	2200      	movs	r2, #0
 800558e:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800559e:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0201 	bic.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e049      	b.n	8005654 <HAL_I2C_Mem_Write_DMA+0x2a0>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055c0:	2300      	movs	r3, #0
 80055c2:	613b      	str	r3, [r7, #16]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	613b      	str	r3, [r7, #16]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	613b      	str	r3, [r7, #16]
 80055d4:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685a      	ldr	r2, [r3, #4]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055ec:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055fc:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80055fe:	2300      	movs	r3, #0
 8005600:	e028      	b.n	8005654 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2220      	movs	r2, #32
 8005606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005616:	f043 0210 	orr.w	r2, r3, #16
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e014      	b.n	8005654 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2220      	movs	r2, #32
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <HAL_I2C_Mem_Write_DMA+0x2a0>
    }
  }
  else
  {
    return HAL_BUSY;
 8005652:	2302      	movs	r3, #2
  }
}
 8005654:	4618      	mov	r0, r3
 8005656:	3720      	adds	r7, #32
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	20000030 	.word	0x20000030
 8005660:	14f8b589 	.word	0x14f8b589
 8005664:	ffff0000 	.word	0xffff0000
 8005668:	08007469 	.word	0x08007469
 800566c:	08007627 	.word	0x08007627

08005670 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b08c      	sub	sp, #48	@ 0x30
 8005674:	af02      	add	r7, sp, #8
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	4608      	mov	r0, r1
 800567a:	4611      	mov	r1, r2
 800567c:	461a      	mov	r2, r3
 800567e:	4603      	mov	r3, r0
 8005680:	817b      	strh	r3, [r7, #10]
 8005682:	460b      	mov	r3, r1
 8005684:	813b      	strh	r3, [r7, #8]
 8005686:	4613      	mov	r3, r2
 8005688:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800568a:	f7fe f879 	bl	8003780 <HAL_GetTick>
 800568e:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8005690:	2300      	movs	r3, #0
 8005692:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b20      	cmp	r3, #32
 800569e:	f040 8172 	bne.w	8005986 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80056a2:	4b93      	ldr	r3, [pc, #588]	@ (80058f0 <HAL_I2C_Mem_Read_DMA+0x280>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	08db      	lsrs	r3, r3, #3
 80056a8:	4a92      	ldr	r2, [pc, #584]	@ (80058f4 <HAL_I2C_Mem_Read_DMA+0x284>)
 80056aa:	fba2 2303 	umull	r2, r3, r2, r3
 80056ae:	0a1a      	lsrs	r2, r3, #8
 80056b0:	4613      	mov	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	009a      	lsls	r2, r3, #2
 80056b8:	4413      	add	r3, r2
 80056ba:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	3b01      	subs	r3, #1
 80056c0:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d112      	bne.n	80056ee <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	f043 0220 	orr.w	r2, r3, #32
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80056ea:	2302      	movs	r3, #2
 80056ec:	e14c      	b.n	8005988 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d0df      	beq.n	80056bc <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005702:	2b01      	cmp	r3, #1
 8005704:	d101      	bne.n	800570a <HAL_I2C_Mem_Read_DMA+0x9a>
 8005706:	2302      	movs	r3, #2
 8005708:	e13e      	b.n	8005988 <HAL_I2C_Mem_Read_DMA+0x318>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b01      	cmp	r3, #1
 800571e:	d007      	beq.n	8005730 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0201 	orr.w	r2, r2, #1
 800572e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800573e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2222      	movs	r2, #34	@ 0x22
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2240      	movs	r2, #64	@ 0x40
 800574c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800575a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005760:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005766:	b29a      	uxth	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	4a62      	ldr	r2, [pc, #392]	@ (80058f8 <HAL_I2C_Mem_Read_DMA+0x288>)
 8005770:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8005772:	897a      	ldrh	r2, [r7, #10]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8005778:	893a      	ldrh	r2, [r7, #8]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800577e:	88fa      	ldrh	r2, [r7, #6]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800578e:	2b00      	cmp	r3, #0
 8005790:	f000 80cc 	beq.w	800592c <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005798:	2b00      	cmp	r3, #0
 800579a:	d02d      	beq.n	80057f8 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a0:	4a56      	ldr	r2, [pc, #344]	@ (80058fc <HAL_I2C_Mem_Read_DMA+0x28c>)
 80057a2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a8:	4a55      	ldr	r2, [pc, #340]	@ (8005900 <HAL_I2C_Mem_Read_DMA+0x290>)
 80057aa:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b0:	2200      	movs	r2, #0
 80057b2:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b8:	2200      	movs	r2, #0
 80057ba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c0:	2200      	movs	r2, #0
 80057c2:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c8:	2200      	movs	r2, #0
 80057ca:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3310      	adds	r3, #16
 80057d6:	4619      	mov	r1, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	461a      	mov	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057e2:	f7fe fedd 	bl	80045a0 <HAL_DMA_Start_IT>
 80057e6:	4603      	mov	r3, r0
 80057e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80057ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f040 8087 	bne.w	8005904 <HAL_I2C_Mem_Read_DMA+0x294>
 80057f6:	e013      	b.n	8005820 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2220      	movs	r2, #32
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e0b3      	b.n	8005988 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005820:	88f8      	ldrh	r0, [r7, #6]
 8005822:	893a      	ldrh	r2, [r7, #8]
 8005824:	8979      	ldrh	r1, [r7, #10]
 8005826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005828:	9301      	str	r3, [sp, #4]
 800582a:	2323      	movs	r3, #35	@ 0x23
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	4603      	mov	r3, r0
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f001 fd31 	bl	8007298 <I2C_RequestMemoryRead>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d023      	beq.n	8005884 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005840:	4618      	mov	r0, r3
 8005842:	f7fe ff05 	bl	8004650 <HAL_DMA_Abort_IT>
 8005846:	4603      	mov	r3, r0
 8005848:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005850:	2200      	movs	r2, #0
 8005852:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005862:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0201 	bic.w	r2, r2, #1
 800587e:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e081      	b.n	8005988 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005888:	2b01      	cmp	r3, #1
 800588a:	d108      	bne.n	800589e <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800589a:	601a      	str	r2, [r3, #0]
 800589c:	e007      	b.n	80058ae <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80058ac:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058ae:	2300      	movs	r3, #0
 80058b0:	61bb      	str	r3, [r7, #24]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	61bb      	str	r3, [r7, #24]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	61bb      	str	r3, [r7, #24]
 80058c2:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058da:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058ea:	605a      	str	r2, [r3, #4]
 80058ec:	e049      	b.n	8005982 <HAL_I2C_Mem_Read_DMA+0x312>
 80058ee:	bf00      	nop
 80058f0:	20000030 	.word	0x20000030
 80058f4:	14f8b589 	.word	0x14f8b589
 80058f8:	ffff0000 	.word	0xffff0000
 80058fc:	08007469 	.word	0x08007469
 8005900:	08007627 	.word	0x08007627
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005918:	f043 0210 	orr.w	r2, r3, #16
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e02d      	b.n	8005988 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800592c:	88f8      	ldrh	r0, [r7, #6]
 800592e:	893a      	ldrh	r2, [r7, #8]
 8005930:	8979      	ldrh	r1, [r7, #10]
 8005932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005934:	9301      	str	r3, [sp, #4]
 8005936:	2323      	movs	r3, #35	@ 0x23
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	4603      	mov	r3, r0
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f001 fcab 	bl	8007298 <I2C_RequestMemoryRead>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e01d      	b.n	8005988 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800594c:	2300      	movs	r3, #0
 800594e:	617b      	str	r3, [r7, #20]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	695b      	ldr	r3, [r3, #20]
 8005956:	617b      	str	r3, [r7, #20]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	617b      	str	r3, [r7, #20]
 8005960:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005970:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2220      	movs	r2, #32
 8005976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8005982:	2300      	movs	r3, #0
 8005984:	e000      	b.n	8005988 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8005986:	2302      	movs	r3, #2
  }
}
 8005988:	4618      	mov	r0, r3
 800598a:	3728      	adds	r7, #40	@ 0x28
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b088      	sub	sp, #32
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005998:	2300      	movs	r3, #0
 800599a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059b0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059b8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80059ba:	7bfb      	ldrb	r3, [r7, #15]
 80059bc:	2b10      	cmp	r3, #16
 80059be:	d003      	beq.n	80059c8 <HAL_I2C_EV_IRQHandler+0x38>
 80059c0:	7bfb      	ldrb	r3, [r7, #15]
 80059c2:	2b40      	cmp	r3, #64	@ 0x40
 80059c4:	f040 80c1 	bne.w	8005b4a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10d      	bne.n	80059fe <HAL_I2C_EV_IRQHandler+0x6e>
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80059e8:	d003      	beq.n	80059f2 <HAL_I2C_EV_IRQHandler+0x62>
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80059f0:	d101      	bne.n	80059f6 <HAL_I2C_EV_IRQHandler+0x66>
 80059f2:	2301      	movs	r3, #1
 80059f4:	e000      	b.n	80059f8 <HAL_I2C_EV_IRQHandler+0x68>
 80059f6:	2300      	movs	r3, #0
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	f000 8132 	beq.w	8005c62 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00c      	beq.n	8005a22 <HAL_I2C_EV_IRQHandler+0x92>
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	0a5b      	lsrs	r3, r3, #9
 8005a0c:	f003 0301 	and.w	r3, r3, #1
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d006      	beq.n	8005a22 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f002 f8f6 	bl	8007c06 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 fd87 	bl	800652e <I2C_Master_SB>
 8005a20:	e092      	b.n	8005b48 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	08db      	lsrs	r3, r3, #3
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <HAL_I2C_EV_IRQHandler+0xb2>
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	0a5b      	lsrs	r3, r3, #9
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fdfd 	bl	800663a <I2C_Master_ADD10>
 8005a40:	e082      	b.n	8005b48 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	085b      	lsrs	r3, r3, #1
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d009      	beq.n	8005a62 <HAL_I2C_EV_IRQHandler+0xd2>
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	0a5b      	lsrs	r3, r3, #9
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 fe17 	bl	800668e <I2C_Master_ADDR>
 8005a60:	e072      	b.n	8005b48 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	089b      	lsrs	r3, r3, #2
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d03b      	beq.n	8005ae6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a7c:	f000 80f3 	beq.w	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	09db      	lsrs	r3, r3, #7
 8005a84:	f003 0301 	and.w	r3, r3, #1
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00f      	beq.n	8005aac <HAL_I2C_EV_IRQHandler+0x11c>
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	0a9b      	lsrs	r3, r3, #10
 8005a90:	f003 0301 	and.w	r3, r3, #1
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d009      	beq.n	8005aac <HAL_I2C_EV_IRQHandler+0x11c>
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	089b      	lsrs	r3, r3, #2
 8005a9c:	f003 0301 	and.w	r3, r3, #1
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d103      	bne.n	8005aac <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f9df 	bl	8005e68 <I2C_MasterTransmit_TXE>
 8005aaa:	e04d      	b.n	8005b48 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	089b      	lsrs	r3, r3, #2
 8005ab0:	f003 0301 	and.w	r3, r3, #1
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f000 80d6 	beq.w	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	0a5b      	lsrs	r3, r3, #9
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f000 80cf 	beq.w	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005ac8:	7bbb      	ldrb	r3, [r7, #14]
 8005aca:	2b21      	cmp	r3, #33	@ 0x21
 8005acc:	d103      	bne.n	8005ad6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 fa66 	bl	8005fa0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ad4:	e0c7      	b.n	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005ad6:	7bfb      	ldrb	r3, [r7, #15]
 8005ad8:	2b40      	cmp	r3, #64	@ 0x40
 8005ada:	f040 80c4 	bne.w	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 fad4 	bl	800608c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ae4:	e0bf      	b.n	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005af4:	f000 80b7 	beq.w	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	099b      	lsrs	r3, r3, #6
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00f      	beq.n	8005b24 <HAL_I2C_EV_IRQHandler+0x194>
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	0a9b      	lsrs	r3, r3, #10
 8005b08:	f003 0301 	and.w	r3, r3, #1
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d009      	beq.n	8005b24 <HAL_I2C_EV_IRQHandler+0x194>
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	089b      	lsrs	r3, r3, #2
 8005b14:	f003 0301 	and.w	r3, r3, #1
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d103      	bne.n	8005b24 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 fb4d 	bl	80061bc <I2C_MasterReceive_RXNE>
 8005b22:	e011      	b.n	8005b48 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	089b      	lsrs	r3, r3, #2
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 809a 	beq.w	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	0a5b      	lsrs	r3, r3, #9
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 8093 	beq.w	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 fc03 	bl	800634c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b46:	e08e      	b.n	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005b48:	e08d      	b.n	8005c66 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d004      	beq.n	8005b5c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	61fb      	str	r3, [r7, #28]
 8005b5a:	e007      	b.n	8005b6c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	085b      	lsrs	r3, r3, #1
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d012      	beq.n	8005b9e <HAL_I2C_EV_IRQHandler+0x20e>
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	0a5b      	lsrs	r3, r3, #9
 8005b7c:	f003 0301 	and.w	r3, r3, #1
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00c      	beq.n	8005b9e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005b94:	69b9      	ldr	r1, [r7, #24]
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 ffc8 	bl	8006b2c <I2C_Slave_ADDR>
 8005b9c:	e066      	b.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	091b      	lsrs	r3, r3, #4
 8005ba2:	f003 0301 	and.w	r3, r3, #1
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d009      	beq.n	8005bbe <HAL_I2C_EV_IRQHandler+0x22e>
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	0a5b      	lsrs	r3, r3, #9
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d003      	beq.n	8005bbe <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f001 f802 	bl	8006bc0 <I2C_Slave_STOPF>
 8005bbc:	e056      	b.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005bbe:	7bbb      	ldrb	r3, [r7, #14]
 8005bc0:	2b21      	cmp	r3, #33	@ 0x21
 8005bc2:	d002      	beq.n	8005bca <HAL_I2C_EV_IRQHandler+0x23a>
 8005bc4:	7bbb      	ldrb	r3, [r7, #14]
 8005bc6:	2b29      	cmp	r3, #41	@ 0x29
 8005bc8:	d125      	bne.n	8005c16 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	09db      	lsrs	r3, r3, #7
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00f      	beq.n	8005bf6 <HAL_I2C_EV_IRQHandler+0x266>
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	0a9b      	lsrs	r3, r3, #10
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d009      	beq.n	8005bf6 <HAL_I2C_EV_IRQHandler+0x266>
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	089b      	lsrs	r3, r3, #2
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d103      	bne.n	8005bf6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fede 	bl	80069b0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005bf4:	e039      	b.n	8005c6a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	089b      	lsrs	r3, r3, #2
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d033      	beq.n	8005c6a <HAL_I2C_EV_IRQHandler+0x2da>
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	0a5b      	lsrs	r3, r3, #9
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d02d      	beq.n	8005c6a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 ff0b 	bl	8006a2a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005c14:	e029      	b.n	8005c6a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	099b      	lsrs	r3, r3, #6
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00f      	beq.n	8005c42 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	0a9b      	lsrs	r3, r3, #10
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d009      	beq.n	8005c42 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	089b      	lsrs	r3, r3, #2
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d103      	bne.n	8005c42 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 ff16 	bl	8006a6c <I2C_SlaveReceive_RXNE>
 8005c40:	e014      	b.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	089b      	lsrs	r3, r3, #2
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00e      	beq.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	0a5b      	lsrs	r3, r3, #9
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d008      	beq.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 ff44 	bl	8006ae8 <I2C_SlaveReceive_BTF>
 8005c60:	e004      	b.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005c62:	bf00      	nop
 8005c64:	e002      	b.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c66:	bf00      	nop
 8005c68:	e000      	b.n	8005c6c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005c6a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005c6c:	3720      	adds	r7, #32
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b08a      	sub	sp, #40	@ 0x28
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c94:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005c96:	6a3b      	ldr	r3, [r7, #32]
 8005c98:	0a1b      	lsrs	r3, r3, #8
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00e      	beq.n	8005cc0 <HAL_I2C_ER_IRQHandler+0x4e>
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	0a1b      	lsrs	r3, r3, #8
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d008      	beq.n	8005cc0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	f043 0301 	orr.w	r3, r3, #1
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005cbe:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	0a5b      	lsrs	r3, r3, #9
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00e      	beq.n	8005cea <HAL_I2C_ER_IRQHandler+0x78>
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	0a1b      	lsrs	r3, r3, #8
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d008      	beq.n	8005cea <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cda:	f043 0302 	orr.w	r3, r3, #2
 8005cde:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005ce8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005cea:	6a3b      	ldr	r3, [r7, #32]
 8005cec:	0a9b      	lsrs	r3, r3, #10
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d03f      	beq.n	8005d76 <HAL_I2C_ER_IRQHandler+0x104>
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	0a1b      	lsrs	r3, r3, #8
 8005cfa:	f003 0301 	and.w	r3, r3, #1
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d039      	beq.n	8005d76 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005d02:	7efb      	ldrb	r3, [r7, #27]
 8005d04:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d14:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d1a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005d1c:	7ebb      	ldrb	r3, [r7, #26]
 8005d1e:	2b20      	cmp	r3, #32
 8005d20:	d112      	bne.n	8005d48 <HAL_I2C_ER_IRQHandler+0xd6>
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10f      	bne.n	8005d48 <HAL_I2C_ER_IRQHandler+0xd6>
 8005d28:	7cfb      	ldrb	r3, [r7, #19]
 8005d2a:	2b21      	cmp	r3, #33	@ 0x21
 8005d2c:	d008      	beq.n	8005d40 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005d2e:	7cfb      	ldrb	r3, [r7, #19]
 8005d30:	2b29      	cmp	r3, #41	@ 0x29
 8005d32:	d005      	beq.n	8005d40 <HAL_I2C_ER_IRQHandler+0xce>
 8005d34:	7cfb      	ldrb	r3, [r7, #19]
 8005d36:	2b28      	cmp	r3, #40	@ 0x28
 8005d38:	d106      	bne.n	8005d48 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2b21      	cmp	r3, #33	@ 0x21
 8005d3e:	d103      	bne.n	8005d48 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f001 f86d 	bl	8006e20 <I2C_Slave_AF>
 8005d46:	e016      	b.n	8005d76 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d50:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d54:	f043 0304 	orr.w	r3, r3, #4
 8005d58:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005d5a:	7efb      	ldrb	r3, [r7, #27]
 8005d5c:	2b10      	cmp	r3, #16
 8005d5e:	d002      	beq.n	8005d66 <HAL_I2C_ER_IRQHandler+0xf4>
 8005d60:	7efb      	ldrb	r3, [r7, #27]
 8005d62:	2b40      	cmp	r3, #64	@ 0x40
 8005d64:	d107      	bne.n	8005d76 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d74:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005d76:	6a3b      	ldr	r3, [r7, #32]
 8005d78:	0adb      	lsrs	r3, r3, #11
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00e      	beq.n	8005da0 <HAL_I2C_ER_IRQHandler+0x12e>
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	0a1b      	lsrs	r3, r3, #8
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d008      	beq.n	8005da0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d90:	f043 0308 	orr.w	r3, r3, #8
 8005d94:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005d9e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d008      	beq.n	8005db8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	431a      	orrs	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f001 f8a8 	bl	8006f08 <I2C_ITError>
  }
}
 8005db8:	bf00      	nop
 8005dba:	3728      	adds	r7, #40	@ 0x28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005df0:	bf00      	nop
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	460b      	mov	r3, r1
 8005e1a:	70fb      	strb	r3, [r7, #3]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005e34:	bf00      	nop
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e76:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e7e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e84:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d150      	bne.n	8005f30 <I2C_MasterTransmit_TXE+0xc8>
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	2b21      	cmp	r3, #33	@ 0x21
 8005e92:	d14d      	bne.n	8005f30 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2b08      	cmp	r3, #8
 8005e98:	d01d      	beq.n	8005ed6 <I2C_MasterTransmit_TXE+0x6e>
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b20      	cmp	r3, #32
 8005e9e:	d01a      	beq.n	8005ed6 <I2C_MasterTransmit_TXE+0x6e>
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ea6:	d016      	beq.n	8005ed6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005eb6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2211      	movs	r2, #17
 8005ebc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7ff ff76 	bl	8005dc0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ed4:	e060      	b.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005ee4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ef4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2220      	movs	r2, #32
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	2b40      	cmp	r3, #64	@ 0x40
 8005f0e:	d107      	bne.n	8005f20 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f7fa ff5d 	bl	8000dd8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005f1e:	e03b      	b.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f7ff ff49 	bl	8005dc0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005f2e:	e033      	b.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
 8005f32:	2b21      	cmp	r3, #33	@ 0x21
 8005f34:	d005      	beq.n	8005f42 <I2C_MasterTransmit_TXE+0xda>
 8005f36:	7bbb      	ldrb	r3, [r7, #14]
 8005f38:	2b40      	cmp	r3, #64	@ 0x40
 8005f3a:	d12d      	bne.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005f3c:	7bfb      	ldrb	r3, [r7, #15]
 8005f3e:	2b22      	cmp	r3, #34	@ 0x22
 8005f40:	d12a      	bne.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d108      	bne.n	8005f5e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f5a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005f5c:	e01c      	b.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b40      	cmp	r3, #64	@ 0x40
 8005f68:	d103      	bne.n	8005f72 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 f88e 	bl	800608c <I2C_MemoryTransmit_TXE_BTF>
}
 8005f70:	e012      	b.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f76:	781a      	ldrb	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005f96:	e7ff      	b.n	8005f98 <I2C_MasterTransmit_TXE+0x130>
 8005f98:	bf00      	nop
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fac:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	2b21      	cmp	r3, #33	@ 0x21
 8005fb8:	d164      	bne.n	8006084 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d012      	beq.n	8005fea <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc8:	781a      	ldrb	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005fe8:	e04c      	b.n	8006084 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2b08      	cmp	r3, #8
 8005fee:	d01d      	beq.n	800602c <I2C_MasterTransmit_BTF+0x8c>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2b20      	cmp	r3, #32
 8005ff4:	d01a      	beq.n	800602c <I2C_MasterTransmit_BTF+0x8c>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ffc:	d016      	beq.n	800602c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800600c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2211      	movs	r2, #17
 8006012:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2220      	movs	r2, #32
 8006020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f7ff fecb 	bl	8005dc0 <HAL_I2C_MasterTxCpltCallback>
}
 800602a:	e02b      	b.n	8006084 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685a      	ldr	r2, [r3, #4]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800603a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800604a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2220      	movs	r2, #32
 8006056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b40      	cmp	r3, #64	@ 0x40
 8006064:	d107      	bne.n	8006076 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fa feb2 	bl	8000dd8 <HAL_I2C_MemTxCpltCallback>
}
 8006074:	e006      	b.n	8006084 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f7ff fe9e 	bl	8005dc0 <HAL_I2C_MasterTxCpltCallback>
}
 8006084:	bf00      	nop
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800609a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d11d      	bne.n	80060e0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d10b      	bne.n	80060c4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060bc:	1c9a      	adds	r2, r3, #2
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80060c2:	e077      	b.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	121b      	asrs	r3, r3, #8
 80060cc:	b2da      	uxtb	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80060de:	e069      	b.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d10b      	bne.n	8006100 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ec:	b2da      	uxtb	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060f8:	1c5a      	adds	r2, r3, #1
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80060fe:	e059      	b.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006104:	2b02      	cmp	r3, #2
 8006106:	d152      	bne.n	80061ae <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006108:	7bfb      	ldrb	r3, [r7, #15]
 800610a:	2b22      	cmp	r3, #34	@ 0x22
 800610c:	d10d      	bne.n	800612a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800611c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006128:	e044      	b.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800612e:	b29b      	uxth	r3, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	d015      	beq.n	8006160 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006134:	7bfb      	ldrb	r3, [r7, #15]
 8006136:	2b21      	cmp	r3, #33	@ 0x21
 8006138:	d112      	bne.n	8006160 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613e:	781a      	ldrb	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006154:	b29b      	uxth	r3, r3
 8006156:	3b01      	subs	r3, #1
 8006158:	b29a      	uxth	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800615e:	e029      	b.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006164:	b29b      	uxth	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d124      	bne.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800616a:	7bfb      	ldrb	r3, [r7, #15]
 800616c:	2b21      	cmp	r3, #33	@ 0x21
 800616e:	d121      	bne.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685a      	ldr	r2, [r3, #4]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800617e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800618e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2220      	movs	r2, #32
 800619a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f7fa fe16 	bl	8000dd8 <HAL_I2C_MemTxCpltCallback>
}
 80061ac:	e002      	b.n	80061b4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7fe fff0 	bl	8005194 <I2C_Flush_DR>
}
 80061b4:	bf00      	nop
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b22      	cmp	r3, #34	@ 0x22
 80061ce:	f040 80b9 	bne.w	8006344 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061dc:	b29b      	uxth	r3, r3
 80061de:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	2b03      	cmp	r3, #3
 80061e4:	d921      	bls.n	800622a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	691a      	ldr	r2, [r3, #16]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f0:	b2d2      	uxtb	r2, r2
 80061f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f8:	1c5a      	adds	r2, r3, #1
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006202:	b29b      	uxth	r3, r3
 8006204:	3b01      	subs	r3, #1
 8006206:	b29a      	uxth	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006210:	b29b      	uxth	r3, r3
 8006212:	2b03      	cmp	r3, #3
 8006214:	f040 8096 	bne.w	8006344 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006226:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006228:	e08c      	b.n	8006344 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622e:	2b02      	cmp	r3, #2
 8006230:	d07f      	beq.n	8006332 <I2C_MasterReceive_RXNE+0x176>
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d002      	beq.n	800623e <I2C_MasterReceive_RXNE+0x82>
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d179      	bne.n	8006332 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f001 fc80 	bl	8007b44 <I2C_WaitOnSTOPRequestThroughIT>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d14c      	bne.n	80062e4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006258:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	685a      	ldr	r2, [r3, #4]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006268:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	691a      	ldr	r2, [r3, #16]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006274:	b2d2      	uxtb	r2, r2
 8006276:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800627c:	1c5a      	adds	r2, r3, #1
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006286:	b29b      	uxth	r3, r3
 8006288:	3b01      	subs	r3, #1
 800628a:	b29a      	uxth	r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2220      	movs	r2, #32
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b40      	cmp	r3, #64	@ 0x40
 80062a2:	d10a      	bne.n	80062ba <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7fa fda0 	bl	8000df8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80062b8:	e044      	b.n	8006344 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2b08      	cmp	r3, #8
 80062c6:	d002      	beq.n	80062ce <I2C_MasterReceive_RXNE+0x112>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2b20      	cmp	r3, #32
 80062cc:	d103      	bne.n	80062d6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80062d4:	e002      	b.n	80062dc <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2212      	movs	r2, #18
 80062da:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7ff fd79 	bl	8005dd4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80062e2:	e02f      	b.n	8006344 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	685a      	ldr	r2, [r3, #4]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80062f2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	691a      	ldr	r2, [r3, #16]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fe:	b2d2      	uxtb	r2, r2
 8006300:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006306:	1c5a      	adds	r2, r3, #1
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006310:	b29b      	uxth	r3, r3
 8006312:	3b01      	subs	r3, #1
 8006314:	b29a      	uxth	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2220      	movs	r2, #32
 800631e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7ff fd88 	bl	8005e40 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006330:	e008      	b.n	8006344 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006340:	605a      	str	r2, [r3, #4]
}
 8006342:	e7ff      	b.n	8006344 <I2C_MasterReceive_RXNE+0x188>
 8006344:	bf00      	nop
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006358:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b04      	cmp	r3, #4
 8006362:	d11b      	bne.n	800639c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006372:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691a      	ldr	r2, [r3, #16]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637e:	b2d2      	uxtb	r2, r2
 8006380:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006390:	b29b      	uxth	r3, r3
 8006392:	3b01      	subs	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800639a:	e0c4      	b.n	8006526 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	2b03      	cmp	r3, #3
 80063a4:	d129      	bne.n	80063fa <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063b4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2b04      	cmp	r3, #4
 80063ba:	d00a      	beq.n	80063d2 <I2C_MasterReceive_BTF+0x86>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d007      	beq.n	80063d2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063d0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	691a      	ldr	r2, [r3, #16]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063dc:	b2d2      	uxtb	r2, r2
 80063de:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80063f8:	e095      	b.n	8006526 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063fe:	b29b      	uxth	r3, r3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d17d      	bne.n	8006500 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d002      	beq.n	8006410 <I2C_MasterReceive_BTF+0xc4>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2b10      	cmp	r3, #16
 800640e:	d108      	bne.n	8006422 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800641e:	601a      	str	r2, [r3, #0]
 8006420:	e016      	b.n	8006450 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b04      	cmp	r3, #4
 8006426:	d002      	beq.n	800642e <I2C_MasterReceive_BTF+0xe2>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2b02      	cmp	r3, #2
 800642c:	d108      	bne.n	8006440 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800643c:	601a      	str	r2, [r3, #0]
 800643e:	e007      	b.n	8006450 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800644e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691a      	ldr	r2, [r3, #16]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645a:	b2d2      	uxtb	r2, r2
 800645c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006462:	1c5a      	adds	r2, r3, #1
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800646c:	b29b      	uxth	r3, r3
 800646e:	3b01      	subs	r3, #1
 8006470:	b29a      	uxth	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	691a      	ldr	r2, [r3, #16]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006480:	b2d2      	uxtb	r2, r2
 8006482:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006488:	1c5a      	adds	r2, r3, #1
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006492:	b29b      	uxth	r3, r3
 8006494:	3b01      	subs	r3, #1
 8006496:	b29a      	uxth	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685a      	ldr	r2, [r3, #4]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80064aa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	2b40      	cmp	r3, #64	@ 0x40
 80064be:	d10a      	bne.n	80064d6 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7fa fc92 	bl	8000df8 <HAL_I2C_MemRxCpltCallback>
}
 80064d4:	e027      	b.n	8006526 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2b08      	cmp	r3, #8
 80064e2:	d002      	beq.n	80064ea <I2C_MasterReceive_BTF+0x19e>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2b20      	cmp	r3, #32
 80064e8:	d103      	bne.n	80064f2 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80064f0:	e002      	b.n	80064f8 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2212      	movs	r2, #18
 80064f6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7ff fc6b 	bl	8005dd4 <HAL_I2C_MasterRxCpltCallback>
}
 80064fe:	e012      	b.n	8006526 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691a      	ldr	r2, [r3, #16]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650a:	b2d2      	uxtb	r2, r2
 800650c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006512:	1c5a      	adds	r2, r3, #1
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651c:	b29b      	uxth	r3, r3
 800651e:	3b01      	subs	r3, #1
 8006520:	b29a      	uxth	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006526:	bf00      	nop
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b40      	cmp	r3, #64	@ 0x40
 8006540:	d117      	bne.n	8006572 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006546:	2b00      	cmp	r3, #0
 8006548:	d109      	bne.n	800655e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800654e:	b2db      	uxtb	r3, r3
 8006550:	461a      	mov	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800655a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800655c:	e067      	b.n	800662e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006562:	b2db      	uxtb	r3, r3
 8006564:	f043 0301 	orr.w	r3, r3, #1
 8006568:	b2da      	uxtb	r2, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	611a      	str	r2, [r3, #16]
}
 8006570:	e05d      	b.n	800662e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800657a:	d133      	bne.n	80065e4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b21      	cmp	r3, #33	@ 0x21
 8006586:	d109      	bne.n	800659c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658c:	b2db      	uxtb	r3, r3
 800658e:	461a      	mov	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006598:	611a      	str	r2, [r3, #16]
 800659a:	e008      	b.n	80065ae <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	f043 0301 	orr.w	r3, r3, #1
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d004      	beq.n	80065c0 <I2C_Master_SB+0x92>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d108      	bne.n	80065d2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d032      	beq.n	800662e <I2C_Master_SB+0x100>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d02d      	beq.n	800662e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065e0:	605a      	str	r2, [r3, #4]
}
 80065e2:	e024      	b.n	800662e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d10e      	bne.n	800660a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	11db      	asrs	r3, r3, #7
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	f003 0306 	and.w	r3, r3, #6
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	f063 030f 	orn	r3, r3, #15
 8006600:	b2da      	uxtb	r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	611a      	str	r2, [r3, #16]
}
 8006608:	e011      	b.n	800662e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800660e:	2b01      	cmp	r3, #1
 8006610:	d10d      	bne.n	800662e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006616:	b29b      	uxth	r3, r3
 8006618:	11db      	asrs	r3, r3, #7
 800661a:	b2db      	uxtb	r3, r3
 800661c:	f003 0306 	and.w	r3, r3, #6
 8006620:	b2db      	uxtb	r3, r3
 8006622:	f063 030e 	orn	r3, r3, #14
 8006626:	b2da      	uxtb	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	611a      	str	r2, [r3, #16]
}
 800662e:	bf00      	nop
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006646:	b2da      	uxtb	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006652:	2b00      	cmp	r3, #0
 8006654:	d004      	beq.n	8006660 <I2C_Master_ADD10+0x26>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800665a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800665c:	2b00      	cmp	r3, #0
 800665e:	d108      	bne.n	8006672 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00c      	beq.n	8006682 <I2C_Master_ADD10+0x48>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800666c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800666e:	2b00      	cmp	r3, #0
 8006670:	d007      	beq.n	8006682 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006680:	605a      	str	r2, [r3, #4]
  }
}
 8006682:	bf00      	nop
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800668e:	b480      	push	{r7}
 8006690:	b091      	sub	sp, #68	@ 0x44
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800669c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066aa:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b22      	cmp	r3, #34	@ 0x22
 80066b6:	f040 8169 	bne.w	800698c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d10f      	bne.n	80066e2 <I2C_Master_ADDR+0x54>
 80066c2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80066c6:	2b40      	cmp	r3, #64	@ 0x40
 80066c8:	d10b      	bne.n	80066e2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066ca:	2300      	movs	r3, #0
 80066cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80066de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e0:	e160      	b.n	80069a4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d11d      	bne.n	8006726 <I2C_Master_ADDR+0x98>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80066f2:	d118      	bne.n	8006726 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066f4:	2300      	movs	r3, #0
 80066f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	695b      	ldr	r3, [r3, #20]
 80066fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006718:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	651a      	str	r2, [r3, #80]	@ 0x50
 8006724:	e13e      	b.n	80069a4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800672a:	b29b      	uxth	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d113      	bne.n	8006758 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006730:	2300      	movs	r3, #0
 8006732:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006744:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	e115      	b.n	8006984 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b01      	cmp	r3, #1
 8006760:	f040 808a 	bne.w	8006878 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006766:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800676a:	d137      	bne.n	80067dc <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800677a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006786:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800678a:	d113      	bne.n	80067b4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800679a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800679c:	2300      	movs	r3, #0
 800679e:	627b      	str	r3, [r7, #36]	@ 0x24
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80067b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b2:	e0e7      	b.n	8006984 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067b4:	2300      	movs	r3, #0
 80067b6:	623b      	str	r3, [r7, #32]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	623b      	str	r3, [r7, #32]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	623b      	str	r3, [r7, #32]
 80067c8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067d8:	601a      	str	r2, [r3, #0]
 80067da:	e0d3      	b.n	8006984 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80067dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067de:	2b08      	cmp	r3, #8
 80067e0:	d02e      	beq.n	8006840 <I2C_Master_ADDR+0x1b2>
 80067e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e4:	2b20      	cmp	r3, #32
 80067e6:	d02b      	beq.n	8006840 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80067e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067ea:	2b12      	cmp	r3, #18
 80067ec:	d102      	bne.n	80067f4 <I2C_Master_ADDR+0x166>
 80067ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d125      	bne.n	8006840 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80067f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	d00e      	beq.n	8006818 <I2C_Master_ADDR+0x18a>
 80067fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fc:	2b02      	cmp	r3, #2
 80067fe:	d00b      	beq.n	8006818 <I2C_Master_ADDR+0x18a>
 8006800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006802:	2b10      	cmp	r3, #16
 8006804:	d008      	beq.n	8006818 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006814:	601a      	str	r2, [r3, #0]
 8006816:	e007      	b.n	8006828 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006826:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006828:	2300      	movs	r3, #0
 800682a:	61fb      	str	r3, [r7, #28]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	61fb      	str	r3, [r7, #28]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	61fb      	str	r3, [r7, #28]
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	e0a1      	b.n	8006984 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800684e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006850:	2300      	movs	r3, #0
 8006852:	61bb      	str	r3, [r7, #24]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	695b      	ldr	r3, [r3, #20]
 800685a:	61bb      	str	r3, [r7, #24]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	61bb      	str	r3, [r7, #24]
 8006864:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006874:	601a      	str	r2, [r3, #0]
 8006876:	e085      	b.n	8006984 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800687c:	b29b      	uxth	r3, r3
 800687e:	2b02      	cmp	r3, #2
 8006880:	d14d      	bne.n	800691e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006884:	2b04      	cmp	r3, #4
 8006886:	d016      	beq.n	80068b6 <I2C_Master_ADDR+0x228>
 8006888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688a:	2b02      	cmp	r3, #2
 800688c:	d013      	beq.n	80068b6 <I2C_Master_ADDR+0x228>
 800688e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006890:	2b10      	cmp	r3, #16
 8006892:	d010      	beq.n	80068b6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068a2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068b2:	601a      	str	r2, [r3, #0]
 80068b4:	e007      	b.n	80068c6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80068c4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068d4:	d117      	bne.n	8006906 <I2C_Master_ADDR+0x278>
 80068d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80068dc:	d00b      	beq.n	80068f6 <I2C_Master_ADDR+0x268>
 80068de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d008      	beq.n	80068f6 <I2C_Master_ADDR+0x268>
 80068e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e6:	2b08      	cmp	r3, #8
 80068e8:	d005      	beq.n	80068f6 <I2C_Master_ADDR+0x268>
 80068ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ec:	2b10      	cmp	r3, #16
 80068ee:	d002      	beq.n	80068f6 <I2C_Master_ADDR+0x268>
 80068f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f2:	2b20      	cmp	r3, #32
 80068f4:	d107      	bne.n	8006906 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	685a      	ldr	r2, [r3, #4]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006904:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006906:	2300      	movs	r3, #0
 8006908:	617b      	str	r3, [r7, #20]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	617b      	str	r3, [r7, #20]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	617b      	str	r3, [r7, #20]
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	e032      	b.n	8006984 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800692c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006938:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800693c:	d117      	bne.n	800696e <I2C_Master_ADDR+0x2e0>
 800693e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006940:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006944:	d00b      	beq.n	800695e <I2C_Master_ADDR+0x2d0>
 8006946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006948:	2b01      	cmp	r3, #1
 800694a:	d008      	beq.n	800695e <I2C_Master_ADDR+0x2d0>
 800694c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694e:	2b08      	cmp	r3, #8
 8006950:	d005      	beq.n	800695e <I2C_Master_ADDR+0x2d0>
 8006952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006954:	2b10      	cmp	r3, #16
 8006956:	d002      	beq.n	800695e <I2C_Master_ADDR+0x2d0>
 8006958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695a:	2b20      	cmp	r3, #32
 800695c:	d107      	bne.n	800696e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	685a      	ldr	r2, [r3, #4]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800696c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800696e:	2300      	movs	r3, #0
 8006970:	613b      	str	r3, [r7, #16]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	613b      	str	r3, [r7, #16]
 8006982:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800698a:	e00b      	b.n	80069a4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800698c:	2300      	movs	r3, #0
 800698e:	60fb      	str	r3, [r7, #12]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	60fb      	str	r3, [r7, #12]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	699b      	ldr	r3, [r3, #24]
 800699e:	60fb      	str	r3, [r7, #12]
 80069a0:	68fb      	ldr	r3, [r7, #12]
}
 80069a2:	e7ff      	b.n	80069a4 <I2C_Master_ADDR+0x316>
 80069a4:	bf00      	nop
 80069a6:	3744      	adds	r7, #68	@ 0x44
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069be:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d02b      	beq.n	8006a22 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ce:	781a      	ldrb	r2, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069da:	1c5a      	adds	r2, r3, #1
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	3b01      	subs	r3, #1
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d114      	bne.n	8006a22 <I2C_SlaveTransmit_TXE+0x72>
 80069f8:	7bfb      	ldrb	r3, [r7, #15]
 80069fa:	2b29      	cmp	r3, #41	@ 0x29
 80069fc:	d111      	bne.n	8006a22 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685a      	ldr	r2, [r3, #4]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a0c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2221      	movs	r2, #33	@ 0x21
 8006a12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2228      	movs	r2, #40	@ 0x28
 8006a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f7ff f9e3 	bl	8005de8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006a22:	bf00      	nop
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d011      	beq.n	8006a60 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a40:	781a      	ldrb	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a7a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d02c      	beq.n	8006ae0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	691a      	ldr	r2, [r3, #16]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a90:	b2d2      	uxtb	r2, r2
 8006a92:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a98:	1c5a      	adds	r2, r3, #1
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d114      	bne.n	8006ae0 <I2C_SlaveReceive_RXNE+0x74>
 8006ab6:	7bfb      	ldrb	r3, [r7, #15]
 8006ab8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006aba:	d111      	bne.n	8006ae0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aca:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2222      	movs	r2, #34	@ 0x22
 8006ad0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2228      	movs	r2, #40	@ 0x28
 8006ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7ff f98e 	bl	8005dfc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006ae0:	bf00      	nop
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d012      	beq.n	8006b20 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	691a      	ldr	r2, [r3, #16]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b04:	b2d2      	uxtb	r2, r2
 8006b06:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006b36:	2300      	movs	r3, #0
 8006b38:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006b46:	2b28      	cmp	r3, #40	@ 0x28
 8006b48:	d127      	bne.n	8006b9a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b58:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	089b      	lsrs	r3, r3, #2
 8006b5e:	f003 0301 	and.w	r3, r3, #1
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006b66:	2301      	movs	r3, #1
 8006b68:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	09db      	lsrs	r3, r3, #7
 8006b6e:	f003 0301 	and.w	r3, r3, #1
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d103      	bne.n	8006b7e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	81bb      	strh	r3, [r7, #12]
 8006b7c:	e002      	b.n	8006b84 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006b8c:	89ba      	ldrh	r2, [r7, #12]
 8006b8e:	7bfb      	ldrb	r3, [r7, #15]
 8006b90:	4619      	mov	r1, r3
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f7ff f93c 	bl	8005e10 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006b98:	e00e      	b.n	8006bb8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	60bb      	str	r3, [r7, #8]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	60bb      	str	r3, [r7, #8]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	60bb      	str	r3, [r7, #8]
 8006bae:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006bb8:	bf00      	nop
 8006bba:	3710      	adds	r7, #16
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bce:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685a      	ldr	r2, [r3, #4]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006bde:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006be0:	2300      	movs	r3, #0
 8006be2:	60bb      	str	r3, [r7, #8]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	60bb      	str	r3, [r7, #8]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f042 0201 	orr.w	r2, r2, #1
 8006bfa:	601a      	str	r2, [r3, #0]
 8006bfc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c0c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c1c:	d172      	bne.n	8006d04 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
 8006c20:	2b22      	cmp	r3, #34	@ 0x22
 8006c22:	d002      	beq.n	8006c2a <I2C_Slave_STOPF+0x6a>
 8006c24:	7bfb      	ldrb	r3, [r7, #15]
 8006c26:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c28:	d135      	bne.n	8006c96 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	b29a      	uxth	r2, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d005      	beq.n	8006c4e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c46:	f043 0204 	orr.w	r2, r3, #4
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c5c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c62:	4618      	mov	r0, r3
 8006c64:	f7fd fea0 	bl	80049a8 <HAL_DMA_GetState>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d049      	beq.n	8006d02 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c72:	4a69      	ldr	r2, [pc, #420]	@ (8006e18 <I2C_Slave_STOPF+0x258>)
 8006c74:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f7fd fce8 	bl	8004650 <HAL_DMA_Abort_IT>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d03d      	beq.n	8006d02 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006c90:	4610      	mov	r0, r2
 8006c92:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006c94:	e035      	b.n	8006d02 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d005      	beq.n	8006cba <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb2:	f043 0204 	orr.w	r2, r3, #4
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cc8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7fd fe6a 	bl	80049a8 <HAL_DMA_GetState>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d014      	beq.n	8006d04 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cde:	4a4e      	ldr	r2, [pc, #312]	@ (8006e18 <I2C_Slave_STOPF+0x258>)
 8006ce0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fd fcb2 	bl	8004650 <HAL_DMA_Abort_IT>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d008      	beq.n	8006d04 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cfc:	4610      	mov	r0, r2
 8006cfe:	4798      	blx	r3
 8006d00:	e000      	b.n	8006d04 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006d02:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d03e      	beq.n	8006d8c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	695b      	ldr	r3, [r3, #20]
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b04      	cmp	r3, #4
 8006d1a:	d112      	bne.n	8006d42 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	691a      	ldr	r2, [r3, #16]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d26:	b2d2      	uxtb	r2, r2
 8006d28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2e:	1c5a      	adds	r2, r3, #1
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	695b      	ldr	r3, [r3, #20]
 8006d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d4c:	2b40      	cmp	r3, #64	@ 0x40
 8006d4e:	d112      	bne.n	8006d76 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	691a      	ldr	r2, [r3, #16]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5a:	b2d2      	uxtb	r2, r2
 8006d5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d62:	1c5a      	adds	r2, r3, #1
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d005      	beq.n	8006d8c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d84:	f043 0204 	orr.w	r2, r3, #4
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d003      	beq.n	8006d9c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 f8b7 	bl	8006f08 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006d9a:	e039      	b.n	8006e10 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006d9c:	7bfb      	ldrb	r3, [r7, #15]
 8006d9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006da0:	d109      	bne.n	8006db6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2228      	movs	r2, #40	@ 0x28
 8006dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7ff f823 	bl	8005dfc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	2b28      	cmp	r3, #40	@ 0x28
 8006dc0:	d111      	bne.n	8006de6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a15      	ldr	r2, [pc, #84]	@ (8006e1c <I2C_Slave_STOPF+0x25c>)
 8006dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7ff f824 	bl	8005e2c <HAL_I2C_ListenCpltCallback>
}
 8006de4:	e014      	b.n	8006e10 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dea:	2b22      	cmp	r3, #34	@ 0x22
 8006dec:	d002      	beq.n	8006df4 <I2C_Slave_STOPF+0x234>
 8006dee:	7bfb      	ldrb	r3, [r7, #15]
 8006df0:	2b22      	cmp	r3, #34	@ 0x22
 8006df2:	d10d      	bne.n	8006e10 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2220      	movs	r2, #32
 8006dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f7fe fff6 	bl	8005dfc <HAL_I2C_SlaveRxCpltCallback>
}
 8006e10:	bf00      	nop
 8006e12:	3710      	adds	r7, #16
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	080076a1 	.word	0x080076a1
 8006e1c:	ffff0000 	.word	0xffff0000

08006e20 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e34:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b08      	cmp	r3, #8
 8006e3a:	d002      	beq.n	8006e42 <I2C_Slave_AF+0x22>
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	d129      	bne.n	8006e96 <I2C_Slave_AF+0x76>
 8006e42:	7bfb      	ldrb	r3, [r7, #15]
 8006e44:	2b28      	cmp	r3, #40	@ 0x28
 8006e46:	d126      	bne.n	8006e96 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a2e      	ldr	r2, [pc, #184]	@ (8006f04 <I2C_Slave_AF+0xe4>)
 8006e4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006e5c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006e66:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e76:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2220      	movs	r2, #32
 8006e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7fe ffcc 	bl	8005e2c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006e94:	e031      	b.n	8006efa <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006e96:	7bfb      	ldrb	r3, [r7, #15]
 8006e98:	2b21      	cmp	r3, #33	@ 0x21
 8006e9a:	d129      	bne.n	8006ef0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a19      	ldr	r2, [pc, #100]	@ (8006f04 <I2C_Slave_AF+0xe4>)
 8006ea0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2221      	movs	r2, #33	@ 0x21
 8006ea6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685a      	ldr	r2, [r3, #4]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006ec6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ed0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ee0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f7fe f956 	bl	8005194 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f7fe ff7d 	bl	8005de8 <HAL_I2C_SlaveTxCpltCallback>
}
 8006eee:	e004      	b.n	8006efa <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ef8:	615a      	str	r2, [r3, #20]
}
 8006efa:	bf00      	nop
 8006efc:	3710      	adds	r7, #16
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	ffff0000 	.word	0xffff0000

08006f08 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f16:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f1e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006f20:	7bbb      	ldrb	r3, [r7, #14]
 8006f22:	2b10      	cmp	r3, #16
 8006f24:	d002      	beq.n	8006f2c <I2C_ITError+0x24>
 8006f26:	7bbb      	ldrb	r3, [r7, #14]
 8006f28:	2b40      	cmp	r3, #64	@ 0x40
 8006f2a:	d10a      	bne.n	8006f42 <I2C_ITError+0x3a>
 8006f2c:	7bfb      	ldrb	r3, [r7, #15]
 8006f2e:	2b22      	cmp	r3, #34	@ 0x22
 8006f30:	d107      	bne.n	8006f42 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f40:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006f42:	7bfb      	ldrb	r3, [r7, #15]
 8006f44:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006f48:	2b28      	cmp	r3, #40	@ 0x28
 8006f4a:	d107      	bne.n	8006f5c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2228      	movs	r2, #40	@ 0x28
 8006f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006f5a:	e015      	b.n	8006f88 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f6a:	d00a      	beq.n	8006f82 <I2C_ITError+0x7a>
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
 8006f6e:	2b60      	cmp	r3, #96	@ 0x60
 8006f70:	d007      	beq.n	8006f82 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f96:	d162      	bne.n	800705e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006fa6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d020      	beq.n	8006ff8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fba:	4a6a      	ldr	r2, [pc, #424]	@ (8007164 <I2C_ITError+0x25c>)
 8006fbc:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7fd fb44 	bl	8004650 <HAL_DMA_Abort_IT>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 8089 	beq.w	80070e2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f022 0201 	bic.w	r2, r2, #1
 8006fde:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2220      	movs	r2, #32
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006ff2:	4610      	mov	r0, r2
 8006ff4:	4798      	blx	r3
 8006ff6:	e074      	b.n	80070e2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ffc:	4a59      	ldr	r2, [pc, #356]	@ (8007164 <I2C_ITError+0x25c>)
 8006ffe:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007004:	4618      	mov	r0, r3
 8007006:	f7fd fb23 	bl	8004650 <HAL_DMA_Abort_IT>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d068      	beq.n	80070e2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800701a:	2b40      	cmp	r3, #64	@ 0x40
 800701c:	d10b      	bne.n	8007036 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	691a      	ldr	r2, [r3, #16]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007028:	b2d2      	uxtb	r2, r2
 800702a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007030:	1c5a      	adds	r2, r3, #1
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f022 0201 	bic.w	r2, r2, #1
 8007044:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2220      	movs	r2, #32
 800704a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007058:	4610      	mov	r0, r2
 800705a:	4798      	blx	r3
 800705c:	e041      	b.n	80070e2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007064:	b2db      	uxtb	r3, r3
 8007066:	2b60      	cmp	r3, #96	@ 0x60
 8007068:	d125      	bne.n	80070b6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2220      	movs	r2, #32
 800706e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007082:	2b40      	cmp	r3, #64	@ 0x40
 8007084:	d10b      	bne.n	800709e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	691a      	ldr	r2, [r3, #16]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007090:	b2d2      	uxtb	r2, r2
 8007092:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007098:	1c5a      	adds	r2, r3, #1
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f022 0201 	bic.w	r2, r2, #1
 80070ac:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7fe fed0 	bl	8005e54 <HAL_I2C_AbortCpltCallback>
 80070b4:	e015      	b.n	80070e2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	695b      	ldr	r3, [r3, #20]
 80070bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070c0:	2b40      	cmp	r3, #64	@ 0x40
 80070c2:	d10b      	bne.n	80070dc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	691a      	ldr	r2, [r3, #16]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ce:	b2d2      	uxtb	r2, r2
 80070d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7fe feaf 	bl	8005e40 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10e      	bne.n	8007110 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d109      	bne.n	8007110 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007102:	2b00      	cmp	r3, #0
 8007104:	d104      	bne.n	8007110 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800710c:	2b00      	cmp	r3, #0
 800710e:	d007      	beq.n	8007120 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800711e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007126:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712c:	f003 0304 	and.w	r3, r3, #4
 8007130:	2b04      	cmp	r3, #4
 8007132:	d113      	bne.n	800715c <I2C_ITError+0x254>
 8007134:	7bfb      	ldrb	r3, [r7, #15]
 8007136:	2b28      	cmp	r3, #40	@ 0x28
 8007138:	d110      	bne.n	800715c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a0a      	ldr	r2, [pc, #40]	@ (8007168 <I2C_ITError+0x260>)
 800713e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2220      	movs	r2, #32
 800714a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f7fe fe68 	bl	8005e2c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800715c:	bf00      	nop
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}
 8007164:	080076a1 	.word	0x080076a1
 8007168:	ffff0000 	.word	0xffff0000

0800716c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b088      	sub	sp, #32
 8007170:	af02      	add	r7, sp, #8
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	4608      	mov	r0, r1
 8007176:	4611      	mov	r1, r2
 8007178:	461a      	mov	r2, r3
 800717a:	4603      	mov	r3, r0
 800717c:	817b      	strh	r3, [r7, #10]
 800717e:	460b      	mov	r3, r1
 8007180:	813b      	strh	r3, [r7, #8]
 8007182:	4613      	mov	r3, r2
 8007184:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007194:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	9300      	str	r3, [sp, #0]
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	2200      	movs	r2, #0
 800719e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	f000 fb24 	bl	80077f0 <I2C_WaitOnFlagUntilTimeout>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00d      	beq.n	80071ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071bc:	d103      	bne.n	80071c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	e05f      	b.n	800728a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80071ca:	897b      	ldrh	r3, [r7, #10]
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	461a      	mov	r2, r3
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80071d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071dc:	6a3a      	ldr	r2, [r7, #32]
 80071de:	492d      	ldr	r1, [pc, #180]	@ (8007294 <I2C_RequestMemoryWrite+0x128>)
 80071e0:	68f8      	ldr	r0, [r7, #12]
 80071e2:	f000 fb7f 	bl	80078e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d001      	beq.n	80071f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	e04c      	b.n	800728a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071f0:	2300      	movs	r3, #0
 80071f2:	617b      	str	r3, [r7, #20]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	617b      	str	r3, [r7, #20]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	617b      	str	r3, [r7, #20]
 8007204:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007208:	6a39      	ldr	r1, [r7, #32]
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f000 fc0a 	bl	8007a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d00d      	beq.n	8007232 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800721a:	2b04      	cmp	r3, #4
 800721c:	d107      	bne.n	800722e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800722c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	e02b      	b.n	800728a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007232:	88fb      	ldrh	r3, [r7, #6]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d105      	bne.n	8007244 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007238:	893b      	ldrh	r3, [r7, #8]
 800723a:	b2da      	uxtb	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	611a      	str	r2, [r3, #16]
 8007242:	e021      	b.n	8007288 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007244:	893b      	ldrh	r3, [r7, #8]
 8007246:	0a1b      	lsrs	r3, r3, #8
 8007248:	b29b      	uxth	r3, r3
 800724a:	b2da      	uxtb	r2, r3
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007254:	6a39      	ldr	r1, [r7, #32]
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 fbe4 	bl	8007a24 <I2C_WaitOnTXEFlagUntilTimeout>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00d      	beq.n	800727e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007266:	2b04      	cmp	r3, #4
 8007268:	d107      	bne.n	800727a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007278:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e005      	b.n	800728a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800727e:	893b      	ldrh	r3, [r7, #8]
 8007280:	b2da      	uxtb	r2, r3
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3718      	adds	r7, #24
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	00010002 	.word	0x00010002

08007298 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b088      	sub	sp, #32
 800729c:	af02      	add	r7, sp, #8
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	4608      	mov	r0, r1
 80072a2:	4611      	mov	r1, r2
 80072a4:	461a      	mov	r2, r3
 80072a6:	4603      	mov	r3, r0
 80072a8:	817b      	strh	r3, [r7, #10]
 80072aa:	460b      	mov	r3, r1
 80072ac:	813b      	strh	r3, [r7, #8]
 80072ae:	4613      	mov	r3, r2
 80072b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80072c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	6a3b      	ldr	r3, [r7, #32]
 80072d8:	2200      	movs	r2, #0
 80072da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f000 fa86 	bl	80077f0 <I2C_WaitOnFlagUntilTimeout>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00d      	beq.n	8007306 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f8:	d103      	bne.n	8007302 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007300:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e0aa      	b.n	800745c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007306:	897b      	ldrh	r3, [r7, #10]
 8007308:	b2db      	uxtb	r3, r3
 800730a:	461a      	mov	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007314:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007318:	6a3a      	ldr	r2, [r7, #32]
 800731a:	4952      	ldr	r1, [pc, #328]	@ (8007464 <I2C_RequestMemoryRead+0x1cc>)
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 fae1 	bl	80078e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d001      	beq.n	800732c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e097      	b.n	800745c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800732c:	2300      	movs	r3, #0
 800732e:	617b      	str	r3, [r7, #20]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	617b      	str	r3, [r7, #20]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	617b      	str	r3, [r7, #20]
 8007340:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007344:	6a39      	ldr	r1, [r7, #32]
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 fb6c 	bl	8007a24 <I2C_WaitOnTXEFlagUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00d      	beq.n	800736e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007356:	2b04      	cmp	r3, #4
 8007358:	d107      	bne.n	800736a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007368:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e076      	b.n	800745c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800736e:	88fb      	ldrh	r3, [r7, #6]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d105      	bne.n	8007380 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007374:	893b      	ldrh	r3, [r7, #8]
 8007376:	b2da      	uxtb	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	611a      	str	r2, [r3, #16]
 800737e:	e021      	b.n	80073c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007380:	893b      	ldrh	r3, [r7, #8]
 8007382:	0a1b      	lsrs	r3, r3, #8
 8007384:	b29b      	uxth	r3, r3
 8007386:	b2da      	uxtb	r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800738e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007390:	6a39      	ldr	r1, [r7, #32]
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f000 fb46 	bl	8007a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d00d      	beq.n	80073ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a2:	2b04      	cmp	r3, #4
 80073a4:	d107      	bne.n	80073b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e050      	b.n	800745c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80073ba:	893b      	ldrh	r3, [r7, #8]
 80073bc:	b2da      	uxtb	r2, r3
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073c6:	6a39      	ldr	r1, [r7, #32]
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f000 fb2b 	bl	8007a24 <I2C_WaitOnTXEFlagUntilTimeout>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d00d      	beq.n	80073f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d8:	2b04      	cmp	r3, #4
 80073da:	d107      	bne.n	80073ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e035      	b.n	800745c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	6a3b      	ldr	r3, [r7, #32]
 8007406:	2200      	movs	r2, #0
 8007408:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 f9ef 	bl	80077f0 <I2C_WaitOnFlagUntilTimeout>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00d      	beq.n	8007434 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007426:	d103      	bne.n	8007430 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800742e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e013      	b.n	800745c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007434:	897b      	ldrh	r3, [r7, #10]
 8007436:	b2db      	uxtb	r3, r3
 8007438:	f043 0301 	orr.w	r3, r3, #1
 800743c:	b2da      	uxtb	r2, r3
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007446:	6a3a      	ldr	r2, [r7, #32]
 8007448:	4906      	ldr	r1, [pc, #24]	@ (8007464 <I2C_RequestMemoryRead+0x1cc>)
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f000 fa4a 	bl	80078e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e000      	b.n	800745c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3718      	adds	r7, #24
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	00010002 	.word	0x00010002

08007468 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b086      	sub	sp, #24
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007474:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800747c:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007484:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800748a:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	685a      	ldr	r2, [r3, #4]
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800749a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d003      	beq.n	80074ac <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074a8:	2200      	movs	r2, #0
 80074aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d003      	beq.n	80074bc <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b8:	2200      	movs	r2, #0
 80074ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80074bc:	7cfb      	ldrb	r3, [r7, #19]
 80074be:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80074c2:	2b21      	cmp	r3, #33	@ 0x21
 80074c4:	d007      	beq.n	80074d6 <I2C_DMAXferCplt+0x6e>
 80074c6:	7cfb      	ldrb	r3, [r7, #19]
 80074c8:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80074cc:	2b22      	cmp	r3, #34	@ 0x22
 80074ce:	d131      	bne.n	8007534 <I2C_DMAXferCplt+0xcc>
 80074d0:	7cbb      	ldrb	r3, [r7, #18]
 80074d2:	2b20      	cmp	r3, #32
 80074d4:	d12e      	bne.n	8007534 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685a      	ldr	r2, [r3, #4]
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80074e4:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	2200      	movs	r2, #0
 80074ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80074ec:	7cfb      	ldrb	r3, [r7, #19]
 80074ee:	2b29      	cmp	r3, #41	@ 0x29
 80074f0:	d10a      	bne.n	8007508 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	2221      	movs	r2, #33	@ 0x21
 80074f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	2228      	movs	r2, #40	@ 0x28
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007500:	6978      	ldr	r0, [r7, #20]
 8007502:	f7fe fc71 	bl	8005de8 <HAL_I2C_SlaveTxCpltCallback>
 8007506:	e00c      	b.n	8007522 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007508:	7cfb      	ldrb	r3, [r7, #19]
 800750a:	2b2a      	cmp	r3, #42	@ 0x2a
 800750c:	d109      	bne.n	8007522 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	2222      	movs	r2, #34	@ 0x22
 8007512:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	2228      	movs	r2, #40	@ 0x28
 8007518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800751c:	6978      	ldr	r0, [r7, #20]
 800751e:	f7fe fc6d 	bl	8005dfc <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	685a      	ldr	r2, [r3, #4]
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007530:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007532:	e074      	b.n	800761e <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800753a:	b2db      	uxtb	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	d06e      	beq.n	800761e <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007544:	b29b      	uxth	r3, r3
 8007546:	2b01      	cmp	r3, #1
 8007548:	d107      	bne.n	800755a <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007558:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007568:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007570:	d009      	beq.n	8007586 <I2C_DMAXferCplt+0x11e>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2b08      	cmp	r3, #8
 8007576:	d006      	beq.n	8007586 <I2C_DMAXferCplt+0x11e>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800757e:	d002      	beq.n	8007586 <I2C_DMAXferCplt+0x11e>
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2b20      	cmp	r3, #32
 8007584:	d107      	bne.n	8007596 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007594:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	685a      	ldr	r2, [r3, #4]
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80075a4:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80075b4:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	2200      	movs	r2, #0
 80075ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d003      	beq.n	80075cc <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80075c4:	6978      	ldr	r0, [r7, #20]
 80075c6:	f7fe fc3b 	bl	8005e40 <HAL_I2C_ErrorCallback>
}
 80075ca:	e028      	b.n	800761e <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	2220      	movs	r2, #32
 80075d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b40      	cmp	r3, #64	@ 0x40
 80075de:	d10a      	bne.n	80075f6 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	2200      	movs	r2, #0
 80075ec:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80075ee:	6978      	ldr	r0, [r7, #20]
 80075f0:	f7f9 fc02 	bl	8000df8 <HAL_I2C_MemRxCpltCallback>
}
 80075f4:	e013      	b.n	800761e <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2b08      	cmp	r3, #8
 8007602:	d002      	beq.n	800760a <I2C_DMAXferCplt+0x1a2>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2b20      	cmp	r3, #32
 8007608:	d103      	bne.n	8007612 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	2200      	movs	r2, #0
 800760e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007610:	e002      	b.n	8007618 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	2212      	movs	r2, #18
 8007616:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007618:	6978      	ldr	r0, [r7, #20]
 800761a:	f7fe fbdb 	bl	8005dd4 <HAL_I2C_MasterRxCpltCallback>
}
 800761e:	bf00      	nop
 8007620:	3718      	adds	r7, #24
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	b084      	sub	sp, #16
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007632:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007638:	2b00      	cmp	r3, #0
 800763a:	d003      	beq.n	8007644 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007640:	2200      	movs	r2, #0
 8007642:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007648:	2b00      	cmp	r3, #0
 800764a:	d003      	beq.n	8007654 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007650:	2200      	movs	r2, #0
 8007652:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f7fd f9b5 	bl	80049c4 <HAL_DMA_GetError>
 800765a:	4603      	mov	r3, r0
 800765c:	2b02      	cmp	r3, #2
 800765e:	d01b      	beq.n	8007698 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800766e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2200      	movs	r2, #0
 8007674:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2220      	movs	r2, #32
 800767a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800768a:	f043 0210 	orr.w	r2, r3, #16
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f7fe fbd4 	bl	8005e40 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007698:	bf00      	nop
 800769a:	3710      	adds	r7, #16
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076b0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076b8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80076ba:	4b4b      	ldr	r3, [pc, #300]	@ (80077e8 <I2C_DMAAbort+0x148>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	08db      	lsrs	r3, r3, #3
 80076c0:	4a4a      	ldr	r2, [pc, #296]	@ (80077ec <I2C_DMAAbort+0x14c>)
 80076c2:	fba2 2303 	umull	r2, r3, r2, r3
 80076c6:	0a1a      	lsrs	r2, r3, #8
 80076c8:	4613      	mov	r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4413      	add	r3, r2
 80076ce:	00da      	lsls	r2, r3, #3
 80076d0:	1ad3      	subs	r3, r2, r3
 80076d2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d106      	bne.n	80076e8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076de:	f043 0220 	orr.w	r2, r3, #32
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80076e6:	e00a      	b.n	80076fe <I2C_DMAAbort+0x5e>
    }
    count--;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	3b01      	subs	r3, #1
 80076ec:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076fc:	d0ea      	beq.n	80076d4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007702:	2b00      	cmp	r3, #0
 8007704:	d003      	beq.n	800770e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800770a:	2200      	movs	r2, #0
 800770c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007712:	2b00      	cmp	r3, #0
 8007714:	d003      	beq.n	800771e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771a:	2200      	movs	r2, #0
 800771c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800772c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	2200      	movs	r2, #0
 8007732:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007738:	2b00      	cmp	r3, #0
 800773a:	d003      	beq.n	8007744 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007740:	2200      	movs	r2, #0
 8007742:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007748:	2b00      	cmp	r3, #0
 800774a:	d003      	beq.n	8007754 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007750:	2200      	movs	r2, #0
 8007752:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 0201 	bic.w	r2, r2, #1
 8007762:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800776a:	b2db      	uxtb	r3, r3
 800776c:	2b60      	cmp	r3, #96	@ 0x60
 800776e:	d10e      	bne.n	800778e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	2220      	movs	r2, #32
 8007774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	2200      	movs	r2, #0
 800777c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	2200      	movs	r2, #0
 8007784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007786:	6978      	ldr	r0, [r7, #20]
 8007788:	f7fe fb64 	bl	8005e54 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800778c:	e027      	b.n	80077de <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800778e:	7cfb      	ldrb	r3, [r7, #19]
 8007790:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007794:	2b28      	cmp	r3, #40	@ 0x28
 8007796:	d117      	bne.n	80077c8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f042 0201 	orr.w	r2, r2, #1
 80077a6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077b6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	2200      	movs	r2, #0
 80077bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	2228      	movs	r2, #40	@ 0x28
 80077c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80077c6:	e007      	b.n	80077d8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	2220      	movs	r2, #32
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80077d8:	6978      	ldr	r0, [r7, #20]
 80077da:	f7fe fb31 	bl	8005e40 <HAL_I2C_ErrorCallback>
}
 80077de:	bf00      	nop
 80077e0:	3718      	adds	r7, #24
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	20000030 	.word	0x20000030
 80077ec:	14f8b589 	.word	0x14f8b589

080077f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	603b      	str	r3, [r7, #0]
 80077fc:	4613      	mov	r3, r2
 80077fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007800:	e048      	b.n	8007894 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007808:	d044      	beq.n	8007894 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800780a:	f7fb ffb9 	bl	8003780 <HAL_GetTick>
 800780e:	4602      	mov	r2, r0
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	683a      	ldr	r2, [r7, #0]
 8007816:	429a      	cmp	r2, r3
 8007818:	d302      	bcc.n	8007820 <I2C_WaitOnFlagUntilTimeout+0x30>
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d139      	bne.n	8007894 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	0c1b      	lsrs	r3, r3, #16
 8007824:	b2db      	uxtb	r3, r3
 8007826:	2b01      	cmp	r3, #1
 8007828:	d10d      	bne.n	8007846 <I2C_WaitOnFlagUntilTimeout+0x56>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	43da      	mvns	r2, r3
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	4013      	ands	r3, r2
 8007836:	b29b      	uxth	r3, r3
 8007838:	2b00      	cmp	r3, #0
 800783a:	bf0c      	ite	eq
 800783c:	2301      	moveq	r3, #1
 800783e:	2300      	movne	r3, #0
 8007840:	b2db      	uxtb	r3, r3
 8007842:	461a      	mov	r2, r3
 8007844:	e00c      	b.n	8007860 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	43da      	mvns	r2, r3
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	4013      	ands	r3, r2
 8007852:	b29b      	uxth	r3, r3
 8007854:	2b00      	cmp	r3, #0
 8007856:	bf0c      	ite	eq
 8007858:	2301      	moveq	r3, #1
 800785a:	2300      	movne	r3, #0
 800785c:	b2db      	uxtb	r3, r3
 800785e:	461a      	mov	r2, r3
 8007860:	79fb      	ldrb	r3, [r7, #7]
 8007862:	429a      	cmp	r2, r3
 8007864:	d116      	bne.n	8007894 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2220      	movs	r2, #32
 8007870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007880:	f043 0220 	orr.w	r2, r3, #32
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e023      	b.n	80078dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	0c1b      	lsrs	r3, r3, #16
 8007898:	b2db      	uxtb	r3, r3
 800789a:	2b01      	cmp	r3, #1
 800789c:	d10d      	bne.n	80078ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	43da      	mvns	r2, r3
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	4013      	ands	r3, r2
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	bf0c      	ite	eq
 80078b0:	2301      	moveq	r3, #1
 80078b2:	2300      	movne	r3, #0
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	461a      	mov	r2, r3
 80078b8:	e00c      	b.n	80078d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	43da      	mvns	r2, r3
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	4013      	ands	r3, r2
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	bf0c      	ite	eq
 80078cc:	2301      	moveq	r3, #1
 80078ce:	2300      	movne	r3, #0
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	461a      	mov	r2, r3
 80078d4:	79fb      	ldrb	r3, [r7, #7]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d093      	beq.n	8007802 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]
 80078f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078f2:	e071      	b.n	80079d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007902:	d123      	bne.n	800794c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007912:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800791c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2200      	movs	r2, #0
 8007922:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2220      	movs	r2, #32
 8007928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007938:	f043 0204 	orr.w	r2, r3, #4
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e067      	b.n	8007a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007952:	d041      	beq.n	80079d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007954:	f7fb ff14 	bl	8003780 <HAL_GetTick>
 8007958:	4602      	mov	r2, r0
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	429a      	cmp	r2, r3
 8007962:	d302      	bcc.n	800796a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d136      	bne.n	80079d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	0c1b      	lsrs	r3, r3, #16
 800796e:	b2db      	uxtb	r3, r3
 8007970:	2b01      	cmp	r3, #1
 8007972:	d10c      	bne.n	800798e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	43da      	mvns	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	4013      	ands	r3, r2
 8007980:	b29b      	uxth	r3, r3
 8007982:	2b00      	cmp	r3, #0
 8007984:	bf14      	ite	ne
 8007986:	2301      	movne	r3, #1
 8007988:	2300      	moveq	r3, #0
 800798a:	b2db      	uxtb	r3, r3
 800798c:	e00b      	b.n	80079a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	43da      	mvns	r2, r3
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	4013      	ands	r3, r2
 800799a:	b29b      	uxth	r3, r3
 800799c:	2b00      	cmp	r3, #0
 800799e:	bf14      	ite	ne
 80079a0:	2301      	movne	r3, #1
 80079a2:	2300      	moveq	r3, #0
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d016      	beq.n	80079d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2220      	movs	r2, #32
 80079b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c4:	f043 0220 	orr.w	r2, r3, #32
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e021      	b.n	8007a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	0c1b      	lsrs	r3, r3, #16
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d10c      	bne.n	80079fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	695b      	ldr	r3, [r3, #20]
 80079e8:	43da      	mvns	r2, r3
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	4013      	ands	r3, r2
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	bf14      	ite	ne
 80079f4:	2301      	movne	r3, #1
 80079f6:	2300      	moveq	r3, #0
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	e00b      	b.n	8007a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	43da      	mvns	r2, r3
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	4013      	ands	r3, r2
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	bf14      	ite	ne
 8007a0e:	2301      	movne	r3, #1
 8007a10:	2300      	moveq	r3, #0
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	f47f af6d 	bne.w	80078f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3710      	adds	r7, #16
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a30:	e034      	b.n	8007a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f000 f8b8 	bl	8007ba8 <I2C_IsAcknowledgeFailed>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d001      	beq.n	8007a42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e034      	b.n	8007aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a48:	d028      	beq.n	8007a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a4a:	f7fb fe99 	bl	8003780 <HAL_GetTick>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	68ba      	ldr	r2, [r7, #8]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d302      	bcc.n	8007a60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d11d      	bne.n	8007a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	695b      	ldr	r3, [r3, #20]
 8007a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a6a:	2b80      	cmp	r3, #128	@ 0x80
 8007a6c:	d016      	beq.n	8007a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2200      	movs	r2, #0
 8007a72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a88:	f043 0220 	orr.w	r2, r3, #32
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e007      	b.n	8007aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aa6:	2b80      	cmp	r3, #128	@ 0x80
 8007aa8:	d1c3      	bne.n	8007a32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007ac0:	e034      	b.n	8007b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f000 f870 	bl	8007ba8 <I2C_IsAcknowledgeFailed>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d001      	beq.n	8007ad2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e034      	b.n	8007b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad8:	d028      	beq.n	8007b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ada:	f7fb fe51 	bl	8003780 <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d302      	bcc.n	8007af0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d11d      	bne.n	8007b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	695b      	ldr	r3, [r3, #20]
 8007af6:	f003 0304 	and.w	r3, r3, #4
 8007afa:	2b04      	cmp	r3, #4
 8007afc:	d016      	beq.n	8007b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2220      	movs	r2, #32
 8007b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b18:	f043 0220 	orr.w	r2, r3, #32
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e007      	b.n	8007b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	695b      	ldr	r3, [r3, #20]
 8007b32:	f003 0304 	and.w	r3, r3, #4
 8007b36:	2b04      	cmp	r3, #4
 8007b38:	d1c3      	bne.n	8007ac2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b3a:	2300      	movs	r3, #0
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3710      	adds	r7, #16
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007b50:	4b13      	ldr	r3, [pc, #76]	@ (8007ba0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	08db      	lsrs	r3, r3, #3
 8007b56:	4a13      	ldr	r2, [pc, #76]	@ (8007ba4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007b58:	fba2 2303 	umull	r2, r3, r2, r3
 8007b5c:	0a1a      	lsrs	r2, r3, #8
 8007b5e:	4613      	mov	r3, r2
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	4413      	add	r3, r2
 8007b64:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d107      	bne.n	8007b82 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b76:	f043 0220 	orr.w	r2, r3, #32
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e008      	b.n	8007b94 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b90:	d0e9      	beq.n	8007b66 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3714      	adds	r7, #20
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr
 8007ba0:	20000030 	.word	0x20000030
 8007ba4:	14f8b589 	.word	0x14f8b589

08007ba8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bbe:	d11b      	bne.n	8007bf8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007bc8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be4:	f043 0204 	orr.w	r2, r3, #4
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e000      	b.n	8007bfa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	370c      	adds	r7, #12
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr

08007c06 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007c06:	b480      	push	{r7}
 8007c08:	b083      	sub	sp, #12
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c12:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007c16:	d103      	bne.n	8007c20 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007c1e:	e007      	b.n	8007c30 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c24:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007c28:	d102      	bne.n	8007c30 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2208      	movs	r2, #8
 8007c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b086      	sub	sp, #24
 8007c40:	af02      	add	r7, sp, #8
 8007c42:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d101      	bne.n	8007c4e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e101      	b.n	8007e52 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d106      	bne.n	8007c6e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f006 fbdd 	bl	800e428 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2203      	movs	r2, #3
 8007c72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c7c:	d102      	bne.n	8007c84 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f002 ff34 	bl	800aaf6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6818      	ldr	r0, [r3, #0]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	7c1a      	ldrb	r2, [r3, #16]
 8007c96:	f88d 2000 	strb.w	r2, [sp]
 8007c9a:	3304      	adds	r3, #4
 8007c9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c9e:	f002 fe13 	bl	800a8c8 <USB_CoreInit>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d005      	beq.n	8007cb4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2202      	movs	r2, #2
 8007cac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e0ce      	b.n	8007e52 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2100      	movs	r1, #0
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f002 ff2c 	bl	800ab18 <USB_SetCurrentMode>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d005      	beq.n	8007cd2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2202      	movs	r2, #2
 8007cca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e0bf      	b.n	8007e52 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	73fb      	strb	r3, [r7, #15]
 8007cd6:	e04a      	b.n	8007d6e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007cd8:	7bfa      	ldrb	r2, [r7, #15]
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	4613      	mov	r3, r2
 8007cde:	00db      	lsls	r3, r3, #3
 8007ce0:	4413      	add	r3, r2
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	440b      	add	r3, r1
 8007ce6:	3315      	adds	r3, #21
 8007ce8:	2201      	movs	r2, #1
 8007cea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007cec:	7bfa      	ldrb	r2, [r7, #15]
 8007cee:	6879      	ldr	r1, [r7, #4]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	00db      	lsls	r3, r3, #3
 8007cf4:	4413      	add	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	440b      	add	r3, r1
 8007cfa:	3314      	adds	r3, #20
 8007cfc:	7bfa      	ldrb	r2, [r7, #15]
 8007cfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007d00:	7bfa      	ldrb	r2, [r7, #15]
 8007d02:	7bfb      	ldrb	r3, [r7, #15]
 8007d04:	b298      	uxth	r0, r3
 8007d06:	6879      	ldr	r1, [r7, #4]
 8007d08:	4613      	mov	r3, r2
 8007d0a:	00db      	lsls	r3, r3, #3
 8007d0c:	4413      	add	r3, r2
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	440b      	add	r3, r1
 8007d12:	332e      	adds	r3, #46	@ 0x2e
 8007d14:	4602      	mov	r2, r0
 8007d16:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007d18:	7bfa      	ldrb	r2, [r7, #15]
 8007d1a:	6879      	ldr	r1, [r7, #4]
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	00db      	lsls	r3, r3, #3
 8007d20:	4413      	add	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	440b      	add	r3, r1
 8007d26:	3318      	adds	r3, #24
 8007d28:	2200      	movs	r2, #0
 8007d2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007d2c:	7bfa      	ldrb	r2, [r7, #15]
 8007d2e:	6879      	ldr	r1, [r7, #4]
 8007d30:	4613      	mov	r3, r2
 8007d32:	00db      	lsls	r3, r3, #3
 8007d34:	4413      	add	r3, r2
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	440b      	add	r3, r1
 8007d3a:	331c      	adds	r3, #28
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007d40:	7bfa      	ldrb	r2, [r7, #15]
 8007d42:	6879      	ldr	r1, [r7, #4]
 8007d44:	4613      	mov	r3, r2
 8007d46:	00db      	lsls	r3, r3, #3
 8007d48:	4413      	add	r3, r2
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	440b      	add	r3, r1
 8007d4e:	3320      	adds	r3, #32
 8007d50:	2200      	movs	r2, #0
 8007d52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007d54:	7bfa      	ldrb	r2, [r7, #15]
 8007d56:	6879      	ldr	r1, [r7, #4]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	00db      	lsls	r3, r3, #3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	440b      	add	r3, r1
 8007d62:	3324      	adds	r3, #36	@ 0x24
 8007d64:	2200      	movs	r2, #0
 8007d66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d68:	7bfb      	ldrb	r3, [r7, #15]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	73fb      	strb	r3, [r7, #15]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	791b      	ldrb	r3, [r3, #4]
 8007d72:	7bfa      	ldrb	r2, [r7, #15]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d3af      	bcc.n	8007cd8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d78:	2300      	movs	r3, #0
 8007d7a:	73fb      	strb	r3, [r7, #15]
 8007d7c:	e044      	b.n	8007e08 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007d7e:	7bfa      	ldrb	r2, [r7, #15]
 8007d80:	6879      	ldr	r1, [r7, #4]
 8007d82:	4613      	mov	r3, r2
 8007d84:	00db      	lsls	r3, r3, #3
 8007d86:	4413      	add	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	440b      	add	r3, r1
 8007d8c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8007d90:	2200      	movs	r2, #0
 8007d92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007d94:	7bfa      	ldrb	r2, [r7, #15]
 8007d96:	6879      	ldr	r1, [r7, #4]
 8007d98:	4613      	mov	r3, r2
 8007d9a:	00db      	lsls	r3, r3, #3
 8007d9c:	4413      	add	r3, r2
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	440b      	add	r3, r1
 8007da2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007da6:	7bfa      	ldrb	r2, [r7, #15]
 8007da8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007daa:	7bfa      	ldrb	r2, [r7, #15]
 8007dac:	6879      	ldr	r1, [r7, #4]
 8007dae:	4613      	mov	r3, r2
 8007db0:	00db      	lsls	r3, r3, #3
 8007db2:	4413      	add	r3, r2
 8007db4:	009b      	lsls	r3, r3, #2
 8007db6:	440b      	add	r3, r1
 8007db8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007dc0:	7bfa      	ldrb	r2, [r7, #15]
 8007dc2:	6879      	ldr	r1, [r7, #4]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	00db      	lsls	r3, r3, #3
 8007dc8:	4413      	add	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	440b      	add	r3, r1
 8007dce:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007dd6:	7bfa      	ldrb	r2, [r7, #15]
 8007dd8:	6879      	ldr	r1, [r7, #4]
 8007dda:	4613      	mov	r3, r2
 8007ddc:	00db      	lsls	r3, r3, #3
 8007dde:	4413      	add	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	440b      	add	r3, r1
 8007de4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007de8:	2200      	movs	r2, #0
 8007dea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007dec:	7bfa      	ldrb	r2, [r7, #15]
 8007dee:	6879      	ldr	r1, [r7, #4]
 8007df0:	4613      	mov	r3, r2
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	440b      	add	r3, r1
 8007dfa:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007dfe:	2200      	movs	r2, #0
 8007e00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e02:	7bfb      	ldrb	r3, [r7, #15]
 8007e04:	3301      	adds	r3, #1
 8007e06:	73fb      	strb	r3, [r7, #15]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	791b      	ldrb	r3, [r3, #4]
 8007e0c:	7bfa      	ldrb	r2, [r7, #15]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d3b5      	bcc.n	8007d7e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6818      	ldr	r0, [r3, #0]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	7c1a      	ldrb	r2, [r3, #16]
 8007e1a:	f88d 2000 	strb.w	r2, [sp]
 8007e1e:	3304      	adds	r3, #4
 8007e20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e22:	f002 fec5 	bl	800abb0 <USB_DevInit>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d005      	beq.n	8007e38 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2202      	movs	r2, #2
 8007e30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e00c      	b.n	8007e52 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2201      	movs	r2, #1
 8007e42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f003 ff0f 	bl	800bc6e <USB_DevDisconnect>

  return HAL_OK;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}

08007e5a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007e5a:	b580      	push	{r7, lr}
 8007e5c:	b084      	sub	sp, #16
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d101      	bne.n	8007e76 <HAL_PCD_Start+0x1c>
 8007e72:	2302      	movs	r3, #2
 8007e74:	e022      	b.n	8007ebc <HAL_PCD_Start+0x62>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d009      	beq.n	8007e9e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d105      	bne.n	8007e9e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e96:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f002 fe16 	bl	800aad4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f003 febd 	bl	800bc2c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007ec4:	b590      	push	{r4, r7, lr}
 8007ec6:	b08d      	sub	sp, #52	@ 0x34
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed2:	6a3b      	ldr	r3, [r7, #32]
 8007ed4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4618      	mov	r0, r3
 8007edc:	f003 ff7b 	bl	800bdd6 <USB_GetMode>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f040 848c 	bne.w	8008800 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4618      	mov	r0, r3
 8007eee:	f003 fedf 	bl	800bcb0 <USB_ReadInterrupts>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 8482 	beq.w	80087fe <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	0a1b      	lsrs	r3, r3, #8
 8007f04:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f003 fecc 	bl	800bcb0 <USB_ReadInterrupts>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	f003 0302 	and.w	r3, r3, #2
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d107      	bne.n	8007f32 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	695a      	ldr	r2, [r3, #20]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f002 0202 	and.w	r2, r2, #2
 8007f30:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f003 feba 	bl	800bcb0 <USB_ReadInterrupts>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	f003 0310 	and.w	r3, r3, #16
 8007f42:	2b10      	cmp	r3, #16
 8007f44:	d161      	bne.n	800800a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	699a      	ldr	r2, [r3, #24]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f022 0210 	bic.w	r2, r2, #16
 8007f54:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007f56:	6a3b      	ldr	r3, [r7, #32]
 8007f58:	6a1b      	ldr	r3, [r3, #32]
 8007f5a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007f5c:	69bb      	ldr	r3, [r7, #24]
 8007f5e:	f003 020f 	and.w	r2, r3, #15
 8007f62:	4613      	mov	r3, r2
 8007f64:	00db      	lsls	r3, r3, #3
 8007f66:	4413      	add	r3, r2
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	4413      	add	r3, r2
 8007f72:	3304      	adds	r3, #4
 8007f74:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007f76:	69bb      	ldr	r3, [r7, #24]
 8007f78:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007f7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f80:	d124      	bne.n	8007fcc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007f82:	69ba      	ldr	r2, [r7, #24]
 8007f84:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007f88:	4013      	ands	r3, r2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d035      	beq.n	8007ffa <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	091b      	lsrs	r3, r3, #4
 8007f96:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007f98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	6a38      	ldr	r0, [r7, #32]
 8007fa2:	f003 fcf1 	bl	800b988 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	68da      	ldr	r2, [r3, #12]
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	091b      	lsrs	r3, r3, #4
 8007fae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fb2:	441a      	add	r2, r3
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	695a      	ldr	r2, [r3, #20]
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	091b      	lsrs	r3, r3, #4
 8007fc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fc4:	441a      	add	r2, r3
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	615a      	str	r2, [r3, #20]
 8007fca:	e016      	b.n	8007ffa <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007fd2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007fd6:	d110      	bne.n	8007ffa <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007fde:	2208      	movs	r2, #8
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	6a38      	ldr	r0, [r7, #32]
 8007fe4:	f003 fcd0 	bl	800b988 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	695a      	ldr	r2, [r3, #20]
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	091b      	lsrs	r3, r3, #4
 8007ff0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ff4:	441a      	add	r2, r3
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	699a      	ldr	r2, [r3, #24]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f042 0210 	orr.w	r2, r2, #16
 8008008:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4618      	mov	r0, r3
 8008010:	f003 fe4e 	bl	800bcb0 <USB_ReadInterrupts>
 8008014:	4603      	mov	r3, r0
 8008016:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800801a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800801e:	f040 80a7 	bne.w	8008170 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008022:	2300      	movs	r3, #0
 8008024:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4618      	mov	r0, r3
 800802c:	f003 fe53 	bl	800bcd6 <USB_ReadDevAllOutEpInterrupt>
 8008030:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8008032:	e099      	b.n	8008168 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b00      	cmp	r3, #0
 800803c:	f000 808e 	beq.w	800815c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008046:	b2d2      	uxtb	r2, r2
 8008048:	4611      	mov	r1, r2
 800804a:	4618      	mov	r0, r3
 800804c:	f003 fe77 	bl	800bd3e <USB_ReadDevOutEPInterrupt>
 8008050:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00c      	beq.n	8008076 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800805c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805e:	015a      	lsls	r2, r3, #5
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	4413      	add	r3, r2
 8008064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008068:	461a      	mov	r2, r3
 800806a:	2301      	movs	r3, #1
 800806c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800806e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 fea3 	bl	8008dbc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	f003 0308 	and.w	r3, r3, #8
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00c      	beq.n	800809a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008082:	015a      	lsls	r2, r3, #5
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	4413      	add	r3, r2
 8008088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800808c:	461a      	mov	r2, r3
 800808e:	2308      	movs	r3, #8
 8008090:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008092:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 ff79 	bl	8008f8c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	f003 0310 	and.w	r3, r3, #16
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d008      	beq.n	80080b6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80080a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a6:	015a      	lsls	r2, r3, #5
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	4413      	add	r3, r2
 80080ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b0:	461a      	mov	r2, r3
 80080b2:	2310      	movs	r3, #16
 80080b4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	f003 0302 	and.w	r3, r3, #2
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d030      	beq.n	8008122 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80080c0:	6a3b      	ldr	r3, [r7, #32]
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080c8:	2b80      	cmp	r3, #128	@ 0x80
 80080ca:	d109      	bne.n	80080e0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80080de:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80080e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080e2:	4613      	mov	r3, r2
 80080e4:	00db      	lsls	r3, r3, #3
 80080e6:	4413      	add	r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	4413      	add	r3, r2
 80080f2:	3304      	adds	r3, #4
 80080f4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	78db      	ldrb	r3, [r3, #3]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d108      	bne.n	8008110 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	2200      	movs	r2, #0
 8008102:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008106:	b2db      	uxtb	r3, r3
 8008108:	4619      	mov	r1, r3
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f006 fa88 	bl	800e620 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8008110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800811c:	461a      	mov	r2, r3
 800811e:	2302      	movs	r3, #2
 8008120:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	f003 0320 	and.w	r3, r3, #32
 8008128:	2b00      	cmp	r3, #0
 800812a:	d008      	beq.n	800813e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800812c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	4413      	add	r3, r2
 8008134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008138:	461a      	mov	r2, r3
 800813a:	2320      	movs	r3, #32
 800813c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008144:	2b00      	cmp	r3, #0
 8008146:	d009      	beq.n	800815c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814a:	015a      	lsls	r2, r3, #5
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	4413      	add	r3, r2
 8008150:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008154:	461a      	mov	r2, r3
 8008156:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800815a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800815c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815e:	3301      	adds	r3, #1
 8008160:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008164:	085b      	lsrs	r3, r3, #1
 8008166:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800816a:	2b00      	cmp	r3, #0
 800816c:	f47f af62 	bne.w	8008034 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4618      	mov	r0, r3
 8008176:	f003 fd9b 	bl	800bcb0 <USB_ReadInterrupts>
 800817a:	4603      	mov	r3, r0
 800817c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008180:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008184:	f040 80db 	bne.w	800833e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4618      	mov	r0, r3
 800818e:	f003 fdbc 	bl	800bd0a <USB_ReadDevAllInEpInterrupt>
 8008192:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8008198:	e0cd      	b.n	8008336 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800819a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800819c:	f003 0301 	and.w	r3, r3, #1
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 80c2 	beq.w	800832a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ac:	b2d2      	uxtb	r2, r2
 80081ae:	4611      	mov	r1, r2
 80081b0:	4618      	mov	r0, r3
 80081b2:	f003 fde2 	bl	800bd7a <USB_ReadDevInEPInterrupt>
 80081b6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d057      	beq.n	8008272 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80081c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c4:	f003 030f 	and.w	r3, r3, #15
 80081c8:	2201      	movs	r2, #1
 80081ca:	fa02 f303 	lsl.w	r3, r2, r3
 80081ce:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	43db      	mvns	r3, r3
 80081dc:	69f9      	ldr	r1, [r7, #28]
 80081de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081e2:	4013      	ands	r3, r2
 80081e4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	015a      	lsls	r2, r3, #5
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	4413      	add	r3, r2
 80081ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081f2:	461a      	mov	r2, r3
 80081f4:	2301      	movs	r3, #1
 80081f6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	799b      	ldrb	r3, [r3, #6]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d132      	bne.n	8008266 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008200:	6879      	ldr	r1, [r7, #4]
 8008202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008204:	4613      	mov	r3, r2
 8008206:	00db      	lsls	r3, r3, #3
 8008208:	4413      	add	r3, r2
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	440b      	add	r3, r1
 800820e:	3320      	adds	r3, #32
 8008210:	6819      	ldr	r1, [r3, #0]
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008216:	4613      	mov	r3, r2
 8008218:	00db      	lsls	r3, r3, #3
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4403      	add	r3, r0
 8008220:	331c      	adds	r3, #28
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4419      	add	r1, r3
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800822a:	4613      	mov	r3, r2
 800822c:	00db      	lsls	r3, r3, #3
 800822e:	4413      	add	r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	4403      	add	r3, r0
 8008234:	3320      	adds	r3, #32
 8008236:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823a:	2b00      	cmp	r3, #0
 800823c:	d113      	bne.n	8008266 <HAL_PCD_IRQHandler+0x3a2>
 800823e:	6879      	ldr	r1, [r7, #4]
 8008240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008242:	4613      	mov	r3, r2
 8008244:	00db      	lsls	r3, r3, #3
 8008246:	4413      	add	r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	440b      	add	r3, r1
 800824c:	3324      	adds	r3, #36	@ 0x24
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d108      	bne.n	8008266 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6818      	ldr	r0, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800825e:	461a      	mov	r2, r3
 8008260:	2101      	movs	r1, #1
 8008262:	f003 fde9 	bl	800be38 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008268:	b2db      	uxtb	r3, r3
 800826a:	4619      	mov	r1, r3
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f006 f95c 	bl	800e52a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	f003 0308 	and.w	r3, r3, #8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d008      	beq.n	800828e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800827c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827e:	015a      	lsls	r2, r3, #5
 8008280:	69fb      	ldr	r3, [r7, #28]
 8008282:	4413      	add	r3, r2
 8008284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008288:	461a      	mov	r2, r3
 800828a:	2308      	movs	r3, #8
 800828c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	f003 0310 	and.w	r3, r3, #16
 8008294:	2b00      	cmp	r3, #0
 8008296:	d008      	beq.n	80082aa <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829a:	015a      	lsls	r2, r3, #5
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	4413      	add	r3, r2
 80082a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082a4:	461a      	mov	r2, r3
 80082a6:	2310      	movs	r3, #16
 80082a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d008      	beq.n	80082c6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80082b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b6:	015a      	lsls	r2, r3, #5
 80082b8:	69fb      	ldr	r3, [r7, #28]
 80082ba:	4413      	add	r3, r2
 80082bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082c0:	461a      	mov	r2, r3
 80082c2:	2340      	movs	r3, #64	@ 0x40
 80082c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80082c6:	693b      	ldr	r3, [r7, #16]
 80082c8:	f003 0302 	and.w	r3, r3, #2
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d023      	beq.n	8008318 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80082d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80082d2:	6a38      	ldr	r0, [r7, #32]
 80082d4:	f002 fdd0 	bl	800ae78 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80082d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082da:	4613      	mov	r3, r2
 80082dc:	00db      	lsls	r3, r3, #3
 80082de:	4413      	add	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	3310      	adds	r3, #16
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	4413      	add	r3, r2
 80082e8:	3304      	adds	r3, #4
 80082ea:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	78db      	ldrb	r3, [r3, #3]
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d108      	bne.n	8008306 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	2200      	movs	r2, #0
 80082f8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80082fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	4619      	mov	r1, r3
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f006 f99f 	bl	800e644 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	4413      	add	r3, r2
 800830e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008312:	461a      	mov	r2, r3
 8008314:	2302      	movs	r3, #2
 8008316:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800831e:	2b00      	cmp	r3, #0
 8008320:	d003      	beq.n	800832a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008322:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fcbd 	bl	8008ca4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800832a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832c:	3301      	adds	r3, #1
 800832e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008332:	085b      	lsrs	r3, r3, #1
 8008334:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008338:	2b00      	cmp	r3, #0
 800833a:	f47f af2e 	bne.w	800819a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4618      	mov	r0, r3
 8008344:	f003 fcb4 	bl	800bcb0 <USB_ReadInterrupts>
 8008348:	4603      	mov	r3, r0
 800834a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800834e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008352:	d122      	bne.n	800839a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	69fa      	ldr	r2, [r7, #28]
 800835e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008362:	f023 0301 	bic.w	r3, r3, #1
 8008366:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800836e:	2b01      	cmp	r3, #1
 8008370:	d108      	bne.n	8008384 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800837a:	2100      	movs	r1, #0
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 fea3 	bl	80090c8 <HAL_PCDEx_LPM_Callback>
 8008382:	e002      	b.n	800838a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f006 f93d 	bl	800e604 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	695a      	ldr	r2, [r3, #20]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8008398:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4618      	mov	r0, r3
 80083a0:	f003 fc86 	bl	800bcb0 <USB_ReadInterrupts>
 80083a4:	4603      	mov	r3, r0
 80083a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083ae:	d112      	bne.n	80083d6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80083b0:	69fb      	ldr	r3, [r7, #28]
 80083b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d102      	bne.n	80083c6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f006 f8f9 	bl	800e5b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	695a      	ldr	r2, [r3, #20]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80083d4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4618      	mov	r0, r3
 80083dc:	f003 fc68 	bl	800bcb0 <USB_ReadInterrupts>
 80083e0:	4603      	mov	r3, r0
 80083e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80083e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083ea:	f040 80b7 	bne.w	800855c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80083ee:	69fb      	ldr	r3, [r7, #28]
 80083f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	69fa      	ldr	r2, [r7, #28]
 80083f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083fc:	f023 0301 	bic.w	r3, r3, #1
 8008400:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	2110      	movs	r1, #16
 8008408:	4618      	mov	r0, r3
 800840a:	f002 fd35 	bl	800ae78 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800840e:	2300      	movs	r3, #0
 8008410:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008412:	e046      	b.n	80084a2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008416:	015a      	lsls	r2, r3, #5
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	4413      	add	r3, r2
 800841c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008420:	461a      	mov	r2, r3
 8008422:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008426:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842a:	015a      	lsls	r2, r3, #5
 800842c:	69fb      	ldr	r3, [r7, #28]
 800842e:	4413      	add	r3, r2
 8008430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008438:	0151      	lsls	r1, r2, #5
 800843a:	69fa      	ldr	r2, [r7, #28]
 800843c:	440a      	add	r2, r1
 800843e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008442:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008446:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800844a:	015a      	lsls	r2, r3, #5
 800844c:	69fb      	ldr	r3, [r7, #28]
 800844e:	4413      	add	r3, r2
 8008450:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008454:	461a      	mov	r2, r3
 8008456:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800845a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800845c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800845e:	015a      	lsls	r2, r3, #5
 8008460:	69fb      	ldr	r3, [r7, #28]
 8008462:	4413      	add	r3, r2
 8008464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800846c:	0151      	lsls	r1, r2, #5
 800846e:	69fa      	ldr	r2, [r7, #28]
 8008470:	440a      	add	r2, r1
 8008472:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008476:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800847a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800847c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800847e:	015a      	lsls	r2, r3, #5
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	4413      	add	r3, r2
 8008484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800848c:	0151      	lsls	r1, r2, #5
 800848e:	69fa      	ldr	r2, [r7, #28]
 8008490:	440a      	add	r2, r1
 8008492:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008496:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800849a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800849c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800849e:	3301      	adds	r3, #1
 80084a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	791b      	ldrb	r3, [r3, #4]
 80084a6:	461a      	mov	r2, r3
 80084a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d3b2      	bcc.n	8008414 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b4:	69db      	ldr	r3, [r3, #28]
 80084b6:	69fa      	ldr	r2, [r7, #28]
 80084b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084bc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80084c0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	7bdb      	ldrb	r3, [r3, #15]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d016      	beq.n	80084f8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084d4:	69fa      	ldr	r2, [r7, #28]
 80084d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084da:	f043 030b 	orr.w	r3, r3, #11
 80084de:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80084e2:	69fb      	ldr	r3, [r7, #28]
 80084e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084ea:	69fa      	ldr	r2, [r7, #28]
 80084ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084f0:	f043 030b 	orr.w	r3, r3, #11
 80084f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80084f6:	e015      	b.n	8008524 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80084f8:	69fb      	ldr	r3, [r7, #28]
 80084fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084fe:	695b      	ldr	r3, [r3, #20]
 8008500:	69fa      	ldr	r2, [r7, #28]
 8008502:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008506:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800850a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800850e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008510:	69fb      	ldr	r3, [r7, #28]
 8008512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	69fa      	ldr	r2, [r7, #28]
 800851a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800851e:	f043 030b 	orr.w	r3, r3, #11
 8008522:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	69fa      	ldr	r2, [r7, #28]
 800852e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008532:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008536:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6818      	ldr	r0, [r3, #0]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008546:	461a      	mov	r2, r3
 8008548:	f003 fc76 	bl	800be38 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	695a      	ldr	r2, [r3, #20]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800855a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4618      	mov	r0, r3
 8008562:	f003 fba5 	bl	800bcb0 <USB_ReadInterrupts>
 8008566:	4603      	mov	r3, r0
 8008568:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800856c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008570:	d123      	bne.n	80085ba <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f003 fc3b 	bl	800bdf2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4618      	mov	r0, r3
 8008582:	f002 fcf2 	bl	800af6a <USB_GetDevSpeed>
 8008586:	4603      	mov	r3, r0
 8008588:	461a      	mov	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681c      	ldr	r4, [r3, #0]
 8008592:	f001 f9c9 	bl	8009928 <HAL_RCC_GetHCLKFreq>
 8008596:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800859c:	461a      	mov	r2, r3
 800859e:	4620      	mov	r0, r4
 80085a0:	f002 f9f6 	bl	800a990 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f005 ffe8 	bl	800e57a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	695a      	ldr	r2, [r3, #20]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80085b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4618      	mov	r0, r3
 80085c0:	f003 fb76 	bl	800bcb0 <USB_ReadInterrupts>
 80085c4:	4603      	mov	r3, r0
 80085c6:	f003 0308 	and.w	r3, r3, #8
 80085ca:	2b08      	cmp	r3, #8
 80085cc:	d10a      	bne.n	80085e4 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f005 ffc5 	bl	800e55e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	695a      	ldr	r2, [r3, #20]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f002 0208 	and.w	r2, r2, #8
 80085e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4618      	mov	r0, r3
 80085ea:	f003 fb61 	bl	800bcb0 <USB_ReadInterrupts>
 80085ee:	4603      	mov	r3, r0
 80085f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085f4:	2b80      	cmp	r3, #128	@ 0x80
 80085f6:	d123      	bne.n	8008640 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80085f8:	6a3b      	ldr	r3, [r7, #32]
 80085fa:	699b      	ldr	r3, [r3, #24]
 80085fc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008600:	6a3b      	ldr	r3, [r7, #32]
 8008602:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008604:	2301      	movs	r3, #1
 8008606:	627b      	str	r3, [r7, #36]	@ 0x24
 8008608:	e014      	b.n	8008634 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800860a:	6879      	ldr	r1, [r7, #4]
 800860c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800860e:	4613      	mov	r3, r2
 8008610:	00db      	lsls	r3, r3, #3
 8008612:	4413      	add	r3, r2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	440b      	add	r3, r1
 8008618:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d105      	bne.n	800862e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008624:	b2db      	uxtb	r3, r3
 8008626:	4619      	mov	r1, r3
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 fb0a 	bl	8008c42 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800862e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008630:	3301      	adds	r3, #1
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	791b      	ldrb	r3, [r3, #4]
 8008638:	461a      	mov	r2, r3
 800863a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863c:	4293      	cmp	r3, r2
 800863e:	d3e4      	bcc.n	800860a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4618      	mov	r0, r3
 8008646:	f003 fb33 	bl	800bcb0 <USB_ReadInterrupts>
 800864a:	4603      	mov	r3, r0
 800864c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008650:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008654:	d13c      	bne.n	80086d0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008656:	2301      	movs	r3, #1
 8008658:	627b      	str	r3, [r7, #36]	@ 0x24
 800865a:	e02b      	b.n	80086b4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800865c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865e:	015a      	lsls	r2, r3, #5
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	4413      	add	r3, r2
 8008664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800866c:	6879      	ldr	r1, [r7, #4]
 800866e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008670:	4613      	mov	r3, r2
 8008672:	00db      	lsls	r3, r3, #3
 8008674:	4413      	add	r3, r2
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	440b      	add	r3, r1
 800867a:	3318      	adds	r3, #24
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d115      	bne.n	80086ae <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008682:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008684:	2b00      	cmp	r3, #0
 8008686:	da12      	bge.n	80086ae <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008688:	6879      	ldr	r1, [r7, #4]
 800868a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800868c:	4613      	mov	r3, r2
 800868e:	00db      	lsls	r3, r3, #3
 8008690:	4413      	add	r3, r2
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	440b      	add	r3, r1
 8008696:	3317      	adds	r3, #23
 8008698:	2201      	movs	r2, #1
 800869a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800869c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 faca 	bl	8008c42 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80086ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b0:	3301      	adds	r3, #1
 80086b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	791b      	ldrb	r3, [r3, #4]
 80086b8:	461a      	mov	r2, r3
 80086ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086bc:	4293      	cmp	r3, r2
 80086be:	d3cd      	bcc.n	800865c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	695a      	ldr	r2, [r3, #20]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80086ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4618      	mov	r0, r3
 80086d6:	f003 faeb 	bl	800bcb0 <USB_ReadInterrupts>
 80086da:	4603      	mov	r3, r0
 80086dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80086e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086e4:	d156      	bne.n	8008794 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80086e6:	2301      	movs	r3, #1
 80086e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80086ea:	e045      	b.n	8008778 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80086ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ee:	015a      	lsls	r2, r3, #5
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	4413      	add	r3, r2
 80086f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80086fc:	6879      	ldr	r1, [r7, #4]
 80086fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008700:	4613      	mov	r3, r2
 8008702:	00db      	lsls	r3, r3, #3
 8008704:	4413      	add	r3, r2
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	440b      	add	r3, r1
 800870a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	2b01      	cmp	r3, #1
 8008712:	d12e      	bne.n	8008772 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008714:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008716:	2b00      	cmp	r3, #0
 8008718:	da2b      	bge.n	8008772 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	0c1a      	lsrs	r2, r3, #16
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8008724:	4053      	eors	r3, r2
 8008726:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800872a:	2b00      	cmp	r3, #0
 800872c:	d121      	bne.n	8008772 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800872e:	6879      	ldr	r1, [r7, #4]
 8008730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008732:	4613      	mov	r3, r2
 8008734:	00db      	lsls	r3, r3, #3
 8008736:	4413      	add	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	440b      	add	r3, r1
 800873c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008740:	2201      	movs	r2, #1
 8008742:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008744:	6a3b      	ldr	r3, [r7, #32]
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800874c:	6a3b      	ldr	r3, [r7, #32]
 800874e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008750:	6a3b      	ldr	r3, [r7, #32]
 8008752:	695b      	ldr	r3, [r3, #20]
 8008754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008758:	2b00      	cmp	r3, #0
 800875a:	d10a      	bne.n	8008772 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	69fa      	ldr	r2, [r7, #28]
 8008766:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800876a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800876e:	6053      	str	r3, [r2, #4]
            break;
 8008770:	e008      	b.n	8008784 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008774:	3301      	adds	r3, #1
 8008776:	627b      	str	r3, [r7, #36]	@ 0x24
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	791b      	ldrb	r3, [r3, #4]
 800877c:	461a      	mov	r2, r3
 800877e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008780:	4293      	cmp	r3, r2
 8008782:	d3b3      	bcc.n	80086ec <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	695a      	ldr	r2, [r3, #20]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8008792:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4618      	mov	r0, r3
 800879a:	f003 fa89 	bl	800bcb0 <USB_ReadInterrupts>
 800879e:	4603      	mov	r3, r0
 80087a0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80087a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087a8:	d10a      	bne.n	80087c0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f005 ff5c 	bl	800e668 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	695a      	ldr	r2, [r3, #20]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80087be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4618      	mov	r0, r3
 80087c6:	f003 fa73 	bl	800bcb0 <USB_ReadInterrupts>
 80087ca:	4603      	mov	r3, r0
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b04      	cmp	r3, #4
 80087d2:	d115      	bne.n	8008800 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80087dc:	69bb      	ldr	r3, [r7, #24]
 80087de:	f003 0304 	and.w	r3, r3, #4
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d002      	beq.n	80087ec <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f005 ff4c 	bl	800e684 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6859      	ldr	r1, [r3, #4]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	69ba      	ldr	r2, [r7, #24]
 80087f8:	430a      	orrs	r2, r1
 80087fa:	605a      	str	r2, [r3, #4]
 80087fc:	e000      	b.n	8008800 <HAL_PCD_IRQHandler+0x93c>
      return;
 80087fe:	bf00      	nop
    }
  }
}
 8008800:	3734      	adds	r7, #52	@ 0x34
 8008802:	46bd      	mov	sp, r7
 8008804:	bd90      	pop	{r4, r7, pc}

08008806 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b082      	sub	sp, #8
 800880a:	af00      	add	r7, sp, #0
 800880c:	6078      	str	r0, [r7, #4]
 800880e:	460b      	mov	r3, r1
 8008810:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008818:	2b01      	cmp	r3, #1
 800881a:	d101      	bne.n	8008820 <HAL_PCD_SetAddress+0x1a>
 800881c:	2302      	movs	r3, #2
 800881e:	e012      	b.n	8008846 <HAL_PCD_SetAddress+0x40>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	78fa      	ldrb	r2, [r7, #3]
 800882c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	78fa      	ldrb	r2, [r7, #3]
 8008834:	4611      	mov	r1, r2
 8008836:	4618      	mov	r0, r3
 8008838:	f003 f9d2 	bl	800bbe0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3708      	adds	r7, #8
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800884e:	b580      	push	{r7, lr}
 8008850:	b084      	sub	sp, #16
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	4608      	mov	r0, r1
 8008858:	4611      	mov	r1, r2
 800885a:	461a      	mov	r2, r3
 800885c:	4603      	mov	r3, r0
 800885e:	70fb      	strb	r3, [r7, #3]
 8008860:	460b      	mov	r3, r1
 8008862:	803b      	strh	r3, [r7, #0]
 8008864:	4613      	mov	r3, r2
 8008866:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008868:	2300      	movs	r3, #0
 800886a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800886c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008870:	2b00      	cmp	r3, #0
 8008872:	da0f      	bge.n	8008894 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008874:	78fb      	ldrb	r3, [r7, #3]
 8008876:	f003 020f 	and.w	r2, r3, #15
 800887a:	4613      	mov	r3, r2
 800887c:	00db      	lsls	r3, r3, #3
 800887e:	4413      	add	r3, r2
 8008880:	009b      	lsls	r3, r3, #2
 8008882:	3310      	adds	r3, #16
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	4413      	add	r3, r2
 8008888:	3304      	adds	r3, #4
 800888a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2201      	movs	r2, #1
 8008890:	705a      	strb	r2, [r3, #1]
 8008892:	e00f      	b.n	80088b4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008894:	78fb      	ldrb	r3, [r7, #3]
 8008896:	f003 020f 	and.w	r2, r3, #15
 800889a:	4613      	mov	r3, r2
 800889c:	00db      	lsls	r3, r3, #3
 800889e:	4413      	add	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	4413      	add	r3, r2
 80088aa:	3304      	adds	r3, #4
 80088ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2200      	movs	r2, #0
 80088b2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80088b4:	78fb      	ldrb	r3, [r7, #3]
 80088b6:	f003 030f 	and.w	r3, r3, #15
 80088ba:	b2da      	uxtb	r2, r3
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80088c0:	883b      	ldrh	r3, [r7, #0]
 80088c2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	78ba      	ldrb	r2, [r7, #2]
 80088ce:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	785b      	ldrb	r3, [r3, #1]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d004      	beq.n	80088e2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	461a      	mov	r2, r3
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80088e2:	78bb      	ldrb	r3, [r7, #2]
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d102      	bne.n	80088ee <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2200      	movs	r2, #0
 80088ec:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d101      	bne.n	80088fc <HAL_PCD_EP_Open+0xae>
 80088f8:	2302      	movs	r3, #2
 80088fa:	e00e      	b.n	800891a <HAL_PCD_EP_Open+0xcc>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	68f9      	ldr	r1, [r7, #12]
 800890a:	4618      	mov	r0, r3
 800890c:	f002 fb52 	bl	800afb4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8008918:	7afb      	ldrb	r3, [r7, #11]
}
 800891a:	4618      	mov	r0, r3
 800891c:	3710      	adds	r7, #16
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b084      	sub	sp, #16
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
 800892a:	460b      	mov	r3, r1
 800892c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800892e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008932:	2b00      	cmp	r3, #0
 8008934:	da0f      	bge.n	8008956 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008936:	78fb      	ldrb	r3, [r7, #3]
 8008938:	f003 020f 	and.w	r2, r3, #15
 800893c:	4613      	mov	r3, r2
 800893e:	00db      	lsls	r3, r3, #3
 8008940:	4413      	add	r3, r2
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	3310      	adds	r3, #16
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	4413      	add	r3, r2
 800894a:	3304      	adds	r3, #4
 800894c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2201      	movs	r2, #1
 8008952:	705a      	strb	r2, [r3, #1]
 8008954:	e00f      	b.n	8008976 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008956:	78fb      	ldrb	r3, [r7, #3]
 8008958:	f003 020f 	and.w	r2, r3, #15
 800895c:	4613      	mov	r3, r2
 800895e:	00db      	lsls	r3, r3, #3
 8008960:	4413      	add	r3, r2
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	4413      	add	r3, r2
 800896c:	3304      	adds	r3, #4
 800896e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2200      	movs	r2, #0
 8008974:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008976:	78fb      	ldrb	r3, [r7, #3]
 8008978:	f003 030f 	and.w	r3, r3, #15
 800897c:	b2da      	uxtb	r2, r3
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008988:	2b01      	cmp	r3, #1
 800898a:	d101      	bne.n	8008990 <HAL_PCD_EP_Close+0x6e>
 800898c:	2302      	movs	r3, #2
 800898e:	e00e      	b.n	80089ae <HAL_PCD_EP_Close+0x8c>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2201      	movs	r2, #1
 8008994:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	68f9      	ldr	r1, [r7, #12]
 800899e:	4618      	mov	r0, r3
 80089a0:	f002 fb90 	bl	800b0c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2200      	movs	r2, #0
 80089a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b086      	sub	sp, #24
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	60f8      	str	r0, [r7, #12]
 80089be:	607a      	str	r2, [r7, #4]
 80089c0:	603b      	str	r3, [r7, #0]
 80089c2:	460b      	mov	r3, r1
 80089c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80089c6:	7afb      	ldrb	r3, [r7, #11]
 80089c8:	f003 020f 	and.w	r2, r3, #15
 80089cc:	4613      	mov	r3, r2
 80089ce:	00db      	lsls	r3, r3, #3
 80089d0:	4413      	add	r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	4413      	add	r3, r2
 80089dc:	3304      	adds	r3, #4
 80089de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	683a      	ldr	r2, [r7, #0]
 80089ea:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2200      	movs	r2, #0
 80089f0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	2200      	movs	r2, #0
 80089f6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80089f8:	7afb      	ldrb	r3, [r7, #11]
 80089fa:	f003 030f 	and.w	r3, r3, #15
 80089fe:	b2da      	uxtb	r2, r3
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	799b      	ldrb	r3, [r3, #6]
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d102      	bne.n	8008a12 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	6818      	ldr	r0, [r3, #0]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	799b      	ldrb	r3, [r3, #6]
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	6979      	ldr	r1, [r7, #20]
 8008a1e:	f002 fc2d 	bl	800b27c <USB_EPStartXfer>

  return HAL_OK;
 8008a22:	2300      	movs	r3, #0
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3718      	adds	r7, #24
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	460b      	mov	r3, r1
 8008a36:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008a38:	78fb      	ldrb	r3, [r7, #3]
 8008a3a:	f003 020f 	and.w	r2, r3, #15
 8008a3e:	6879      	ldr	r1, [r7, #4]
 8008a40:	4613      	mov	r3, r2
 8008a42:	00db      	lsls	r3, r3, #3
 8008a44:	4413      	add	r3, r2
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	440b      	add	r3, r1
 8008a4a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8008a4e:	681b      	ldr	r3, [r3, #0]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b086      	sub	sp, #24
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	607a      	str	r2, [r7, #4]
 8008a66:	603b      	str	r3, [r7, #0]
 8008a68:	460b      	mov	r3, r1
 8008a6a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a6c:	7afb      	ldrb	r3, [r7, #11]
 8008a6e:	f003 020f 	and.w	r2, r3, #15
 8008a72:	4613      	mov	r3, r2
 8008a74:	00db      	lsls	r3, r3, #3
 8008a76:	4413      	add	r3, r2
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	3310      	adds	r3, #16
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	4413      	add	r3, r2
 8008a80:	3304      	adds	r3, #4
 8008a82:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	683a      	ldr	r2, [r7, #0]
 8008a8e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	2200      	movs	r2, #0
 8008a94:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a9c:	7afb      	ldrb	r3, [r7, #11]
 8008a9e:	f003 030f 	and.w	r3, r3, #15
 8008aa2:	b2da      	uxtb	r2, r3
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	799b      	ldrb	r3, [r3, #6]
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d102      	bne.n	8008ab6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6818      	ldr	r0, [r3, #0]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	799b      	ldrb	r3, [r3, #6]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	6979      	ldr	r1, [r7, #20]
 8008ac2:	f002 fbdb 	bl	800b27c <USB_EPStartXfer>

  return HAL_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3718      	adds	r7, #24
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	460b      	mov	r3, r1
 8008ada:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008adc:	78fb      	ldrb	r3, [r7, #3]
 8008ade:	f003 030f 	and.w	r3, r3, #15
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	7912      	ldrb	r2, [r2, #4]
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d901      	bls.n	8008aee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e04f      	b.n	8008b8e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008aee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	da0f      	bge.n	8008b16 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008af6:	78fb      	ldrb	r3, [r7, #3]
 8008af8:	f003 020f 	and.w	r2, r3, #15
 8008afc:	4613      	mov	r3, r2
 8008afe:	00db      	lsls	r3, r3, #3
 8008b00:	4413      	add	r3, r2
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	3310      	adds	r3, #16
 8008b06:	687a      	ldr	r2, [r7, #4]
 8008b08:	4413      	add	r3, r2
 8008b0a:	3304      	adds	r3, #4
 8008b0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2201      	movs	r2, #1
 8008b12:	705a      	strb	r2, [r3, #1]
 8008b14:	e00d      	b.n	8008b32 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008b16:	78fa      	ldrb	r2, [r7, #3]
 8008b18:	4613      	mov	r3, r2
 8008b1a:	00db      	lsls	r3, r3, #3
 8008b1c:	4413      	add	r3, r2
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	4413      	add	r3, r2
 8008b28:	3304      	adds	r3, #4
 8008b2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2201      	movs	r2, #1
 8008b36:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b38:	78fb      	ldrb	r3, [r7, #3]
 8008b3a:	f003 030f 	and.w	r3, r3, #15
 8008b3e:	b2da      	uxtb	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d101      	bne.n	8008b52 <HAL_PCD_EP_SetStall+0x82>
 8008b4e:	2302      	movs	r3, #2
 8008b50:	e01d      	b.n	8008b8e <HAL_PCD_EP_SetStall+0xbe>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2201      	movs	r2, #1
 8008b56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68f9      	ldr	r1, [r7, #12]
 8008b60:	4618      	mov	r0, r3
 8008b62:	f002 ff69 	bl	800ba38 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008b66:	78fb      	ldrb	r3, [r7, #3]
 8008b68:	f003 030f 	and.w	r3, r3, #15
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d109      	bne.n	8008b84 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6818      	ldr	r0, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	7999      	ldrb	r1, [r3, #6]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f003 f95a 	bl	800be38 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}

08008b96 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008b96:	b580      	push	{r7, lr}
 8008b98:	b084      	sub	sp, #16
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008ba2:	78fb      	ldrb	r3, [r7, #3]
 8008ba4:	f003 030f 	and.w	r3, r3, #15
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	7912      	ldrb	r2, [r2, #4]
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d901      	bls.n	8008bb4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	e042      	b.n	8008c3a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008bb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	da0f      	bge.n	8008bdc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008bbc:	78fb      	ldrb	r3, [r7, #3]
 8008bbe:	f003 020f 	and.w	r2, r3, #15
 8008bc2:	4613      	mov	r3, r2
 8008bc4:	00db      	lsls	r3, r3, #3
 8008bc6:	4413      	add	r3, r2
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	3310      	adds	r3, #16
 8008bcc:	687a      	ldr	r2, [r7, #4]
 8008bce:	4413      	add	r3, r2
 8008bd0:	3304      	adds	r3, #4
 8008bd2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	705a      	strb	r2, [r3, #1]
 8008bda:	e00f      	b.n	8008bfc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008bdc:	78fb      	ldrb	r3, [r7, #3]
 8008bde:	f003 020f 	and.w	r2, r3, #15
 8008be2:	4613      	mov	r3, r2
 8008be4:	00db      	lsls	r3, r3, #3
 8008be6:	4413      	add	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	3304      	adds	r3, #4
 8008bf4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008c02:	78fb      	ldrb	r3, [r7, #3]
 8008c04:	f003 030f 	and.w	r3, r3, #15
 8008c08:	b2da      	uxtb	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d101      	bne.n	8008c1c <HAL_PCD_EP_ClrStall+0x86>
 8008c18:	2302      	movs	r3, #2
 8008c1a:	e00e      	b.n	8008c3a <HAL_PCD_EP_ClrStall+0xa4>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	68f9      	ldr	r1, [r7, #12]
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f002 ff72 	bl	800bb14 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008c38:	2300      	movs	r3, #0
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}

08008c42 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b084      	sub	sp, #16
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
 8008c4a:	460b      	mov	r3, r1
 8008c4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008c4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	da0c      	bge.n	8008c70 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c56:	78fb      	ldrb	r3, [r7, #3]
 8008c58:	f003 020f 	and.w	r2, r3, #15
 8008c5c:	4613      	mov	r3, r2
 8008c5e:	00db      	lsls	r3, r3, #3
 8008c60:	4413      	add	r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	3310      	adds	r3, #16
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	4413      	add	r3, r2
 8008c6a:	3304      	adds	r3, #4
 8008c6c:	60fb      	str	r3, [r7, #12]
 8008c6e:	e00c      	b.n	8008c8a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	f003 020f 	and.w	r2, r3, #15
 8008c76:	4613      	mov	r3, r2
 8008c78:	00db      	lsls	r3, r3, #3
 8008c7a:	4413      	add	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	4413      	add	r3, r2
 8008c86:	3304      	adds	r3, #4
 8008c88:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	68f9      	ldr	r1, [r7, #12]
 8008c90:	4618      	mov	r0, r3
 8008c92:	f002 fd91 	bl	800b7b8 <USB_EPStopXfer>
 8008c96:	4603      	mov	r3, r0
 8008c98:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008c9a:	7afb      	ldrb	r3, [r7, #11]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b08a      	sub	sp, #40	@ 0x28
 8008ca8:	af02      	add	r7, sp, #8
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008cb8:	683a      	ldr	r2, [r7, #0]
 8008cba:	4613      	mov	r3, r2
 8008cbc:	00db      	lsls	r3, r3, #3
 8008cbe:	4413      	add	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	3310      	adds	r3, #16
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	3304      	adds	r3, #4
 8008cca:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	695a      	ldr	r2, [r3, #20]
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	691b      	ldr	r3, [r3, #16]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d901      	bls.n	8008cdc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e06b      	b.n	8008db4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	691a      	ldr	r2, [r3, #16]
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	695b      	ldr	r3, [r3, #20]
 8008ce4:	1ad3      	subs	r3, r2, r3
 8008ce6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	69fa      	ldr	r2, [r7, #28]
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d902      	bls.n	8008cf8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	3303      	adds	r3, #3
 8008cfc:	089b      	lsrs	r3, r3, #2
 8008cfe:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008d00:	e02a      	b.n	8008d58 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	691a      	ldr	r2, [r3, #16]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	695b      	ldr	r3, [r3, #20]
 8008d0a:	1ad3      	subs	r3, r2, r3
 8008d0c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	69fa      	ldr	r2, [r7, #28]
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d902      	bls.n	8008d1e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	3303      	adds	r3, #3
 8008d22:	089b      	lsrs	r3, r3, #2
 8008d24:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	68d9      	ldr	r1, [r3, #12]
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	b2da      	uxtb	r2, r3
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008d36:	9300      	str	r3, [sp, #0]
 8008d38:	4603      	mov	r3, r0
 8008d3a:	6978      	ldr	r0, [r7, #20]
 8008d3c:	f002 fde6 	bl	800b90c <USB_WritePacket>

    ep->xfer_buff  += len;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	68da      	ldr	r2, [r3, #12]
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	441a      	add	r2, r3
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	695a      	ldr	r2, [r3, #20]
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	441a      	add	r2, r3
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	015a      	lsls	r2, r3, #5
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	4413      	add	r3, r2
 8008d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d64:	699b      	ldr	r3, [r3, #24]
 8008d66:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008d68:	69ba      	ldr	r2, [r7, #24]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d809      	bhi.n	8008d82 <PCD_WriteEmptyTxFifo+0xde>
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	695a      	ldr	r2, [r3, #20]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d203      	bcs.n	8008d82 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d1bf      	bne.n	8008d02 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	691a      	ldr	r2, [r3, #16]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	695b      	ldr	r3, [r3, #20]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d811      	bhi.n	8008db2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	f003 030f 	and.w	r3, r3, #15
 8008d94:	2201      	movs	r2, #1
 8008d96:	fa02 f303 	lsl.w	r3, r2, r3
 8008d9a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008da2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	43db      	mvns	r3, r3
 8008da8:	6939      	ldr	r1, [r7, #16]
 8008daa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008dae:	4013      	ands	r3, r2
 8008db0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3720      	adds	r7, #32
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b088      	sub	sp, #32
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008dd0:	69fb      	ldr	r3, [r7, #28]
 8008dd2:	333c      	adds	r3, #60	@ 0x3c
 8008dd4:	3304      	adds	r3, #4
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	015a      	lsls	r2, r3, #5
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	4413      	add	r3, r2
 8008de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	799b      	ldrb	r3, [r3, #6]
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d17b      	bne.n	8008eea <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	f003 0308 	and.w	r3, r3, #8
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d015      	beq.n	8008e28 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	4a61      	ldr	r2, [pc, #388]	@ (8008f84 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	f240 80b9 	bls.w	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	f000 80b3 	beq.w	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	015a      	lsls	r2, r3, #5
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	4413      	add	r3, r2
 8008e1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e1e:	461a      	mov	r2, r3
 8008e20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e24:	6093      	str	r3, [r2, #8]
 8008e26:	e0a7      	b.n	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	f003 0320 	and.w	r3, r3, #32
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d009      	beq.n	8008e46 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	015a      	lsls	r2, r3, #5
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	4413      	add	r3, r2
 8008e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e3e:	461a      	mov	r2, r3
 8008e40:	2320      	movs	r3, #32
 8008e42:	6093      	str	r3, [r2, #8]
 8008e44:	e098      	b.n	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	f040 8093 	bne.w	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	4a4b      	ldr	r2, [pc, #300]	@ (8008f84 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d90f      	bls.n	8008e7a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00a      	beq.n	8008e7a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	015a      	lsls	r2, r3, #5
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e70:	461a      	mov	r2, r3
 8008e72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e76:	6093      	str	r3, [r2, #8]
 8008e78:	e07e      	b.n	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008e7a:	683a      	ldr	r2, [r7, #0]
 8008e7c:	4613      	mov	r3, r2
 8008e7e:	00db      	lsls	r3, r3, #3
 8008e80:	4413      	add	r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	4413      	add	r3, r2
 8008e8c:	3304      	adds	r3, #4
 8008e8e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6a1a      	ldr	r2, [r3, #32]
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	0159      	lsls	r1, r3, #5
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	440b      	add	r3, r1
 8008e9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ea0:	691b      	ldr	r3, [r3, #16]
 8008ea2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ea6:	1ad2      	subs	r2, r2, r3
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d114      	bne.n	8008edc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	691b      	ldr	r3, [r3, #16]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d109      	bne.n	8008ece <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6818      	ldr	r0, [r3, #0]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	2101      	movs	r1, #1
 8008ec8:	f002 ffb6 	bl	800be38 <USB_EP0_OutStart>
 8008ecc:	e006      	b.n	8008edc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	68da      	ldr	r2, [r3, #12]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	695b      	ldr	r3, [r3, #20]
 8008ed6:	441a      	add	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f005 fb06 	bl	800e4f4 <HAL_PCD_DataOutStageCallback>
 8008ee8:	e046      	b.n	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	4a26      	ldr	r2, [pc, #152]	@ (8008f88 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d124      	bne.n	8008f3c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00a      	beq.n	8008f12 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	015a      	lsls	r2, r3, #5
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	4413      	add	r3, r2
 8008f04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f08:	461a      	mov	r2, r3
 8008f0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f0e:	6093      	str	r3, [r2, #8]
 8008f10:	e032      	b.n	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	f003 0320 	and.w	r3, r3, #32
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d008      	beq.n	8008f2e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	015a      	lsls	r2, r3, #5
 8008f20:	69bb      	ldr	r3, [r7, #24]
 8008f22:	4413      	add	r3, r2
 8008f24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f28:	461a      	mov	r2, r3
 8008f2a:	2320      	movs	r3, #32
 8008f2c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f005 fadd 	bl	800e4f4 <HAL_PCD_DataOutStageCallback>
 8008f3a:	e01d      	b.n	8008f78 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d114      	bne.n	8008f6c <PCD_EP_OutXfrComplete_int+0x1b0>
 8008f42:	6879      	ldr	r1, [r7, #4]
 8008f44:	683a      	ldr	r2, [r7, #0]
 8008f46:	4613      	mov	r3, r2
 8008f48:	00db      	lsls	r3, r3, #3
 8008f4a:	4413      	add	r3, r2
 8008f4c:	009b      	lsls	r3, r3, #2
 8008f4e:	440b      	add	r3, r1
 8008f50:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d108      	bne.n	8008f6c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008f64:	461a      	mov	r2, r3
 8008f66:	2100      	movs	r1, #0
 8008f68:	f002 ff66 	bl	800be38 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	4619      	mov	r1, r3
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f005 fabe 	bl	800e4f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3720      	adds	r7, #32
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	4f54300a 	.word	0x4f54300a
 8008f88:	4f54310a 	.word	0x4f54310a

08008f8c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b086      	sub	sp, #24
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	333c      	adds	r3, #60	@ 0x3c
 8008fa4:	3304      	adds	r3, #4
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	015a      	lsls	r2, r3, #5
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	4a15      	ldr	r2, [pc, #84]	@ (8009014 <PCD_EP_OutSetupPacket_int+0x88>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d90e      	bls.n	8008fe0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d009      	beq.n	8008fe0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	015a      	lsls	r2, r3, #5
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	4413      	add	r3, r2
 8008fd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fd8:	461a      	mov	r2, r3
 8008fda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fde:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f005 fa75 	bl	800e4d0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	4a0a      	ldr	r2, [pc, #40]	@ (8009014 <PCD_EP_OutSetupPacket_int+0x88>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d90c      	bls.n	8009008 <PCD_EP_OutSetupPacket_int+0x7c>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	799b      	ldrb	r3, [r3, #6]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d108      	bne.n	8009008 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6818      	ldr	r0, [r3, #0]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009000:	461a      	mov	r2, r3
 8009002:	2101      	movs	r1, #1
 8009004:	f002 ff18 	bl	800be38 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009008:	2300      	movs	r3, #0
}
 800900a:	4618      	mov	r0, r3
 800900c:	3718      	adds	r7, #24
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	4f54300a 	.word	0x4f54300a

08009018 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	460b      	mov	r3, r1
 8009022:	70fb      	strb	r3, [r7, #3]
 8009024:	4613      	mov	r3, r2
 8009026:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009030:	78fb      	ldrb	r3, [r7, #3]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d107      	bne.n	8009046 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009036:	883b      	ldrh	r3, [r7, #0]
 8009038:	0419      	lsls	r1, r3, #16
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	68ba      	ldr	r2, [r7, #8]
 8009040:	430a      	orrs	r2, r1
 8009042:	629a      	str	r2, [r3, #40]	@ 0x28
 8009044:	e028      	b.n	8009098 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800904c:	0c1b      	lsrs	r3, r3, #16
 800904e:	68ba      	ldr	r2, [r7, #8]
 8009050:	4413      	add	r3, r2
 8009052:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009054:	2300      	movs	r3, #0
 8009056:	73fb      	strb	r3, [r7, #15]
 8009058:	e00d      	b.n	8009076 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	7bfb      	ldrb	r3, [r7, #15]
 8009060:	3340      	adds	r3, #64	@ 0x40
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	0c1b      	lsrs	r3, r3, #16
 800906a:	68ba      	ldr	r2, [r7, #8]
 800906c:	4413      	add	r3, r2
 800906e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009070:	7bfb      	ldrb	r3, [r7, #15]
 8009072:	3301      	adds	r3, #1
 8009074:	73fb      	strb	r3, [r7, #15]
 8009076:	7bfa      	ldrb	r2, [r7, #15]
 8009078:	78fb      	ldrb	r3, [r7, #3]
 800907a:	3b01      	subs	r3, #1
 800907c:	429a      	cmp	r2, r3
 800907e:	d3ec      	bcc.n	800905a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009080:	883b      	ldrh	r3, [r7, #0]
 8009082:	0418      	lsls	r0, r3, #16
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6819      	ldr	r1, [r3, #0]
 8009088:	78fb      	ldrb	r3, [r7, #3]
 800908a:	3b01      	subs	r3, #1
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	4302      	orrs	r2, r0
 8009090:	3340      	adds	r3, #64	@ 0x40
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	440b      	add	r3, r1
 8009096:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009098:	2300      	movs	r3, #0
}
 800909a:	4618      	mov	r0, r3
 800909c:	3714      	adds	r7, #20
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr

080090a6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80090a6:	b480      	push	{r7}
 80090a8:	b083      	sub	sp, #12
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
 80090ae:	460b      	mov	r3, r1
 80090b0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	887a      	ldrh	r2, [r7, #2]
 80090b8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80090ba:	2300      	movs	r3, #0
}
 80090bc:	4618      	mov	r0, r3
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	460b      	mov	r3, r1
 80090d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d101      	bne.n	80090f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e267      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f003 0301 	and.w	r3, r3, #1
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d075      	beq.n	80091ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80090fe:	4b88      	ldr	r3, [pc, #544]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	f003 030c 	and.w	r3, r3, #12
 8009106:	2b04      	cmp	r3, #4
 8009108:	d00c      	beq.n	8009124 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800910a:	4b85      	ldr	r3, [pc, #532]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009112:	2b08      	cmp	r3, #8
 8009114:	d112      	bne.n	800913c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009116:	4b82      	ldr	r3, [pc, #520]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800911e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009122:	d10b      	bne.n	800913c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009124:	4b7e      	ldr	r3, [pc, #504]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800912c:	2b00      	cmp	r3, #0
 800912e:	d05b      	beq.n	80091e8 <HAL_RCC_OscConfig+0x108>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d157      	bne.n	80091e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e242      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009144:	d106      	bne.n	8009154 <HAL_RCC_OscConfig+0x74>
 8009146:	4b76      	ldr	r3, [pc, #472]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a75      	ldr	r2, [pc, #468]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800914c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009150:	6013      	str	r3, [r2, #0]
 8009152:	e01d      	b.n	8009190 <HAL_RCC_OscConfig+0xb0>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800915c:	d10c      	bne.n	8009178 <HAL_RCC_OscConfig+0x98>
 800915e:	4b70      	ldr	r3, [pc, #448]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a6f      	ldr	r2, [pc, #444]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009164:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009168:	6013      	str	r3, [r2, #0]
 800916a:	4b6d      	ldr	r3, [pc, #436]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4a6c      	ldr	r2, [pc, #432]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009174:	6013      	str	r3, [r2, #0]
 8009176:	e00b      	b.n	8009190 <HAL_RCC_OscConfig+0xb0>
 8009178:	4b69      	ldr	r3, [pc, #420]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4a68      	ldr	r2, [pc, #416]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800917e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009182:	6013      	str	r3, [r2, #0]
 8009184:	4b66      	ldr	r3, [pc, #408]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a65      	ldr	r2, [pc, #404]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800918a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800918e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d013      	beq.n	80091c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009198:	f7fa faf2 	bl	8003780 <HAL_GetTick>
 800919c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800919e:	e008      	b.n	80091b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80091a0:	f7fa faee 	bl	8003780 <HAL_GetTick>
 80091a4:	4602      	mov	r2, r0
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	2b64      	cmp	r3, #100	@ 0x64
 80091ac:	d901      	bls.n	80091b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e207      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80091b2:	4b5b      	ldr	r3, [pc, #364]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d0f0      	beq.n	80091a0 <HAL_RCC_OscConfig+0xc0>
 80091be:	e014      	b.n	80091ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091c0:	f7fa fade 	bl	8003780 <HAL_GetTick>
 80091c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80091c6:	e008      	b.n	80091da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80091c8:	f7fa fada 	bl	8003780 <HAL_GetTick>
 80091cc:	4602      	mov	r2, r0
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	1ad3      	subs	r3, r2, r3
 80091d2:	2b64      	cmp	r3, #100	@ 0x64
 80091d4:	d901      	bls.n	80091da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80091d6:	2303      	movs	r3, #3
 80091d8:	e1f3      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80091da:	4b51      	ldr	r3, [pc, #324]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1f0      	bne.n	80091c8 <HAL_RCC_OscConfig+0xe8>
 80091e6:	e000      	b.n	80091ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80091e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f003 0302 	and.w	r3, r3, #2
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d063      	beq.n	80092be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80091f6:	4b4a      	ldr	r3, [pc, #296]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 80091f8:	689b      	ldr	r3, [r3, #8]
 80091fa:	f003 030c 	and.w	r3, r3, #12
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00b      	beq.n	800921a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009202:	4b47      	ldr	r3, [pc, #284]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800920a:	2b08      	cmp	r3, #8
 800920c:	d11c      	bne.n	8009248 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800920e:	4b44      	ldr	r3, [pc, #272]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009216:	2b00      	cmp	r3, #0
 8009218:	d116      	bne.n	8009248 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800921a:	4b41      	ldr	r3, [pc, #260]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f003 0302 	and.w	r3, r3, #2
 8009222:	2b00      	cmp	r3, #0
 8009224:	d005      	beq.n	8009232 <HAL_RCC_OscConfig+0x152>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	2b01      	cmp	r3, #1
 800922c:	d001      	beq.n	8009232 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800922e:	2301      	movs	r3, #1
 8009230:	e1c7      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009232:	4b3b      	ldr	r3, [pc, #236]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	00db      	lsls	r3, r3, #3
 8009240:	4937      	ldr	r1, [pc, #220]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009242:	4313      	orrs	r3, r2
 8009244:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009246:	e03a      	b.n	80092be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d020      	beq.n	8009292 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009250:	4b34      	ldr	r3, [pc, #208]	@ (8009324 <HAL_RCC_OscConfig+0x244>)
 8009252:	2201      	movs	r2, #1
 8009254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009256:	f7fa fa93 	bl	8003780 <HAL_GetTick>
 800925a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800925c:	e008      	b.n	8009270 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800925e:	f7fa fa8f 	bl	8003780 <HAL_GetTick>
 8009262:	4602      	mov	r2, r0
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	2b02      	cmp	r3, #2
 800926a:	d901      	bls.n	8009270 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800926c:	2303      	movs	r3, #3
 800926e:	e1a8      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009270:	4b2b      	ldr	r3, [pc, #172]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f003 0302 	and.w	r3, r3, #2
 8009278:	2b00      	cmp	r3, #0
 800927a:	d0f0      	beq.n	800925e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800927c:	4b28      	ldr	r3, [pc, #160]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	691b      	ldr	r3, [r3, #16]
 8009288:	00db      	lsls	r3, r3, #3
 800928a:	4925      	ldr	r1, [pc, #148]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 800928c:	4313      	orrs	r3, r2
 800928e:	600b      	str	r3, [r1, #0]
 8009290:	e015      	b.n	80092be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009292:	4b24      	ldr	r3, [pc, #144]	@ (8009324 <HAL_RCC_OscConfig+0x244>)
 8009294:	2200      	movs	r2, #0
 8009296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009298:	f7fa fa72 	bl	8003780 <HAL_GetTick>
 800929c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800929e:	e008      	b.n	80092b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80092a0:	f7fa fa6e 	bl	8003780 <HAL_GetTick>
 80092a4:	4602      	mov	r2, r0
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	1ad3      	subs	r3, r2, r3
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	d901      	bls.n	80092b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80092ae:	2303      	movs	r3, #3
 80092b0:	e187      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80092b2:	4b1b      	ldr	r3, [pc, #108]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 0302 	and.w	r3, r3, #2
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d1f0      	bne.n	80092a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f003 0308 	and.w	r3, r3, #8
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d036      	beq.n	8009338 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d016      	beq.n	8009300 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80092d2:	4b15      	ldr	r3, [pc, #84]	@ (8009328 <HAL_RCC_OscConfig+0x248>)
 80092d4:	2201      	movs	r2, #1
 80092d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092d8:	f7fa fa52 	bl	8003780 <HAL_GetTick>
 80092dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092de:	e008      	b.n	80092f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80092e0:	f7fa fa4e 	bl	8003780 <HAL_GetTick>
 80092e4:	4602      	mov	r2, r0
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	1ad3      	subs	r3, r2, r3
 80092ea:	2b02      	cmp	r3, #2
 80092ec:	d901      	bls.n	80092f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80092ee:	2303      	movs	r3, #3
 80092f0:	e167      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009320 <HAL_RCC_OscConfig+0x240>)
 80092f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092f6:	f003 0302 	and.w	r3, r3, #2
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d0f0      	beq.n	80092e0 <HAL_RCC_OscConfig+0x200>
 80092fe:	e01b      	b.n	8009338 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009300:	4b09      	ldr	r3, [pc, #36]	@ (8009328 <HAL_RCC_OscConfig+0x248>)
 8009302:	2200      	movs	r2, #0
 8009304:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009306:	f7fa fa3b 	bl	8003780 <HAL_GetTick>
 800930a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800930c:	e00e      	b.n	800932c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800930e:	f7fa fa37 	bl	8003780 <HAL_GetTick>
 8009312:	4602      	mov	r2, r0
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	2b02      	cmp	r3, #2
 800931a:	d907      	bls.n	800932c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800931c:	2303      	movs	r3, #3
 800931e:	e150      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
 8009320:	40023800 	.word	0x40023800
 8009324:	42470000 	.word	0x42470000
 8009328:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800932c:	4b88      	ldr	r3, [pc, #544]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 800932e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009330:	f003 0302 	and.w	r3, r3, #2
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1ea      	bne.n	800930e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f003 0304 	and.w	r3, r3, #4
 8009340:	2b00      	cmp	r3, #0
 8009342:	f000 8097 	beq.w	8009474 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009346:	2300      	movs	r3, #0
 8009348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800934a:	4b81      	ldr	r3, [pc, #516]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 800934c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009352:	2b00      	cmp	r3, #0
 8009354:	d10f      	bne.n	8009376 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009356:	2300      	movs	r3, #0
 8009358:	60bb      	str	r3, [r7, #8]
 800935a:	4b7d      	ldr	r3, [pc, #500]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 800935c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800935e:	4a7c      	ldr	r2, [pc, #496]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 8009360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009364:	6413      	str	r3, [r2, #64]	@ 0x40
 8009366:	4b7a      	ldr	r3, [pc, #488]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 8009368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800936a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800936e:	60bb      	str	r3, [r7, #8]
 8009370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009372:	2301      	movs	r3, #1
 8009374:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009376:	4b77      	ldr	r3, [pc, #476]	@ (8009554 <HAL_RCC_OscConfig+0x474>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800937e:	2b00      	cmp	r3, #0
 8009380:	d118      	bne.n	80093b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009382:	4b74      	ldr	r3, [pc, #464]	@ (8009554 <HAL_RCC_OscConfig+0x474>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a73      	ldr	r2, [pc, #460]	@ (8009554 <HAL_RCC_OscConfig+0x474>)
 8009388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800938c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800938e:	f7fa f9f7 	bl	8003780 <HAL_GetTick>
 8009392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009394:	e008      	b.n	80093a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009396:	f7fa f9f3 	bl	8003780 <HAL_GetTick>
 800939a:	4602      	mov	r2, r0
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	1ad3      	subs	r3, r2, r3
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d901      	bls.n	80093a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80093a4:	2303      	movs	r3, #3
 80093a6:	e10c      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093a8:	4b6a      	ldr	r3, [pc, #424]	@ (8009554 <HAL_RCC_OscConfig+0x474>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d0f0      	beq.n	8009396 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	689b      	ldr	r3, [r3, #8]
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d106      	bne.n	80093ca <HAL_RCC_OscConfig+0x2ea>
 80093bc:	4b64      	ldr	r3, [pc, #400]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093c0:	4a63      	ldr	r2, [pc, #396]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093c2:	f043 0301 	orr.w	r3, r3, #1
 80093c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80093c8:	e01c      	b.n	8009404 <HAL_RCC_OscConfig+0x324>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	2b05      	cmp	r3, #5
 80093d0:	d10c      	bne.n	80093ec <HAL_RCC_OscConfig+0x30c>
 80093d2:	4b5f      	ldr	r3, [pc, #380]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093d6:	4a5e      	ldr	r2, [pc, #376]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093d8:	f043 0304 	orr.w	r3, r3, #4
 80093dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80093de:	4b5c      	ldr	r3, [pc, #368]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093e2:	4a5b      	ldr	r2, [pc, #364]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093e4:	f043 0301 	orr.w	r3, r3, #1
 80093e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80093ea:	e00b      	b.n	8009404 <HAL_RCC_OscConfig+0x324>
 80093ec:	4b58      	ldr	r3, [pc, #352]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093f0:	4a57      	ldr	r2, [pc, #348]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093f2:	f023 0301 	bic.w	r3, r3, #1
 80093f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80093f8:	4b55      	ldr	r3, [pc, #340]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093fc:	4a54      	ldr	r2, [pc, #336]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80093fe:	f023 0304 	bic.w	r3, r3, #4
 8009402:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d015      	beq.n	8009438 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800940c:	f7fa f9b8 	bl	8003780 <HAL_GetTick>
 8009410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009412:	e00a      	b.n	800942a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009414:	f7fa f9b4 	bl	8003780 <HAL_GetTick>
 8009418:	4602      	mov	r2, r0
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	1ad3      	subs	r3, r2, r3
 800941e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009422:	4293      	cmp	r3, r2
 8009424:	d901      	bls.n	800942a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009426:	2303      	movs	r3, #3
 8009428:	e0cb      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800942a:	4b49      	ldr	r3, [pc, #292]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 800942c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800942e:	f003 0302 	and.w	r3, r3, #2
 8009432:	2b00      	cmp	r3, #0
 8009434:	d0ee      	beq.n	8009414 <HAL_RCC_OscConfig+0x334>
 8009436:	e014      	b.n	8009462 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009438:	f7fa f9a2 	bl	8003780 <HAL_GetTick>
 800943c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800943e:	e00a      	b.n	8009456 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009440:	f7fa f99e 	bl	8003780 <HAL_GetTick>
 8009444:	4602      	mov	r2, r0
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	1ad3      	subs	r3, r2, r3
 800944a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800944e:	4293      	cmp	r3, r2
 8009450:	d901      	bls.n	8009456 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009452:	2303      	movs	r3, #3
 8009454:	e0b5      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009456:	4b3e      	ldr	r3, [pc, #248]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 8009458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800945a:	f003 0302 	and.w	r3, r3, #2
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1ee      	bne.n	8009440 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009462:	7dfb      	ldrb	r3, [r7, #23]
 8009464:	2b01      	cmp	r3, #1
 8009466:	d105      	bne.n	8009474 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009468:	4b39      	ldr	r3, [pc, #228]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 800946a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800946c:	4a38      	ldr	r2, [pc, #224]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 800946e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009472:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	2b00      	cmp	r3, #0
 800947a:	f000 80a1 	beq.w	80095c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800947e:	4b34      	ldr	r3, [pc, #208]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	f003 030c 	and.w	r3, r3, #12
 8009486:	2b08      	cmp	r3, #8
 8009488:	d05c      	beq.n	8009544 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	699b      	ldr	r3, [r3, #24]
 800948e:	2b02      	cmp	r3, #2
 8009490:	d141      	bne.n	8009516 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009492:	4b31      	ldr	r3, [pc, #196]	@ (8009558 <HAL_RCC_OscConfig+0x478>)
 8009494:	2200      	movs	r2, #0
 8009496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009498:	f7fa f972 	bl	8003780 <HAL_GetTick>
 800949c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800949e:	e008      	b.n	80094b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094a0:	f7fa f96e 	bl	8003780 <HAL_GetTick>
 80094a4:	4602      	mov	r2, r0
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	1ad3      	subs	r3, r2, r3
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d901      	bls.n	80094b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80094ae:	2303      	movs	r3, #3
 80094b0:	e087      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094b2:	4b27      	ldr	r3, [pc, #156]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1f0      	bne.n	80094a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	69da      	ldr	r2, [r3, #28]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a1b      	ldr	r3, [r3, #32]
 80094c6:	431a      	orrs	r2, r3
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094cc:	019b      	lsls	r3, r3, #6
 80094ce:	431a      	orrs	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d4:	085b      	lsrs	r3, r3, #1
 80094d6:	3b01      	subs	r3, #1
 80094d8:	041b      	lsls	r3, r3, #16
 80094da:	431a      	orrs	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e0:	061b      	lsls	r3, r3, #24
 80094e2:	491b      	ldr	r1, [pc, #108]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 80094e4:	4313      	orrs	r3, r2
 80094e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80094e8:	4b1b      	ldr	r3, [pc, #108]	@ (8009558 <HAL_RCC_OscConfig+0x478>)
 80094ea:	2201      	movs	r2, #1
 80094ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094ee:	f7fa f947 	bl	8003780 <HAL_GetTick>
 80094f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094f4:	e008      	b.n	8009508 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094f6:	f7fa f943 	bl	8003780 <HAL_GetTick>
 80094fa:	4602      	mov	r2, r0
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	1ad3      	subs	r3, r2, r3
 8009500:	2b02      	cmp	r3, #2
 8009502:	d901      	bls.n	8009508 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009504:	2303      	movs	r3, #3
 8009506:	e05c      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009508:	4b11      	ldr	r3, [pc, #68]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009510:	2b00      	cmp	r3, #0
 8009512:	d0f0      	beq.n	80094f6 <HAL_RCC_OscConfig+0x416>
 8009514:	e054      	b.n	80095c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009516:	4b10      	ldr	r3, [pc, #64]	@ (8009558 <HAL_RCC_OscConfig+0x478>)
 8009518:	2200      	movs	r2, #0
 800951a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800951c:	f7fa f930 	bl	8003780 <HAL_GetTick>
 8009520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009522:	e008      	b.n	8009536 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009524:	f7fa f92c 	bl	8003780 <HAL_GetTick>
 8009528:	4602      	mov	r2, r0
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	1ad3      	subs	r3, r2, r3
 800952e:	2b02      	cmp	r3, #2
 8009530:	d901      	bls.n	8009536 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009532:	2303      	movs	r3, #3
 8009534:	e045      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009536:	4b06      	ldr	r3, [pc, #24]	@ (8009550 <HAL_RCC_OscConfig+0x470>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800953e:	2b00      	cmp	r3, #0
 8009540:	d1f0      	bne.n	8009524 <HAL_RCC_OscConfig+0x444>
 8009542:	e03d      	b.n	80095c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	2b01      	cmp	r3, #1
 800954a:	d107      	bne.n	800955c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800954c:	2301      	movs	r3, #1
 800954e:	e038      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
 8009550:	40023800 	.word	0x40023800
 8009554:	40007000 	.word	0x40007000
 8009558:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800955c:	4b1b      	ldr	r3, [pc, #108]	@ (80095cc <HAL_RCC_OscConfig+0x4ec>)
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	699b      	ldr	r3, [r3, #24]
 8009566:	2b01      	cmp	r3, #1
 8009568:	d028      	beq.n	80095bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009574:	429a      	cmp	r2, r3
 8009576:	d121      	bne.n	80095bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009582:	429a      	cmp	r2, r3
 8009584:	d11a      	bne.n	80095bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009586:	68fa      	ldr	r2, [r7, #12]
 8009588:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800958c:	4013      	ands	r3, r2
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009592:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009594:	4293      	cmp	r3, r2
 8009596:	d111      	bne.n	80095bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095a2:	085b      	lsrs	r3, r3, #1
 80095a4:	3b01      	subs	r3, #1
 80095a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d107      	bne.n	80095bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d001      	beq.n	80095c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	e000      	b.n	80095c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3718      	adds	r7, #24
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	40023800 	.word	0x40023800

080095d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b084      	sub	sp, #16
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d101      	bne.n	80095e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095e0:	2301      	movs	r3, #1
 80095e2:	e0cc      	b.n	800977e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80095e4:	4b68      	ldr	r3, [pc, #416]	@ (8009788 <HAL_RCC_ClockConfig+0x1b8>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f003 0307 	and.w	r3, r3, #7
 80095ec:	683a      	ldr	r2, [r7, #0]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d90c      	bls.n	800960c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095f2:	4b65      	ldr	r3, [pc, #404]	@ (8009788 <HAL_RCC_ClockConfig+0x1b8>)
 80095f4:	683a      	ldr	r2, [r7, #0]
 80095f6:	b2d2      	uxtb	r2, r2
 80095f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80095fa:	4b63      	ldr	r3, [pc, #396]	@ (8009788 <HAL_RCC_ClockConfig+0x1b8>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f003 0307 	and.w	r3, r3, #7
 8009602:	683a      	ldr	r2, [r7, #0]
 8009604:	429a      	cmp	r2, r3
 8009606:	d001      	beq.n	800960c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009608:	2301      	movs	r3, #1
 800960a:	e0b8      	b.n	800977e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f003 0302 	and.w	r3, r3, #2
 8009614:	2b00      	cmp	r3, #0
 8009616:	d020      	beq.n	800965a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 0304 	and.w	r3, r3, #4
 8009620:	2b00      	cmp	r3, #0
 8009622:	d005      	beq.n	8009630 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009624:	4b59      	ldr	r3, [pc, #356]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	4a58      	ldr	r2, [pc, #352]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 800962a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800962e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f003 0308 	and.w	r3, r3, #8
 8009638:	2b00      	cmp	r3, #0
 800963a:	d005      	beq.n	8009648 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800963c:	4b53      	ldr	r3, [pc, #332]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	4a52      	ldr	r2, [pc, #328]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009642:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009646:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009648:	4b50      	ldr	r3, [pc, #320]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	494d      	ldr	r1, [pc, #308]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009656:	4313      	orrs	r3, r2
 8009658:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f003 0301 	and.w	r3, r3, #1
 8009662:	2b00      	cmp	r3, #0
 8009664:	d044      	beq.n	80096f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	685b      	ldr	r3, [r3, #4]
 800966a:	2b01      	cmp	r3, #1
 800966c:	d107      	bne.n	800967e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800966e:	4b47      	ldr	r3, [pc, #284]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009676:	2b00      	cmp	r3, #0
 8009678:	d119      	bne.n	80096ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800967a:	2301      	movs	r3, #1
 800967c:	e07f      	b.n	800977e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	2b02      	cmp	r3, #2
 8009684:	d003      	beq.n	800968e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800968a:	2b03      	cmp	r3, #3
 800968c:	d107      	bne.n	800969e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800968e:	4b3f      	ldr	r3, [pc, #252]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009696:	2b00      	cmp	r3, #0
 8009698:	d109      	bne.n	80096ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	e06f      	b.n	800977e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800969e:	4b3b      	ldr	r3, [pc, #236]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f003 0302 	and.w	r3, r3, #2
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d101      	bne.n	80096ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	e067      	b.n	800977e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80096ae:	4b37      	ldr	r3, [pc, #220]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f023 0203 	bic.w	r2, r3, #3
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	4934      	ldr	r1, [pc, #208]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 80096bc:	4313      	orrs	r3, r2
 80096be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80096c0:	f7fa f85e 	bl	8003780 <HAL_GetTick>
 80096c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096c6:	e00a      	b.n	80096de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096c8:	f7fa f85a 	bl	8003780 <HAL_GetTick>
 80096cc:	4602      	mov	r2, r0
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	1ad3      	subs	r3, r2, r3
 80096d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d901      	bls.n	80096de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e04f      	b.n	800977e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096de:	4b2b      	ldr	r3, [pc, #172]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	f003 020c 	and.w	r2, r3, #12
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d1eb      	bne.n	80096c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80096f0:	4b25      	ldr	r3, [pc, #148]	@ (8009788 <HAL_RCC_ClockConfig+0x1b8>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f003 0307 	and.w	r3, r3, #7
 80096f8:	683a      	ldr	r2, [r7, #0]
 80096fa:	429a      	cmp	r2, r3
 80096fc:	d20c      	bcs.n	8009718 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096fe:	4b22      	ldr	r3, [pc, #136]	@ (8009788 <HAL_RCC_ClockConfig+0x1b8>)
 8009700:	683a      	ldr	r2, [r7, #0]
 8009702:	b2d2      	uxtb	r2, r2
 8009704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009706:	4b20      	ldr	r3, [pc, #128]	@ (8009788 <HAL_RCC_ClockConfig+0x1b8>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f003 0307 	and.w	r3, r3, #7
 800970e:	683a      	ldr	r2, [r7, #0]
 8009710:	429a      	cmp	r2, r3
 8009712:	d001      	beq.n	8009718 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	e032      	b.n	800977e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f003 0304 	and.w	r3, r3, #4
 8009720:	2b00      	cmp	r3, #0
 8009722:	d008      	beq.n	8009736 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009724:	4b19      	ldr	r3, [pc, #100]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	4916      	ldr	r1, [pc, #88]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009732:	4313      	orrs	r3, r2
 8009734:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f003 0308 	and.w	r3, r3, #8
 800973e:	2b00      	cmp	r3, #0
 8009740:	d009      	beq.n	8009756 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009742:	4b12      	ldr	r3, [pc, #72]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	691b      	ldr	r3, [r3, #16]
 800974e:	00db      	lsls	r3, r3, #3
 8009750:	490e      	ldr	r1, [pc, #56]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 8009752:	4313      	orrs	r3, r2
 8009754:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009756:	f000 f821 	bl	800979c <HAL_RCC_GetSysClockFreq>
 800975a:	4602      	mov	r2, r0
 800975c:	4b0b      	ldr	r3, [pc, #44]	@ (800978c <HAL_RCC_ClockConfig+0x1bc>)
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	091b      	lsrs	r3, r3, #4
 8009762:	f003 030f 	and.w	r3, r3, #15
 8009766:	490a      	ldr	r1, [pc, #40]	@ (8009790 <HAL_RCC_ClockConfig+0x1c0>)
 8009768:	5ccb      	ldrb	r3, [r1, r3]
 800976a:	fa22 f303 	lsr.w	r3, r2, r3
 800976e:	4a09      	ldr	r2, [pc, #36]	@ (8009794 <HAL_RCC_ClockConfig+0x1c4>)
 8009770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009772:	4b09      	ldr	r3, [pc, #36]	@ (8009798 <HAL_RCC_ClockConfig+0x1c8>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	4618      	mov	r0, r3
 8009778:	f7f9 ffbe 	bl	80036f8 <HAL_InitTick>

  return HAL_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop
 8009788:	40023c00 	.word	0x40023c00
 800978c:	40023800 	.word	0x40023800
 8009790:	08010184 	.word	0x08010184
 8009794:	20000030 	.word	0x20000030
 8009798:	20000034 	.word	0x20000034

0800979c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800979c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097a0:	b090      	sub	sp, #64	@ 0x40
 80097a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80097a4:	2300      	movs	r3, #0
 80097a6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80097a8:	2300      	movs	r3, #0
 80097aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80097ac:	2300      	movs	r3, #0
 80097ae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80097b0:	2300      	movs	r3, #0
 80097b2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80097b4:	4b59      	ldr	r3, [pc, #356]	@ (800991c <HAL_RCC_GetSysClockFreq+0x180>)
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	f003 030c 	and.w	r3, r3, #12
 80097bc:	2b08      	cmp	r3, #8
 80097be:	d00d      	beq.n	80097dc <HAL_RCC_GetSysClockFreq+0x40>
 80097c0:	2b08      	cmp	r3, #8
 80097c2:	f200 80a1 	bhi.w	8009908 <HAL_RCC_GetSysClockFreq+0x16c>
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d002      	beq.n	80097d0 <HAL_RCC_GetSysClockFreq+0x34>
 80097ca:	2b04      	cmp	r3, #4
 80097cc:	d003      	beq.n	80097d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80097ce:	e09b      	b.n	8009908 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80097d0:	4b53      	ldr	r3, [pc, #332]	@ (8009920 <HAL_RCC_GetSysClockFreq+0x184>)
 80097d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80097d4:	e09b      	b.n	800990e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80097d6:	4b53      	ldr	r3, [pc, #332]	@ (8009924 <HAL_RCC_GetSysClockFreq+0x188>)
 80097d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80097da:	e098      	b.n	800990e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80097dc:	4b4f      	ldr	r3, [pc, #316]	@ (800991c <HAL_RCC_GetSysClockFreq+0x180>)
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80097e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80097e6:	4b4d      	ldr	r3, [pc, #308]	@ (800991c <HAL_RCC_GetSysClockFreq+0x180>)
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d028      	beq.n	8009844 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80097f2:	4b4a      	ldr	r3, [pc, #296]	@ (800991c <HAL_RCC_GetSysClockFreq+0x180>)
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	099b      	lsrs	r3, r3, #6
 80097f8:	2200      	movs	r2, #0
 80097fa:	623b      	str	r3, [r7, #32]
 80097fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80097fe:	6a3b      	ldr	r3, [r7, #32]
 8009800:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009804:	2100      	movs	r1, #0
 8009806:	4b47      	ldr	r3, [pc, #284]	@ (8009924 <HAL_RCC_GetSysClockFreq+0x188>)
 8009808:	fb03 f201 	mul.w	r2, r3, r1
 800980c:	2300      	movs	r3, #0
 800980e:	fb00 f303 	mul.w	r3, r0, r3
 8009812:	4413      	add	r3, r2
 8009814:	4a43      	ldr	r2, [pc, #268]	@ (8009924 <HAL_RCC_GetSysClockFreq+0x188>)
 8009816:	fba0 1202 	umull	r1, r2, r0, r2
 800981a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800981c:	460a      	mov	r2, r1
 800981e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009822:	4413      	add	r3, r2
 8009824:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009828:	2200      	movs	r2, #0
 800982a:	61bb      	str	r3, [r7, #24]
 800982c:	61fa      	str	r2, [r7, #28]
 800982e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009832:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8009836:	f7f7 f919 	bl	8000a6c <__aeabi_uldivmod>
 800983a:	4602      	mov	r2, r0
 800983c:	460b      	mov	r3, r1
 800983e:	4613      	mov	r3, r2
 8009840:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009842:	e053      	b.n	80098ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009844:	4b35      	ldr	r3, [pc, #212]	@ (800991c <HAL_RCC_GetSysClockFreq+0x180>)
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	099b      	lsrs	r3, r3, #6
 800984a:	2200      	movs	r2, #0
 800984c:	613b      	str	r3, [r7, #16]
 800984e:	617a      	str	r2, [r7, #20]
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009856:	f04f 0b00 	mov.w	fp, #0
 800985a:	4652      	mov	r2, sl
 800985c:	465b      	mov	r3, fp
 800985e:	f04f 0000 	mov.w	r0, #0
 8009862:	f04f 0100 	mov.w	r1, #0
 8009866:	0159      	lsls	r1, r3, #5
 8009868:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800986c:	0150      	lsls	r0, r2, #5
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	ebb2 080a 	subs.w	r8, r2, sl
 8009876:	eb63 090b 	sbc.w	r9, r3, fp
 800987a:	f04f 0200 	mov.w	r2, #0
 800987e:	f04f 0300 	mov.w	r3, #0
 8009882:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8009886:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800988a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800988e:	ebb2 0408 	subs.w	r4, r2, r8
 8009892:	eb63 0509 	sbc.w	r5, r3, r9
 8009896:	f04f 0200 	mov.w	r2, #0
 800989a:	f04f 0300 	mov.w	r3, #0
 800989e:	00eb      	lsls	r3, r5, #3
 80098a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098a4:	00e2      	lsls	r2, r4, #3
 80098a6:	4614      	mov	r4, r2
 80098a8:	461d      	mov	r5, r3
 80098aa:	eb14 030a 	adds.w	r3, r4, sl
 80098ae:	603b      	str	r3, [r7, #0]
 80098b0:	eb45 030b 	adc.w	r3, r5, fp
 80098b4:	607b      	str	r3, [r7, #4]
 80098b6:	f04f 0200 	mov.w	r2, #0
 80098ba:	f04f 0300 	mov.w	r3, #0
 80098be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80098c2:	4629      	mov	r1, r5
 80098c4:	028b      	lsls	r3, r1, #10
 80098c6:	4621      	mov	r1, r4
 80098c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80098cc:	4621      	mov	r1, r4
 80098ce:	028a      	lsls	r2, r1, #10
 80098d0:	4610      	mov	r0, r2
 80098d2:	4619      	mov	r1, r3
 80098d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098d6:	2200      	movs	r2, #0
 80098d8:	60bb      	str	r3, [r7, #8]
 80098da:	60fa      	str	r2, [r7, #12]
 80098dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80098e0:	f7f7 f8c4 	bl	8000a6c <__aeabi_uldivmod>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	4613      	mov	r3, r2
 80098ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80098ec:	4b0b      	ldr	r3, [pc, #44]	@ (800991c <HAL_RCC_GetSysClockFreq+0x180>)
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	0c1b      	lsrs	r3, r3, #16
 80098f2:	f003 0303 	and.w	r3, r3, #3
 80098f6:	3301      	adds	r3, #1
 80098f8:	005b      	lsls	r3, r3, #1
 80098fa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80098fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009900:	fbb2 f3f3 	udiv	r3, r2, r3
 8009904:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009906:	e002      	b.n	800990e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009908:	4b05      	ldr	r3, [pc, #20]	@ (8009920 <HAL_RCC_GetSysClockFreq+0x184>)
 800990a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800990c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800990e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009910:	4618      	mov	r0, r3
 8009912:	3740      	adds	r7, #64	@ 0x40
 8009914:	46bd      	mov	sp, r7
 8009916:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800991a:	bf00      	nop
 800991c:	40023800 	.word	0x40023800
 8009920:	00f42400 	.word	0x00f42400
 8009924:	017d7840 	.word	0x017d7840

08009928 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009928:	b480      	push	{r7}
 800992a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800992c:	4b03      	ldr	r3, [pc, #12]	@ (800993c <HAL_RCC_GetHCLKFreq+0x14>)
 800992e:	681b      	ldr	r3, [r3, #0]
}
 8009930:	4618      	mov	r0, r3
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	20000030 	.word	0x20000030

08009940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009944:	f7ff fff0 	bl	8009928 <HAL_RCC_GetHCLKFreq>
 8009948:	4602      	mov	r2, r0
 800994a:	4b05      	ldr	r3, [pc, #20]	@ (8009960 <HAL_RCC_GetPCLK1Freq+0x20>)
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	0a9b      	lsrs	r3, r3, #10
 8009950:	f003 0307 	and.w	r3, r3, #7
 8009954:	4903      	ldr	r1, [pc, #12]	@ (8009964 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009956:	5ccb      	ldrb	r3, [r1, r3]
 8009958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800995c:	4618      	mov	r0, r3
 800995e:	bd80      	pop	{r7, pc}
 8009960:	40023800 	.word	0x40023800
 8009964:	08010194 	.word	0x08010194

08009968 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d101      	bne.n	800997a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009976:	2301      	movs	r3, #1
 8009978:	e041      	b.n	80099fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009980:	b2db      	uxtb	r3, r3
 8009982:	2b00      	cmp	r3, #0
 8009984:	d106      	bne.n	8009994 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2200      	movs	r2, #0
 800998a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f7f9 fa4a 	bl	8002e28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2202      	movs	r2, #2
 8009998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681a      	ldr	r2, [r3, #0]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	3304      	adds	r3, #4
 80099a4:	4619      	mov	r1, r3
 80099a6:	4610      	mov	r0, r2
 80099a8:	f000 fbce 	bl	800a148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2201      	movs	r2, #1
 80099b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2201      	movs	r2, #1
 80099c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2201      	movs	r2, #1
 80099d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2201      	movs	r2, #1
 80099d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2201      	movs	r2, #1
 80099e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2201      	movs	r2, #1
 80099e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2201      	movs	r2, #1
 80099f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2201      	movs	r2, #1
 80099f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80099fc:	2300      	movs	r3, #0
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
	...

08009a08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b085      	sub	sp, #20
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d001      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e044      	b.n	8009aaa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2202      	movs	r2, #2
 8009a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	68da      	ldr	r2, [r3, #12]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f042 0201 	orr.w	r2, r2, #1
 8009a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8009ab8 <HAL_TIM_Base_Start_IT+0xb0>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d018      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x6c>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a4a:	d013      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x6c>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4a1a      	ldr	r2, [pc, #104]	@ (8009abc <HAL_TIM_Base_Start_IT+0xb4>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d00e      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x6c>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a19      	ldr	r2, [pc, #100]	@ (8009ac0 <HAL_TIM_Base_Start_IT+0xb8>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d009      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x6c>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a17      	ldr	r2, [pc, #92]	@ (8009ac4 <HAL_TIM_Base_Start_IT+0xbc>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d004      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x6c>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a16      	ldr	r2, [pc, #88]	@ (8009ac8 <HAL_TIM_Base_Start_IT+0xc0>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d111      	bne.n	8009a98 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	f003 0307 	and.w	r3, r3, #7
 8009a7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2b06      	cmp	r3, #6
 8009a84:	d010      	beq.n	8009aa8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f042 0201 	orr.w	r2, r2, #1
 8009a94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a96:	e007      	b.n	8009aa8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f042 0201 	orr.w	r2, r2, #1
 8009aa6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009aa8:	2300      	movs	r3, #0
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3714      	adds	r7, #20
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab4:	4770      	bx	lr
 8009ab6:	bf00      	nop
 8009ab8:	40010000 	.word	0x40010000
 8009abc:	40000400 	.word	0x40000400
 8009ac0:	40000800 	.word	0x40000800
 8009ac4:	40000c00 	.word	0x40000c00
 8009ac8:	40014000 	.word	0x40014000

08009acc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d101      	bne.n	8009ade <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e041      	b.n	8009b62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d106      	bne.n	8009af8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2200      	movs	r2, #0
 8009aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f000 f839 	bl	8009b6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2202      	movs	r2, #2
 8009afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	3304      	adds	r3, #4
 8009b08:	4619      	mov	r1, r3
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	f000 fb1c 	bl	800a148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2201      	movs	r2, #1
 8009b24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2201      	movs	r2, #1
 8009b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b60:	2300      	movs	r3, #0
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3708      	adds	r7, #8
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}

08009b6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009b6a:	b480      	push	{r7}
 8009b6c:	b083      	sub	sp, #12
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009b72:	bf00      	nop
 8009b74:	370c      	adds	r7, #12
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr

08009b7e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b084      	sub	sp, #16
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	68db      	ldr	r3, [r3, #12]
 8009b8c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	f003 0302 	and.w	r3, r3, #2
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d020      	beq.n	8009be2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f003 0302 	and.w	r3, r3, #2
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d01b      	beq.n	8009be2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f06f 0202 	mvn.w	r2, #2
 8009bb2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	699b      	ldr	r3, [r3, #24]
 8009bc0:	f003 0303 	and.w	r3, r3, #3
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d003      	beq.n	8009bd0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 fa9e 	bl	800a10a <HAL_TIM_IC_CaptureCallback>
 8009bce:	e005      	b.n	8009bdc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 fa90 	bl	800a0f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 faa1 	bl	800a11e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2200      	movs	r2, #0
 8009be0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	f003 0304 	and.w	r3, r3, #4
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d020      	beq.n	8009c2e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f003 0304 	and.w	r3, r3, #4
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d01b      	beq.n	8009c2e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f06f 0204 	mvn.w	r2, #4
 8009bfe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2202      	movs	r2, #2
 8009c04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	699b      	ldr	r3, [r3, #24]
 8009c0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d003      	beq.n	8009c1c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 fa78 	bl	800a10a <HAL_TIM_IC_CaptureCallback>
 8009c1a:	e005      	b.n	8009c28 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 fa6a 	bl	800a0f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 fa7b 	bl	800a11e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	f003 0308 	and.w	r3, r3, #8
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d020      	beq.n	8009c7a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f003 0308 	and.w	r3, r3, #8
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d01b      	beq.n	8009c7a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f06f 0208 	mvn.w	r2, #8
 8009c4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2204      	movs	r2, #4
 8009c50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	69db      	ldr	r3, [r3, #28]
 8009c58:	f003 0303 	and.w	r3, r3, #3
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d003      	beq.n	8009c68 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f000 fa52 	bl	800a10a <HAL_TIM_IC_CaptureCallback>
 8009c66:	e005      	b.n	8009c74 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 fa44 	bl	800a0f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 fa55 	bl	800a11e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	f003 0310 	and.w	r3, r3, #16
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d020      	beq.n	8009cc6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f003 0310 	and.w	r3, r3, #16
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d01b      	beq.n	8009cc6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f06f 0210 	mvn.w	r2, #16
 8009c96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2208      	movs	r2, #8
 8009c9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	69db      	ldr	r3, [r3, #28]
 8009ca4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d003      	beq.n	8009cb4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 fa2c 	bl	800a10a <HAL_TIM_IC_CaptureCallback>
 8009cb2:	e005      	b.n	8009cc0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 fa1e 	bl	800a0f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 fa2f 	bl	800a11e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	f003 0301 	and.w	r3, r3, #1
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00c      	beq.n	8009cea <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f003 0301 	and.w	r3, r3, #1
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d007      	beq.n	8009cea <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f06f 0201 	mvn.w	r2, #1
 8009ce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f7f7 f897 	bl	8000e18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d00c      	beq.n	8009d0e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d007      	beq.n	8009d0e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009d06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 fdd3 	bl	800a8b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d00c      	beq.n	8009d32 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d007      	beq.n	8009d32 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009d2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f000 fa00 	bl	800a132 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	f003 0320 	and.w	r3, r3, #32
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d00c      	beq.n	8009d56 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f003 0320 	and.w	r3, r3, #32
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d007      	beq.n	8009d56 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f06f 0220 	mvn.w	r2, #32
 8009d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 fda5 	bl	800a8a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009d56:	bf00      	nop
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
	...

08009d60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b086      	sub	sp, #24
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d101      	bne.n	8009d7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009d7a:	2302      	movs	r3, #2
 8009d7c:	e0ae      	b.n	8009edc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2201      	movs	r2, #1
 8009d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2b0c      	cmp	r3, #12
 8009d8a:	f200 809f 	bhi.w	8009ecc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d94:	08009dc9 	.word	0x08009dc9
 8009d98:	08009ecd 	.word	0x08009ecd
 8009d9c:	08009ecd 	.word	0x08009ecd
 8009da0:	08009ecd 	.word	0x08009ecd
 8009da4:	08009e09 	.word	0x08009e09
 8009da8:	08009ecd 	.word	0x08009ecd
 8009dac:	08009ecd 	.word	0x08009ecd
 8009db0:	08009ecd 	.word	0x08009ecd
 8009db4:	08009e4b 	.word	0x08009e4b
 8009db8:	08009ecd 	.word	0x08009ecd
 8009dbc:	08009ecd 	.word	0x08009ecd
 8009dc0:	08009ecd 	.word	0x08009ecd
 8009dc4:	08009e8b 	.word	0x08009e8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	68b9      	ldr	r1, [r7, #8]
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f000 fa40 	bl	800a254 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	699a      	ldr	r2, [r3, #24]
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f042 0208 	orr.w	r2, r2, #8
 8009de2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	699a      	ldr	r2, [r3, #24]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f022 0204 	bic.w	r2, r2, #4
 8009df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	6999      	ldr	r1, [r3, #24]
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	691a      	ldr	r2, [r3, #16]
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	430a      	orrs	r2, r1
 8009e04:	619a      	str	r2, [r3, #24]
      break;
 8009e06:	e064      	b.n	8009ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	68b9      	ldr	r1, [r7, #8]
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f000 fa86 	bl	800a320 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	699a      	ldr	r2, [r3, #24]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009e22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	699a      	ldr	r2, [r3, #24]
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009e32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	6999      	ldr	r1, [r3, #24]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	021a      	lsls	r2, r3, #8
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	430a      	orrs	r2, r1
 8009e46:	619a      	str	r2, [r3, #24]
      break;
 8009e48:	e043      	b.n	8009ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	68b9      	ldr	r1, [r7, #8]
 8009e50:	4618      	mov	r0, r3
 8009e52:	f000 fad1 	bl	800a3f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	69da      	ldr	r2, [r3, #28]
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f042 0208 	orr.w	r2, r2, #8
 8009e64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	69da      	ldr	r2, [r3, #28]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f022 0204 	bic.w	r2, r2, #4
 8009e74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	69d9      	ldr	r1, [r3, #28]
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	691a      	ldr	r2, [r3, #16]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	430a      	orrs	r2, r1
 8009e86:	61da      	str	r2, [r3, #28]
      break;
 8009e88:	e023      	b.n	8009ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	68b9      	ldr	r1, [r7, #8]
 8009e90:	4618      	mov	r0, r3
 8009e92:	f000 fb1b 	bl	800a4cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	69da      	ldr	r2, [r3, #28]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ea4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	69da      	ldr	r2, [r3, #28]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009eb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	69d9      	ldr	r1, [r3, #28]
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	691b      	ldr	r3, [r3, #16]
 8009ec0:	021a      	lsls	r2, r3, #8
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	61da      	str	r2, [r3, #28]
      break;
 8009eca:	e002      	b.n	8009ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009ecc:	2301      	movs	r3, #1
 8009ece:	75fb      	strb	r3, [r7, #23]
      break;
 8009ed0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3718      	adds	r7, #24
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d101      	bne.n	8009f00 <HAL_TIM_ConfigClockSource+0x1c>
 8009efc:	2302      	movs	r3, #2
 8009efe:	e0b4      	b.n	800a06a <HAL_TIM_ConfigClockSource+0x186>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2202      	movs	r2, #2
 8009f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	689b      	ldr	r3, [r3, #8]
 8009f16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009f1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009f26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	68ba      	ldr	r2, [r7, #8]
 8009f2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f38:	d03e      	beq.n	8009fb8 <HAL_TIM_ConfigClockSource+0xd4>
 8009f3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f3e:	f200 8087 	bhi.w	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f46:	f000 8086 	beq.w	800a056 <HAL_TIM_ConfigClockSource+0x172>
 8009f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f4e:	d87f      	bhi.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f50:	2b70      	cmp	r3, #112	@ 0x70
 8009f52:	d01a      	beq.n	8009f8a <HAL_TIM_ConfigClockSource+0xa6>
 8009f54:	2b70      	cmp	r3, #112	@ 0x70
 8009f56:	d87b      	bhi.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f58:	2b60      	cmp	r3, #96	@ 0x60
 8009f5a:	d050      	beq.n	8009ffe <HAL_TIM_ConfigClockSource+0x11a>
 8009f5c:	2b60      	cmp	r3, #96	@ 0x60
 8009f5e:	d877      	bhi.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f60:	2b50      	cmp	r3, #80	@ 0x50
 8009f62:	d03c      	beq.n	8009fde <HAL_TIM_ConfigClockSource+0xfa>
 8009f64:	2b50      	cmp	r3, #80	@ 0x50
 8009f66:	d873      	bhi.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f68:	2b40      	cmp	r3, #64	@ 0x40
 8009f6a:	d058      	beq.n	800a01e <HAL_TIM_ConfigClockSource+0x13a>
 8009f6c:	2b40      	cmp	r3, #64	@ 0x40
 8009f6e:	d86f      	bhi.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f70:	2b30      	cmp	r3, #48	@ 0x30
 8009f72:	d064      	beq.n	800a03e <HAL_TIM_ConfigClockSource+0x15a>
 8009f74:	2b30      	cmp	r3, #48	@ 0x30
 8009f76:	d86b      	bhi.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f78:	2b20      	cmp	r3, #32
 8009f7a:	d060      	beq.n	800a03e <HAL_TIM_ConfigClockSource+0x15a>
 8009f7c:	2b20      	cmp	r3, #32
 8009f7e:	d867      	bhi.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d05c      	beq.n	800a03e <HAL_TIM_ConfigClockSource+0x15a>
 8009f84:	2b10      	cmp	r3, #16
 8009f86:	d05a      	beq.n	800a03e <HAL_TIM_ConfigClockSource+0x15a>
 8009f88:	e062      	b.n	800a050 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f9a:	f000 fbf2 	bl	800a782 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	689b      	ldr	r3, [r3, #8]
 8009fa4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009fac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	68ba      	ldr	r2, [r7, #8]
 8009fb4:	609a      	str	r2, [r3, #8]
      break;
 8009fb6:	e04f      	b.n	800a058 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009fc8:	f000 fbdb 	bl	800a782 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	689a      	ldr	r2, [r3, #8]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009fda:	609a      	str	r2, [r3, #8]
      break;
 8009fdc:	e03c      	b.n	800a058 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fea:	461a      	mov	r2, r3
 8009fec:	f000 fb4f 	bl	800a68e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2150      	movs	r1, #80	@ 0x50
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f000 fba8 	bl	800a74c <TIM_ITRx_SetConfig>
      break;
 8009ffc:	e02c      	b.n	800a058 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a00a:	461a      	mov	r2, r3
 800a00c:	f000 fb6e 	bl	800a6ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	2160      	movs	r1, #96	@ 0x60
 800a016:	4618      	mov	r0, r3
 800a018:	f000 fb98 	bl	800a74c <TIM_ITRx_SetConfig>
      break;
 800a01c:	e01c      	b.n	800a058 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a02a:	461a      	mov	r2, r3
 800a02c:	f000 fb2f 	bl	800a68e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2140      	movs	r1, #64	@ 0x40
 800a036:	4618      	mov	r0, r3
 800a038:	f000 fb88 	bl	800a74c <TIM_ITRx_SetConfig>
      break;
 800a03c:	e00c      	b.n	800a058 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4619      	mov	r1, r3
 800a048:	4610      	mov	r0, r2
 800a04a:	f000 fb7f 	bl	800a74c <TIM_ITRx_SetConfig>
      break;
 800a04e:	e003      	b.n	800a058 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a050:	2301      	movs	r3, #1
 800a052:	73fb      	strb	r3, [r7, #15]
      break;
 800a054:	e000      	b.n	800a058 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a056:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2200      	movs	r2, #0
 800a064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a068:	7bfb      	ldrb	r3, [r7, #15]
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3710      	adds	r7, #16
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b082      	sub	sp, #8
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a082:	2b01      	cmp	r3, #1
 800a084:	d101      	bne.n	800a08a <HAL_TIM_SlaveConfigSynchro+0x18>
 800a086:	2302      	movs	r3, #2
 800a088:	e031      	b.n	800a0ee <HAL_TIM_SlaveConfigSynchro+0x7c>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2202      	movs	r2, #2
 800a096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800a09a:	6839      	ldr	r1, [r7, #0]
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 fa65 	bl	800a56c <TIM_SlaveTimer_SetConfig>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d009      	beq.n	800a0bc <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e018      	b.n	800a0ee <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68da      	ldr	r2, [r3, #12]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a0ca:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	68da      	ldr	r2, [r3, #12]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a0da:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2201      	movs	r2, #1
 800a0e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a0ec:	2300      	movs	r3, #0
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	3708      	adds	r7, #8
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}

0800a0f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a0f6:	b480      	push	{r7}
 800a0f8:	b083      	sub	sp, #12
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a0fe:	bf00      	nop
 800a100:	370c      	adds	r7, #12
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr

0800a10a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a10a:	b480      	push	{r7}
 800a10c:	b083      	sub	sp, #12
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a112:	bf00      	nop
 800a114:	370c      	adds	r7, #12
 800a116:	46bd      	mov	sp, r7
 800a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11c:	4770      	bx	lr

0800a11e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a11e:	b480      	push	{r7}
 800a120:	b083      	sub	sp, #12
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a126:	bf00      	nop
 800a128:	370c      	adds	r7, #12
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr

0800a132 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a132:	b480      	push	{r7}
 800a134:	b083      	sub	sp, #12
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a13a:	bf00      	nop
 800a13c:	370c      	adds	r7, #12
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr
	...

0800a148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a37      	ldr	r2, [pc, #220]	@ (800a238 <TIM_Base_SetConfig+0xf0>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d00f      	beq.n	800a180 <TIM_Base_SetConfig+0x38>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a166:	d00b      	beq.n	800a180 <TIM_Base_SetConfig+0x38>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	4a34      	ldr	r2, [pc, #208]	@ (800a23c <TIM_Base_SetConfig+0xf4>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d007      	beq.n	800a180 <TIM_Base_SetConfig+0x38>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4a33      	ldr	r2, [pc, #204]	@ (800a240 <TIM_Base_SetConfig+0xf8>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d003      	beq.n	800a180 <TIM_Base_SetConfig+0x38>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a32      	ldr	r2, [pc, #200]	@ (800a244 <TIM_Base_SetConfig+0xfc>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d108      	bne.n	800a192 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a186:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	68fa      	ldr	r2, [r7, #12]
 800a18e:	4313      	orrs	r3, r2
 800a190:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a28      	ldr	r2, [pc, #160]	@ (800a238 <TIM_Base_SetConfig+0xf0>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d01b      	beq.n	800a1d2 <TIM_Base_SetConfig+0x8a>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1a0:	d017      	beq.n	800a1d2 <TIM_Base_SetConfig+0x8a>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	4a25      	ldr	r2, [pc, #148]	@ (800a23c <TIM_Base_SetConfig+0xf4>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d013      	beq.n	800a1d2 <TIM_Base_SetConfig+0x8a>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	4a24      	ldr	r2, [pc, #144]	@ (800a240 <TIM_Base_SetConfig+0xf8>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d00f      	beq.n	800a1d2 <TIM_Base_SetConfig+0x8a>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	4a23      	ldr	r2, [pc, #140]	@ (800a244 <TIM_Base_SetConfig+0xfc>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d00b      	beq.n	800a1d2 <TIM_Base_SetConfig+0x8a>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4a22      	ldr	r2, [pc, #136]	@ (800a248 <TIM_Base_SetConfig+0x100>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d007      	beq.n	800a1d2 <TIM_Base_SetConfig+0x8a>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a21      	ldr	r2, [pc, #132]	@ (800a24c <TIM_Base_SetConfig+0x104>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d003      	beq.n	800a1d2 <TIM_Base_SetConfig+0x8a>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a20      	ldr	r2, [pc, #128]	@ (800a250 <TIM_Base_SetConfig+0x108>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d108      	bne.n	800a1e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a1d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	68db      	ldr	r3, [r3, #12]
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	689a      	ldr	r2, [r3, #8]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a0c      	ldr	r2, [pc, #48]	@ (800a238 <TIM_Base_SetConfig+0xf0>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d103      	bne.n	800a212 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	691a      	ldr	r2, [r3, #16]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f043 0204 	orr.w	r2, r3, #4
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2201      	movs	r2, #1
 800a222:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	68fa      	ldr	r2, [r7, #12]
 800a228:	601a      	str	r2, [r3, #0]
}
 800a22a:	bf00      	nop
 800a22c:	3714      	adds	r7, #20
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr
 800a236:	bf00      	nop
 800a238:	40010000 	.word	0x40010000
 800a23c:	40000400 	.word	0x40000400
 800a240:	40000800 	.word	0x40000800
 800a244:	40000c00 	.word	0x40000c00
 800a248:	40014000 	.word	0x40014000
 800a24c:	40014400 	.word	0x40014400
 800a250:	40014800 	.word	0x40014800

0800a254 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a254:	b480      	push	{r7}
 800a256:	b087      	sub	sp, #28
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
 800a25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6a1b      	ldr	r3, [r3, #32]
 800a262:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6a1b      	ldr	r3, [r3, #32]
 800a268:	f023 0201 	bic.w	r2, r3, #1
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	699b      	ldr	r3, [r3, #24]
 800a27a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f023 0303 	bic.w	r3, r3, #3
 800a28a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	4313      	orrs	r3, r2
 800a294:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	f023 0302 	bic.w	r3, r3, #2
 800a29c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	697a      	ldr	r2, [r7, #20]
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	4a1c      	ldr	r2, [pc, #112]	@ (800a31c <TIM_OC1_SetConfig+0xc8>)
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d10c      	bne.n	800a2ca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	f023 0308 	bic.w	r3, r3, #8
 800a2b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	68db      	ldr	r3, [r3, #12]
 800a2bc:	697a      	ldr	r2, [r7, #20]
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	f023 0304 	bic.w	r3, r3, #4
 800a2c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	4a13      	ldr	r2, [pc, #76]	@ (800a31c <TIM_OC1_SetConfig+0xc8>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d111      	bne.n	800a2f6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a2e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	695b      	ldr	r3, [r3, #20]
 800a2e6:	693a      	ldr	r2, [r7, #16]
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	699b      	ldr	r3, [r3, #24]
 800a2f0:	693a      	ldr	r2, [r7, #16]
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	693a      	ldr	r2, [r7, #16]
 800a2fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	685a      	ldr	r2, [r3, #4]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	697a      	ldr	r2, [r7, #20]
 800a30e:	621a      	str	r2, [r3, #32]
}
 800a310:	bf00      	nop
 800a312:	371c      	adds	r7, #28
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr
 800a31c:	40010000 	.word	0x40010000

0800a320 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a320:	b480      	push	{r7}
 800a322:	b087      	sub	sp, #28
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a1b      	ldr	r3, [r3, #32]
 800a32e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6a1b      	ldr	r3, [r3, #32]
 800a334:	f023 0210 	bic.w	r2, r3, #16
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	699b      	ldr	r3, [r3, #24]
 800a346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a34e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a356:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	021b      	lsls	r3, r3, #8
 800a35e:	68fa      	ldr	r2, [r7, #12]
 800a360:	4313      	orrs	r3, r2
 800a362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	f023 0320 	bic.w	r3, r3, #32
 800a36a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	689b      	ldr	r3, [r3, #8]
 800a370:	011b      	lsls	r3, r3, #4
 800a372:	697a      	ldr	r2, [r7, #20]
 800a374:	4313      	orrs	r3, r2
 800a376:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a1e      	ldr	r2, [pc, #120]	@ (800a3f4 <TIM_OC2_SetConfig+0xd4>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d10d      	bne.n	800a39c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	68db      	ldr	r3, [r3, #12]
 800a38c:	011b      	lsls	r3, r3, #4
 800a38e:	697a      	ldr	r2, [r7, #20]
 800a390:	4313      	orrs	r3, r2
 800a392:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a39a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	4a15      	ldr	r2, [pc, #84]	@ (800a3f4 <TIM_OC2_SetConfig+0xd4>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d113      	bne.n	800a3cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a3aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a3b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	695b      	ldr	r3, [r3, #20]
 800a3b8:	009b      	lsls	r3, r3, #2
 800a3ba:	693a      	ldr	r2, [r7, #16]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	009b      	lsls	r3, r3, #2
 800a3c6:	693a      	ldr	r2, [r7, #16]
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	693a      	ldr	r2, [r7, #16]
 800a3d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	68fa      	ldr	r2, [r7, #12]
 800a3d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	685a      	ldr	r2, [r3, #4]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	697a      	ldr	r2, [r7, #20]
 800a3e4:	621a      	str	r2, [r3, #32]
}
 800a3e6:	bf00      	nop
 800a3e8:	371c      	adds	r7, #28
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f0:	4770      	bx	lr
 800a3f2:	bf00      	nop
 800a3f4:	40010000 	.word	0x40010000

0800a3f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b087      	sub	sp, #28
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6a1b      	ldr	r3, [r3, #32]
 800a406:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6a1b      	ldr	r3, [r3, #32]
 800a40c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	685b      	ldr	r3, [r3, #4]
 800a418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	69db      	ldr	r3, [r3, #28]
 800a41e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	f023 0303 	bic.w	r3, r3, #3
 800a42e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	68fa      	ldr	r2, [r7, #12]
 800a436:	4313      	orrs	r3, r2
 800a438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	021b      	lsls	r3, r3, #8
 800a448:	697a      	ldr	r2, [r7, #20]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	4a1d      	ldr	r2, [pc, #116]	@ (800a4c8 <TIM_OC3_SetConfig+0xd0>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d10d      	bne.n	800a472 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a45c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	68db      	ldr	r3, [r3, #12]
 800a462:	021b      	lsls	r3, r3, #8
 800a464:	697a      	ldr	r2, [r7, #20]
 800a466:	4313      	orrs	r3, r2
 800a468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	4a14      	ldr	r2, [pc, #80]	@ (800a4c8 <TIM_OC3_SetConfig+0xd0>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d113      	bne.n	800a4a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	695b      	ldr	r3, [r3, #20]
 800a48e:	011b      	lsls	r3, r3, #4
 800a490:	693a      	ldr	r2, [r7, #16]
 800a492:	4313      	orrs	r3, r2
 800a494:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	699b      	ldr	r3, [r3, #24]
 800a49a:	011b      	lsls	r3, r3, #4
 800a49c:	693a      	ldr	r2, [r7, #16]
 800a49e:	4313      	orrs	r3, r2
 800a4a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	693a      	ldr	r2, [r7, #16]
 800a4a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	685a      	ldr	r2, [r3, #4]
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	697a      	ldr	r2, [r7, #20]
 800a4ba:	621a      	str	r2, [r3, #32]
}
 800a4bc:	bf00      	nop
 800a4be:	371c      	adds	r7, #28
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c6:	4770      	bx	lr
 800a4c8:	40010000 	.word	0x40010000

0800a4cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b087      	sub	sp, #28
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a1b      	ldr	r3, [r3, #32]
 800a4da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6a1b      	ldr	r3, [r3, #32]
 800a4e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	69db      	ldr	r3, [r3, #28]
 800a4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	021b      	lsls	r3, r3, #8
 800a50a:	68fa      	ldr	r2, [r7, #12]
 800a50c:	4313      	orrs	r3, r2
 800a50e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	031b      	lsls	r3, r3, #12
 800a51e:	693a      	ldr	r2, [r7, #16]
 800a520:	4313      	orrs	r3, r2
 800a522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4a10      	ldr	r2, [pc, #64]	@ (800a568 <TIM_OC4_SetConfig+0x9c>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d109      	bne.n	800a540 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a532:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	695b      	ldr	r3, [r3, #20]
 800a538:	019b      	lsls	r3, r3, #6
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	697a      	ldr	r2, [r7, #20]
 800a544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	68fa      	ldr	r2, [r7, #12]
 800a54a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	685a      	ldr	r2, [r3, #4]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	693a      	ldr	r2, [r7, #16]
 800a558:	621a      	str	r2, [r3, #32]
}
 800a55a:	bf00      	nop
 800a55c:	371c      	adds	r7, #28
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	40010000 	.word	0x40010000

0800a56c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b086      	sub	sp, #24
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a576:	2300      	movs	r3, #0
 800a578:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a588:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	693a      	ldr	r2, [r7, #16]
 800a590:	4313      	orrs	r3, r2
 800a592:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	f023 0307 	bic.w	r3, r3, #7
 800a59a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	693a      	ldr	r2, [r7, #16]
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	693a      	ldr	r2, [r7, #16]
 800a5ac:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	2b70      	cmp	r3, #112	@ 0x70
 800a5b4:	d01a      	beq.n	800a5ec <TIM_SlaveTimer_SetConfig+0x80>
 800a5b6:	2b70      	cmp	r3, #112	@ 0x70
 800a5b8:	d860      	bhi.n	800a67c <TIM_SlaveTimer_SetConfig+0x110>
 800a5ba:	2b60      	cmp	r3, #96	@ 0x60
 800a5bc:	d054      	beq.n	800a668 <TIM_SlaveTimer_SetConfig+0xfc>
 800a5be:	2b60      	cmp	r3, #96	@ 0x60
 800a5c0:	d85c      	bhi.n	800a67c <TIM_SlaveTimer_SetConfig+0x110>
 800a5c2:	2b50      	cmp	r3, #80	@ 0x50
 800a5c4:	d046      	beq.n	800a654 <TIM_SlaveTimer_SetConfig+0xe8>
 800a5c6:	2b50      	cmp	r3, #80	@ 0x50
 800a5c8:	d858      	bhi.n	800a67c <TIM_SlaveTimer_SetConfig+0x110>
 800a5ca:	2b40      	cmp	r3, #64	@ 0x40
 800a5cc:	d019      	beq.n	800a602 <TIM_SlaveTimer_SetConfig+0x96>
 800a5ce:	2b40      	cmp	r3, #64	@ 0x40
 800a5d0:	d854      	bhi.n	800a67c <TIM_SlaveTimer_SetConfig+0x110>
 800a5d2:	2b30      	cmp	r3, #48	@ 0x30
 800a5d4:	d055      	beq.n	800a682 <TIM_SlaveTimer_SetConfig+0x116>
 800a5d6:	2b30      	cmp	r3, #48	@ 0x30
 800a5d8:	d850      	bhi.n	800a67c <TIM_SlaveTimer_SetConfig+0x110>
 800a5da:	2b20      	cmp	r3, #32
 800a5dc:	d051      	beq.n	800a682 <TIM_SlaveTimer_SetConfig+0x116>
 800a5de:	2b20      	cmp	r3, #32
 800a5e0:	d84c      	bhi.n	800a67c <TIM_SlaveTimer_SetConfig+0x110>
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d04d      	beq.n	800a682 <TIM_SlaveTimer_SetConfig+0x116>
 800a5e6:	2b10      	cmp	r3, #16
 800a5e8:	d04b      	beq.n	800a682 <TIM_SlaveTimer_SetConfig+0x116>
 800a5ea:	e047      	b.n	800a67c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800a5fc:	f000 f8c1 	bl	800a782 <TIM_ETR_SetConfig>
      break;
 800a600:	e040      	b.n	800a684 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	2b05      	cmp	r3, #5
 800a608:	d101      	bne.n	800a60e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800a60a:	2301      	movs	r3, #1
 800a60c:	e03b      	b.n	800a686 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	6a1b      	ldr	r3, [r3, #32]
 800a614:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	6a1a      	ldr	r2, [r3, #32]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f022 0201 	bic.w	r2, r2, #1
 800a624:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	699b      	ldr	r3, [r3, #24]
 800a62c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a634:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	011b      	lsls	r3, r3, #4
 800a63c:	68ba      	ldr	r2, [r7, #8]
 800a63e:	4313      	orrs	r3, r2
 800a640:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	68ba      	ldr	r2, [r7, #8]
 800a648:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	68fa      	ldr	r2, [r7, #12]
 800a650:	621a      	str	r2, [r3, #32]
      break;
 800a652:	e017      	b.n	800a684 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a660:	461a      	mov	r2, r3
 800a662:	f000 f814 	bl	800a68e <TIM_TI1_ConfigInputStage>
      break;
 800a666:	e00d      	b.n	800a684 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a674:	461a      	mov	r2, r3
 800a676:	f000 f839 	bl	800a6ec <TIM_TI2_ConfigInputStage>
      break;
 800a67a:	e003      	b.n	800a684 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800a67c:	2301      	movs	r3, #1
 800a67e:	75fb      	strb	r3, [r7, #23]
      break;
 800a680:	e000      	b.n	800a684 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800a682:	bf00      	nop
  }

  return status;
 800a684:	7dfb      	ldrb	r3, [r7, #23]
}
 800a686:	4618      	mov	r0, r3
 800a688:	3718      	adds	r7, #24
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}

0800a68e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a68e:	b480      	push	{r7}
 800a690:	b087      	sub	sp, #28
 800a692:	af00      	add	r7, sp, #0
 800a694:	60f8      	str	r0, [r7, #12]
 800a696:	60b9      	str	r1, [r7, #8]
 800a698:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6a1b      	ldr	r3, [r3, #32]
 800a69e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	6a1b      	ldr	r3, [r3, #32]
 800a6a4:	f023 0201 	bic.w	r2, r3, #1
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	699b      	ldr	r3, [r3, #24]
 800a6b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a6b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	011b      	lsls	r3, r3, #4
 800a6be:	693a      	ldr	r2, [r7, #16]
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	f023 030a 	bic.w	r3, r3, #10
 800a6ca:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a6cc:	697a      	ldr	r2, [r7, #20]
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	693a      	ldr	r2, [r7, #16]
 800a6d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	697a      	ldr	r2, [r7, #20]
 800a6de:	621a      	str	r2, [r3, #32]
}
 800a6e0:	bf00      	nop
 800a6e2:	371c      	adds	r7, #28
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b087      	sub	sp, #28
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	60b9      	str	r1, [r7, #8]
 800a6f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6a1b      	ldr	r3, [r3, #32]
 800a6fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	6a1b      	ldr	r3, [r3, #32]
 800a702:	f023 0210 	bic.w	r2, r3, #16
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	699b      	ldr	r3, [r3, #24]
 800a70e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	031b      	lsls	r3, r3, #12
 800a71c:	693a      	ldr	r2, [r7, #16]
 800a71e:	4313      	orrs	r3, r2
 800a720:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a728:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	011b      	lsls	r3, r3, #4
 800a72e:	697a      	ldr	r2, [r7, #20]
 800a730:	4313      	orrs	r3, r2
 800a732:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	693a      	ldr	r2, [r7, #16]
 800a738:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	697a      	ldr	r2, [r7, #20]
 800a73e:	621a      	str	r2, [r3, #32]
}
 800a740:	bf00      	nop
 800a742:	371c      	adds	r7, #28
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b085      	sub	sp, #20
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	689b      	ldr	r3, [r3, #8]
 800a75a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a762:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a764:	683a      	ldr	r2, [r7, #0]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	4313      	orrs	r3, r2
 800a76a:	f043 0307 	orr.w	r3, r3, #7
 800a76e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	68fa      	ldr	r2, [r7, #12]
 800a774:	609a      	str	r2, [r3, #8]
}
 800a776:	bf00      	nop
 800a778:	3714      	adds	r7, #20
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr

0800a782 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a782:	b480      	push	{r7}
 800a784:	b087      	sub	sp, #28
 800a786:	af00      	add	r7, sp, #0
 800a788:	60f8      	str	r0, [r7, #12]
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	607a      	str	r2, [r7, #4]
 800a78e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	689b      	ldr	r3, [r3, #8]
 800a794:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a79c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	021a      	lsls	r2, r3, #8
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	431a      	orrs	r2, r3
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	697a      	ldr	r2, [r7, #20]
 800a7ac:	4313      	orrs	r3, r2
 800a7ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	697a      	ldr	r2, [r7, #20]
 800a7b4:	609a      	str	r2, [r3, #8]
}
 800a7b6:	bf00      	nop
 800a7b8:	371c      	adds	r7, #28
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c0:	4770      	bx	lr
	...

0800a7c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b085      	sub	sp, #20
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d101      	bne.n	800a7dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7d8:	2302      	movs	r3, #2
 800a7da:	e050      	b.n	800a87e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2201      	movs	r2, #1
 800a7e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2202      	movs	r2, #2
 800a7e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	689b      	ldr	r3, [r3, #8]
 800a7fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a802:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	4313      	orrs	r3, r2
 800a80c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	68fa      	ldr	r2, [r7, #12]
 800a814:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a1c      	ldr	r2, [pc, #112]	@ (800a88c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d018      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a828:	d013      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a18      	ldr	r2, [pc, #96]	@ (800a890 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d00e      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a16      	ldr	r2, [pc, #88]	@ (800a894 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d009      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	4a15      	ldr	r2, [pc, #84]	@ (800a898 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d004      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a13      	ldr	r2, [pc, #76]	@ (800a89c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d10c      	bne.n	800a86c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a858:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	68ba      	ldr	r2, [r7, #8]
 800a860:	4313      	orrs	r3, r2
 800a862:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	68ba      	ldr	r2, [r7, #8]
 800a86a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2201      	movs	r2, #1
 800a870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a87c:	2300      	movs	r3, #0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3714      	adds	r7, #20
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr
 800a88a:	bf00      	nop
 800a88c:	40010000 	.word	0x40010000
 800a890:	40000400 	.word	0x40000400
 800a894:	40000800 	.word	0x40000800
 800a898:	40000c00 	.word	0x40000c00
 800a89c:	40014000 	.word	0x40014000

0800a8a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a8bc:	bf00      	nop
 800a8be:	370c      	adds	r7, #12
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a8c8:	b084      	sub	sp, #16
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	b084      	sub	sp, #16
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
 800a8d2:	f107 001c 	add.w	r0, r7, #28
 800a8d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a8da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d123      	bne.n	800a92a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a8f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8fa:	687a      	ldr	r2, [r7, #4]
 800a8fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	68db      	ldr	r3, [r3, #12]
 800a902:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a90a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d105      	bne.n	800a91e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	68db      	ldr	r3, [r3, #12]
 800a916:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f001 fae8 	bl	800bef4 <USB_CoreReset>
 800a924:	4603      	mov	r3, r0
 800a926:	73fb      	strb	r3, [r7, #15]
 800a928:	e01b      	b.n	800a962 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	68db      	ldr	r3, [r3, #12]
 800a92e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f001 fadc 	bl	800bef4 <USB_CoreReset>
 800a93c:	4603      	mov	r3, r0
 800a93e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a940:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a944:	2b00      	cmp	r3, #0
 800a946:	d106      	bne.n	800a956 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a94c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	639a      	str	r2, [r3, #56]	@ 0x38
 800a954:	e005      	b.n	800a962 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a95a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a962:	7fbb      	ldrb	r3, [r7, #30]
 800a964:	2b01      	cmp	r3, #1
 800a966:	d10b      	bne.n	800a980 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	f043 0206 	orr.w	r2, r3, #6
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	689b      	ldr	r3, [r3, #8]
 800a978:	f043 0220 	orr.w	r2, r3, #32
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a980:	7bfb      	ldrb	r3, [r7, #15]
}
 800a982:	4618      	mov	r0, r3
 800a984:	3710      	adds	r7, #16
 800a986:	46bd      	mov	sp, r7
 800a988:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a98c:	b004      	add	sp, #16
 800a98e:	4770      	bx	lr

0800a990 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a990:	b480      	push	{r7}
 800a992:	b087      	sub	sp, #28
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	4613      	mov	r3, r2
 800a99c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a99e:	79fb      	ldrb	r3, [r7, #7]
 800a9a0:	2b02      	cmp	r3, #2
 800a9a2:	d165      	bne.n	800aa70 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	4a41      	ldr	r2, [pc, #260]	@ (800aaac <USB_SetTurnaroundTime+0x11c>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d906      	bls.n	800a9ba <USB_SetTurnaroundTime+0x2a>
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	4a40      	ldr	r2, [pc, #256]	@ (800aab0 <USB_SetTurnaroundTime+0x120>)
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d202      	bcs.n	800a9ba <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a9b4:	230f      	movs	r3, #15
 800a9b6:	617b      	str	r3, [r7, #20]
 800a9b8:	e062      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	4a3c      	ldr	r2, [pc, #240]	@ (800aab0 <USB_SetTurnaroundTime+0x120>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d306      	bcc.n	800a9d0 <USB_SetTurnaroundTime+0x40>
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	4a3b      	ldr	r2, [pc, #236]	@ (800aab4 <USB_SetTurnaroundTime+0x124>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d202      	bcs.n	800a9d0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a9ca:	230e      	movs	r3, #14
 800a9cc:	617b      	str	r3, [r7, #20]
 800a9ce:	e057      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	4a38      	ldr	r2, [pc, #224]	@ (800aab4 <USB_SetTurnaroundTime+0x124>)
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d306      	bcc.n	800a9e6 <USB_SetTurnaroundTime+0x56>
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	4a37      	ldr	r2, [pc, #220]	@ (800aab8 <USB_SetTurnaroundTime+0x128>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d202      	bcs.n	800a9e6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a9e0:	230d      	movs	r3, #13
 800a9e2:	617b      	str	r3, [r7, #20]
 800a9e4:	e04c      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	4a33      	ldr	r2, [pc, #204]	@ (800aab8 <USB_SetTurnaroundTime+0x128>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d306      	bcc.n	800a9fc <USB_SetTurnaroundTime+0x6c>
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	4a32      	ldr	r2, [pc, #200]	@ (800aabc <USB_SetTurnaroundTime+0x12c>)
 800a9f2:	4293      	cmp	r3, r2
 800a9f4:	d802      	bhi.n	800a9fc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a9f6:	230c      	movs	r3, #12
 800a9f8:	617b      	str	r3, [r7, #20]
 800a9fa:	e041      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	4a2f      	ldr	r2, [pc, #188]	@ (800aabc <USB_SetTurnaroundTime+0x12c>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d906      	bls.n	800aa12 <USB_SetTurnaroundTime+0x82>
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	4a2e      	ldr	r2, [pc, #184]	@ (800aac0 <USB_SetTurnaroundTime+0x130>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d802      	bhi.n	800aa12 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800aa0c:	230b      	movs	r3, #11
 800aa0e:	617b      	str	r3, [r7, #20]
 800aa10:	e036      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	4a2a      	ldr	r2, [pc, #168]	@ (800aac0 <USB_SetTurnaroundTime+0x130>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d906      	bls.n	800aa28 <USB_SetTurnaroundTime+0x98>
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	4a29      	ldr	r2, [pc, #164]	@ (800aac4 <USB_SetTurnaroundTime+0x134>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d802      	bhi.n	800aa28 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800aa22:	230a      	movs	r3, #10
 800aa24:	617b      	str	r3, [r7, #20]
 800aa26:	e02b      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	4a26      	ldr	r2, [pc, #152]	@ (800aac4 <USB_SetTurnaroundTime+0x134>)
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d906      	bls.n	800aa3e <USB_SetTurnaroundTime+0xae>
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	4a25      	ldr	r2, [pc, #148]	@ (800aac8 <USB_SetTurnaroundTime+0x138>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d202      	bcs.n	800aa3e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800aa38:	2309      	movs	r3, #9
 800aa3a:	617b      	str	r3, [r7, #20]
 800aa3c:	e020      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	4a21      	ldr	r2, [pc, #132]	@ (800aac8 <USB_SetTurnaroundTime+0x138>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d306      	bcc.n	800aa54 <USB_SetTurnaroundTime+0xc4>
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	4a20      	ldr	r2, [pc, #128]	@ (800aacc <USB_SetTurnaroundTime+0x13c>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d802      	bhi.n	800aa54 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800aa4e:	2308      	movs	r3, #8
 800aa50:	617b      	str	r3, [r7, #20]
 800aa52:	e015      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	4a1d      	ldr	r2, [pc, #116]	@ (800aacc <USB_SetTurnaroundTime+0x13c>)
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d906      	bls.n	800aa6a <USB_SetTurnaroundTime+0xda>
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	4a1c      	ldr	r2, [pc, #112]	@ (800aad0 <USB_SetTurnaroundTime+0x140>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d202      	bcs.n	800aa6a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800aa64:	2307      	movs	r3, #7
 800aa66:	617b      	str	r3, [r7, #20]
 800aa68:	e00a      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800aa6a:	2306      	movs	r3, #6
 800aa6c:	617b      	str	r3, [r7, #20]
 800aa6e:	e007      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800aa70:	79fb      	ldrb	r3, [r7, #7]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d102      	bne.n	800aa7c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800aa76:	2309      	movs	r3, #9
 800aa78:	617b      	str	r3, [r7, #20]
 800aa7a:	e001      	b.n	800aa80 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800aa7c:	2309      	movs	r3, #9
 800aa7e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	68db      	ldr	r3, [r3, #12]
 800aa84:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	68da      	ldr	r2, [r3, #12]
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	029b      	lsls	r3, r3, #10
 800aa94:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800aa98:	431a      	orrs	r2, r3
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	371c      	adds	r7, #28
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr
 800aaac:	00d8acbf 	.word	0x00d8acbf
 800aab0:	00e4e1c0 	.word	0x00e4e1c0
 800aab4:	00f42400 	.word	0x00f42400
 800aab8:	01067380 	.word	0x01067380
 800aabc:	011a499f 	.word	0x011a499f
 800aac0:	01312cff 	.word	0x01312cff
 800aac4:	014ca43f 	.word	0x014ca43f
 800aac8:	016e3600 	.word	0x016e3600
 800aacc:	01a6ab1f 	.word	0x01a6ab1f
 800aad0:	01e84800 	.word	0x01e84800

0800aad4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b083      	sub	sp, #12
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	f043 0201 	orr.w	r2, r3, #1
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	370c      	adds	r7, #12
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr

0800aaf6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aaf6:	b480      	push	{r7}
 800aaf8:	b083      	sub	sp, #12
 800aafa:	af00      	add	r7, sp, #0
 800aafc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	f023 0201 	bic.w	r2, r3, #1
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ab0a:	2300      	movs	r3, #0
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	370c      	adds	r7, #12
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr

0800ab18 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ab24:	2300      	movs	r3, #0
 800ab26:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ab34:	78fb      	ldrb	r3, [r7, #3]
 800ab36:	2b01      	cmp	r3, #1
 800ab38:	d115      	bne.n	800ab66 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ab46:	200a      	movs	r0, #10
 800ab48:	f7f8 fe26 	bl	8003798 <HAL_Delay>
      ms += 10U;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	330a      	adds	r3, #10
 800ab50:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f001 f93f 	bl	800bdd6 <USB_GetMode>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b01      	cmp	r3, #1
 800ab5c:	d01e      	beq.n	800ab9c <USB_SetCurrentMode+0x84>
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2bc7      	cmp	r3, #199	@ 0xc7
 800ab62:	d9f0      	bls.n	800ab46 <USB_SetCurrentMode+0x2e>
 800ab64:	e01a      	b.n	800ab9c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ab66:	78fb      	ldrb	r3, [r7, #3]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d115      	bne.n	800ab98 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	68db      	ldr	r3, [r3, #12]
 800ab70:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ab78:	200a      	movs	r0, #10
 800ab7a:	f7f8 fe0d 	bl	8003798 <HAL_Delay>
      ms += 10U;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	330a      	adds	r3, #10
 800ab82:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f001 f926 	bl	800bdd6 <USB_GetMode>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d005      	beq.n	800ab9c <USB_SetCurrentMode+0x84>
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2bc7      	cmp	r3, #199	@ 0xc7
 800ab94:	d9f0      	bls.n	800ab78 <USB_SetCurrentMode+0x60>
 800ab96:	e001      	b.n	800ab9c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e005      	b.n	800aba8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2bc8      	cmp	r3, #200	@ 0xc8
 800aba0:	d101      	bne.n	800aba6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800aba2:	2301      	movs	r3, #1
 800aba4:	e000      	b.n	800aba8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800aba6:	2300      	movs	r3, #0
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3710      	adds	r7, #16
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800abb0:	b084      	sub	sp, #16
 800abb2:	b580      	push	{r7, lr}
 800abb4:	b086      	sub	sp, #24
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
 800abba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800abbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800abc2:	2300      	movs	r3, #0
 800abc4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800abca:	2300      	movs	r3, #0
 800abcc:	613b      	str	r3, [r7, #16]
 800abce:	e009      	b.n	800abe4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	3340      	adds	r3, #64	@ 0x40
 800abd6:	009b      	lsls	r3, r3, #2
 800abd8:	4413      	add	r3, r2
 800abda:	2200      	movs	r2, #0
 800abdc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	3301      	adds	r3, #1
 800abe2:	613b      	str	r3, [r7, #16]
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	2b0e      	cmp	r3, #14
 800abe8:	d9f2      	bls.n	800abd0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800abea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d11c      	bne.n	800ac2c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac00:	f043 0302 	orr.w	r3, r3, #2
 800ac04:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac0a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac16:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac22:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	639a      	str	r2, [r3, #56]	@ 0x38
 800ac2a:	e00b      	b.n	800ac44 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac30:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac3c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ac50:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d10d      	bne.n	800ac74 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ac58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d104      	bne.n	800ac6a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ac60:	2100      	movs	r1, #0
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f000 f968 	bl	800af38 <USB_SetDevSpeed>
 800ac68:	e008      	b.n	800ac7c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ac6a:	2101      	movs	r1, #1
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f000 f963 	bl	800af38 <USB_SetDevSpeed>
 800ac72:	e003      	b.n	800ac7c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ac74:	2103      	movs	r1, #3
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 f95e 	bl	800af38 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ac7c:	2110      	movs	r1, #16
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 f8fa 	bl	800ae78 <USB_FlushTxFifo>
 800ac84:	4603      	mov	r3, r0
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d001      	beq.n	800ac8e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f000 f924 	bl	800aedc <USB_FlushRxFifo>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d001      	beq.n	800ac9e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aca4:	461a      	mov	r2, r3
 800aca6:	2300      	movs	r3, #0
 800aca8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acb0:	461a      	mov	r2, r3
 800acb2:	2300      	movs	r3, #0
 800acb4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acbc:	461a      	mov	r2, r3
 800acbe:	2300      	movs	r3, #0
 800acc0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800acc2:	2300      	movs	r3, #0
 800acc4:	613b      	str	r3, [r7, #16]
 800acc6:	e043      	b.n	800ad50 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	015a      	lsls	r2, r3, #5
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	4413      	add	r3, r2
 800acd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800acda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800acde:	d118      	bne.n	800ad12 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d10a      	bne.n	800acfc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	015a      	lsls	r2, r3, #5
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	4413      	add	r3, r2
 800acee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acf2:	461a      	mov	r2, r3
 800acf4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800acf8:	6013      	str	r3, [r2, #0]
 800acfa:	e013      	b.n	800ad24 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	015a      	lsls	r2, r3, #5
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	4413      	add	r3, r2
 800ad04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad08:	461a      	mov	r2, r3
 800ad0a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ad0e:	6013      	str	r3, [r2, #0]
 800ad10:	e008      	b.n	800ad24 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	015a      	lsls	r2, r3, #5
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	4413      	add	r3, r2
 800ad1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad1e:	461a      	mov	r2, r3
 800ad20:	2300      	movs	r3, #0
 800ad22:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	015a      	lsls	r2, r3, #5
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	4413      	add	r3, r2
 800ad2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad30:	461a      	mov	r2, r3
 800ad32:	2300      	movs	r3, #0
 800ad34:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	015a      	lsls	r2, r3, #5
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	4413      	add	r3, r2
 800ad3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad42:	461a      	mov	r2, r3
 800ad44:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ad48:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	3301      	adds	r3, #1
 800ad4e:	613b      	str	r3, [r7, #16]
 800ad50:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ad54:	461a      	mov	r2, r3
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d3b5      	bcc.n	800acc8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	613b      	str	r3, [r7, #16]
 800ad60:	e043      	b.n	800adea <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	015a      	lsls	r2, r3, #5
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	4413      	add	r3, r2
 800ad6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ad74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad78:	d118      	bne.n	800adac <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d10a      	bne.n	800ad96 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	015a      	lsls	r2, r3, #5
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	4413      	add	r3, r2
 800ad88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ad92:	6013      	str	r3, [r2, #0]
 800ad94:	e013      	b.n	800adbe <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	015a      	lsls	r2, r3, #5
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ada2:	461a      	mov	r2, r3
 800ada4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ada8:	6013      	str	r3, [r2, #0]
 800adaa:	e008      	b.n	800adbe <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	015a      	lsls	r2, r3, #5
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	4413      	add	r3, r2
 800adb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adb8:	461a      	mov	r2, r3
 800adba:	2300      	movs	r3, #0
 800adbc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	015a      	lsls	r2, r3, #5
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	4413      	add	r3, r2
 800adc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adca:	461a      	mov	r2, r3
 800adcc:	2300      	movs	r3, #0
 800adce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	015a      	lsls	r2, r3, #5
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	4413      	add	r3, r2
 800add8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800addc:	461a      	mov	r2, r3
 800adde:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ade2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ade4:	693b      	ldr	r3, [r7, #16]
 800ade6:	3301      	adds	r3, #1
 800ade8:	613b      	str	r3, [r7, #16]
 800adea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800adee:	461a      	mov	r2, r3
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d3b5      	bcc.n	800ad62 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adfc:	691b      	ldr	r3, [r3, #16]
 800adfe:	68fa      	ldr	r2, [r7, #12]
 800ae00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ae04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae08:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ae16:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ae18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d105      	bne.n	800ae2c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	699b      	ldr	r3, [r3, #24]
 800ae24:	f043 0210 	orr.w	r2, r3, #16
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	699a      	ldr	r2, [r3, #24]
 800ae30:	4b10      	ldr	r3, [pc, #64]	@ (800ae74 <USB_DevInit+0x2c4>)
 800ae32:	4313      	orrs	r3, r2
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ae38:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d005      	beq.n	800ae4c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	699b      	ldr	r3, [r3, #24]
 800ae44:	f043 0208 	orr.w	r2, r3, #8
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ae4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d107      	bne.n	800ae64 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	699b      	ldr	r3, [r3, #24]
 800ae58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae5c:	f043 0304 	orr.w	r3, r3, #4
 800ae60:	687a      	ldr	r2, [r7, #4]
 800ae62:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ae64:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3718      	adds	r7, #24
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ae70:	b004      	add	sp, #16
 800ae72:	4770      	bx	lr
 800ae74:	803c3800 	.word	0x803c3800

0800ae78 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b085      	sub	sp, #20
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ae82:	2300      	movs	r3, #0
 800ae84:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	3301      	adds	r3, #1
 800ae8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ae92:	d901      	bls.n	800ae98 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ae94:	2303      	movs	r3, #3
 800ae96:	e01b      	b.n	800aed0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	691b      	ldr	r3, [r3, #16]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	daf2      	bge.n	800ae86 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800aea0:	2300      	movs	r3, #0
 800aea2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	019b      	lsls	r3, r3, #6
 800aea8:	f043 0220 	orr.w	r2, r3, #32
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aebc:	d901      	bls.n	800aec2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800aebe:	2303      	movs	r3, #3
 800aec0:	e006      	b.n	800aed0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	f003 0320 	and.w	r3, r3, #32
 800aeca:	2b20      	cmp	r3, #32
 800aecc:	d0f0      	beq.n	800aeb0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800aece:	2300      	movs	r3, #0
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	3714      	adds	r7, #20
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aedc:	b480      	push	{r7}
 800aede:	b085      	sub	sp, #20
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aee4:	2300      	movs	r3, #0
 800aee6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	3301      	adds	r3, #1
 800aeec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aef4:	d901      	bls.n	800aefa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800aef6:	2303      	movs	r3, #3
 800aef8:	e018      	b.n	800af2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	691b      	ldr	r3, [r3, #16]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	daf2      	bge.n	800aee8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800af02:	2300      	movs	r3, #0
 800af04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2210      	movs	r2, #16
 800af0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	3301      	adds	r3, #1
 800af10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800af18:	d901      	bls.n	800af1e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	e006      	b.n	800af2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	691b      	ldr	r3, [r3, #16]
 800af22:	f003 0310 	and.w	r3, r3, #16
 800af26:	2b10      	cmp	r3, #16
 800af28:	d0f0      	beq.n	800af0c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800af2a:	2300      	movs	r3, #0
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3714      	adds	r7, #20
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr

0800af38 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800af38:	b480      	push	{r7}
 800af3a:	b085      	sub	sp, #20
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	460b      	mov	r3, r1
 800af42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af4e:	681a      	ldr	r2, [r3, #0]
 800af50:	78fb      	ldrb	r3, [r7, #3]
 800af52:	68f9      	ldr	r1, [r7, #12]
 800af54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af58:	4313      	orrs	r3, r2
 800af5a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800af5c:	2300      	movs	r3, #0
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3714      	adds	r7, #20
 800af62:	46bd      	mov	sp, r7
 800af64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af68:	4770      	bx	lr

0800af6a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800af6a:	b480      	push	{r7}
 800af6c:	b087      	sub	sp, #28
 800af6e:	af00      	add	r7, sp, #0
 800af70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	f003 0306 	and.w	r3, r3, #6
 800af82:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d102      	bne.n	800af90 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800af8a:	2300      	movs	r3, #0
 800af8c:	75fb      	strb	r3, [r7, #23]
 800af8e:	e00a      	b.n	800afa6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2b02      	cmp	r3, #2
 800af94:	d002      	beq.n	800af9c <USB_GetDevSpeed+0x32>
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2b06      	cmp	r3, #6
 800af9a:	d102      	bne.n	800afa2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800af9c:	2302      	movs	r3, #2
 800af9e:	75fb      	strb	r3, [r7, #23]
 800afa0:	e001      	b.n	800afa6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800afa2:	230f      	movs	r3, #15
 800afa4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800afa6:	7dfb      	ldrb	r3, [r7, #23]
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	371c      	adds	r7, #28
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr

0800afb4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	785b      	ldrb	r3, [r3, #1]
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d13a      	bne.n	800b046 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afd6:	69da      	ldr	r2, [r3, #28]
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	f003 030f 	and.w	r3, r3, #15
 800afe0:	2101      	movs	r1, #1
 800afe2:	fa01 f303 	lsl.w	r3, r1, r3
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	68f9      	ldr	r1, [r7, #12]
 800afea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800afee:	4313      	orrs	r3, r2
 800aff0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	015a      	lsls	r2, r3, #5
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	4413      	add	r3, r2
 800affa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b004:	2b00      	cmp	r3, #0
 800b006:	d155      	bne.n	800b0b4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	015a      	lsls	r2, r3, #5
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	4413      	add	r3, r2
 800b010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	689b      	ldr	r3, [r3, #8]
 800b01a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	791b      	ldrb	r3, [r3, #4]
 800b022:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b024:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	059b      	lsls	r3, r3, #22
 800b02a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b02c:	4313      	orrs	r3, r2
 800b02e:	68ba      	ldr	r2, [r7, #8]
 800b030:	0151      	lsls	r1, r2, #5
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	440a      	add	r2, r1
 800b036:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b03a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b03e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b042:	6013      	str	r3, [r2, #0]
 800b044:	e036      	b.n	800b0b4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b04c:	69da      	ldr	r2, [r3, #28]
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	781b      	ldrb	r3, [r3, #0]
 800b052:	f003 030f 	and.w	r3, r3, #15
 800b056:	2101      	movs	r1, #1
 800b058:	fa01 f303 	lsl.w	r3, r1, r3
 800b05c:	041b      	lsls	r3, r3, #16
 800b05e:	68f9      	ldr	r1, [r7, #12]
 800b060:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b064:	4313      	orrs	r3, r2
 800b066:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	015a      	lsls	r2, r3, #5
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	4413      	add	r3, r2
 800b070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d11a      	bne.n	800b0b4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	015a      	lsls	r2, r3, #5
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	4413      	add	r3, r2
 800b086:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b08a:	681a      	ldr	r2, [r3, #0]
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	791b      	ldrb	r3, [r3, #4]
 800b098:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b09a:	430b      	orrs	r3, r1
 800b09c:	4313      	orrs	r3, r2
 800b09e:	68ba      	ldr	r2, [r7, #8]
 800b0a0:	0151      	lsls	r1, r2, #5
 800b0a2:	68fa      	ldr	r2, [r7, #12]
 800b0a4:	440a      	add	r2, r1
 800b0a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b0ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0b2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b0b4:	2300      	movs	r3, #0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3714      	adds	r7, #20
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c0:	4770      	bx	lr
	...

0800b0c4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b085      	sub	sp, #20
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	785b      	ldrb	r3, [r3, #1]
 800b0dc:	2b01      	cmp	r3, #1
 800b0de:	d161      	bne.n	800b1a4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	015a      	lsls	r2, r3, #5
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	4413      	add	r3, r2
 800b0e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b0f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0f6:	d11f      	bne.n	800b138 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	015a      	lsls	r2, r3, #5
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	4413      	add	r3, r2
 800b100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	68ba      	ldr	r2, [r7, #8]
 800b108:	0151      	lsls	r1, r2, #5
 800b10a:	68fa      	ldr	r2, [r7, #12]
 800b10c:	440a      	add	r2, r1
 800b10e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b112:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b116:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	015a      	lsls	r2, r3, #5
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	4413      	add	r3, r2
 800b120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	68ba      	ldr	r2, [r7, #8]
 800b128:	0151      	lsls	r1, r2, #5
 800b12a:	68fa      	ldr	r2, [r7, #12]
 800b12c:	440a      	add	r2, r1
 800b12e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b132:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b136:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b13e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	f003 030f 	and.w	r3, r3, #15
 800b148:	2101      	movs	r1, #1
 800b14a:	fa01 f303 	lsl.w	r3, r1, r3
 800b14e:	b29b      	uxth	r3, r3
 800b150:	43db      	mvns	r3, r3
 800b152:	68f9      	ldr	r1, [r7, #12]
 800b154:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b158:	4013      	ands	r3, r2
 800b15a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b162:	69da      	ldr	r2, [r3, #28]
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	f003 030f 	and.w	r3, r3, #15
 800b16c:	2101      	movs	r1, #1
 800b16e:	fa01 f303 	lsl.w	r3, r1, r3
 800b172:	b29b      	uxth	r3, r3
 800b174:	43db      	mvns	r3, r3
 800b176:	68f9      	ldr	r1, [r7, #12]
 800b178:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b17c:	4013      	ands	r3, r2
 800b17e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	015a      	lsls	r2, r3, #5
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	4413      	add	r3, r2
 800b188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b18c:	681a      	ldr	r2, [r3, #0]
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	0159      	lsls	r1, r3, #5
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	440b      	add	r3, r1
 800b196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b19a:	4619      	mov	r1, r3
 800b19c:	4b35      	ldr	r3, [pc, #212]	@ (800b274 <USB_DeactivateEndpoint+0x1b0>)
 800b19e:	4013      	ands	r3, r2
 800b1a0:	600b      	str	r3, [r1, #0]
 800b1a2:	e060      	b.n	800b266 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	015a      	lsls	r2, r3, #5
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	4413      	add	r3, r2
 800b1ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b1b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b1ba:	d11f      	bne.n	800b1fc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	015a      	lsls	r2, r3, #5
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	4413      	add	r3, r2
 800b1c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	68ba      	ldr	r2, [r7, #8]
 800b1cc:	0151      	lsls	r1, r2, #5
 800b1ce:	68fa      	ldr	r2, [r7, #12]
 800b1d0:	440a      	add	r2, r1
 800b1d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b1da:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	015a      	lsls	r2, r3, #5
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	4413      	add	r3, r2
 800b1e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	0151      	lsls	r1, r2, #5
 800b1ee:	68fa      	ldr	r2, [r7, #12]
 800b1f0:	440a      	add	r2, r1
 800b1f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b1fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b202:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	781b      	ldrb	r3, [r3, #0]
 800b208:	f003 030f 	and.w	r3, r3, #15
 800b20c:	2101      	movs	r1, #1
 800b20e:	fa01 f303 	lsl.w	r3, r1, r3
 800b212:	041b      	lsls	r3, r3, #16
 800b214:	43db      	mvns	r3, r3
 800b216:	68f9      	ldr	r1, [r7, #12]
 800b218:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b21c:	4013      	ands	r3, r2
 800b21e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b226:	69da      	ldr	r2, [r3, #28]
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	781b      	ldrb	r3, [r3, #0]
 800b22c:	f003 030f 	and.w	r3, r3, #15
 800b230:	2101      	movs	r1, #1
 800b232:	fa01 f303 	lsl.w	r3, r1, r3
 800b236:	041b      	lsls	r3, r3, #16
 800b238:	43db      	mvns	r3, r3
 800b23a:	68f9      	ldr	r1, [r7, #12]
 800b23c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b240:	4013      	ands	r3, r2
 800b242:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	015a      	lsls	r2, r3, #5
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	4413      	add	r3, r2
 800b24c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b250:	681a      	ldr	r2, [r3, #0]
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	0159      	lsls	r1, r3, #5
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	440b      	add	r3, r1
 800b25a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b25e:	4619      	mov	r1, r3
 800b260:	4b05      	ldr	r3, [pc, #20]	@ (800b278 <USB_DeactivateEndpoint+0x1b4>)
 800b262:	4013      	ands	r3, r2
 800b264:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b266:	2300      	movs	r3, #0
}
 800b268:	4618      	mov	r0, r3
 800b26a:	3714      	adds	r7, #20
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr
 800b274:	ec337800 	.word	0xec337800
 800b278:	eff37800 	.word	0xeff37800

0800b27c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b08a      	sub	sp, #40	@ 0x28
 800b280:	af02      	add	r7, sp, #8
 800b282:	60f8      	str	r0, [r7, #12]
 800b284:	60b9      	str	r1, [r7, #8]
 800b286:	4613      	mov	r3, r2
 800b288:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	781b      	ldrb	r3, [r3, #0]
 800b292:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	785b      	ldrb	r3, [r3, #1]
 800b298:	2b01      	cmp	r3, #1
 800b29a:	f040 817f 	bne.w	800b59c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	691b      	ldr	r3, [r3, #16]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d132      	bne.n	800b30c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b2a6:	69bb      	ldr	r3, [r7, #24]
 800b2a8:	015a      	lsls	r2, r3, #5
 800b2aa:	69fb      	ldr	r3, [r7, #28]
 800b2ac:	4413      	add	r3, r2
 800b2ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2b2:	691b      	ldr	r3, [r3, #16]
 800b2b4:	69ba      	ldr	r2, [r7, #24]
 800b2b6:	0151      	lsls	r1, r2, #5
 800b2b8:	69fa      	ldr	r2, [r7, #28]
 800b2ba:	440a      	add	r2, r1
 800b2bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2c0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b2c4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b2c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2ca:	69bb      	ldr	r3, [r7, #24]
 800b2cc:	015a      	lsls	r2, r3, #5
 800b2ce:	69fb      	ldr	r3, [r7, #28]
 800b2d0:	4413      	add	r3, r2
 800b2d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2d6:	691b      	ldr	r3, [r3, #16]
 800b2d8:	69ba      	ldr	r2, [r7, #24]
 800b2da:	0151      	lsls	r1, r2, #5
 800b2dc:	69fa      	ldr	r2, [r7, #28]
 800b2de:	440a      	add	r2, r1
 800b2e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b2e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b2ea:	69bb      	ldr	r3, [r7, #24]
 800b2ec:	015a      	lsls	r2, r3, #5
 800b2ee:	69fb      	ldr	r3, [r7, #28]
 800b2f0:	4413      	add	r3, r2
 800b2f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2f6:	691b      	ldr	r3, [r3, #16]
 800b2f8:	69ba      	ldr	r2, [r7, #24]
 800b2fa:	0151      	lsls	r1, r2, #5
 800b2fc:	69fa      	ldr	r2, [r7, #28]
 800b2fe:	440a      	add	r2, r1
 800b300:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b304:	0cdb      	lsrs	r3, r3, #19
 800b306:	04db      	lsls	r3, r3, #19
 800b308:	6113      	str	r3, [r2, #16]
 800b30a:	e097      	b.n	800b43c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	015a      	lsls	r2, r3, #5
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	4413      	add	r3, r2
 800b314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b318:	691b      	ldr	r3, [r3, #16]
 800b31a:	69ba      	ldr	r2, [r7, #24]
 800b31c:	0151      	lsls	r1, r2, #5
 800b31e:	69fa      	ldr	r2, [r7, #28]
 800b320:	440a      	add	r2, r1
 800b322:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b326:	0cdb      	lsrs	r3, r3, #19
 800b328:	04db      	lsls	r3, r3, #19
 800b32a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b32c:	69bb      	ldr	r3, [r7, #24]
 800b32e:	015a      	lsls	r2, r3, #5
 800b330:	69fb      	ldr	r3, [r7, #28]
 800b332:	4413      	add	r3, r2
 800b334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b338:	691b      	ldr	r3, [r3, #16]
 800b33a:	69ba      	ldr	r2, [r7, #24]
 800b33c:	0151      	lsls	r1, r2, #5
 800b33e:	69fa      	ldr	r2, [r7, #28]
 800b340:	440a      	add	r2, r1
 800b342:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b346:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b34a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b34e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d11a      	bne.n	800b38c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	691a      	ldr	r2, [r3, #16]
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	429a      	cmp	r2, r3
 800b360:	d903      	bls.n	800b36a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	689a      	ldr	r2, [r3, #8]
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b36a:	69bb      	ldr	r3, [r7, #24]
 800b36c:	015a      	lsls	r2, r3, #5
 800b36e:	69fb      	ldr	r3, [r7, #28]
 800b370:	4413      	add	r3, r2
 800b372:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b376:	691b      	ldr	r3, [r3, #16]
 800b378:	69ba      	ldr	r2, [r7, #24]
 800b37a:	0151      	lsls	r1, r2, #5
 800b37c:	69fa      	ldr	r2, [r7, #28]
 800b37e:	440a      	add	r2, r1
 800b380:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b384:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b388:	6113      	str	r3, [r2, #16]
 800b38a:	e044      	b.n	800b416 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	691a      	ldr	r2, [r3, #16]
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	689b      	ldr	r3, [r3, #8]
 800b394:	4413      	add	r3, r2
 800b396:	1e5a      	subs	r2, r3, #1
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	689b      	ldr	r3, [r3, #8]
 800b39c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3a0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800b3a2:	69bb      	ldr	r3, [r7, #24]
 800b3a4:	015a      	lsls	r2, r3, #5
 800b3a6:	69fb      	ldr	r3, [r7, #28]
 800b3a8:	4413      	add	r3, r2
 800b3aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3ae:	691a      	ldr	r2, [r3, #16]
 800b3b0:	8afb      	ldrh	r3, [r7, #22]
 800b3b2:	04d9      	lsls	r1, r3, #19
 800b3b4:	4ba4      	ldr	r3, [pc, #656]	@ (800b648 <USB_EPStartXfer+0x3cc>)
 800b3b6:	400b      	ands	r3, r1
 800b3b8:	69b9      	ldr	r1, [r7, #24]
 800b3ba:	0148      	lsls	r0, r1, #5
 800b3bc:	69f9      	ldr	r1, [r7, #28]
 800b3be:	4401      	add	r1, r0
 800b3c0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b3c4:	4313      	orrs	r3, r2
 800b3c6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	791b      	ldrb	r3, [r3, #4]
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	d122      	bne.n	800b416 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	015a      	lsls	r2, r3, #5
 800b3d4:	69fb      	ldr	r3, [r7, #28]
 800b3d6:	4413      	add	r3, r2
 800b3d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3dc:	691b      	ldr	r3, [r3, #16]
 800b3de:	69ba      	ldr	r2, [r7, #24]
 800b3e0:	0151      	lsls	r1, r2, #5
 800b3e2:	69fa      	ldr	r2, [r7, #28]
 800b3e4:	440a      	add	r2, r1
 800b3e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b3ea:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b3ee:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	015a      	lsls	r2, r3, #5
 800b3f4:	69fb      	ldr	r3, [r7, #28]
 800b3f6:	4413      	add	r3, r2
 800b3f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3fc:	691a      	ldr	r2, [r3, #16]
 800b3fe:	8afb      	ldrh	r3, [r7, #22]
 800b400:	075b      	lsls	r3, r3, #29
 800b402:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800b406:	69b9      	ldr	r1, [r7, #24]
 800b408:	0148      	lsls	r0, r1, #5
 800b40a:	69f9      	ldr	r1, [r7, #28]
 800b40c:	4401      	add	r1, r0
 800b40e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b412:	4313      	orrs	r3, r2
 800b414:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	015a      	lsls	r2, r3, #5
 800b41a:	69fb      	ldr	r3, [r7, #28]
 800b41c:	4413      	add	r3, r2
 800b41e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b422:	691a      	ldr	r2, [r3, #16]
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	691b      	ldr	r3, [r3, #16]
 800b428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b42c:	69b9      	ldr	r1, [r7, #24]
 800b42e:	0148      	lsls	r0, r1, #5
 800b430:	69f9      	ldr	r1, [r7, #28]
 800b432:	4401      	add	r1, r0
 800b434:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b438:	4313      	orrs	r3, r2
 800b43a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b43c:	79fb      	ldrb	r3, [r7, #7]
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d14b      	bne.n	800b4da <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	69db      	ldr	r3, [r3, #28]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d009      	beq.n	800b45e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b44a:	69bb      	ldr	r3, [r7, #24]
 800b44c:	015a      	lsls	r2, r3, #5
 800b44e:	69fb      	ldr	r3, [r7, #28]
 800b450:	4413      	add	r3, r2
 800b452:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b456:	461a      	mov	r2, r3
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	69db      	ldr	r3, [r3, #28]
 800b45c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	791b      	ldrb	r3, [r3, #4]
 800b462:	2b01      	cmp	r3, #1
 800b464:	d128      	bne.n	800b4b8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b466:	69fb      	ldr	r3, [r7, #28]
 800b468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b472:	2b00      	cmp	r3, #0
 800b474:	d110      	bne.n	800b498 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	015a      	lsls	r2, r3, #5
 800b47a:	69fb      	ldr	r3, [r7, #28]
 800b47c:	4413      	add	r3, r2
 800b47e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	69ba      	ldr	r2, [r7, #24]
 800b486:	0151      	lsls	r1, r2, #5
 800b488:	69fa      	ldr	r2, [r7, #28]
 800b48a:	440a      	add	r2, r1
 800b48c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b490:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b494:	6013      	str	r3, [r2, #0]
 800b496:	e00f      	b.n	800b4b8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	015a      	lsls	r2, r3, #5
 800b49c:	69fb      	ldr	r3, [r7, #28]
 800b49e:	4413      	add	r3, r2
 800b4a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	69ba      	ldr	r2, [r7, #24]
 800b4a8:	0151      	lsls	r1, r2, #5
 800b4aa:	69fa      	ldr	r2, [r7, #28]
 800b4ac:	440a      	add	r2, r1
 800b4ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b4b6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b4b8:	69bb      	ldr	r3, [r7, #24]
 800b4ba:	015a      	lsls	r2, r3, #5
 800b4bc:	69fb      	ldr	r3, [r7, #28]
 800b4be:	4413      	add	r3, r2
 800b4c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	69ba      	ldr	r2, [r7, #24]
 800b4c8:	0151      	lsls	r1, r2, #5
 800b4ca:	69fa      	ldr	r2, [r7, #28]
 800b4cc:	440a      	add	r2, r1
 800b4ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b4d6:	6013      	str	r3, [r2, #0]
 800b4d8:	e166      	b.n	800b7a8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b4da:	69bb      	ldr	r3, [r7, #24]
 800b4dc:	015a      	lsls	r2, r3, #5
 800b4de:	69fb      	ldr	r3, [r7, #28]
 800b4e0:	4413      	add	r3, r2
 800b4e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	69ba      	ldr	r2, [r7, #24]
 800b4ea:	0151      	lsls	r1, r2, #5
 800b4ec:	69fa      	ldr	r2, [r7, #28]
 800b4ee:	440a      	add	r2, r1
 800b4f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4f4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b4f8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	791b      	ldrb	r3, [r3, #4]
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d015      	beq.n	800b52e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	691b      	ldr	r3, [r3, #16]
 800b506:	2b00      	cmp	r3, #0
 800b508:	f000 814e 	beq.w	800b7a8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b50c:	69fb      	ldr	r3, [r7, #28]
 800b50e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b512:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	781b      	ldrb	r3, [r3, #0]
 800b518:	f003 030f 	and.w	r3, r3, #15
 800b51c:	2101      	movs	r1, #1
 800b51e:	fa01 f303 	lsl.w	r3, r1, r3
 800b522:	69f9      	ldr	r1, [r7, #28]
 800b524:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b528:	4313      	orrs	r3, r2
 800b52a:	634b      	str	r3, [r1, #52]	@ 0x34
 800b52c:	e13c      	b.n	800b7a8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b52e:	69fb      	ldr	r3, [r7, #28]
 800b530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d110      	bne.n	800b560 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b53e:	69bb      	ldr	r3, [r7, #24]
 800b540:	015a      	lsls	r2, r3, #5
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	4413      	add	r3, r2
 800b546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	69ba      	ldr	r2, [r7, #24]
 800b54e:	0151      	lsls	r1, r2, #5
 800b550:	69fa      	ldr	r2, [r7, #28]
 800b552:	440a      	add	r2, r1
 800b554:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b558:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b55c:	6013      	str	r3, [r2, #0]
 800b55e:	e00f      	b.n	800b580 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b560:	69bb      	ldr	r3, [r7, #24]
 800b562:	015a      	lsls	r2, r3, #5
 800b564:	69fb      	ldr	r3, [r7, #28]
 800b566:	4413      	add	r3, r2
 800b568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	69ba      	ldr	r2, [r7, #24]
 800b570:	0151      	lsls	r1, r2, #5
 800b572:	69fa      	ldr	r2, [r7, #28]
 800b574:	440a      	add	r2, r1
 800b576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b57a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b57e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	68d9      	ldr	r1, [r3, #12]
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	781a      	ldrb	r2, [r3, #0]
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	691b      	ldr	r3, [r3, #16]
 800b58c:	b298      	uxth	r0, r3
 800b58e:	79fb      	ldrb	r3, [r7, #7]
 800b590:	9300      	str	r3, [sp, #0]
 800b592:	4603      	mov	r3, r0
 800b594:	68f8      	ldr	r0, [r7, #12]
 800b596:	f000 f9b9 	bl	800b90c <USB_WritePacket>
 800b59a:	e105      	b.n	800b7a8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b59c:	69bb      	ldr	r3, [r7, #24]
 800b59e:	015a      	lsls	r2, r3, #5
 800b5a0:	69fb      	ldr	r3, [r7, #28]
 800b5a2:	4413      	add	r3, r2
 800b5a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5a8:	691b      	ldr	r3, [r3, #16]
 800b5aa:	69ba      	ldr	r2, [r7, #24]
 800b5ac:	0151      	lsls	r1, r2, #5
 800b5ae:	69fa      	ldr	r2, [r7, #28]
 800b5b0:	440a      	add	r2, r1
 800b5b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b5b6:	0cdb      	lsrs	r3, r3, #19
 800b5b8:	04db      	lsls	r3, r3, #19
 800b5ba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b5bc:	69bb      	ldr	r3, [r7, #24]
 800b5be:	015a      	lsls	r2, r3, #5
 800b5c0:	69fb      	ldr	r3, [r7, #28]
 800b5c2:	4413      	add	r3, r2
 800b5c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5c8:	691b      	ldr	r3, [r3, #16]
 800b5ca:	69ba      	ldr	r2, [r7, #24]
 800b5cc:	0151      	lsls	r1, r2, #5
 800b5ce:	69fa      	ldr	r2, [r7, #28]
 800b5d0:	440a      	add	r2, r1
 800b5d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b5d6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b5da:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b5de:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800b5e0:	69bb      	ldr	r3, [r7, #24]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d132      	bne.n	800b64c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	691b      	ldr	r3, [r3, #16]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d003      	beq.n	800b5f6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	689a      	ldr	r2, [r3, #8]
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	689a      	ldr	r2, [r3, #8]
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	015a      	lsls	r2, r3, #5
 800b602:	69fb      	ldr	r3, [r7, #28]
 800b604:	4413      	add	r3, r2
 800b606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b60a:	691a      	ldr	r2, [r3, #16]
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	6a1b      	ldr	r3, [r3, #32]
 800b610:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b614:	69b9      	ldr	r1, [r7, #24]
 800b616:	0148      	lsls	r0, r1, #5
 800b618:	69f9      	ldr	r1, [r7, #28]
 800b61a:	4401      	add	r1, r0
 800b61c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b620:	4313      	orrs	r3, r2
 800b622:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b624:	69bb      	ldr	r3, [r7, #24]
 800b626:	015a      	lsls	r2, r3, #5
 800b628:	69fb      	ldr	r3, [r7, #28]
 800b62a:	4413      	add	r3, r2
 800b62c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b630:	691b      	ldr	r3, [r3, #16]
 800b632:	69ba      	ldr	r2, [r7, #24]
 800b634:	0151      	lsls	r1, r2, #5
 800b636:	69fa      	ldr	r2, [r7, #28]
 800b638:	440a      	add	r2, r1
 800b63a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b63e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b642:	6113      	str	r3, [r2, #16]
 800b644:	e062      	b.n	800b70c <USB_EPStartXfer+0x490>
 800b646:	bf00      	nop
 800b648:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	691b      	ldr	r3, [r3, #16]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d123      	bne.n	800b69c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b654:	69bb      	ldr	r3, [r7, #24]
 800b656:	015a      	lsls	r2, r3, #5
 800b658:	69fb      	ldr	r3, [r7, #28]
 800b65a:	4413      	add	r3, r2
 800b65c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b660:	691a      	ldr	r2, [r3, #16]
 800b662:	68bb      	ldr	r3, [r7, #8]
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b66a:	69b9      	ldr	r1, [r7, #24]
 800b66c:	0148      	lsls	r0, r1, #5
 800b66e:	69f9      	ldr	r1, [r7, #28]
 800b670:	4401      	add	r1, r0
 800b672:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b676:	4313      	orrs	r3, r2
 800b678:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b67a:	69bb      	ldr	r3, [r7, #24]
 800b67c:	015a      	lsls	r2, r3, #5
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	4413      	add	r3, r2
 800b682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b686:	691b      	ldr	r3, [r3, #16]
 800b688:	69ba      	ldr	r2, [r7, #24]
 800b68a:	0151      	lsls	r1, r2, #5
 800b68c:	69fa      	ldr	r2, [r7, #28]
 800b68e:	440a      	add	r2, r1
 800b690:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b694:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b698:	6113      	str	r3, [r2, #16]
 800b69a:	e037      	b.n	800b70c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	691a      	ldr	r2, [r3, #16]
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	4413      	add	r3, r2
 800b6a6:	1e5a      	subs	r2, r3, #1
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	689b      	ldr	r3, [r3, #8]
 800b6ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6b0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	689b      	ldr	r3, [r3, #8]
 800b6b6:	8afa      	ldrh	r2, [r7, #22]
 800b6b8:	fb03 f202 	mul.w	r2, r3, r2
 800b6bc:	68bb      	ldr	r3, [r7, #8]
 800b6be:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b6c0:	69bb      	ldr	r3, [r7, #24]
 800b6c2:	015a      	lsls	r2, r3, #5
 800b6c4:	69fb      	ldr	r3, [r7, #28]
 800b6c6:	4413      	add	r3, r2
 800b6c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6cc:	691a      	ldr	r2, [r3, #16]
 800b6ce:	8afb      	ldrh	r3, [r7, #22]
 800b6d0:	04d9      	lsls	r1, r3, #19
 800b6d2:	4b38      	ldr	r3, [pc, #224]	@ (800b7b4 <USB_EPStartXfer+0x538>)
 800b6d4:	400b      	ands	r3, r1
 800b6d6:	69b9      	ldr	r1, [r7, #24]
 800b6d8:	0148      	lsls	r0, r1, #5
 800b6da:	69f9      	ldr	r1, [r7, #28]
 800b6dc:	4401      	add	r1, r0
 800b6de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	015a      	lsls	r2, r3, #5
 800b6ea:	69fb      	ldr	r3, [r7, #28]
 800b6ec:	4413      	add	r3, r2
 800b6ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6f2:	691a      	ldr	r2, [r3, #16]
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	6a1b      	ldr	r3, [r3, #32]
 800b6f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6fc:	69b9      	ldr	r1, [r7, #24]
 800b6fe:	0148      	lsls	r0, r1, #5
 800b700:	69f9      	ldr	r1, [r7, #28]
 800b702:	4401      	add	r1, r0
 800b704:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b708:	4313      	orrs	r3, r2
 800b70a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b70c:	79fb      	ldrb	r3, [r7, #7]
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d10d      	bne.n	800b72e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	68db      	ldr	r3, [r3, #12]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d009      	beq.n	800b72e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	68d9      	ldr	r1, [r3, #12]
 800b71e:	69bb      	ldr	r3, [r7, #24]
 800b720:	015a      	lsls	r2, r3, #5
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	4413      	add	r3, r2
 800b726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b72a:	460a      	mov	r2, r1
 800b72c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	791b      	ldrb	r3, [r3, #4]
 800b732:	2b01      	cmp	r3, #1
 800b734:	d128      	bne.n	800b788 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b736:	69fb      	ldr	r3, [r7, #28]
 800b738:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b742:	2b00      	cmp	r3, #0
 800b744:	d110      	bne.n	800b768 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b746:	69bb      	ldr	r3, [r7, #24]
 800b748:	015a      	lsls	r2, r3, #5
 800b74a:	69fb      	ldr	r3, [r7, #28]
 800b74c:	4413      	add	r3, r2
 800b74e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	69ba      	ldr	r2, [r7, #24]
 800b756:	0151      	lsls	r1, r2, #5
 800b758:	69fa      	ldr	r2, [r7, #28]
 800b75a:	440a      	add	r2, r1
 800b75c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b760:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b764:	6013      	str	r3, [r2, #0]
 800b766:	e00f      	b.n	800b788 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	015a      	lsls	r2, r3, #5
 800b76c:	69fb      	ldr	r3, [r7, #28]
 800b76e:	4413      	add	r3, r2
 800b770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	69ba      	ldr	r2, [r7, #24]
 800b778:	0151      	lsls	r1, r2, #5
 800b77a:	69fa      	ldr	r2, [r7, #28]
 800b77c:	440a      	add	r2, r1
 800b77e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b786:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b788:	69bb      	ldr	r3, [r7, #24]
 800b78a:	015a      	lsls	r2, r3, #5
 800b78c:	69fb      	ldr	r3, [r7, #28]
 800b78e:	4413      	add	r3, r2
 800b790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	69ba      	ldr	r2, [r7, #24]
 800b798:	0151      	lsls	r1, r2, #5
 800b79a:	69fa      	ldr	r2, [r7, #28]
 800b79c:	440a      	add	r2, r1
 800b79e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7a2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b7a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b7a8:	2300      	movs	r3, #0
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	3720      	adds	r7, #32
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	1ff80000 	.word	0x1ff80000

0800b7b8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b087      	sub	sp, #28
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
 800b7c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	785b      	ldrb	r3, [r3, #1]
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d14a      	bne.n	800b86c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	781b      	ldrb	r3, [r3, #0]
 800b7da:	015a      	lsls	r2, r3, #5
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	4413      	add	r3, r2
 800b7e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b7ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b7ee:	f040 8086 	bne.w	800b8fe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	781b      	ldrb	r3, [r3, #0]
 800b7f6:	015a      	lsls	r2, r3, #5
 800b7f8:	693b      	ldr	r3, [r7, #16]
 800b7fa:	4413      	add	r3, r2
 800b7fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	683a      	ldr	r2, [r7, #0]
 800b804:	7812      	ldrb	r2, [r2, #0]
 800b806:	0151      	lsls	r1, r2, #5
 800b808:	693a      	ldr	r2, [r7, #16]
 800b80a:	440a      	add	r2, r1
 800b80c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b810:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b814:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	781b      	ldrb	r3, [r3, #0]
 800b81a:	015a      	lsls	r2, r3, #5
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	4413      	add	r3, r2
 800b820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	683a      	ldr	r2, [r7, #0]
 800b828:	7812      	ldrb	r2, [r2, #0]
 800b82a:	0151      	lsls	r1, r2, #5
 800b82c:	693a      	ldr	r2, [r7, #16]
 800b82e:	440a      	add	r2, r1
 800b830:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b834:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b838:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	3301      	adds	r3, #1
 800b83e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b846:	4293      	cmp	r3, r2
 800b848:	d902      	bls.n	800b850 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b84a:	2301      	movs	r3, #1
 800b84c:	75fb      	strb	r3, [r7, #23]
          break;
 800b84e:	e056      	b.n	800b8fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	015a      	lsls	r2, r3, #5
 800b856:	693b      	ldr	r3, [r7, #16]
 800b858:	4413      	add	r3, r2
 800b85a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b864:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b868:	d0e7      	beq.n	800b83a <USB_EPStopXfer+0x82>
 800b86a:	e048      	b.n	800b8fe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	015a      	lsls	r2, r3, #5
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	4413      	add	r3, r2
 800b876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b880:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b884:	d13b      	bne.n	800b8fe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	781b      	ldrb	r3, [r3, #0]
 800b88a:	015a      	lsls	r2, r3, #5
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	4413      	add	r3, r2
 800b890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	683a      	ldr	r2, [r7, #0]
 800b898:	7812      	ldrb	r2, [r2, #0]
 800b89a:	0151      	lsls	r1, r2, #5
 800b89c:	693a      	ldr	r2, [r7, #16]
 800b89e:	440a      	add	r2, r1
 800b8a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b8a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b8a8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	781b      	ldrb	r3, [r3, #0]
 800b8ae:	015a      	lsls	r2, r3, #5
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	4413      	add	r3, r2
 800b8b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	7812      	ldrb	r2, [r2, #0]
 800b8be:	0151      	lsls	r1, r2, #5
 800b8c0:	693a      	ldr	r2, [r7, #16]
 800b8c2:	440a      	add	r2, r1
 800b8c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b8c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b8cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	3301      	adds	r3, #1
 800b8d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d902      	bls.n	800b8e4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b8de:	2301      	movs	r3, #1
 800b8e0:	75fb      	strb	r3, [r7, #23]
          break;
 800b8e2:	e00c      	b.n	800b8fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	015a      	lsls	r2, r3, #5
 800b8ea:	693b      	ldr	r3, [r7, #16]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b8f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b8fc:	d0e7      	beq.n	800b8ce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b8fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800b900:	4618      	mov	r0, r3
 800b902:	371c      	adds	r7, #28
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b089      	sub	sp, #36	@ 0x24
 800b910:	af00      	add	r7, sp, #0
 800b912:	60f8      	str	r0, [r7, #12]
 800b914:	60b9      	str	r1, [r7, #8]
 800b916:	4611      	mov	r1, r2
 800b918:	461a      	mov	r2, r3
 800b91a:	460b      	mov	r3, r1
 800b91c:	71fb      	strb	r3, [r7, #7]
 800b91e:	4613      	mov	r3, r2
 800b920:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b92a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d123      	bne.n	800b97a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b932:	88bb      	ldrh	r3, [r7, #4]
 800b934:	3303      	adds	r3, #3
 800b936:	089b      	lsrs	r3, r3, #2
 800b938:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b93a:	2300      	movs	r3, #0
 800b93c:	61bb      	str	r3, [r7, #24]
 800b93e:	e018      	b.n	800b972 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b940:	79fb      	ldrb	r3, [r7, #7]
 800b942:	031a      	lsls	r2, r3, #12
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	4413      	add	r3, r2
 800b948:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b94c:	461a      	mov	r2, r3
 800b94e:	69fb      	ldr	r3, [r7, #28]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b954:	69fb      	ldr	r3, [r7, #28]
 800b956:	3301      	adds	r3, #1
 800b958:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b95a:	69fb      	ldr	r3, [r7, #28]
 800b95c:	3301      	adds	r3, #1
 800b95e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b960:	69fb      	ldr	r3, [r7, #28]
 800b962:	3301      	adds	r3, #1
 800b964:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b966:	69fb      	ldr	r3, [r7, #28]
 800b968:	3301      	adds	r3, #1
 800b96a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b96c:	69bb      	ldr	r3, [r7, #24]
 800b96e:	3301      	adds	r3, #1
 800b970:	61bb      	str	r3, [r7, #24]
 800b972:	69ba      	ldr	r2, [r7, #24]
 800b974:	693b      	ldr	r3, [r7, #16]
 800b976:	429a      	cmp	r2, r3
 800b978:	d3e2      	bcc.n	800b940 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b97a:	2300      	movs	r3, #0
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3724      	adds	r7, #36	@ 0x24
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b988:	b480      	push	{r7}
 800b98a:	b08b      	sub	sp, #44	@ 0x2c
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	60f8      	str	r0, [r7, #12]
 800b990:	60b9      	str	r1, [r7, #8]
 800b992:	4613      	mov	r3, r2
 800b994:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b99e:	88fb      	ldrh	r3, [r7, #6]
 800b9a0:	089b      	lsrs	r3, r3, #2
 800b9a2:	b29b      	uxth	r3, r3
 800b9a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b9a6:	88fb      	ldrh	r3, [r7, #6]
 800b9a8:	f003 0303 	and.w	r3, r3, #3
 800b9ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	623b      	str	r3, [r7, #32]
 800b9b2:	e014      	b.n	800b9de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b9b4:	69bb      	ldr	r3, [r7, #24]
 800b9b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9ba:	681a      	ldr	r2, [r3, #0]
 800b9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9be:	601a      	str	r2, [r3, #0]
    pDest++;
 800b9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b9d8:	6a3b      	ldr	r3, [r7, #32]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	623b      	str	r3, [r7, #32]
 800b9de:	6a3a      	ldr	r2, [r7, #32]
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d3e6      	bcc.n	800b9b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b9e6:	8bfb      	ldrh	r3, [r7, #30]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d01e      	beq.n	800ba2a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b9f0:	69bb      	ldr	r3, [r7, #24]
 800b9f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9f6:	461a      	mov	r2, r3
 800b9f8:	f107 0310 	add.w	r3, r7, #16
 800b9fc:	6812      	ldr	r2, [r2, #0]
 800b9fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ba00:	693a      	ldr	r2, [r7, #16]
 800ba02:	6a3b      	ldr	r3, [r7, #32]
 800ba04:	b2db      	uxtb	r3, r3
 800ba06:	00db      	lsls	r3, r3, #3
 800ba08:	fa22 f303 	lsr.w	r3, r2, r3
 800ba0c:	b2da      	uxtb	r2, r3
 800ba0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba10:	701a      	strb	r2, [r3, #0]
      i++;
 800ba12:	6a3b      	ldr	r3, [r7, #32]
 800ba14:	3301      	adds	r3, #1
 800ba16:	623b      	str	r3, [r7, #32]
      pDest++;
 800ba18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800ba1e:	8bfb      	ldrh	r3, [r7, #30]
 800ba20:	3b01      	subs	r3, #1
 800ba22:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800ba24:	8bfb      	ldrh	r3, [r7, #30]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d1ea      	bne.n	800ba00 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ba2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	372c      	adds	r7, #44	@ 0x2c
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr

0800ba38 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b085      	sub	sp, #20
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
 800ba40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	785b      	ldrb	r3, [r3, #1]
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	d12c      	bne.n	800baae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ba54:	68bb      	ldr	r3, [r7, #8]
 800ba56:	015a      	lsls	r2, r3, #5
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	4413      	add	r3, r2
 800ba5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	db12      	blt.n	800ba8c <USB_EPSetStall+0x54>
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d00f      	beq.n	800ba8c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	015a      	lsls	r2, r3, #5
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	4413      	add	r3, r2
 800ba74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	68ba      	ldr	r2, [r7, #8]
 800ba7c:	0151      	lsls	r1, r2, #5
 800ba7e:	68fa      	ldr	r2, [r7, #12]
 800ba80:	440a      	add	r2, r1
 800ba82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba86:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ba8a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	015a      	lsls	r2, r3, #5
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	4413      	add	r3, r2
 800ba94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	68ba      	ldr	r2, [r7, #8]
 800ba9c:	0151      	lsls	r1, r2, #5
 800ba9e:	68fa      	ldr	r2, [r7, #12]
 800baa0:	440a      	add	r2, r1
 800baa2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800baa6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800baaa:	6013      	str	r3, [r2, #0]
 800baac:	e02b      	b.n	800bb06 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	015a      	lsls	r2, r3, #5
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	4413      	add	r3, r2
 800bab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2b00      	cmp	r3, #0
 800babe:	db12      	blt.n	800bae6 <USB_EPSetStall+0xae>
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d00f      	beq.n	800bae6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	015a      	lsls	r2, r3, #5
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	4413      	add	r3, r2
 800bace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	68ba      	ldr	r2, [r7, #8]
 800bad6:	0151      	lsls	r1, r2, #5
 800bad8:	68fa      	ldr	r2, [r7, #12]
 800bada:	440a      	add	r2, r1
 800badc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bae0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bae4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	015a      	lsls	r2, r3, #5
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	4413      	add	r3, r2
 800baee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	68ba      	ldr	r2, [r7, #8]
 800baf6:	0151      	lsls	r1, r2, #5
 800baf8:	68fa      	ldr	r2, [r7, #12]
 800bafa:	440a      	add	r2, r1
 800bafc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bb00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bb04:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bb06:	2300      	movs	r3, #0
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3714      	adds	r7, #20
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr

0800bb14 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bb14:	b480      	push	{r7}
 800bb16:	b085      	sub	sp, #20
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	781b      	ldrb	r3, [r3, #0]
 800bb26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	785b      	ldrb	r3, [r3, #1]
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	d128      	bne.n	800bb82 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	015a      	lsls	r2, r3, #5
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	4413      	add	r3, r2
 800bb38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	68ba      	ldr	r2, [r7, #8]
 800bb40:	0151      	lsls	r1, r2, #5
 800bb42:	68fa      	ldr	r2, [r7, #12]
 800bb44:	440a      	add	r2, r1
 800bb46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bb4e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	791b      	ldrb	r3, [r3, #4]
 800bb54:	2b03      	cmp	r3, #3
 800bb56:	d003      	beq.n	800bb60 <USB_EPClearStall+0x4c>
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	791b      	ldrb	r3, [r3, #4]
 800bb5c:	2b02      	cmp	r3, #2
 800bb5e:	d138      	bne.n	800bbd2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	015a      	lsls	r2, r3, #5
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	4413      	add	r3, r2
 800bb68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	68ba      	ldr	r2, [r7, #8]
 800bb70:	0151      	lsls	r1, r2, #5
 800bb72:	68fa      	ldr	r2, [r7, #12]
 800bb74:	440a      	add	r2, r1
 800bb76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb7e:	6013      	str	r3, [r2, #0]
 800bb80:	e027      	b.n	800bbd2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	015a      	lsls	r2, r3, #5
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	4413      	add	r3, r2
 800bb8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	68ba      	ldr	r2, [r7, #8]
 800bb92:	0151      	lsls	r1, r2, #5
 800bb94:	68fa      	ldr	r2, [r7, #12]
 800bb96:	440a      	add	r2, r1
 800bb98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bb9c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bba0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	791b      	ldrb	r3, [r3, #4]
 800bba6:	2b03      	cmp	r3, #3
 800bba8:	d003      	beq.n	800bbb2 <USB_EPClearStall+0x9e>
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	791b      	ldrb	r3, [r3, #4]
 800bbae:	2b02      	cmp	r3, #2
 800bbb0:	d10f      	bne.n	800bbd2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	015a      	lsls	r2, r3, #5
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	4413      	add	r3, r2
 800bbba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	68ba      	ldr	r2, [r7, #8]
 800bbc2:	0151      	lsls	r1, r2, #5
 800bbc4:	68fa      	ldr	r2, [r7, #12]
 800bbc6:	440a      	add	r2, r1
 800bbc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bbcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bbd0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800bbd2:	2300      	movs	r3, #0
}
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	3714      	adds	r7, #20
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbde:	4770      	bx	lr

0800bbe0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800bbe0:	b480      	push	{r7}
 800bbe2:	b085      	sub	sp, #20
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
 800bbe8:	460b      	mov	r3, r1
 800bbea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	68fa      	ldr	r2, [r7, #12]
 800bbfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bbfe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800bc02:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc0a:	681a      	ldr	r2, [r3, #0]
 800bc0c:	78fb      	ldrb	r3, [r7, #3]
 800bc0e:	011b      	lsls	r3, r3, #4
 800bc10:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800bc14:	68f9      	ldr	r1, [r7, #12]
 800bc16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800bc1e:	2300      	movs	r3, #0
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3714      	adds	r7, #20
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr

0800bc2c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b085      	sub	sp, #20
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	68fa      	ldr	r2, [r7, #12]
 800bc42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bc46:	f023 0303 	bic.w	r3, r3, #3
 800bc4a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc52:	685b      	ldr	r3, [r3, #4]
 800bc54:	68fa      	ldr	r2, [r7, #12]
 800bc56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc5a:	f023 0302 	bic.w	r3, r3, #2
 800bc5e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bc60:	2300      	movs	r3, #0
}
 800bc62:	4618      	mov	r0, r3
 800bc64:	3714      	adds	r7, #20
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr

0800bc6e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc6e:	b480      	push	{r7}
 800bc70:	b085      	sub	sp, #20
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	68fa      	ldr	r2, [r7, #12]
 800bc84:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bc88:	f023 0303 	bic.w	r3, r3, #3
 800bc8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc94:	685b      	ldr	r3, [r3, #4]
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc9c:	f043 0302 	orr.w	r3, r3, #2
 800bca0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bca2:	2300      	movs	r3, #0
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3714      	adds	r7, #20
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcae:	4770      	bx	lr

0800bcb0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bcb0:	b480      	push	{r7}
 800bcb2:	b085      	sub	sp, #20
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	695b      	ldr	r3, [r3, #20]
 800bcbc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	699b      	ldr	r3, [r3, #24]
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	4013      	ands	r3, r2
 800bcc6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	3714      	adds	r7, #20
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr

0800bcd6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bcd6:	b480      	push	{r7}
 800bcd8:	b085      	sub	sp, #20
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bce8:	699b      	ldr	r3, [r3, #24]
 800bcea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcf2:	69db      	ldr	r3, [r3, #28]
 800bcf4:	68ba      	ldr	r2, [r7, #8]
 800bcf6:	4013      	ands	r3, r2
 800bcf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	0c1b      	lsrs	r3, r3, #16
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3714      	adds	r7, #20
 800bd02:	46bd      	mov	sp, r7
 800bd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd08:	4770      	bx	lr

0800bd0a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bd0a:	b480      	push	{r7}
 800bd0c:	b085      	sub	sp, #20
 800bd0e:	af00      	add	r7, sp, #0
 800bd10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd1c:	699b      	ldr	r3, [r3, #24]
 800bd1e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd26:	69db      	ldr	r3, [r3, #28]
 800bd28:	68ba      	ldr	r2, [r7, #8]
 800bd2a:	4013      	ands	r3, r2
 800bd2c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	b29b      	uxth	r3, r3
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3714      	adds	r7, #20
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr

0800bd3e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bd3e:	b480      	push	{r7}
 800bd40:	b085      	sub	sp, #20
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	6078      	str	r0, [r7, #4]
 800bd46:	460b      	mov	r3, r1
 800bd48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bd4e:	78fb      	ldrb	r3, [r7, #3]
 800bd50:	015a      	lsls	r2, r3, #5
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	4413      	add	r3, r2
 800bd56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd5a:	689b      	ldr	r3, [r3, #8]
 800bd5c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd64:	695b      	ldr	r3, [r3, #20]
 800bd66:	68ba      	ldr	r2, [r7, #8]
 800bd68:	4013      	ands	r3, r2
 800bd6a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bd6c:	68bb      	ldr	r3, [r7, #8]
}
 800bd6e:	4618      	mov	r0, r3
 800bd70:	3714      	adds	r7, #20
 800bd72:	46bd      	mov	sp, r7
 800bd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd78:	4770      	bx	lr

0800bd7a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bd7a:	b480      	push	{r7}
 800bd7c:	b087      	sub	sp, #28
 800bd7e:	af00      	add	r7, sp, #0
 800bd80:	6078      	str	r0, [r7, #4]
 800bd82:	460b      	mov	r3, r1
 800bd84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd90:	691b      	ldr	r3, [r3, #16]
 800bd92:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bd94:	697b      	ldr	r3, [r7, #20]
 800bd96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd9c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bd9e:	78fb      	ldrb	r3, [r7, #3]
 800bda0:	f003 030f 	and.w	r3, r3, #15
 800bda4:	68fa      	ldr	r2, [r7, #12]
 800bda6:	fa22 f303 	lsr.w	r3, r2, r3
 800bdaa:	01db      	lsls	r3, r3, #7
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	693a      	ldr	r2, [r7, #16]
 800bdb0:	4313      	orrs	r3, r2
 800bdb2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bdb4:	78fb      	ldrb	r3, [r7, #3]
 800bdb6:	015a      	lsls	r2, r3, #5
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	4413      	add	r3, r2
 800bdbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdc0:	689b      	ldr	r3, [r3, #8]
 800bdc2:	693a      	ldr	r2, [r7, #16]
 800bdc4:	4013      	ands	r3, r2
 800bdc6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bdc8:	68bb      	ldr	r3, [r7, #8]
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	371c      	adds	r7, #28
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd4:	4770      	bx	lr

0800bdd6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bdd6:	b480      	push	{r7}
 800bdd8:	b083      	sub	sp, #12
 800bdda:	af00      	add	r7, sp, #0
 800bddc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	695b      	ldr	r3, [r3, #20]
 800bde2:	f003 0301 	and.w	r3, r3, #1
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	370c      	adds	r7, #12
 800bdea:	46bd      	mov	sp, r7
 800bdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf0:	4770      	bx	lr

0800bdf2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800bdf2:	b480      	push	{r7}
 800bdf4:	b085      	sub	sp, #20
 800bdf6:	af00      	add	r7, sp, #0
 800bdf8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	68fa      	ldr	r2, [r7, #12]
 800be08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be0c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800be10:	f023 0307 	bic.w	r3, r3, #7
 800be14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be1c:	685b      	ldr	r3, [r3, #4]
 800be1e:	68fa      	ldr	r2, [r7, #12]
 800be20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be2a:	2300      	movs	r3, #0
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3714      	adds	r7, #20
 800be30:	46bd      	mov	sp, r7
 800be32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be36:	4770      	bx	lr

0800be38 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800be38:	b480      	push	{r7}
 800be3a:	b087      	sub	sp, #28
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	60f8      	str	r0, [r7, #12]
 800be40:	460b      	mov	r3, r1
 800be42:	607a      	str	r2, [r7, #4]
 800be44:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	333c      	adds	r3, #60	@ 0x3c
 800be4e:	3304      	adds	r3, #4
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	4a26      	ldr	r2, [pc, #152]	@ (800bef0 <USB_EP0_OutStart+0xb8>)
 800be58:	4293      	cmp	r3, r2
 800be5a:	d90a      	bls.n	800be72 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be6c:	d101      	bne.n	800be72 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800be6e:	2300      	movs	r3, #0
 800be70:	e037      	b.n	800bee2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be78:	461a      	mov	r2, r3
 800be7a:	2300      	movs	r3, #0
 800be7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be84:	691b      	ldr	r3, [r3, #16]
 800be86:	697a      	ldr	r2, [r7, #20]
 800be88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800be90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be98:	691b      	ldr	r3, [r3, #16]
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bea0:	f043 0318 	orr.w	r3, r3, #24
 800bea4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800beac:	691b      	ldr	r3, [r3, #16]
 800beae:	697a      	ldr	r2, [r7, #20]
 800beb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800beb4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800beb8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800beba:	7afb      	ldrb	r3, [r7, #11]
 800bebc:	2b01      	cmp	r3, #1
 800bebe:	d10f      	bne.n	800bee0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800bec0:	697b      	ldr	r3, [r7, #20]
 800bec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bec6:	461a      	mov	r2, r3
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800becc:	697b      	ldr	r3, [r7, #20]
 800bece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	697a      	ldr	r2, [r7, #20]
 800bed6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800beda:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800bede:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bee0:	2300      	movs	r3, #0
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	371c      	adds	r7, #28
 800bee6:	46bd      	mov	sp, r7
 800bee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop
 800bef0:	4f54300a 	.word	0x4f54300a

0800bef4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b085      	sub	sp, #20
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800befc:	2300      	movs	r3, #0
 800befe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	3301      	adds	r3, #1
 800bf04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bf0c:	d901      	bls.n	800bf12 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bf0e:	2303      	movs	r3, #3
 800bf10:	e022      	b.n	800bf58 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	691b      	ldr	r3, [r3, #16]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	daf2      	bge.n	800bf00 <USB_CoreReset+0xc>

  count = 10U;
 800bf1a:	230a      	movs	r3, #10
 800bf1c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800bf1e:	e002      	b.n	800bf26 <USB_CoreReset+0x32>
  {
    count--;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	3b01      	subs	r3, #1
 800bf24:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d1f9      	bne.n	800bf20 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	691b      	ldr	r3, [r3, #16]
 800bf30:	f043 0201 	orr.w	r2, r3, #1
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bf44:	d901      	bls.n	800bf4a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800bf46:	2303      	movs	r3, #3
 800bf48:	e006      	b.n	800bf58 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	691b      	ldr	r3, [r3, #16]
 800bf4e:	f003 0301 	and.w	r3, r3, #1
 800bf52:	2b01      	cmp	r3, #1
 800bf54:	d0f0      	beq.n	800bf38 <USB_CoreReset+0x44>

  return HAL_OK;
 800bf56:	2300      	movs	r3, #0
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3714      	adds	r7, #20
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf62:	4770      	bx	lr

0800bf64 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b084      	sub	sp, #16
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bf70:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800bf74:	f002 fd1e 	bl	800e9b4 <USBD_static_malloc>
 800bf78:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d109      	bne.n	800bf94 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	32b0      	adds	r2, #176	@ 0xb0
 800bf8a:	2100      	movs	r1, #0
 800bf8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800bf90:	2302      	movs	r3, #2
 800bf92:	e0d4      	b.n	800c13e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800bf94:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800bf98:	2100      	movs	r1, #0
 800bf9a:	68f8      	ldr	r0, [r7, #12]
 800bf9c:	f002 fd9e 	bl	800eadc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	32b0      	adds	r2, #176	@ 0xb0
 800bfaa:	68f9      	ldr	r1, [r7, #12]
 800bfac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	32b0      	adds	r2, #176	@ 0xb0
 800bfba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	7c1b      	ldrb	r3, [r3, #16]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d138      	bne.n	800c03e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bfcc:	4b5e      	ldr	r3, [pc, #376]	@ (800c148 <USBD_CDC_Init+0x1e4>)
 800bfce:	7819      	ldrb	r1, [r3, #0]
 800bfd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bfd4:	2202      	movs	r2, #2
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f002 fbc9 	bl	800e76e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bfdc:	4b5a      	ldr	r3, [pc, #360]	@ (800c148 <USBD_CDC_Init+0x1e4>)
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	f003 020f 	and.w	r2, r3, #15
 800bfe4:	6879      	ldr	r1, [r7, #4]
 800bfe6:	4613      	mov	r3, r2
 800bfe8:	009b      	lsls	r3, r3, #2
 800bfea:	4413      	add	r3, r2
 800bfec:	009b      	lsls	r3, r3, #2
 800bfee:	440b      	add	r3, r1
 800bff0:	3323      	adds	r3, #35	@ 0x23
 800bff2:	2201      	movs	r2, #1
 800bff4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bff6:	4b55      	ldr	r3, [pc, #340]	@ (800c14c <USBD_CDC_Init+0x1e8>)
 800bff8:	7819      	ldrb	r1, [r3, #0]
 800bffa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bffe:	2202      	movs	r2, #2
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f002 fbb4 	bl	800e76e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c006:	4b51      	ldr	r3, [pc, #324]	@ (800c14c <USBD_CDC_Init+0x1e8>)
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	f003 020f 	and.w	r2, r3, #15
 800c00e:	6879      	ldr	r1, [r7, #4]
 800c010:	4613      	mov	r3, r2
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	4413      	add	r3, r2
 800c016:	009b      	lsls	r3, r3, #2
 800c018:	440b      	add	r3, r1
 800c01a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c01e:	2201      	movs	r2, #1
 800c020:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c022:	4b4b      	ldr	r3, [pc, #300]	@ (800c150 <USBD_CDC_Init+0x1ec>)
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	f003 020f 	and.w	r2, r3, #15
 800c02a:	6879      	ldr	r1, [r7, #4]
 800c02c:	4613      	mov	r3, r2
 800c02e:	009b      	lsls	r3, r3, #2
 800c030:	4413      	add	r3, r2
 800c032:	009b      	lsls	r3, r3, #2
 800c034:	440b      	add	r3, r1
 800c036:	331c      	adds	r3, #28
 800c038:	2210      	movs	r2, #16
 800c03a:	601a      	str	r2, [r3, #0]
 800c03c:	e035      	b.n	800c0aa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c03e:	4b42      	ldr	r3, [pc, #264]	@ (800c148 <USBD_CDC_Init+0x1e4>)
 800c040:	7819      	ldrb	r1, [r3, #0]
 800c042:	2340      	movs	r3, #64	@ 0x40
 800c044:	2202      	movs	r2, #2
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f002 fb91 	bl	800e76e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c04c:	4b3e      	ldr	r3, [pc, #248]	@ (800c148 <USBD_CDC_Init+0x1e4>)
 800c04e:	781b      	ldrb	r3, [r3, #0]
 800c050:	f003 020f 	and.w	r2, r3, #15
 800c054:	6879      	ldr	r1, [r7, #4]
 800c056:	4613      	mov	r3, r2
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	4413      	add	r3, r2
 800c05c:	009b      	lsls	r3, r3, #2
 800c05e:	440b      	add	r3, r1
 800c060:	3323      	adds	r3, #35	@ 0x23
 800c062:	2201      	movs	r2, #1
 800c064:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c066:	4b39      	ldr	r3, [pc, #228]	@ (800c14c <USBD_CDC_Init+0x1e8>)
 800c068:	7819      	ldrb	r1, [r3, #0]
 800c06a:	2340      	movs	r3, #64	@ 0x40
 800c06c:	2202      	movs	r2, #2
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f002 fb7d 	bl	800e76e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c074:	4b35      	ldr	r3, [pc, #212]	@ (800c14c <USBD_CDC_Init+0x1e8>)
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	f003 020f 	and.w	r2, r3, #15
 800c07c:	6879      	ldr	r1, [r7, #4]
 800c07e:	4613      	mov	r3, r2
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	4413      	add	r3, r2
 800c084:	009b      	lsls	r3, r3, #2
 800c086:	440b      	add	r3, r1
 800c088:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c08c:	2201      	movs	r2, #1
 800c08e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c090:	4b2f      	ldr	r3, [pc, #188]	@ (800c150 <USBD_CDC_Init+0x1ec>)
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	f003 020f 	and.w	r2, r3, #15
 800c098:	6879      	ldr	r1, [r7, #4]
 800c09a:	4613      	mov	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4413      	add	r3, r2
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	440b      	add	r3, r1
 800c0a4:	331c      	adds	r3, #28
 800c0a6:	2210      	movs	r2, #16
 800c0a8:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c0aa:	4b29      	ldr	r3, [pc, #164]	@ (800c150 <USBD_CDC_Init+0x1ec>)
 800c0ac:	7819      	ldrb	r1, [r3, #0]
 800c0ae:	2308      	movs	r3, #8
 800c0b0:	2203      	movs	r2, #3
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f002 fb5b 	bl	800e76e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c0b8:	4b25      	ldr	r3, [pc, #148]	@ (800c150 <USBD_CDC_Init+0x1ec>)
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	f003 020f 	and.w	r2, r3, #15
 800c0c0:	6879      	ldr	r1, [r7, #4]
 800c0c2:	4613      	mov	r3, r2
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	4413      	add	r3, r2
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	440b      	add	r3, r1
 800c0cc:	3323      	adds	r3, #35	@ 0x23
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	33b0      	adds	r3, #176	@ 0xb0
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	4413      	add	r3, r2
 800c0e8:	685b      	ldr	r3, [r3, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800c104:	2b00      	cmp	r3, #0
 800c106:	d101      	bne.n	800c10c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c108:	2302      	movs	r3, #2
 800c10a:	e018      	b.n	800c13e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	7c1b      	ldrb	r3, [r3, #16]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d10a      	bne.n	800c12a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c114:	4b0d      	ldr	r3, [pc, #52]	@ (800c14c <USBD_CDC_Init+0x1e8>)
 800c116:	7819      	ldrb	r1, [r3, #0]
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c11e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c122:	6878      	ldr	r0, [r7, #4]
 800c124:	f002 fc12 	bl	800e94c <USBD_LL_PrepareReceive>
 800c128:	e008      	b.n	800c13c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c12a:	4b08      	ldr	r3, [pc, #32]	@ (800c14c <USBD_CDC_Init+0x1e8>)
 800c12c:	7819      	ldrb	r1, [r3, #0]
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c134:	2340      	movs	r3, #64	@ 0x40
 800c136:	6878      	ldr	r0, [r7, #4]
 800c138:	f002 fc08 	bl	800e94c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c13c:	2300      	movs	r3, #0
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3710      	adds	r7, #16
 800c142:	46bd      	mov	sp, r7
 800c144:	bd80      	pop	{r7, pc}
 800c146:	bf00      	nop
 800c148:	200000c3 	.word	0x200000c3
 800c14c:	200000c4 	.word	0x200000c4
 800c150:	200000c5 	.word	0x200000c5

0800c154 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b082      	sub	sp, #8
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
 800c15c:	460b      	mov	r3, r1
 800c15e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c160:	4b3a      	ldr	r3, [pc, #232]	@ (800c24c <USBD_CDC_DeInit+0xf8>)
 800c162:	781b      	ldrb	r3, [r3, #0]
 800c164:	4619      	mov	r1, r3
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f002 fb27 	bl	800e7ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c16c:	4b37      	ldr	r3, [pc, #220]	@ (800c24c <USBD_CDC_DeInit+0xf8>)
 800c16e:	781b      	ldrb	r3, [r3, #0]
 800c170:	f003 020f 	and.w	r2, r3, #15
 800c174:	6879      	ldr	r1, [r7, #4]
 800c176:	4613      	mov	r3, r2
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	4413      	add	r3, r2
 800c17c:	009b      	lsls	r3, r3, #2
 800c17e:	440b      	add	r3, r1
 800c180:	3323      	adds	r3, #35	@ 0x23
 800c182:	2200      	movs	r2, #0
 800c184:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c186:	4b32      	ldr	r3, [pc, #200]	@ (800c250 <USBD_CDC_DeInit+0xfc>)
 800c188:	781b      	ldrb	r3, [r3, #0]
 800c18a:	4619      	mov	r1, r3
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	f002 fb14 	bl	800e7ba <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c192:	4b2f      	ldr	r3, [pc, #188]	@ (800c250 <USBD_CDC_DeInit+0xfc>)
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	f003 020f 	and.w	r2, r3, #15
 800c19a:	6879      	ldr	r1, [r7, #4]
 800c19c:	4613      	mov	r3, r2
 800c19e:	009b      	lsls	r3, r3, #2
 800c1a0:	4413      	add	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	440b      	add	r3, r1
 800c1a6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c1ae:	4b29      	ldr	r3, [pc, #164]	@ (800c254 <USBD_CDC_DeInit+0x100>)
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	6878      	ldr	r0, [r7, #4]
 800c1b6:	f002 fb00 	bl	800e7ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c1ba:	4b26      	ldr	r3, [pc, #152]	@ (800c254 <USBD_CDC_DeInit+0x100>)
 800c1bc:	781b      	ldrb	r3, [r3, #0]
 800c1be:	f003 020f 	and.w	r2, r3, #15
 800c1c2:	6879      	ldr	r1, [r7, #4]
 800c1c4:	4613      	mov	r3, r2
 800c1c6:	009b      	lsls	r3, r3, #2
 800c1c8:	4413      	add	r3, r2
 800c1ca:	009b      	lsls	r3, r3, #2
 800c1cc:	440b      	add	r3, r1
 800c1ce:	3323      	adds	r3, #35	@ 0x23
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c1d4:	4b1f      	ldr	r3, [pc, #124]	@ (800c254 <USBD_CDC_DeInit+0x100>)
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	f003 020f 	and.w	r2, r3, #15
 800c1dc:	6879      	ldr	r1, [r7, #4]
 800c1de:	4613      	mov	r3, r2
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	4413      	add	r3, r2
 800c1e4:	009b      	lsls	r3, r3, #2
 800c1e6:	440b      	add	r3, r1
 800c1e8:	331c      	adds	r3, #28
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	32b0      	adds	r2, #176	@ 0xb0
 800c1f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d01f      	beq.n	800c240 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c206:	687a      	ldr	r2, [r7, #4]
 800c208:	33b0      	adds	r3, #176	@ 0xb0
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	4413      	add	r3, r2
 800c20e:	685b      	ldr	r3, [r3, #4]
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	32b0      	adds	r2, #176	@ 0xb0
 800c21e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c222:	4618      	mov	r0, r3
 800c224:	f002 fbd4 	bl	800e9d0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	32b0      	adds	r2, #176	@ 0xb0
 800c232:	2100      	movs	r1, #0
 800c234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2200      	movs	r2, #0
 800c23c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c240:	2300      	movs	r3, #0
}
 800c242:	4618      	mov	r0, r3
 800c244:	3708      	adds	r7, #8
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
 800c24a:	bf00      	nop
 800c24c:	200000c3 	.word	0x200000c3
 800c250:	200000c4 	.word	0x200000c4
 800c254:	200000c5 	.word	0x200000c5

0800c258 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b086      	sub	sp, #24
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	32b0      	adds	r2, #176	@ 0xb0
 800c26c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c270:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c272:	2300      	movs	r3, #0
 800c274:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c276:	2300      	movs	r3, #0
 800c278:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c27a:	2300      	movs	r3, #0
 800c27c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c27e:	693b      	ldr	r3, [r7, #16]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d101      	bne.n	800c288 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c284:	2303      	movs	r3, #3
 800c286:	e0bf      	b.n	800c408 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c290:	2b00      	cmp	r3, #0
 800c292:	d050      	beq.n	800c336 <USBD_CDC_Setup+0xde>
 800c294:	2b20      	cmp	r3, #32
 800c296:	f040 80af 	bne.w	800c3f8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	88db      	ldrh	r3, [r3, #6]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d03a      	beq.n	800c318 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	b25b      	sxtb	r3, r3
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	da1b      	bge.n	800c2e4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c2b2:	687a      	ldr	r2, [r7, #4]
 800c2b4:	33b0      	adds	r3, #176	@ 0xb0
 800c2b6:	009b      	lsls	r3, r3, #2
 800c2b8:	4413      	add	r3, r2
 800c2ba:	685b      	ldr	r3, [r3, #4]
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	683a      	ldr	r2, [r7, #0]
 800c2c0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c2c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c2c4:	683a      	ldr	r2, [r7, #0]
 800c2c6:	88d2      	ldrh	r2, [r2, #6]
 800c2c8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	88db      	ldrh	r3, [r3, #6]
 800c2ce:	2b07      	cmp	r3, #7
 800c2d0:	bf28      	it	cs
 800c2d2:	2307      	movcs	r3, #7
 800c2d4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	89fa      	ldrh	r2, [r7, #14]
 800c2da:	4619      	mov	r1, r3
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f001 fda9 	bl	800de34 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c2e2:	e090      	b.n	800c406 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	785a      	ldrb	r2, [r3, #1]
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	88db      	ldrh	r3, [r3, #6]
 800c2f2:	2b3f      	cmp	r3, #63	@ 0x3f
 800c2f4:	d803      	bhi.n	800c2fe <USBD_CDC_Setup+0xa6>
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	88db      	ldrh	r3, [r3, #6]
 800c2fa:	b2da      	uxtb	r2, r3
 800c2fc:	e000      	b.n	800c300 <USBD_CDC_Setup+0xa8>
 800c2fe:	2240      	movs	r2, #64	@ 0x40
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c306:	6939      	ldr	r1, [r7, #16]
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800c30e:	461a      	mov	r2, r3
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f001 fdbe 	bl	800de92 <USBD_CtlPrepareRx>
      break;
 800c316:	e076      	b.n	800c406 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	33b0      	adds	r3, #176	@ 0xb0
 800c322:	009b      	lsls	r3, r3, #2
 800c324:	4413      	add	r3, r2
 800c326:	685b      	ldr	r3, [r3, #4]
 800c328:	689b      	ldr	r3, [r3, #8]
 800c32a:	683a      	ldr	r2, [r7, #0]
 800c32c:	7850      	ldrb	r0, [r2, #1]
 800c32e:	2200      	movs	r2, #0
 800c330:	6839      	ldr	r1, [r7, #0]
 800c332:	4798      	blx	r3
      break;
 800c334:	e067      	b.n	800c406 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	785b      	ldrb	r3, [r3, #1]
 800c33a:	2b0b      	cmp	r3, #11
 800c33c:	d851      	bhi.n	800c3e2 <USBD_CDC_Setup+0x18a>
 800c33e:	a201      	add	r2, pc, #4	@ (adr r2, 800c344 <USBD_CDC_Setup+0xec>)
 800c340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c344:	0800c375 	.word	0x0800c375
 800c348:	0800c3f1 	.word	0x0800c3f1
 800c34c:	0800c3e3 	.word	0x0800c3e3
 800c350:	0800c3e3 	.word	0x0800c3e3
 800c354:	0800c3e3 	.word	0x0800c3e3
 800c358:	0800c3e3 	.word	0x0800c3e3
 800c35c:	0800c3e3 	.word	0x0800c3e3
 800c360:	0800c3e3 	.word	0x0800c3e3
 800c364:	0800c3e3 	.word	0x0800c3e3
 800c368:	0800c3e3 	.word	0x0800c3e3
 800c36c:	0800c39f 	.word	0x0800c39f
 800c370:	0800c3c9 	.word	0x0800c3c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c37a:	b2db      	uxtb	r3, r3
 800c37c:	2b03      	cmp	r3, #3
 800c37e:	d107      	bne.n	800c390 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c380:	f107 030a 	add.w	r3, r7, #10
 800c384:	2202      	movs	r2, #2
 800c386:	4619      	mov	r1, r3
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f001 fd53 	bl	800de34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c38e:	e032      	b.n	800c3f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c390:	6839      	ldr	r1, [r7, #0]
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	f001 fcd1 	bl	800dd3a <USBD_CtlError>
            ret = USBD_FAIL;
 800c398:	2303      	movs	r3, #3
 800c39a:	75fb      	strb	r3, [r7, #23]
          break;
 800c39c:	e02b      	b.n	800c3f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3a4:	b2db      	uxtb	r3, r3
 800c3a6:	2b03      	cmp	r3, #3
 800c3a8:	d107      	bne.n	800c3ba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c3aa:	f107 030d 	add.w	r3, r7, #13
 800c3ae:	2201      	movs	r2, #1
 800c3b0:	4619      	mov	r1, r3
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f001 fd3e 	bl	800de34 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c3b8:	e01d      	b.n	800c3f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c3ba:	6839      	ldr	r1, [r7, #0]
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f001 fcbc 	bl	800dd3a <USBD_CtlError>
            ret = USBD_FAIL;
 800c3c2:	2303      	movs	r3, #3
 800c3c4:	75fb      	strb	r3, [r7, #23]
          break;
 800c3c6:	e016      	b.n	800c3f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3ce:	b2db      	uxtb	r3, r3
 800c3d0:	2b03      	cmp	r3, #3
 800c3d2:	d00f      	beq.n	800c3f4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c3d4:	6839      	ldr	r1, [r7, #0]
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f001 fcaf 	bl	800dd3a <USBD_CtlError>
            ret = USBD_FAIL;
 800c3dc:	2303      	movs	r3, #3
 800c3de:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c3e0:	e008      	b.n	800c3f4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c3e2:	6839      	ldr	r1, [r7, #0]
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f001 fca8 	bl	800dd3a <USBD_CtlError>
          ret = USBD_FAIL;
 800c3ea:	2303      	movs	r3, #3
 800c3ec:	75fb      	strb	r3, [r7, #23]
          break;
 800c3ee:	e002      	b.n	800c3f6 <USBD_CDC_Setup+0x19e>
          break;
 800c3f0:	bf00      	nop
 800c3f2:	e008      	b.n	800c406 <USBD_CDC_Setup+0x1ae>
          break;
 800c3f4:	bf00      	nop
      }
      break;
 800c3f6:	e006      	b.n	800c406 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c3f8:	6839      	ldr	r1, [r7, #0]
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f001 fc9d 	bl	800dd3a <USBD_CtlError>
      ret = USBD_FAIL;
 800c400:	2303      	movs	r3, #3
 800c402:	75fb      	strb	r3, [r7, #23]
      break;
 800c404:	bf00      	nop
  }

  return (uint8_t)ret;
 800c406:	7dfb      	ldrb	r3, [r7, #23]
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3718      	adds	r7, #24
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b084      	sub	sp, #16
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	460b      	mov	r3, r1
 800c41a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c422:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	32b0      	adds	r2, #176	@ 0xb0
 800c42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d101      	bne.n	800c43a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c436:	2303      	movs	r3, #3
 800c438:	e065      	b.n	800c506 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	32b0      	adds	r2, #176	@ 0xb0
 800c444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c448:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c44a:	78fb      	ldrb	r3, [r7, #3]
 800c44c:	f003 020f 	and.w	r2, r3, #15
 800c450:	6879      	ldr	r1, [r7, #4]
 800c452:	4613      	mov	r3, r2
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	4413      	add	r3, r2
 800c458:	009b      	lsls	r3, r3, #2
 800c45a:	440b      	add	r3, r1
 800c45c:	3314      	adds	r3, #20
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d02f      	beq.n	800c4c4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c464:	78fb      	ldrb	r3, [r7, #3]
 800c466:	f003 020f 	and.w	r2, r3, #15
 800c46a:	6879      	ldr	r1, [r7, #4]
 800c46c:	4613      	mov	r3, r2
 800c46e:	009b      	lsls	r3, r3, #2
 800c470:	4413      	add	r3, r2
 800c472:	009b      	lsls	r3, r3, #2
 800c474:	440b      	add	r3, r1
 800c476:	3314      	adds	r3, #20
 800c478:	681a      	ldr	r2, [r3, #0]
 800c47a:	78fb      	ldrb	r3, [r7, #3]
 800c47c:	f003 010f 	and.w	r1, r3, #15
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	460b      	mov	r3, r1
 800c484:	00db      	lsls	r3, r3, #3
 800c486:	440b      	add	r3, r1
 800c488:	009b      	lsls	r3, r3, #2
 800c48a:	4403      	add	r3, r0
 800c48c:	331c      	adds	r3, #28
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	fbb2 f1f3 	udiv	r1, r2, r3
 800c494:	fb01 f303 	mul.w	r3, r1, r3
 800c498:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d112      	bne.n	800c4c4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c49e:	78fb      	ldrb	r3, [r7, #3]
 800c4a0:	f003 020f 	and.w	r2, r3, #15
 800c4a4:	6879      	ldr	r1, [r7, #4]
 800c4a6:	4613      	mov	r3, r2
 800c4a8:	009b      	lsls	r3, r3, #2
 800c4aa:	4413      	add	r3, r2
 800c4ac:	009b      	lsls	r3, r3, #2
 800c4ae:	440b      	add	r3, r1
 800c4b0:	3314      	adds	r3, #20
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c4b6:	78f9      	ldrb	r1, [r7, #3]
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f002 fa24 	bl	800e90a <USBD_LL_Transmit>
 800c4c2:	e01f      	b.n	800c504 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4d2:	687a      	ldr	r2, [r7, #4]
 800c4d4:	33b0      	adds	r3, #176	@ 0xb0
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	4413      	add	r3, r2
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	691b      	ldr	r3, [r3, #16]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d010      	beq.n	800c504 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4e8:	687a      	ldr	r2, [r7, #4]
 800c4ea:	33b0      	adds	r3, #176	@ 0xb0
 800c4ec:	009b      	lsls	r3, r3, #2
 800c4ee:	4413      	add	r3, r2
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	691b      	ldr	r3, [r3, #16]
 800c4f4:	68ba      	ldr	r2, [r7, #8]
 800c4f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c4fa:	68ba      	ldr	r2, [r7, #8]
 800c4fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c500:	78fa      	ldrb	r2, [r7, #3]
 800c502:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c504:	2300      	movs	r3, #0
}
 800c506:	4618      	mov	r0, r3
 800c508:	3710      	adds	r7, #16
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}

0800c50e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c50e:	b580      	push	{r7, lr}
 800c510:	b084      	sub	sp, #16
 800c512:	af00      	add	r7, sp, #0
 800c514:	6078      	str	r0, [r7, #4]
 800c516:	460b      	mov	r3, r1
 800c518:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	32b0      	adds	r2, #176	@ 0xb0
 800c524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c528:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	32b0      	adds	r2, #176	@ 0xb0
 800c534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d101      	bne.n	800c540 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c53c:	2303      	movs	r3, #3
 800c53e:	e01a      	b.n	800c576 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c540:	78fb      	ldrb	r3, [r7, #3]
 800c542:	4619      	mov	r1, r3
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f002 fa22 	bl	800e98e <USBD_LL_GetRxDataSize>
 800c54a:	4602      	mov	r2, r0
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c558:	687a      	ldr	r2, [r7, #4]
 800c55a:	33b0      	adds	r3, #176	@ 0xb0
 800c55c:	009b      	lsls	r3, r3, #2
 800c55e:	4413      	add	r3, r2
 800c560:	685b      	ldr	r3, [r3, #4]
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	68fa      	ldr	r2, [r7, #12]
 800c566:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c56a:	68fa      	ldr	r2, [r7, #12]
 800c56c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c570:	4611      	mov	r1, r2
 800c572:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c574:	2300      	movs	r3, #0
}
 800c576:	4618      	mov	r0, r3
 800c578:	3710      	adds	r7, #16
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}

0800c57e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c57e:	b580      	push	{r7, lr}
 800c580:	b084      	sub	sp, #16
 800c582:	af00      	add	r7, sp, #0
 800c584:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	32b0      	adds	r2, #176	@ 0xb0
 800c590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c594:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d101      	bne.n	800c5a0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c59c:	2303      	movs	r3, #3
 800c59e:	e024      	b.n	800c5ea <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	33b0      	adds	r3, #176	@ 0xb0
 800c5aa:	009b      	lsls	r3, r3, #2
 800c5ac:	4413      	add	r3, r2
 800c5ae:	685b      	ldr	r3, [r3, #4]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d019      	beq.n	800c5e8 <USBD_CDC_EP0_RxReady+0x6a>
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c5ba:	2bff      	cmp	r3, #255	@ 0xff
 800c5bc:	d014      	beq.n	800c5e8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c5c4:	687a      	ldr	r2, [r7, #4]
 800c5c6:	33b0      	adds	r3, #176	@ 0xb0
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	4413      	add	r3, r2
 800c5cc:	685b      	ldr	r3, [r3, #4]
 800c5ce:	689b      	ldr	r3, [r3, #8]
 800c5d0:	68fa      	ldr	r2, [r7, #12]
 800c5d2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c5d6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c5d8:	68fa      	ldr	r2, [r7, #12]
 800c5da:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c5de:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	22ff      	movs	r2, #255	@ 0xff
 800c5e4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c5e8:	2300      	movs	r3, #0
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3710      	adds	r7, #16
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}
	...

0800c5f4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b086      	sub	sp, #24
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c5fc:	2182      	movs	r1, #130	@ 0x82
 800c5fe:	4818      	ldr	r0, [pc, #96]	@ (800c660 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c600:	f000 fd62 	bl	800d0c8 <USBD_GetEpDesc>
 800c604:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c606:	2101      	movs	r1, #1
 800c608:	4815      	ldr	r0, [pc, #84]	@ (800c660 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c60a:	f000 fd5d 	bl	800d0c8 <USBD_GetEpDesc>
 800c60e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c610:	2181      	movs	r1, #129	@ 0x81
 800c612:	4813      	ldr	r0, [pc, #76]	@ (800c660 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c614:	f000 fd58 	bl	800d0c8 <USBD_GetEpDesc>
 800c618:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d002      	beq.n	800c626 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	2210      	movs	r2, #16
 800c624:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c626:	693b      	ldr	r3, [r7, #16]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d006      	beq.n	800c63a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c62c:	693b      	ldr	r3, [r7, #16]
 800c62e:	2200      	movs	r2, #0
 800c630:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c634:	711a      	strb	r2, [r3, #4]
 800c636:	2200      	movs	r2, #0
 800c638:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d006      	beq.n	800c64e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	2200      	movs	r2, #0
 800c644:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c648:	711a      	strb	r2, [r3, #4]
 800c64a:	2200      	movs	r2, #0
 800c64c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2243      	movs	r2, #67	@ 0x43
 800c652:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c654:	4b02      	ldr	r3, [pc, #8]	@ (800c660 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c656:	4618      	mov	r0, r3
 800c658:	3718      	adds	r7, #24
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}
 800c65e:	bf00      	nop
 800c660:	20000080 	.word	0x20000080

0800c664 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c66c:	2182      	movs	r1, #130	@ 0x82
 800c66e:	4818      	ldr	r0, [pc, #96]	@ (800c6d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c670:	f000 fd2a 	bl	800d0c8 <USBD_GetEpDesc>
 800c674:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c676:	2101      	movs	r1, #1
 800c678:	4815      	ldr	r0, [pc, #84]	@ (800c6d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c67a:	f000 fd25 	bl	800d0c8 <USBD_GetEpDesc>
 800c67e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c680:	2181      	movs	r1, #129	@ 0x81
 800c682:	4813      	ldr	r0, [pc, #76]	@ (800c6d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c684:	f000 fd20 	bl	800d0c8 <USBD_GetEpDesc>
 800c688:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c68a:	697b      	ldr	r3, [r7, #20]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d002      	beq.n	800c696 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	2210      	movs	r2, #16
 800c694:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d006      	beq.n	800c6aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	711a      	strb	r2, [r3, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	f042 0202 	orr.w	r2, r2, #2
 800c6a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d006      	beq.n	800c6be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	711a      	strb	r2, [r3, #4]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	f042 0202 	orr.w	r2, r2, #2
 800c6bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2243      	movs	r2, #67	@ 0x43
 800c6c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c6c4:	4b02      	ldr	r3, [pc, #8]	@ (800c6d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3718      	adds	r7, #24
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}
 800c6ce:	bf00      	nop
 800c6d0:	20000080 	.word	0x20000080

0800c6d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b086      	sub	sp, #24
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c6dc:	2182      	movs	r1, #130	@ 0x82
 800c6de:	4818      	ldr	r0, [pc, #96]	@ (800c740 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c6e0:	f000 fcf2 	bl	800d0c8 <USBD_GetEpDesc>
 800c6e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c6e6:	2101      	movs	r1, #1
 800c6e8:	4815      	ldr	r0, [pc, #84]	@ (800c740 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c6ea:	f000 fced 	bl	800d0c8 <USBD_GetEpDesc>
 800c6ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c6f0:	2181      	movs	r1, #129	@ 0x81
 800c6f2:	4813      	ldr	r0, [pc, #76]	@ (800c740 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c6f4:	f000 fce8 	bl	800d0c8 <USBD_GetEpDesc>
 800c6f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d002      	beq.n	800c706 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	2210      	movs	r2, #16
 800c704:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d006      	beq.n	800c71a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c70c:	693b      	ldr	r3, [r7, #16]
 800c70e:	2200      	movs	r2, #0
 800c710:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c714:	711a      	strb	r2, [r3, #4]
 800c716:	2200      	movs	r2, #0
 800c718:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d006      	beq.n	800c72e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	2200      	movs	r2, #0
 800c724:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c728:	711a      	strb	r2, [r3, #4]
 800c72a:	2200      	movs	r2, #0
 800c72c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2243      	movs	r2, #67	@ 0x43
 800c732:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c734:	4b02      	ldr	r3, [pc, #8]	@ (800c740 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c736:	4618      	mov	r0, r3
 800c738:	3718      	adds	r7, #24
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}
 800c73e:	bf00      	nop
 800c740:	20000080 	.word	0x20000080

0800c744 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c744:	b480      	push	{r7}
 800c746:	b083      	sub	sp, #12
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	220a      	movs	r2, #10
 800c750:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c752:	4b03      	ldr	r3, [pc, #12]	@ (800c760 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c754:	4618      	mov	r0, r3
 800c756:	370c      	adds	r7, #12
 800c758:	46bd      	mov	sp, r7
 800c75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75e:	4770      	bx	lr
 800c760:	2000003c 	.word	0x2000003c

0800c764 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c764:	b480      	push	{r7}
 800c766:	b083      	sub	sp, #12
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
 800c76c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d101      	bne.n	800c778 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c774:	2303      	movs	r3, #3
 800c776:	e009      	b.n	800c78c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c77e:	687a      	ldr	r2, [r7, #4]
 800c780:	33b0      	adds	r3, #176	@ 0xb0
 800c782:	009b      	lsls	r3, r3, #2
 800c784:	4413      	add	r3, r2
 800c786:	683a      	ldr	r2, [r7, #0]
 800c788:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c78a:	2300      	movs	r3, #0
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	370c      	adds	r7, #12
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr

0800c798 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c798:	b480      	push	{r7}
 800c79a:	b087      	sub	sp, #28
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	60f8      	str	r0, [r7, #12]
 800c7a0:	60b9      	str	r1, [r7, #8]
 800c7a2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	32b0      	adds	r2, #176	@ 0xb0
 800c7ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7b2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d101      	bne.n	800c7be <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c7ba:	2303      	movs	r3, #3
 800c7bc:	e008      	b.n	800c7d0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	68ba      	ldr	r2, [r7, #8]
 800c7c2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	687a      	ldr	r2, [r7, #4]
 800c7ca:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c7ce:	2300      	movs	r3, #0
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	371c      	adds	r7, #28
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b085      	sub	sp, #20
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	32b0      	adds	r2, #176	@ 0xb0
 800c7f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d101      	bne.n	800c800 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c7fc:	2303      	movs	r3, #3
 800c7fe:	e004      	b.n	800c80a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	683a      	ldr	r2, [r7, #0]
 800c804:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c808:	2300      	movs	r3, #0
}
 800c80a:	4618      	mov	r0, r3
 800c80c:	3714      	adds	r7, #20
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr
	...

0800c818 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b084      	sub	sp, #16
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	32b0      	adds	r2, #176	@ 0xb0
 800c82a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c82e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800c830:	2301      	movs	r3, #1
 800c832:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d101      	bne.n	800c83e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c83a:	2303      	movs	r3, #3
 800c83c:	e025      	b.n	800c88a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800c83e:	68bb      	ldr	r3, [r7, #8]
 800c840:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c844:	2b00      	cmp	r3, #0
 800c846:	d11f      	bne.n	800c888 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	2201      	movs	r2, #1
 800c84c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c850:	4b10      	ldr	r3, [pc, #64]	@ (800c894 <USBD_CDC_TransmitPacket+0x7c>)
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	f003 020f 	and.w	r2, r3, #15
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	4613      	mov	r3, r2
 800c862:	009b      	lsls	r3, r3, #2
 800c864:	4413      	add	r3, r2
 800c866:	009b      	lsls	r3, r3, #2
 800c868:	4403      	add	r3, r0
 800c86a:	3314      	adds	r3, #20
 800c86c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c86e:	4b09      	ldr	r3, [pc, #36]	@ (800c894 <USBD_CDC_TransmitPacket+0x7c>)
 800c870:	7819      	ldrb	r1, [r3, #0]
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c878:	68bb      	ldr	r3, [r7, #8]
 800c87a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f002 f843 	bl	800e90a <USBD_LL_Transmit>

    ret = USBD_OK;
 800c884:	2300      	movs	r3, #0
 800c886:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c888:	7bfb      	ldrb	r3, [r7, #15]
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3710      	adds	r7, #16
 800c88e:	46bd      	mov	sp, r7
 800c890:	bd80      	pop	{r7, pc}
 800c892:	bf00      	nop
 800c894:	200000c3 	.word	0x200000c3

0800c898 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b084      	sub	sp, #16
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	32b0      	adds	r2, #176	@ 0xb0
 800c8aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8ae:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	32b0      	adds	r2, #176	@ 0xb0
 800c8ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d101      	bne.n	800c8c6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c8c2:	2303      	movs	r3, #3
 800c8c4:	e018      	b.n	800c8f8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	7c1b      	ldrb	r3, [r3, #16]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d10a      	bne.n	800c8e4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c8ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c900 <USBD_CDC_ReceivePacket+0x68>)
 800c8d0:	7819      	ldrb	r1, [r3, #0]
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c8d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c8dc:	6878      	ldr	r0, [r7, #4]
 800c8de:	f002 f835 	bl	800e94c <USBD_LL_PrepareReceive>
 800c8e2:	e008      	b.n	800c8f6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c8e4:	4b06      	ldr	r3, [pc, #24]	@ (800c900 <USBD_CDC_ReceivePacket+0x68>)
 800c8e6:	7819      	ldrb	r1, [r3, #0]
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c8ee:	2340      	movs	r3, #64	@ 0x40
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f002 f82b 	bl	800e94c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c8f6:	2300      	movs	r3, #0
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3710      	adds	r7, #16
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}
 800c900:	200000c4 	.word	0x200000c4

0800c904 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b086      	sub	sp, #24
 800c908:	af00      	add	r7, sp, #0
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	4613      	mov	r3, r2
 800c910:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d101      	bne.n	800c91c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c918:	2303      	movs	r3, #3
 800c91a:	e01f      	b.n	800c95c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	2200      	movs	r2, #0
 800c920:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	2200      	movs	r2, #0
 800c928:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	2200      	movs	r2, #0
 800c930:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d003      	beq.n	800c942 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	68ba      	ldr	r2, [r7, #8]
 800c93e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	2201      	movs	r2, #1
 800c946:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	79fa      	ldrb	r2, [r7, #7]
 800c94e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c950:	68f8      	ldr	r0, [r7, #12]
 800c952:	f001 fea5 	bl	800e6a0 <USBD_LL_Init>
 800c956:	4603      	mov	r3, r0
 800c958:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c95a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	3718      	adds	r7, #24
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}

0800c964 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b084      	sub	sp, #16
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
 800c96c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c96e:	2300      	movs	r3, #0
 800c970:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d101      	bne.n	800c97c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c978:	2303      	movs	r3, #3
 800c97a:	e025      	b.n	800c9c8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	683a      	ldr	r2, [r7, #0]
 800c980:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	32ae      	adds	r2, #174	@ 0xae
 800c98e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c994:	2b00      	cmp	r3, #0
 800c996:	d00f      	beq.n	800c9b8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	32ae      	adds	r2, #174	@ 0xae
 800c9a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9a8:	f107 020e 	add.w	r2, r7, #14
 800c9ac:	4610      	mov	r0, r2
 800c9ae:	4798      	blx	r3
 800c9b0:	4602      	mov	r2, r0
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c9be:	1c5a      	adds	r2, r3, #1
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c9c6:	2300      	movs	r3, #0
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3710      	adds	r7, #16
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}

0800c9d0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b082      	sub	sp, #8
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c9d8:	6878      	ldr	r0, [r7, #4]
 800c9da:	f001 fead 	bl	800e738 <USBD_LL_Start>
 800c9de:	4603      	mov	r3, r0
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	3708      	adds	r7, #8
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bd80      	pop	{r7, pc}

0800c9e8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c9e8:	b480      	push	{r7}
 800c9ea:	b083      	sub	sp, #12
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c9f0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	370c      	adds	r7, #12
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fc:	4770      	bx	lr

0800c9fe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c9fe:	b580      	push	{r7, lr}
 800ca00:	b084      	sub	sp, #16
 800ca02:	af00      	add	r7, sp, #0
 800ca04:	6078      	str	r0, [r7, #4]
 800ca06:	460b      	mov	r3, r1
 800ca08:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d009      	beq.n	800ca2c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	78fa      	ldrb	r2, [r7, #3]
 800ca22:	4611      	mov	r1, r2
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	4798      	blx	r3
 800ca28:	4603      	mov	r3, r0
 800ca2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ca2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3710      	adds	r7, #16
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}

0800ca36 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ca36:	b580      	push	{r7, lr}
 800ca38:	b084      	sub	sp, #16
 800ca3a:	af00      	add	r7, sp, #0
 800ca3c:	6078      	str	r0, [r7, #4]
 800ca3e:	460b      	mov	r3, r1
 800ca40:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca42:	2300      	movs	r3, #0
 800ca44:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca4c:	685b      	ldr	r3, [r3, #4]
 800ca4e:	78fa      	ldrb	r2, [r7, #3]
 800ca50:	4611      	mov	r1, r2
 800ca52:	6878      	ldr	r0, [r7, #4]
 800ca54:	4798      	blx	r3
 800ca56:	4603      	mov	r3, r0
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d001      	beq.n	800ca60 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ca5c:	2303      	movs	r3, #3
 800ca5e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ca60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3710      	adds	r7, #16
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bd80      	pop	{r7, pc}

0800ca6a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ca6a:	b580      	push	{r7, lr}
 800ca6c:	b084      	sub	sp, #16
 800ca6e:	af00      	add	r7, sp, #0
 800ca70:	6078      	str	r0, [r7, #4]
 800ca72:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ca7a:	6839      	ldr	r1, [r7, #0]
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	f001 f922 	bl	800dcc6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2201      	movs	r2, #1
 800ca86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ca90:	461a      	mov	r2, r3
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ca9e:	f003 031f 	and.w	r3, r3, #31
 800caa2:	2b02      	cmp	r3, #2
 800caa4:	d01a      	beq.n	800cadc <USBD_LL_SetupStage+0x72>
 800caa6:	2b02      	cmp	r3, #2
 800caa8:	d822      	bhi.n	800caf0 <USBD_LL_SetupStage+0x86>
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d002      	beq.n	800cab4 <USBD_LL_SetupStage+0x4a>
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d00a      	beq.n	800cac8 <USBD_LL_SetupStage+0x5e>
 800cab2:	e01d      	b.n	800caf0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800caba:	4619      	mov	r1, r3
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f000 fb77 	bl	800d1b0 <USBD_StdDevReq>
 800cac2:	4603      	mov	r3, r0
 800cac4:	73fb      	strb	r3, [r7, #15]
      break;
 800cac6:	e020      	b.n	800cb0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cace:	4619      	mov	r1, r3
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f000 fbdf 	bl	800d294 <USBD_StdItfReq>
 800cad6:	4603      	mov	r3, r0
 800cad8:	73fb      	strb	r3, [r7, #15]
      break;
 800cada:	e016      	b.n	800cb0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cae2:	4619      	mov	r1, r3
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f000 fc41 	bl	800d36c <USBD_StdEPReq>
 800caea:	4603      	mov	r3, r0
 800caec:	73fb      	strb	r3, [r7, #15]
      break;
 800caee:	e00c      	b.n	800cb0a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800caf6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cafa:	b2db      	uxtb	r3, r3
 800cafc:	4619      	mov	r1, r3
 800cafe:	6878      	ldr	r0, [r7, #4]
 800cb00:	f001 fe7a 	bl	800e7f8 <USBD_LL_StallEP>
 800cb04:	4603      	mov	r3, r0
 800cb06:	73fb      	strb	r3, [r7, #15]
      break;
 800cb08:	bf00      	nop
  }

  return ret;
 800cb0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3710      	adds	r7, #16
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}

0800cb14 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b086      	sub	sp, #24
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	607a      	str	r2, [r7, #4]
 800cb20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cb22:	2300      	movs	r3, #0
 800cb24:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800cb26:	7afb      	ldrb	r3, [r7, #11]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d177      	bne.n	800cc1c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cb32:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cb3a:	2b03      	cmp	r3, #3
 800cb3c:	f040 80a1 	bne.w	800cc82 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800cb40:	693b      	ldr	r3, [r7, #16]
 800cb42:	685b      	ldr	r3, [r3, #4]
 800cb44:	693a      	ldr	r2, [r7, #16]
 800cb46:	8992      	ldrh	r2, [r2, #12]
 800cb48:	4293      	cmp	r3, r2
 800cb4a:	d91c      	bls.n	800cb86 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800cb4c:	693b      	ldr	r3, [r7, #16]
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	693a      	ldr	r2, [r7, #16]
 800cb52:	8992      	ldrh	r2, [r2, #12]
 800cb54:	1a9a      	subs	r2, r3, r2
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800cb5a:	693b      	ldr	r3, [r7, #16]
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	693a      	ldr	r2, [r7, #16]
 800cb60:	8992      	ldrh	r2, [r2, #12]
 800cb62:	441a      	add	r2, r3
 800cb64:	693b      	ldr	r3, [r7, #16]
 800cb66:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	6919      	ldr	r1, [r3, #16]
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	899b      	ldrh	r3, [r3, #12]
 800cb70:	461a      	mov	r2, r3
 800cb72:	693b      	ldr	r3, [r7, #16]
 800cb74:	685b      	ldr	r3, [r3, #4]
 800cb76:	4293      	cmp	r3, r2
 800cb78:	bf38      	it	cc
 800cb7a:	4613      	movcc	r3, r2
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	68f8      	ldr	r0, [r7, #12]
 800cb80:	f001 f9a8 	bl	800ded4 <USBD_CtlContinueRx>
 800cb84:	e07d      	b.n	800cc82 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cb8c:	f003 031f 	and.w	r3, r3, #31
 800cb90:	2b02      	cmp	r3, #2
 800cb92:	d014      	beq.n	800cbbe <USBD_LL_DataOutStage+0xaa>
 800cb94:	2b02      	cmp	r3, #2
 800cb96:	d81d      	bhi.n	800cbd4 <USBD_LL_DataOutStage+0xc0>
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d002      	beq.n	800cba2 <USBD_LL_DataOutStage+0x8e>
 800cb9c:	2b01      	cmp	r3, #1
 800cb9e:	d003      	beq.n	800cba8 <USBD_LL_DataOutStage+0x94>
 800cba0:	e018      	b.n	800cbd4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cba2:	2300      	movs	r3, #0
 800cba4:	75bb      	strb	r3, [r7, #22]
            break;
 800cba6:	e018      	b.n	800cbda <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cbae:	b2db      	uxtb	r3, r3
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	68f8      	ldr	r0, [r7, #12]
 800cbb4:	f000 fa6e 	bl	800d094 <USBD_CoreFindIF>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	75bb      	strb	r3, [r7, #22]
            break;
 800cbbc:	e00d      	b.n	800cbda <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cbc4:	b2db      	uxtb	r3, r3
 800cbc6:	4619      	mov	r1, r3
 800cbc8:	68f8      	ldr	r0, [r7, #12]
 800cbca:	f000 fa70 	bl	800d0ae <USBD_CoreFindEP>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	75bb      	strb	r3, [r7, #22]
            break;
 800cbd2:	e002      	b.n	800cbda <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	75bb      	strb	r3, [r7, #22]
            break;
 800cbd8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800cbda:	7dbb      	ldrb	r3, [r7, #22]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d119      	bne.n	800cc14 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbe6:	b2db      	uxtb	r3, r3
 800cbe8:	2b03      	cmp	r3, #3
 800cbea:	d113      	bne.n	800cc14 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800cbec:	7dba      	ldrb	r2, [r7, #22]
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	32ae      	adds	r2, #174	@ 0xae
 800cbf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbf6:	691b      	ldr	r3, [r3, #16]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d00b      	beq.n	800cc14 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800cbfc:	7dba      	ldrb	r2, [r7, #22]
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800cc04:	7dba      	ldrb	r2, [r7, #22]
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	32ae      	adds	r2, #174	@ 0xae
 800cc0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc0e:	691b      	ldr	r3, [r3, #16]
 800cc10:	68f8      	ldr	r0, [r7, #12]
 800cc12:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cc14:	68f8      	ldr	r0, [r7, #12]
 800cc16:	f001 f96e 	bl	800def6 <USBD_CtlSendStatus>
 800cc1a:	e032      	b.n	800cc82 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800cc1c:	7afb      	ldrb	r3, [r7, #11]
 800cc1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc22:	b2db      	uxtb	r3, r3
 800cc24:	4619      	mov	r1, r3
 800cc26:	68f8      	ldr	r0, [r7, #12]
 800cc28:	f000 fa41 	bl	800d0ae <USBD_CoreFindEP>
 800cc2c:	4603      	mov	r3, r0
 800cc2e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cc30:	7dbb      	ldrb	r3, [r7, #22]
 800cc32:	2bff      	cmp	r3, #255	@ 0xff
 800cc34:	d025      	beq.n	800cc82 <USBD_LL_DataOutStage+0x16e>
 800cc36:	7dbb      	ldrb	r3, [r7, #22]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d122      	bne.n	800cc82 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc42:	b2db      	uxtb	r3, r3
 800cc44:	2b03      	cmp	r3, #3
 800cc46:	d117      	bne.n	800cc78 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800cc48:	7dba      	ldrb	r2, [r7, #22]
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	32ae      	adds	r2, #174	@ 0xae
 800cc4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc52:	699b      	ldr	r3, [r3, #24]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00f      	beq.n	800cc78 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800cc58:	7dba      	ldrb	r2, [r7, #22]
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800cc60:	7dba      	ldrb	r2, [r7, #22]
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	32ae      	adds	r2, #174	@ 0xae
 800cc66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc6a:	699b      	ldr	r3, [r3, #24]
 800cc6c:	7afa      	ldrb	r2, [r7, #11]
 800cc6e:	4611      	mov	r1, r2
 800cc70:	68f8      	ldr	r0, [r7, #12]
 800cc72:	4798      	blx	r3
 800cc74:	4603      	mov	r3, r0
 800cc76:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800cc78:	7dfb      	ldrb	r3, [r7, #23]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d001      	beq.n	800cc82 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800cc7e:	7dfb      	ldrb	r3, [r7, #23]
 800cc80:	e000      	b.n	800cc84 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800cc82:	2300      	movs	r3, #0
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3718      	adds	r7, #24
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}

0800cc8c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b086      	sub	sp, #24
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	460b      	mov	r3, r1
 800cc96:	607a      	str	r2, [r7, #4]
 800cc98:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800cc9a:	7afb      	ldrb	r3, [r7, #11]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d178      	bne.n	800cd92 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	3314      	adds	r3, #20
 800cca4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ccac:	2b02      	cmp	r3, #2
 800ccae:	d163      	bne.n	800cd78 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	693a      	ldr	r2, [r7, #16]
 800ccb6:	8992      	ldrh	r2, [r2, #12]
 800ccb8:	4293      	cmp	r3, r2
 800ccba:	d91c      	bls.n	800ccf6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	685b      	ldr	r3, [r3, #4]
 800ccc0:	693a      	ldr	r2, [r7, #16]
 800ccc2:	8992      	ldrh	r2, [r2, #12]
 800ccc4:	1a9a      	subs	r2, r3, r2
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ccca:	693b      	ldr	r3, [r7, #16]
 800cccc:	691b      	ldr	r3, [r3, #16]
 800ccce:	693a      	ldr	r2, [r7, #16]
 800ccd0:	8992      	ldrh	r2, [r2, #12]
 800ccd2:	441a      	add	r2, r3
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ccd8:	693b      	ldr	r3, [r7, #16]
 800ccda:	6919      	ldr	r1, [r3, #16]
 800ccdc:	693b      	ldr	r3, [r7, #16]
 800ccde:	685b      	ldr	r3, [r3, #4]
 800cce0:	461a      	mov	r2, r3
 800cce2:	68f8      	ldr	r0, [r7, #12]
 800cce4:	f001 f8c4 	bl	800de70 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cce8:	2300      	movs	r3, #0
 800ccea:	2200      	movs	r2, #0
 800ccec:	2100      	movs	r1, #0
 800ccee:	68f8      	ldr	r0, [r7, #12]
 800ccf0:	f001 fe2c 	bl	800e94c <USBD_LL_PrepareReceive>
 800ccf4:	e040      	b.n	800cd78 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	899b      	ldrh	r3, [r3, #12]
 800ccfa:	461a      	mov	r2, r3
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	685b      	ldr	r3, [r3, #4]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d11c      	bne.n	800cd3e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	693a      	ldr	r2, [r7, #16]
 800cd0a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d316      	bcc.n	800cd3e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	681a      	ldr	r2, [r3, #0]
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cd1a:	429a      	cmp	r2, r3
 800cd1c:	d20f      	bcs.n	800cd3e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cd1e:	2200      	movs	r2, #0
 800cd20:	2100      	movs	r1, #0
 800cd22:	68f8      	ldr	r0, [r7, #12]
 800cd24:	f001 f8a4 	bl	800de70 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd30:	2300      	movs	r3, #0
 800cd32:	2200      	movs	r2, #0
 800cd34:	2100      	movs	r1, #0
 800cd36:	68f8      	ldr	r0, [r7, #12]
 800cd38:	f001 fe08 	bl	800e94c <USBD_LL_PrepareReceive>
 800cd3c:	e01c      	b.n	800cd78 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd44:	b2db      	uxtb	r3, r3
 800cd46:	2b03      	cmp	r3, #3
 800cd48:	d10f      	bne.n	800cd6a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd50:	68db      	ldr	r3, [r3, #12]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d009      	beq.n	800cd6a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	2200      	movs	r2, #0
 800cd5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	68f8      	ldr	r0, [r7, #12]
 800cd68:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd6a:	2180      	movs	r1, #128	@ 0x80
 800cd6c:	68f8      	ldr	r0, [r7, #12]
 800cd6e:	f001 fd43 	bl	800e7f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cd72:	68f8      	ldr	r0, [r7, #12]
 800cd74:	f001 f8d2 	bl	800df1c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d03a      	beq.n	800cdf8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800cd82:	68f8      	ldr	r0, [r7, #12]
 800cd84:	f7ff fe30 	bl	800c9e8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800cd90:	e032      	b.n	800cdf8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800cd92:	7afb      	ldrb	r3, [r7, #11]
 800cd94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd98:	b2db      	uxtb	r3, r3
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	68f8      	ldr	r0, [r7, #12]
 800cd9e:	f000 f986 	bl	800d0ae <USBD_CoreFindEP>
 800cda2:	4603      	mov	r3, r0
 800cda4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cda6:	7dfb      	ldrb	r3, [r7, #23]
 800cda8:	2bff      	cmp	r3, #255	@ 0xff
 800cdaa:	d025      	beq.n	800cdf8 <USBD_LL_DataInStage+0x16c>
 800cdac:	7dfb      	ldrb	r3, [r7, #23]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d122      	bne.n	800cdf8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdb8:	b2db      	uxtb	r3, r3
 800cdba:	2b03      	cmp	r3, #3
 800cdbc:	d11c      	bne.n	800cdf8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800cdbe:	7dfa      	ldrb	r2, [r7, #23]
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	32ae      	adds	r2, #174	@ 0xae
 800cdc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdc8:	695b      	ldr	r3, [r3, #20]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d014      	beq.n	800cdf8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800cdce:	7dfa      	ldrb	r2, [r7, #23]
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800cdd6:	7dfa      	ldrb	r2, [r7, #23]
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	32ae      	adds	r2, #174	@ 0xae
 800cddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cde0:	695b      	ldr	r3, [r3, #20]
 800cde2:	7afa      	ldrb	r2, [r7, #11]
 800cde4:	4611      	mov	r1, r2
 800cde6:	68f8      	ldr	r0, [r7, #12]
 800cde8:	4798      	blx	r3
 800cdea:	4603      	mov	r3, r0
 800cdec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800cdee:	7dbb      	ldrb	r3, [r7, #22]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d001      	beq.n	800cdf8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800cdf4:	7dbb      	ldrb	r3, [r7, #22]
 800cdf6:	e000      	b.n	800cdfa <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800cdf8:	2300      	movs	r3, #0
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3718      	adds	r7, #24
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}

0800ce02 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ce02:	b580      	push	{r7, lr}
 800ce04:	b084      	sub	sp, #16
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2201      	movs	r2, #1
 800ce12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2200      	movs	r2, #0
 800ce1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2200      	movs	r2, #0
 800ce22:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2200      	movs	r2, #0
 800ce28:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d014      	beq.n	800ce68 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce44:	685b      	ldr	r3, [r3, #4]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00e      	beq.n	800ce68 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce50:	685b      	ldr	r3, [r3, #4]
 800ce52:	687a      	ldr	r2, [r7, #4]
 800ce54:	6852      	ldr	r2, [r2, #4]
 800ce56:	b2d2      	uxtb	r2, r2
 800ce58:	4611      	mov	r1, r2
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	4798      	blx	r3
 800ce5e:	4603      	mov	r3, r0
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d001      	beq.n	800ce68 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ce64:	2303      	movs	r3, #3
 800ce66:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce68:	2340      	movs	r3, #64	@ 0x40
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	2100      	movs	r1, #0
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f001 fc7d 	bl	800e76e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2240      	movs	r2, #64	@ 0x40
 800ce80:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce84:	2340      	movs	r3, #64	@ 0x40
 800ce86:	2200      	movs	r2, #0
 800ce88:	2180      	movs	r1, #128	@ 0x80
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f001 fc6f 	bl	800e76e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2201      	movs	r2, #1
 800ce94:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2240      	movs	r2, #64	@ 0x40
 800ce9c:	841a      	strh	r2, [r3, #32]

  return ret;
 800ce9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cea0:	4618      	mov	r0, r3
 800cea2:	3710      	adds	r7, #16
 800cea4:	46bd      	mov	sp, r7
 800cea6:	bd80      	pop	{r7, pc}

0800cea8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b083      	sub	sp, #12
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	460b      	mov	r3, r1
 800ceb2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	78fa      	ldrb	r2, [r7, #3]
 800ceb8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ceba:	2300      	movs	r3, #0
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	370c      	adds	r7, #12
 800cec0:	46bd      	mov	sp, r7
 800cec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec6:	4770      	bx	lr

0800cec8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cec8:	b480      	push	{r7}
 800ceca:	b083      	sub	sp, #12
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ced6:	b2db      	uxtb	r3, r3
 800ced8:	2b04      	cmp	r3, #4
 800ceda:	d006      	beq.n	800ceea <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cee2:	b2da      	uxtb	r2, r3
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2204      	movs	r2, #4
 800ceee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800cef2:	2300      	movs	r3, #0
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	370c      	adds	r7, #12
 800cef8:	46bd      	mov	sp, r7
 800cefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefe:	4770      	bx	lr

0800cf00 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800cf00:	b480      	push	{r7}
 800cf02:	b083      	sub	sp, #12
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf0e:	b2db      	uxtb	r3, r3
 800cf10:	2b04      	cmp	r3, #4
 800cf12:	d106      	bne.n	800cf22 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800cf1a:	b2da      	uxtb	r2, r3
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800cf22:	2300      	movs	r3, #0
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	370c      	adds	r7, #12
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b082      	sub	sp, #8
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	2b03      	cmp	r3, #3
 800cf42:	d110      	bne.n	800cf66 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d00b      	beq.n	800cf66 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf54:	69db      	ldr	r3, [r3, #28]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d005      	beq.n	800cf66 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf60:	69db      	ldr	r3, [r3, #28]
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800cf66:	2300      	movs	r3, #0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3708      	adds	r7, #8
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
 800cf78:	460b      	mov	r3, r1
 800cf7a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	32ae      	adds	r2, #174	@ 0xae
 800cf86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d101      	bne.n	800cf92 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800cf8e:	2303      	movs	r3, #3
 800cf90:	e01c      	b.n	800cfcc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf98:	b2db      	uxtb	r3, r3
 800cf9a:	2b03      	cmp	r3, #3
 800cf9c:	d115      	bne.n	800cfca <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	32ae      	adds	r2, #174	@ 0xae
 800cfa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfac:	6a1b      	ldr	r3, [r3, #32]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d00b      	beq.n	800cfca <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	32ae      	adds	r2, #174	@ 0xae
 800cfbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfc0:	6a1b      	ldr	r3, [r3, #32]
 800cfc2:	78fa      	ldrb	r2, [r7, #3]
 800cfc4:	4611      	mov	r1, r2
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cfca:	2300      	movs	r3, #0
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	3708      	adds	r7, #8
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	bd80      	pop	{r7, pc}

0800cfd4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b082      	sub	sp, #8
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
 800cfdc:	460b      	mov	r3, r1
 800cfde:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	32ae      	adds	r2, #174	@ 0xae
 800cfea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d101      	bne.n	800cff6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800cff2:	2303      	movs	r3, #3
 800cff4:	e01c      	b.n	800d030 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cffc:	b2db      	uxtb	r3, r3
 800cffe:	2b03      	cmp	r3, #3
 800d000:	d115      	bne.n	800d02e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	32ae      	adds	r2, #174	@ 0xae
 800d00c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d012:	2b00      	cmp	r3, #0
 800d014:	d00b      	beq.n	800d02e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	32ae      	adds	r2, #174	@ 0xae
 800d020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d026:	78fa      	ldrb	r2, [r7, #3]
 800d028:	4611      	mov	r1, r2
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d02e:	2300      	movs	r3, #0
}
 800d030:	4618      	mov	r0, r3
 800d032:	3708      	adds	r7, #8
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}

0800d038 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d038:	b480      	push	{r7}
 800d03a:	b083      	sub	sp, #12
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d040:	2300      	movs	r3, #0
}
 800d042:	4618      	mov	r0, r3
 800d044:	370c      	adds	r7, #12
 800d046:	46bd      	mov	sp, r7
 800d048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04c:	4770      	bx	lr

0800d04e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d04e:	b580      	push	{r7, lr}
 800d050:	b084      	sub	sp, #16
 800d052:	af00      	add	r7, sp, #0
 800d054:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d056:	2300      	movs	r3, #0
 800d058:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2201      	movs	r2, #1
 800d05e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d00e      	beq.n	800d08a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d072:	685b      	ldr	r3, [r3, #4]
 800d074:	687a      	ldr	r2, [r7, #4]
 800d076:	6852      	ldr	r2, [r2, #4]
 800d078:	b2d2      	uxtb	r2, r2
 800d07a:	4611      	mov	r1, r2
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	4798      	blx	r3
 800d080:	4603      	mov	r3, r0
 800d082:	2b00      	cmp	r3, #0
 800d084:	d001      	beq.n	800d08a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d086:	2303      	movs	r3, #3
 800d088:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d08a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3710      	adds	r7, #16
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}

0800d094 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d094:	b480      	push	{r7}
 800d096:	b083      	sub	sp, #12
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	460b      	mov	r3, r1
 800d09e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d0a0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	370c      	adds	r7, #12
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ac:	4770      	bx	lr

0800d0ae <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d0ae:	b480      	push	{r7}
 800d0b0:	b083      	sub	sp, #12
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
 800d0b6:	460b      	mov	r3, r1
 800d0b8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d0ba:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d0bc:	4618      	mov	r0, r3
 800d0be:	370c      	adds	r7, #12
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c6:	4770      	bx	lr

0800d0c8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b086      	sub	sp, #24
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	885b      	ldrh	r3, [r3, #2]
 800d0e4:	b29b      	uxth	r3, r3
 800d0e6:	68fa      	ldr	r2, [r7, #12]
 800d0e8:	7812      	ldrb	r2, [r2, #0]
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	d91f      	bls.n	800d12e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	781b      	ldrb	r3, [r3, #0]
 800d0f2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d0f4:	e013      	b.n	800d11e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d0f6:	f107 030a 	add.w	r3, r7, #10
 800d0fa:	4619      	mov	r1, r3
 800d0fc:	6978      	ldr	r0, [r7, #20]
 800d0fe:	f000 f81b 	bl	800d138 <USBD_GetNextDesc>
 800d102:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d104:	697b      	ldr	r3, [r7, #20]
 800d106:	785b      	ldrb	r3, [r3, #1]
 800d108:	2b05      	cmp	r3, #5
 800d10a:	d108      	bne.n	800d11e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	789b      	ldrb	r3, [r3, #2]
 800d114:	78fa      	ldrb	r2, [r7, #3]
 800d116:	429a      	cmp	r2, r3
 800d118:	d008      	beq.n	800d12c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d11a:	2300      	movs	r3, #0
 800d11c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	885b      	ldrh	r3, [r3, #2]
 800d122:	b29a      	uxth	r2, r3
 800d124:	897b      	ldrh	r3, [r7, #10]
 800d126:	429a      	cmp	r2, r3
 800d128:	d8e5      	bhi.n	800d0f6 <USBD_GetEpDesc+0x2e>
 800d12a:	e000      	b.n	800d12e <USBD_GetEpDesc+0x66>
          break;
 800d12c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d12e:	693b      	ldr	r3, [r7, #16]
}
 800d130:	4618      	mov	r0, r3
 800d132:	3718      	adds	r7, #24
 800d134:	46bd      	mov	sp, r7
 800d136:	bd80      	pop	{r7, pc}

0800d138 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d138:	b480      	push	{r7}
 800d13a:	b085      	sub	sp, #20
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
 800d140:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	881b      	ldrh	r3, [r3, #0]
 800d14a:	68fa      	ldr	r2, [r7, #12]
 800d14c:	7812      	ldrb	r2, [r2, #0]
 800d14e:	4413      	add	r3, r2
 800d150:	b29a      	uxth	r2, r3
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	781b      	ldrb	r3, [r3, #0]
 800d15a:	461a      	mov	r2, r3
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	4413      	add	r3, r2
 800d160:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d162:	68fb      	ldr	r3, [r7, #12]
}
 800d164:	4618      	mov	r0, r3
 800d166:	3714      	adds	r7, #20
 800d168:	46bd      	mov	sp, r7
 800d16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16e:	4770      	bx	lr

0800d170 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d170:	b480      	push	{r7}
 800d172:	b087      	sub	sp, #28
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	781b      	ldrb	r3, [r3, #0]
 800d180:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	3301      	adds	r3, #1
 800d186:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d188:	697b      	ldr	r3, [r7, #20]
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d18e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d192:	021b      	lsls	r3, r3, #8
 800d194:	b21a      	sxth	r2, r3
 800d196:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d19a:	4313      	orrs	r3, r2
 800d19c:	b21b      	sxth	r3, r3
 800d19e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d1a0:	89fb      	ldrh	r3, [r7, #14]
}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	371c      	adds	r7, #28
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ac:	4770      	bx	lr
	...

0800d1b0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
 800d1b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	781b      	ldrb	r3, [r3, #0]
 800d1c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d1c6:	2b40      	cmp	r3, #64	@ 0x40
 800d1c8:	d005      	beq.n	800d1d6 <USBD_StdDevReq+0x26>
 800d1ca:	2b40      	cmp	r3, #64	@ 0x40
 800d1cc:	d857      	bhi.n	800d27e <USBD_StdDevReq+0xce>
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d00f      	beq.n	800d1f2 <USBD_StdDevReq+0x42>
 800d1d2:	2b20      	cmp	r3, #32
 800d1d4:	d153      	bne.n	800d27e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	32ae      	adds	r2, #174	@ 0xae
 800d1e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1e4:	689b      	ldr	r3, [r3, #8]
 800d1e6:	6839      	ldr	r1, [r7, #0]
 800d1e8:	6878      	ldr	r0, [r7, #4]
 800d1ea:	4798      	blx	r3
 800d1ec:	4603      	mov	r3, r0
 800d1ee:	73fb      	strb	r3, [r7, #15]
      break;
 800d1f0:	e04a      	b.n	800d288 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	785b      	ldrb	r3, [r3, #1]
 800d1f6:	2b09      	cmp	r3, #9
 800d1f8:	d83b      	bhi.n	800d272 <USBD_StdDevReq+0xc2>
 800d1fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d200 <USBD_StdDevReq+0x50>)
 800d1fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d200:	0800d255 	.word	0x0800d255
 800d204:	0800d269 	.word	0x0800d269
 800d208:	0800d273 	.word	0x0800d273
 800d20c:	0800d25f 	.word	0x0800d25f
 800d210:	0800d273 	.word	0x0800d273
 800d214:	0800d233 	.word	0x0800d233
 800d218:	0800d229 	.word	0x0800d229
 800d21c:	0800d273 	.word	0x0800d273
 800d220:	0800d24b 	.word	0x0800d24b
 800d224:	0800d23d 	.word	0x0800d23d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d228:	6839      	ldr	r1, [r7, #0]
 800d22a:	6878      	ldr	r0, [r7, #4]
 800d22c:	f000 fa3e 	bl	800d6ac <USBD_GetDescriptor>
          break;
 800d230:	e024      	b.n	800d27c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d232:	6839      	ldr	r1, [r7, #0]
 800d234:	6878      	ldr	r0, [r7, #4]
 800d236:	f000 fba3 	bl	800d980 <USBD_SetAddress>
          break;
 800d23a:	e01f      	b.n	800d27c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d23c:	6839      	ldr	r1, [r7, #0]
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f000 fbe2 	bl	800da08 <USBD_SetConfig>
 800d244:	4603      	mov	r3, r0
 800d246:	73fb      	strb	r3, [r7, #15]
          break;
 800d248:	e018      	b.n	800d27c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d24a:	6839      	ldr	r1, [r7, #0]
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f000 fc85 	bl	800db5c <USBD_GetConfig>
          break;
 800d252:	e013      	b.n	800d27c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d254:	6839      	ldr	r1, [r7, #0]
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f000 fcb6 	bl	800dbc8 <USBD_GetStatus>
          break;
 800d25c:	e00e      	b.n	800d27c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d25e:	6839      	ldr	r1, [r7, #0]
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fce5 	bl	800dc30 <USBD_SetFeature>
          break;
 800d266:	e009      	b.n	800d27c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d268:	6839      	ldr	r1, [r7, #0]
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f000 fd09 	bl	800dc82 <USBD_ClrFeature>
          break;
 800d270:	e004      	b.n	800d27c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d272:	6839      	ldr	r1, [r7, #0]
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	f000 fd60 	bl	800dd3a <USBD_CtlError>
          break;
 800d27a:	bf00      	nop
      }
      break;
 800d27c:	e004      	b.n	800d288 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d27e:	6839      	ldr	r1, [r7, #0]
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f000 fd5a 	bl	800dd3a <USBD_CtlError>
      break;
 800d286:	bf00      	nop
  }

  return ret;
 800d288:	7bfb      	ldrb	r3, [r7, #15]
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	3710      	adds	r7, #16
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}
 800d292:	bf00      	nop

0800d294 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b084      	sub	sp, #16
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
 800d29c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	781b      	ldrb	r3, [r3, #0]
 800d2a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d2aa:	2b40      	cmp	r3, #64	@ 0x40
 800d2ac:	d005      	beq.n	800d2ba <USBD_StdItfReq+0x26>
 800d2ae:	2b40      	cmp	r3, #64	@ 0x40
 800d2b0:	d852      	bhi.n	800d358 <USBD_StdItfReq+0xc4>
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d001      	beq.n	800d2ba <USBD_StdItfReq+0x26>
 800d2b6:	2b20      	cmp	r3, #32
 800d2b8:	d14e      	bne.n	800d358 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2c0:	b2db      	uxtb	r3, r3
 800d2c2:	3b01      	subs	r3, #1
 800d2c4:	2b02      	cmp	r3, #2
 800d2c6:	d840      	bhi.n	800d34a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	889b      	ldrh	r3, [r3, #4]
 800d2cc:	b2db      	uxtb	r3, r3
 800d2ce:	2b01      	cmp	r3, #1
 800d2d0:	d836      	bhi.n	800d340 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	889b      	ldrh	r3, [r3, #4]
 800d2d6:	b2db      	uxtb	r3, r3
 800d2d8:	4619      	mov	r1, r3
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f7ff feda 	bl	800d094 <USBD_CoreFindIF>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d2e4:	7bbb      	ldrb	r3, [r7, #14]
 800d2e6:	2bff      	cmp	r3, #255	@ 0xff
 800d2e8:	d01d      	beq.n	800d326 <USBD_StdItfReq+0x92>
 800d2ea:	7bbb      	ldrb	r3, [r7, #14]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d11a      	bne.n	800d326 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d2f0:	7bba      	ldrb	r2, [r7, #14]
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	32ae      	adds	r2, #174	@ 0xae
 800d2f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2fa:	689b      	ldr	r3, [r3, #8]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d00f      	beq.n	800d320 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d300:	7bba      	ldrb	r2, [r7, #14]
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d308:	7bba      	ldrb	r2, [r7, #14]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	32ae      	adds	r2, #174	@ 0xae
 800d30e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d312:	689b      	ldr	r3, [r3, #8]
 800d314:	6839      	ldr	r1, [r7, #0]
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	4798      	blx	r3
 800d31a:	4603      	mov	r3, r0
 800d31c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d31e:	e004      	b.n	800d32a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d320:	2303      	movs	r3, #3
 800d322:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d324:	e001      	b.n	800d32a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d326:	2303      	movs	r3, #3
 800d328:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	88db      	ldrh	r3, [r3, #6]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d110      	bne.n	800d354 <USBD_StdItfReq+0xc0>
 800d332:	7bfb      	ldrb	r3, [r7, #15]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d10d      	bne.n	800d354 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f000 fddc 	bl	800def6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d33e:	e009      	b.n	800d354 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d340:	6839      	ldr	r1, [r7, #0]
 800d342:	6878      	ldr	r0, [r7, #4]
 800d344:	f000 fcf9 	bl	800dd3a <USBD_CtlError>
          break;
 800d348:	e004      	b.n	800d354 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d34a:	6839      	ldr	r1, [r7, #0]
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	f000 fcf4 	bl	800dd3a <USBD_CtlError>
          break;
 800d352:	e000      	b.n	800d356 <USBD_StdItfReq+0xc2>
          break;
 800d354:	bf00      	nop
      }
      break;
 800d356:	e004      	b.n	800d362 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d358:	6839      	ldr	r1, [r7, #0]
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f000 fced 	bl	800dd3a <USBD_CtlError>
      break;
 800d360:	bf00      	nop
  }

  return ret;
 800d362:	7bfb      	ldrb	r3, [r7, #15]
}
 800d364:	4618      	mov	r0, r3
 800d366:	3710      	adds	r7, #16
 800d368:	46bd      	mov	sp, r7
 800d36a:	bd80      	pop	{r7, pc}

0800d36c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d376:	2300      	movs	r3, #0
 800d378:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	889b      	ldrh	r3, [r3, #4]
 800d37e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	781b      	ldrb	r3, [r3, #0]
 800d384:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d388:	2b40      	cmp	r3, #64	@ 0x40
 800d38a:	d007      	beq.n	800d39c <USBD_StdEPReq+0x30>
 800d38c:	2b40      	cmp	r3, #64	@ 0x40
 800d38e:	f200 8181 	bhi.w	800d694 <USBD_StdEPReq+0x328>
 800d392:	2b00      	cmp	r3, #0
 800d394:	d02a      	beq.n	800d3ec <USBD_StdEPReq+0x80>
 800d396:	2b20      	cmp	r3, #32
 800d398:	f040 817c 	bne.w	800d694 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d39c:	7bbb      	ldrb	r3, [r7, #14]
 800d39e:	4619      	mov	r1, r3
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f7ff fe84 	bl	800d0ae <USBD_CoreFindEP>
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d3aa:	7b7b      	ldrb	r3, [r7, #13]
 800d3ac:	2bff      	cmp	r3, #255	@ 0xff
 800d3ae:	f000 8176 	beq.w	800d69e <USBD_StdEPReq+0x332>
 800d3b2:	7b7b      	ldrb	r3, [r7, #13]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	f040 8172 	bne.w	800d69e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800d3ba:	7b7a      	ldrb	r2, [r7, #13]
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d3c2:	7b7a      	ldrb	r2, [r7, #13]
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	32ae      	adds	r2, #174	@ 0xae
 800d3c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3cc:	689b      	ldr	r3, [r3, #8]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	f000 8165 	beq.w	800d69e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d3d4:	7b7a      	ldrb	r2, [r7, #13]
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	32ae      	adds	r2, #174	@ 0xae
 800d3da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3de:	689b      	ldr	r3, [r3, #8]
 800d3e0:	6839      	ldr	r1, [r7, #0]
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	4798      	blx	r3
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d3ea:	e158      	b.n	800d69e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	785b      	ldrb	r3, [r3, #1]
 800d3f0:	2b03      	cmp	r3, #3
 800d3f2:	d008      	beq.n	800d406 <USBD_StdEPReq+0x9a>
 800d3f4:	2b03      	cmp	r3, #3
 800d3f6:	f300 8147 	bgt.w	800d688 <USBD_StdEPReq+0x31c>
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	f000 809b 	beq.w	800d536 <USBD_StdEPReq+0x1ca>
 800d400:	2b01      	cmp	r3, #1
 800d402:	d03c      	beq.n	800d47e <USBD_StdEPReq+0x112>
 800d404:	e140      	b.n	800d688 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d40c:	b2db      	uxtb	r3, r3
 800d40e:	2b02      	cmp	r3, #2
 800d410:	d002      	beq.n	800d418 <USBD_StdEPReq+0xac>
 800d412:	2b03      	cmp	r3, #3
 800d414:	d016      	beq.n	800d444 <USBD_StdEPReq+0xd8>
 800d416:	e02c      	b.n	800d472 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d418:	7bbb      	ldrb	r3, [r7, #14]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d00d      	beq.n	800d43a <USBD_StdEPReq+0xce>
 800d41e:	7bbb      	ldrb	r3, [r7, #14]
 800d420:	2b80      	cmp	r3, #128	@ 0x80
 800d422:	d00a      	beq.n	800d43a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d424:	7bbb      	ldrb	r3, [r7, #14]
 800d426:	4619      	mov	r1, r3
 800d428:	6878      	ldr	r0, [r7, #4]
 800d42a:	f001 f9e5 	bl	800e7f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d42e:	2180      	movs	r1, #128	@ 0x80
 800d430:	6878      	ldr	r0, [r7, #4]
 800d432:	f001 f9e1 	bl	800e7f8 <USBD_LL_StallEP>
 800d436:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d438:	e020      	b.n	800d47c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d43a:	6839      	ldr	r1, [r7, #0]
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	f000 fc7c 	bl	800dd3a <USBD_CtlError>
              break;
 800d442:	e01b      	b.n	800d47c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	885b      	ldrh	r3, [r3, #2]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d10e      	bne.n	800d46a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d44c:	7bbb      	ldrb	r3, [r7, #14]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d00b      	beq.n	800d46a <USBD_StdEPReq+0xfe>
 800d452:	7bbb      	ldrb	r3, [r7, #14]
 800d454:	2b80      	cmp	r3, #128	@ 0x80
 800d456:	d008      	beq.n	800d46a <USBD_StdEPReq+0xfe>
 800d458:	683b      	ldr	r3, [r7, #0]
 800d45a:	88db      	ldrh	r3, [r3, #6]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d104      	bne.n	800d46a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d460:	7bbb      	ldrb	r3, [r7, #14]
 800d462:	4619      	mov	r1, r3
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f001 f9c7 	bl	800e7f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d46a:	6878      	ldr	r0, [r7, #4]
 800d46c:	f000 fd43 	bl	800def6 <USBD_CtlSendStatus>

              break;
 800d470:	e004      	b.n	800d47c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d472:	6839      	ldr	r1, [r7, #0]
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f000 fc60 	bl	800dd3a <USBD_CtlError>
              break;
 800d47a:	bf00      	nop
          }
          break;
 800d47c:	e109      	b.n	800d692 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d484:	b2db      	uxtb	r3, r3
 800d486:	2b02      	cmp	r3, #2
 800d488:	d002      	beq.n	800d490 <USBD_StdEPReq+0x124>
 800d48a:	2b03      	cmp	r3, #3
 800d48c:	d016      	beq.n	800d4bc <USBD_StdEPReq+0x150>
 800d48e:	e04b      	b.n	800d528 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d490:	7bbb      	ldrb	r3, [r7, #14]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d00d      	beq.n	800d4b2 <USBD_StdEPReq+0x146>
 800d496:	7bbb      	ldrb	r3, [r7, #14]
 800d498:	2b80      	cmp	r3, #128	@ 0x80
 800d49a:	d00a      	beq.n	800d4b2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d49c:	7bbb      	ldrb	r3, [r7, #14]
 800d49e:	4619      	mov	r1, r3
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f001 f9a9 	bl	800e7f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d4a6:	2180      	movs	r1, #128	@ 0x80
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f001 f9a5 	bl	800e7f8 <USBD_LL_StallEP>
 800d4ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d4b0:	e040      	b.n	800d534 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d4b2:	6839      	ldr	r1, [r7, #0]
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f000 fc40 	bl	800dd3a <USBD_CtlError>
              break;
 800d4ba:	e03b      	b.n	800d534 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	885b      	ldrh	r3, [r3, #2]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d136      	bne.n	800d532 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d4c4:	7bbb      	ldrb	r3, [r7, #14]
 800d4c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d004      	beq.n	800d4d8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d4ce:	7bbb      	ldrb	r3, [r7, #14]
 800d4d0:	4619      	mov	r1, r3
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f001 f9af 	bl	800e836 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	f000 fd0c 	bl	800def6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d4de:	7bbb      	ldrb	r3, [r7, #14]
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	6878      	ldr	r0, [r7, #4]
 800d4e4:	f7ff fde3 	bl	800d0ae <USBD_CoreFindEP>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d4ec:	7b7b      	ldrb	r3, [r7, #13]
 800d4ee:	2bff      	cmp	r3, #255	@ 0xff
 800d4f0:	d01f      	beq.n	800d532 <USBD_StdEPReq+0x1c6>
 800d4f2:	7b7b      	ldrb	r3, [r7, #13]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d11c      	bne.n	800d532 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d4f8:	7b7a      	ldrb	r2, [r7, #13]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d500:	7b7a      	ldrb	r2, [r7, #13]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	32ae      	adds	r2, #174	@ 0xae
 800d506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d50a:	689b      	ldr	r3, [r3, #8]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d010      	beq.n	800d532 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d510:	7b7a      	ldrb	r2, [r7, #13]
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	32ae      	adds	r2, #174	@ 0xae
 800d516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d51a:	689b      	ldr	r3, [r3, #8]
 800d51c:	6839      	ldr	r1, [r7, #0]
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	4798      	blx	r3
 800d522:	4603      	mov	r3, r0
 800d524:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d526:	e004      	b.n	800d532 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d528:	6839      	ldr	r1, [r7, #0]
 800d52a:	6878      	ldr	r0, [r7, #4]
 800d52c:	f000 fc05 	bl	800dd3a <USBD_CtlError>
              break;
 800d530:	e000      	b.n	800d534 <USBD_StdEPReq+0x1c8>
              break;
 800d532:	bf00      	nop
          }
          break;
 800d534:	e0ad      	b.n	800d692 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d53c:	b2db      	uxtb	r3, r3
 800d53e:	2b02      	cmp	r3, #2
 800d540:	d002      	beq.n	800d548 <USBD_StdEPReq+0x1dc>
 800d542:	2b03      	cmp	r3, #3
 800d544:	d033      	beq.n	800d5ae <USBD_StdEPReq+0x242>
 800d546:	e099      	b.n	800d67c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d548:	7bbb      	ldrb	r3, [r7, #14]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d007      	beq.n	800d55e <USBD_StdEPReq+0x1f2>
 800d54e:	7bbb      	ldrb	r3, [r7, #14]
 800d550:	2b80      	cmp	r3, #128	@ 0x80
 800d552:	d004      	beq.n	800d55e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d554:	6839      	ldr	r1, [r7, #0]
 800d556:	6878      	ldr	r0, [r7, #4]
 800d558:	f000 fbef 	bl	800dd3a <USBD_CtlError>
                break;
 800d55c:	e093      	b.n	800d686 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d55e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d562:	2b00      	cmp	r3, #0
 800d564:	da0b      	bge.n	800d57e <USBD_StdEPReq+0x212>
 800d566:	7bbb      	ldrb	r3, [r7, #14]
 800d568:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d56c:	4613      	mov	r3, r2
 800d56e:	009b      	lsls	r3, r3, #2
 800d570:	4413      	add	r3, r2
 800d572:	009b      	lsls	r3, r3, #2
 800d574:	3310      	adds	r3, #16
 800d576:	687a      	ldr	r2, [r7, #4]
 800d578:	4413      	add	r3, r2
 800d57a:	3304      	adds	r3, #4
 800d57c:	e00b      	b.n	800d596 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d57e:	7bbb      	ldrb	r3, [r7, #14]
 800d580:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d584:	4613      	mov	r3, r2
 800d586:	009b      	lsls	r3, r3, #2
 800d588:	4413      	add	r3, r2
 800d58a:	009b      	lsls	r3, r3, #2
 800d58c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d590:	687a      	ldr	r2, [r7, #4]
 800d592:	4413      	add	r3, r2
 800d594:	3304      	adds	r3, #4
 800d596:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d598:	68bb      	ldr	r3, [r7, #8]
 800d59a:	2200      	movs	r2, #0
 800d59c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d59e:	68bb      	ldr	r3, [r7, #8]
 800d5a0:	330e      	adds	r3, #14
 800d5a2:	2202      	movs	r2, #2
 800d5a4:	4619      	mov	r1, r3
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f000 fc44 	bl	800de34 <USBD_CtlSendData>
              break;
 800d5ac:	e06b      	b.n	800d686 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d5ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	da11      	bge.n	800d5da <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d5b6:	7bbb      	ldrb	r3, [r7, #14]
 800d5b8:	f003 020f 	and.w	r2, r3, #15
 800d5bc:	6879      	ldr	r1, [r7, #4]
 800d5be:	4613      	mov	r3, r2
 800d5c0:	009b      	lsls	r3, r3, #2
 800d5c2:	4413      	add	r3, r2
 800d5c4:	009b      	lsls	r3, r3, #2
 800d5c6:	440b      	add	r3, r1
 800d5c8:	3323      	adds	r3, #35	@ 0x23
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d117      	bne.n	800d600 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d5d0:	6839      	ldr	r1, [r7, #0]
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f000 fbb1 	bl	800dd3a <USBD_CtlError>
                  break;
 800d5d8:	e055      	b.n	800d686 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d5da:	7bbb      	ldrb	r3, [r7, #14]
 800d5dc:	f003 020f 	and.w	r2, r3, #15
 800d5e0:	6879      	ldr	r1, [r7, #4]
 800d5e2:	4613      	mov	r3, r2
 800d5e4:	009b      	lsls	r3, r3, #2
 800d5e6:	4413      	add	r3, r2
 800d5e8:	009b      	lsls	r3, r3, #2
 800d5ea:	440b      	add	r3, r1
 800d5ec:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d5f0:	781b      	ldrb	r3, [r3, #0]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d104      	bne.n	800d600 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d5f6:	6839      	ldr	r1, [r7, #0]
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f000 fb9e 	bl	800dd3a <USBD_CtlError>
                  break;
 800d5fe:	e042      	b.n	800d686 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d600:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d604:	2b00      	cmp	r3, #0
 800d606:	da0b      	bge.n	800d620 <USBD_StdEPReq+0x2b4>
 800d608:	7bbb      	ldrb	r3, [r7, #14]
 800d60a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d60e:	4613      	mov	r3, r2
 800d610:	009b      	lsls	r3, r3, #2
 800d612:	4413      	add	r3, r2
 800d614:	009b      	lsls	r3, r3, #2
 800d616:	3310      	adds	r3, #16
 800d618:	687a      	ldr	r2, [r7, #4]
 800d61a:	4413      	add	r3, r2
 800d61c:	3304      	adds	r3, #4
 800d61e:	e00b      	b.n	800d638 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d620:	7bbb      	ldrb	r3, [r7, #14]
 800d622:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d626:	4613      	mov	r3, r2
 800d628:	009b      	lsls	r3, r3, #2
 800d62a:	4413      	add	r3, r2
 800d62c:	009b      	lsls	r3, r3, #2
 800d62e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d632:	687a      	ldr	r2, [r7, #4]
 800d634:	4413      	add	r3, r2
 800d636:	3304      	adds	r3, #4
 800d638:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d63a:	7bbb      	ldrb	r3, [r7, #14]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d002      	beq.n	800d646 <USBD_StdEPReq+0x2da>
 800d640:	7bbb      	ldrb	r3, [r7, #14]
 800d642:	2b80      	cmp	r3, #128	@ 0x80
 800d644:	d103      	bne.n	800d64e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	2200      	movs	r2, #0
 800d64a:	739a      	strb	r2, [r3, #14]
 800d64c:	e00e      	b.n	800d66c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d64e:	7bbb      	ldrb	r3, [r7, #14]
 800d650:	4619      	mov	r1, r3
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f001 f90e 	bl	800e874 <USBD_LL_IsStallEP>
 800d658:	4603      	mov	r3, r0
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d003      	beq.n	800d666 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800d65e:	68bb      	ldr	r3, [r7, #8]
 800d660:	2201      	movs	r2, #1
 800d662:	739a      	strb	r2, [r3, #14]
 800d664:	e002      	b.n	800d66c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	2200      	movs	r2, #0
 800d66a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	330e      	adds	r3, #14
 800d670:	2202      	movs	r2, #2
 800d672:	4619      	mov	r1, r3
 800d674:	6878      	ldr	r0, [r7, #4]
 800d676:	f000 fbdd 	bl	800de34 <USBD_CtlSendData>
              break;
 800d67a:	e004      	b.n	800d686 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800d67c:	6839      	ldr	r1, [r7, #0]
 800d67e:	6878      	ldr	r0, [r7, #4]
 800d680:	f000 fb5b 	bl	800dd3a <USBD_CtlError>
              break;
 800d684:	bf00      	nop
          }
          break;
 800d686:	e004      	b.n	800d692 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800d688:	6839      	ldr	r1, [r7, #0]
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	f000 fb55 	bl	800dd3a <USBD_CtlError>
          break;
 800d690:	bf00      	nop
      }
      break;
 800d692:	e005      	b.n	800d6a0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800d694:	6839      	ldr	r1, [r7, #0]
 800d696:	6878      	ldr	r0, [r7, #4]
 800d698:	f000 fb4f 	bl	800dd3a <USBD_CtlError>
      break;
 800d69c:	e000      	b.n	800d6a0 <USBD_StdEPReq+0x334>
      break;
 800d69e:	bf00      	nop
  }

  return ret;
 800d6a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3710      	adds	r7, #16
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
	...

0800d6ac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d6be:	2300      	movs	r3, #0
 800d6c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	885b      	ldrh	r3, [r3, #2]
 800d6c6:	0a1b      	lsrs	r3, r3, #8
 800d6c8:	b29b      	uxth	r3, r3
 800d6ca:	3b01      	subs	r3, #1
 800d6cc:	2b06      	cmp	r3, #6
 800d6ce:	f200 8128 	bhi.w	800d922 <USBD_GetDescriptor+0x276>
 800d6d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d6d8 <USBD_GetDescriptor+0x2c>)
 800d6d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6d8:	0800d6f5 	.word	0x0800d6f5
 800d6dc:	0800d70d 	.word	0x0800d70d
 800d6e0:	0800d74d 	.word	0x0800d74d
 800d6e4:	0800d923 	.word	0x0800d923
 800d6e8:	0800d923 	.word	0x0800d923
 800d6ec:	0800d8c3 	.word	0x0800d8c3
 800d6f0:	0800d8ef 	.word	0x0800d8ef
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	687a      	ldr	r2, [r7, #4]
 800d6fe:	7c12      	ldrb	r2, [r2, #16]
 800d700:	f107 0108 	add.w	r1, r7, #8
 800d704:	4610      	mov	r0, r2
 800d706:	4798      	blx	r3
 800d708:	60f8      	str	r0, [r7, #12]
      break;
 800d70a:	e112      	b.n	800d932 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	7c1b      	ldrb	r3, [r3, #16]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d10d      	bne.n	800d730 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d71a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d71c:	f107 0208 	add.w	r2, r7, #8
 800d720:	4610      	mov	r0, r2
 800d722:	4798      	blx	r3
 800d724:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	3301      	adds	r3, #1
 800d72a:	2202      	movs	r2, #2
 800d72c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d72e:	e100      	b.n	800d932 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d738:	f107 0208 	add.w	r2, r7, #8
 800d73c:	4610      	mov	r0, r2
 800d73e:	4798      	blx	r3
 800d740:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	3301      	adds	r3, #1
 800d746:	2202      	movs	r2, #2
 800d748:	701a      	strb	r2, [r3, #0]
      break;
 800d74a:	e0f2      	b.n	800d932 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	885b      	ldrh	r3, [r3, #2]
 800d750:	b2db      	uxtb	r3, r3
 800d752:	2b05      	cmp	r3, #5
 800d754:	f200 80ac 	bhi.w	800d8b0 <USBD_GetDescriptor+0x204>
 800d758:	a201      	add	r2, pc, #4	@ (adr r2, 800d760 <USBD_GetDescriptor+0xb4>)
 800d75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d75e:	bf00      	nop
 800d760:	0800d779 	.word	0x0800d779
 800d764:	0800d7ad 	.word	0x0800d7ad
 800d768:	0800d7e1 	.word	0x0800d7e1
 800d76c:	0800d815 	.word	0x0800d815
 800d770:	0800d849 	.word	0x0800d849
 800d774:	0800d87d 	.word	0x0800d87d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d77e:	685b      	ldr	r3, [r3, #4]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d00b      	beq.n	800d79c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	7c12      	ldrb	r2, [r2, #16]
 800d790:	f107 0108 	add.w	r1, r7, #8
 800d794:	4610      	mov	r0, r2
 800d796:	4798      	blx	r3
 800d798:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d79a:	e091      	b.n	800d8c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d79c:	6839      	ldr	r1, [r7, #0]
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	f000 facb 	bl	800dd3a <USBD_CtlError>
            err++;
 800d7a4:	7afb      	ldrb	r3, [r7, #11]
 800d7a6:	3301      	adds	r3, #1
 800d7a8:	72fb      	strb	r3, [r7, #11]
          break;
 800d7aa:	e089      	b.n	800d8c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7b2:	689b      	ldr	r3, [r3, #8]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d00b      	beq.n	800d7d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7be:	689b      	ldr	r3, [r3, #8]
 800d7c0:	687a      	ldr	r2, [r7, #4]
 800d7c2:	7c12      	ldrb	r2, [r2, #16]
 800d7c4:	f107 0108 	add.w	r1, r7, #8
 800d7c8:	4610      	mov	r0, r2
 800d7ca:	4798      	blx	r3
 800d7cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d7ce:	e077      	b.n	800d8c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d7d0:	6839      	ldr	r1, [r7, #0]
 800d7d2:	6878      	ldr	r0, [r7, #4]
 800d7d4:	f000 fab1 	bl	800dd3a <USBD_CtlError>
            err++;
 800d7d8:	7afb      	ldrb	r3, [r7, #11]
 800d7da:	3301      	adds	r3, #1
 800d7dc:	72fb      	strb	r3, [r7, #11]
          break;
 800d7de:	e06f      	b.n	800d8c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7e6:	68db      	ldr	r3, [r3, #12]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d00b      	beq.n	800d804 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7f2:	68db      	ldr	r3, [r3, #12]
 800d7f4:	687a      	ldr	r2, [r7, #4]
 800d7f6:	7c12      	ldrb	r2, [r2, #16]
 800d7f8:	f107 0108 	add.w	r1, r7, #8
 800d7fc:	4610      	mov	r0, r2
 800d7fe:	4798      	blx	r3
 800d800:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d802:	e05d      	b.n	800d8c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d804:	6839      	ldr	r1, [r7, #0]
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f000 fa97 	bl	800dd3a <USBD_CtlError>
            err++;
 800d80c:	7afb      	ldrb	r3, [r7, #11]
 800d80e:	3301      	adds	r3, #1
 800d810:	72fb      	strb	r3, [r7, #11]
          break;
 800d812:	e055      	b.n	800d8c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d81a:	691b      	ldr	r3, [r3, #16]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d00b      	beq.n	800d838 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d826:	691b      	ldr	r3, [r3, #16]
 800d828:	687a      	ldr	r2, [r7, #4]
 800d82a:	7c12      	ldrb	r2, [r2, #16]
 800d82c:	f107 0108 	add.w	r1, r7, #8
 800d830:	4610      	mov	r0, r2
 800d832:	4798      	blx	r3
 800d834:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d836:	e043      	b.n	800d8c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d838:	6839      	ldr	r1, [r7, #0]
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f000 fa7d 	bl	800dd3a <USBD_CtlError>
            err++;
 800d840:	7afb      	ldrb	r3, [r7, #11]
 800d842:	3301      	adds	r3, #1
 800d844:	72fb      	strb	r3, [r7, #11]
          break;
 800d846:	e03b      	b.n	800d8c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d84e:	695b      	ldr	r3, [r3, #20]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d00b      	beq.n	800d86c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d85a:	695b      	ldr	r3, [r3, #20]
 800d85c:	687a      	ldr	r2, [r7, #4]
 800d85e:	7c12      	ldrb	r2, [r2, #16]
 800d860:	f107 0108 	add.w	r1, r7, #8
 800d864:	4610      	mov	r0, r2
 800d866:	4798      	blx	r3
 800d868:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d86a:	e029      	b.n	800d8c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d86c:	6839      	ldr	r1, [r7, #0]
 800d86e:	6878      	ldr	r0, [r7, #4]
 800d870:	f000 fa63 	bl	800dd3a <USBD_CtlError>
            err++;
 800d874:	7afb      	ldrb	r3, [r7, #11]
 800d876:	3301      	adds	r3, #1
 800d878:	72fb      	strb	r3, [r7, #11]
          break;
 800d87a:	e021      	b.n	800d8c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d882:	699b      	ldr	r3, [r3, #24]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d00b      	beq.n	800d8a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d88e:	699b      	ldr	r3, [r3, #24]
 800d890:	687a      	ldr	r2, [r7, #4]
 800d892:	7c12      	ldrb	r2, [r2, #16]
 800d894:	f107 0108 	add.w	r1, r7, #8
 800d898:	4610      	mov	r0, r2
 800d89a:	4798      	blx	r3
 800d89c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d89e:	e00f      	b.n	800d8c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d8a0:	6839      	ldr	r1, [r7, #0]
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f000 fa49 	bl	800dd3a <USBD_CtlError>
            err++;
 800d8a8:	7afb      	ldrb	r3, [r7, #11]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	72fb      	strb	r3, [r7, #11]
          break;
 800d8ae:	e007      	b.n	800d8c0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d8b0:	6839      	ldr	r1, [r7, #0]
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f000 fa41 	bl	800dd3a <USBD_CtlError>
          err++;
 800d8b8:	7afb      	ldrb	r3, [r7, #11]
 800d8ba:	3301      	adds	r3, #1
 800d8bc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d8be:	bf00      	nop
      }
      break;
 800d8c0:	e037      	b.n	800d932 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	7c1b      	ldrb	r3, [r3, #16]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d109      	bne.n	800d8de <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8d2:	f107 0208 	add.w	r2, r7, #8
 800d8d6:	4610      	mov	r0, r2
 800d8d8:	4798      	blx	r3
 800d8da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d8dc:	e029      	b.n	800d932 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d8de:	6839      	ldr	r1, [r7, #0]
 800d8e0:	6878      	ldr	r0, [r7, #4]
 800d8e2:	f000 fa2a 	bl	800dd3a <USBD_CtlError>
        err++;
 800d8e6:	7afb      	ldrb	r3, [r7, #11]
 800d8e8:	3301      	adds	r3, #1
 800d8ea:	72fb      	strb	r3, [r7, #11]
      break;
 800d8ec:	e021      	b.n	800d932 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	7c1b      	ldrb	r3, [r3, #16]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d10d      	bne.n	800d912 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8fe:	f107 0208 	add.w	r2, r7, #8
 800d902:	4610      	mov	r0, r2
 800d904:	4798      	blx	r3
 800d906:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	3301      	adds	r3, #1
 800d90c:	2207      	movs	r2, #7
 800d90e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d910:	e00f      	b.n	800d932 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d912:	6839      	ldr	r1, [r7, #0]
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f000 fa10 	bl	800dd3a <USBD_CtlError>
        err++;
 800d91a:	7afb      	ldrb	r3, [r7, #11]
 800d91c:	3301      	adds	r3, #1
 800d91e:	72fb      	strb	r3, [r7, #11]
      break;
 800d920:	e007      	b.n	800d932 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d922:	6839      	ldr	r1, [r7, #0]
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f000 fa08 	bl	800dd3a <USBD_CtlError>
      err++;
 800d92a:	7afb      	ldrb	r3, [r7, #11]
 800d92c:	3301      	adds	r3, #1
 800d92e:	72fb      	strb	r3, [r7, #11]
      break;
 800d930:	bf00      	nop
  }

  if (err != 0U)
 800d932:	7afb      	ldrb	r3, [r7, #11]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d11e      	bne.n	800d976 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	88db      	ldrh	r3, [r3, #6]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d016      	beq.n	800d96e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d940:	893b      	ldrh	r3, [r7, #8]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d00e      	beq.n	800d964 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	88da      	ldrh	r2, [r3, #6]
 800d94a:	893b      	ldrh	r3, [r7, #8]
 800d94c:	4293      	cmp	r3, r2
 800d94e:	bf28      	it	cs
 800d950:	4613      	movcs	r3, r2
 800d952:	b29b      	uxth	r3, r3
 800d954:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d956:	893b      	ldrh	r3, [r7, #8]
 800d958:	461a      	mov	r2, r3
 800d95a:	68f9      	ldr	r1, [r7, #12]
 800d95c:	6878      	ldr	r0, [r7, #4]
 800d95e:	f000 fa69 	bl	800de34 <USBD_CtlSendData>
 800d962:	e009      	b.n	800d978 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d964:	6839      	ldr	r1, [r7, #0]
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f000 f9e7 	bl	800dd3a <USBD_CtlError>
 800d96c:	e004      	b.n	800d978 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d96e:	6878      	ldr	r0, [r7, #4]
 800d970:	f000 fac1 	bl	800def6 <USBD_CtlSendStatus>
 800d974:	e000      	b.n	800d978 <USBD_GetDescriptor+0x2cc>
    return;
 800d976:	bf00      	nop
  }
}
 800d978:	3710      	adds	r7, #16
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}
 800d97e:	bf00      	nop

0800d980 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b084      	sub	sp, #16
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
 800d988:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	889b      	ldrh	r3, [r3, #4]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d131      	bne.n	800d9f6 <USBD_SetAddress+0x76>
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	88db      	ldrh	r3, [r3, #6]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d12d      	bne.n	800d9f6 <USBD_SetAddress+0x76>
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	885b      	ldrh	r3, [r3, #2]
 800d99e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d9a0:	d829      	bhi.n	800d9f6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	885b      	ldrh	r3, [r3, #2]
 800d9a6:	b2db      	uxtb	r3, r3
 800d9a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9ac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d9b4:	b2db      	uxtb	r3, r3
 800d9b6:	2b03      	cmp	r3, #3
 800d9b8:	d104      	bne.n	800d9c4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d9ba:	6839      	ldr	r1, [r7, #0]
 800d9bc:	6878      	ldr	r0, [r7, #4]
 800d9be:	f000 f9bc 	bl	800dd3a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9c2:	e01d      	b.n	800da00 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	7bfa      	ldrb	r2, [r7, #15]
 800d9c8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d9cc:	7bfb      	ldrb	r3, [r7, #15]
 800d9ce:	4619      	mov	r1, r3
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 ff7b 	bl	800e8cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f000 fa8d 	bl	800def6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d9dc:	7bfb      	ldrb	r3, [r7, #15]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d004      	beq.n	800d9ec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2202      	movs	r2, #2
 800d9e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9ea:	e009      	b.n	800da00 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2201      	movs	r2, #1
 800d9f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9f4:	e004      	b.n	800da00 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d9f6:	6839      	ldr	r1, [r7, #0]
 800d9f8:	6878      	ldr	r0, [r7, #4]
 800d9fa:	f000 f99e 	bl	800dd3a <USBD_CtlError>
  }
}
 800d9fe:	bf00      	nop
 800da00:	bf00      	nop
 800da02:	3710      	adds	r7, #16
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}

0800da08 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	b084      	sub	sp, #16
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
 800da10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800da12:	2300      	movs	r3, #0
 800da14:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	885b      	ldrh	r3, [r3, #2]
 800da1a:	b2da      	uxtb	r2, r3
 800da1c:	4b4e      	ldr	r3, [pc, #312]	@ (800db58 <USBD_SetConfig+0x150>)
 800da1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800da20:	4b4d      	ldr	r3, [pc, #308]	@ (800db58 <USBD_SetConfig+0x150>)
 800da22:	781b      	ldrb	r3, [r3, #0]
 800da24:	2b01      	cmp	r3, #1
 800da26:	d905      	bls.n	800da34 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800da28:	6839      	ldr	r1, [r7, #0]
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f000 f985 	bl	800dd3a <USBD_CtlError>
    return USBD_FAIL;
 800da30:	2303      	movs	r3, #3
 800da32:	e08c      	b.n	800db4e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da3a:	b2db      	uxtb	r3, r3
 800da3c:	2b02      	cmp	r3, #2
 800da3e:	d002      	beq.n	800da46 <USBD_SetConfig+0x3e>
 800da40:	2b03      	cmp	r3, #3
 800da42:	d029      	beq.n	800da98 <USBD_SetConfig+0x90>
 800da44:	e075      	b.n	800db32 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800da46:	4b44      	ldr	r3, [pc, #272]	@ (800db58 <USBD_SetConfig+0x150>)
 800da48:	781b      	ldrb	r3, [r3, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d020      	beq.n	800da90 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800da4e:	4b42      	ldr	r3, [pc, #264]	@ (800db58 <USBD_SetConfig+0x150>)
 800da50:	781b      	ldrb	r3, [r3, #0]
 800da52:	461a      	mov	r2, r3
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800da58:	4b3f      	ldr	r3, [pc, #252]	@ (800db58 <USBD_SetConfig+0x150>)
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	4619      	mov	r1, r3
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f7fe ffcd 	bl	800c9fe <USBD_SetClassConfig>
 800da64:	4603      	mov	r3, r0
 800da66:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800da68:	7bfb      	ldrb	r3, [r7, #15]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d008      	beq.n	800da80 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800da6e:	6839      	ldr	r1, [r7, #0]
 800da70:	6878      	ldr	r0, [r7, #4]
 800da72:	f000 f962 	bl	800dd3a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2202      	movs	r2, #2
 800da7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800da7e:	e065      	b.n	800db4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f000 fa38 	bl	800def6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	2203      	movs	r2, #3
 800da8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800da8e:	e05d      	b.n	800db4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800da90:	6878      	ldr	r0, [r7, #4]
 800da92:	f000 fa30 	bl	800def6 <USBD_CtlSendStatus>
      break;
 800da96:	e059      	b.n	800db4c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800da98:	4b2f      	ldr	r3, [pc, #188]	@ (800db58 <USBD_SetConfig+0x150>)
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d112      	bne.n	800dac6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2202      	movs	r2, #2
 800daa4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800daa8:	4b2b      	ldr	r3, [pc, #172]	@ (800db58 <USBD_SetConfig+0x150>)
 800daaa:	781b      	ldrb	r3, [r3, #0]
 800daac:	461a      	mov	r2, r3
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dab2:	4b29      	ldr	r3, [pc, #164]	@ (800db58 <USBD_SetConfig+0x150>)
 800dab4:	781b      	ldrb	r3, [r3, #0]
 800dab6:	4619      	mov	r1, r3
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f7fe ffbc 	bl	800ca36 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	f000 fa19 	bl	800def6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dac4:	e042      	b.n	800db4c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800dac6:	4b24      	ldr	r3, [pc, #144]	@ (800db58 <USBD_SetConfig+0x150>)
 800dac8:	781b      	ldrb	r3, [r3, #0]
 800daca:	461a      	mov	r2, r3
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	685b      	ldr	r3, [r3, #4]
 800dad0:	429a      	cmp	r2, r3
 800dad2:	d02a      	beq.n	800db2a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	685b      	ldr	r3, [r3, #4]
 800dad8:	b2db      	uxtb	r3, r3
 800dada:	4619      	mov	r1, r3
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f7fe ffaa 	bl	800ca36 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800dae2:	4b1d      	ldr	r3, [pc, #116]	@ (800db58 <USBD_SetConfig+0x150>)
 800dae4:	781b      	ldrb	r3, [r3, #0]
 800dae6:	461a      	mov	r2, r3
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800daec:	4b1a      	ldr	r3, [pc, #104]	@ (800db58 <USBD_SetConfig+0x150>)
 800daee:	781b      	ldrb	r3, [r3, #0]
 800daf0:	4619      	mov	r1, r3
 800daf2:	6878      	ldr	r0, [r7, #4]
 800daf4:	f7fe ff83 	bl	800c9fe <USBD_SetClassConfig>
 800daf8:	4603      	mov	r3, r0
 800dafa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dafc:	7bfb      	ldrb	r3, [r7, #15]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d00f      	beq.n	800db22 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800db02:	6839      	ldr	r1, [r7, #0]
 800db04:	6878      	ldr	r0, [r7, #4]
 800db06:	f000 f918 	bl	800dd3a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	685b      	ldr	r3, [r3, #4]
 800db0e:	b2db      	uxtb	r3, r3
 800db10:	4619      	mov	r1, r3
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f7fe ff8f 	bl	800ca36 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2202      	movs	r2, #2
 800db1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800db20:	e014      	b.n	800db4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800db22:	6878      	ldr	r0, [r7, #4]
 800db24:	f000 f9e7 	bl	800def6 <USBD_CtlSendStatus>
      break;
 800db28:	e010      	b.n	800db4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800db2a:	6878      	ldr	r0, [r7, #4]
 800db2c:	f000 f9e3 	bl	800def6 <USBD_CtlSendStatus>
      break;
 800db30:	e00c      	b.n	800db4c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800db32:	6839      	ldr	r1, [r7, #0]
 800db34:	6878      	ldr	r0, [r7, #4]
 800db36:	f000 f900 	bl	800dd3a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800db3a:	4b07      	ldr	r3, [pc, #28]	@ (800db58 <USBD_SetConfig+0x150>)
 800db3c:	781b      	ldrb	r3, [r3, #0]
 800db3e:	4619      	mov	r1, r3
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f7fe ff78 	bl	800ca36 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800db46:	2303      	movs	r3, #3
 800db48:	73fb      	strb	r3, [r7, #15]
      break;
 800db4a:	bf00      	nop
  }

  return ret;
 800db4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3710      	adds	r7, #16
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}
 800db56:	bf00      	nop
 800db58:	20000b30 	.word	0x20000b30

0800db5c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b082      	sub	sp, #8
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	88db      	ldrh	r3, [r3, #6]
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d004      	beq.n	800db78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800db6e:	6839      	ldr	r1, [r7, #0]
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f000 f8e2 	bl	800dd3a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800db76:	e023      	b.n	800dbc0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db7e:	b2db      	uxtb	r3, r3
 800db80:	2b02      	cmp	r3, #2
 800db82:	dc02      	bgt.n	800db8a <USBD_GetConfig+0x2e>
 800db84:	2b00      	cmp	r3, #0
 800db86:	dc03      	bgt.n	800db90 <USBD_GetConfig+0x34>
 800db88:	e015      	b.n	800dbb6 <USBD_GetConfig+0x5a>
 800db8a:	2b03      	cmp	r3, #3
 800db8c:	d00b      	beq.n	800dba6 <USBD_GetConfig+0x4a>
 800db8e:	e012      	b.n	800dbb6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2200      	movs	r2, #0
 800db94:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	3308      	adds	r3, #8
 800db9a:	2201      	movs	r2, #1
 800db9c:	4619      	mov	r1, r3
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	f000 f948 	bl	800de34 <USBD_CtlSendData>
        break;
 800dba4:	e00c      	b.n	800dbc0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	3304      	adds	r3, #4
 800dbaa:	2201      	movs	r2, #1
 800dbac:	4619      	mov	r1, r3
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f000 f940 	bl	800de34 <USBD_CtlSendData>
        break;
 800dbb4:	e004      	b.n	800dbc0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800dbb6:	6839      	ldr	r1, [r7, #0]
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 f8be 	bl	800dd3a <USBD_CtlError>
        break;
 800dbbe:	bf00      	nop
}
 800dbc0:	bf00      	nop
 800dbc2:	3708      	adds	r7, #8
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbd8:	b2db      	uxtb	r3, r3
 800dbda:	3b01      	subs	r3, #1
 800dbdc:	2b02      	cmp	r3, #2
 800dbde:	d81e      	bhi.n	800dc1e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dbe0:	683b      	ldr	r3, [r7, #0]
 800dbe2:	88db      	ldrh	r3, [r3, #6]
 800dbe4:	2b02      	cmp	r3, #2
 800dbe6:	d004      	beq.n	800dbf2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dbe8:	6839      	ldr	r1, [r7, #0]
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f000 f8a5 	bl	800dd3a <USBD_CtlError>
        break;
 800dbf0:	e01a      	b.n	800dc28 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2201      	movs	r2, #1
 800dbf6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d005      	beq.n	800dc0e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	68db      	ldr	r3, [r3, #12]
 800dc06:	f043 0202 	orr.w	r2, r3, #2
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	330c      	adds	r3, #12
 800dc12:	2202      	movs	r2, #2
 800dc14:	4619      	mov	r1, r3
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f000 f90c 	bl	800de34 <USBD_CtlSendData>
      break;
 800dc1c:	e004      	b.n	800dc28 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dc1e:	6839      	ldr	r1, [r7, #0]
 800dc20:	6878      	ldr	r0, [r7, #4]
 800dc22:	f000 f88a 	bl	800dd3a <USBD_CtlError>
      break;
 800dc26:	bf00      	nop
  }
}
 800dc28:	bf00      	nop
 800dc2a:	3708      	adds	r7, #8
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}

0800dc30 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b082      	sub	sp, #8
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	885b      	ldrh	r3, [r3, #2]
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d107      	bne.n	800dc52 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	2201      	movs	r2, #1
 800dc46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f000 f953 	bl	800def6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800dc50:	e013      	b.n	800dc7a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	885b      	ldrh	r3, [r3, #2]
 800dc56:	2b02      	cmp	r3, #2
 800dc58:	d10b      	bne.n	800dc72 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	889b      	ldrh	r3, [r3, #4]
 800dc5e:	0a1b      	lsrs	r3, r3, #8
 800dc60:	b29b      	uxth	r3, r3
 800dc62:	b2da      	uxtb	r2, r3
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f000 f943 	bl	800def6 <USBD_CtlSendStatus>
}
 800dc70:	e003      	b.n	800dc7a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800dc72:	6839      	ldr	r1, [r7, #0]
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 f860 	bl	800dd3a <USBD_CtlError>
}
 800dc7a:	bf00      	nop
 800dc7c:	3708      	adds	r7, #8
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}

0800dc82 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc82:	b580      	push	{r7, lr}
 800dc84:	b082      	sub	sp, #8
 800dc86:	af00      	add	r7, sp, #0
 800dc88:	6078      	str	r0, [r7, #4]
 800dc8a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc92:	b2db      	uxtb	r3, r3
 800dc94:	3b01      	subs	r3, #1
 800dc96:	2b02      	cmp	r3, #2
 800dc98:	d80b      	bhi.n	800dcb2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	885b      	ldrh	r3, [r3, #2]
 800dc9e:	2b01      	cmp	r3, #1
 800dca0:	d10c      	bne.n	800dcbc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	2200      	movs	r2, #0
 800dca6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dcaa:	6878      	ldr	r0, [r7, #4]
 800dcac:	f000 f923 	bl	800def6 <USBD_CtlSendStatus>
      }
      break;
 800dcb0:	e004      	b.n	800dcbc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800dcb2:	6839      	ldr	r1, [r7, #0]
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f000 f840 	bl	800dd3a <USBD_CtlError>
      break;
 800dcba:	e000      	b.n	800dcbe <USBD_ClrFeature+0x3c>
      break;
 800dcbc:	bf00      	nop
  }
}
 800dcbe:	bf00      	nop
 800dcc0:	3708      	adds	r7, #8
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	bd80      	pop	{r7, pc}

0800dcc6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dcc6:	b580      	push	{r7, lr}
 800dcc8:	b084      	sub	sp, #16
 800dcca:	af00      	add	r7, sp, #0
 800dccc:	6078      	str	r0, [r7, #4]
 800dcce:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	781a      	ldrb	r2, [r3, #0]
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	3301      	adds	r3, #1
 800dce0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	781a      	ldrb	r2, [r3, #0]
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	3301      	adds	r3, #1
 800dcee:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dcf0:	68f8      	ldr	r0, [r7, #12]
 800dcf2:	f7ff fa3d 	bl	800d170 <SWAPBYTE>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	3301      	adds	r3, #1
 800dd02:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	3301      	adds	r3, #1
 800dd08:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dd0a:	68f8      	ldr	r0, [r7, #12]
 800dd0c:	f7ff fa30 	bl	800d170 <SWAPBYTE>
 800dd10:	4603      	mov	r3, r0
 800dd12:	461a      	mov	r2, r3
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	3301      	adds	r3, #1
 800dd1c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	3301      	adds	r3, #1
 800dd22:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800dd24:	68f8      	ldr	r0, [r7, #12]
 800dd26:	f7ff fa23 	bl	800d170 <SWAPBYTE>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	461a      	mov	r2, r3
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	80da      	strh	r2, [r3, #6]
}
 800dd32:	bf00      	nop
 800dd34:	3710      	adds	r7, #16
 800dd36:	46bd      	mov	sp, r7
 800dd38:	bd80      	pop	{r7, pc}

0800dd3a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd3a:	b580      	push	{r7, lr}
 800dd3c:	b082      	sub	sp, #8
 800dd3e:	af00      	add	r7, sp, #0
 800dd40:	6078      	str	r0, [r7, #4]
 800dd42:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd44:	2180      	movs	r1, #128	@ 0x80
 800dd46:	6878      	ldr	r0, [r7, #4]
 800dd48:	f000 fd56 	bl	800e7f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dd4c:	2100      	movs	r1, #0
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	f000 fd52 	bl	800e7f8 <USBD_LL_StallEP>
}
 800dd54:	bf00      	nop
 800dd56:	3708      	adds	r7, #8
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}

0800dd5c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b086      	sub	sp, #24
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	60f8      	str	r0, [r7, #12]
 800dd64:	60b9      	str	r1, [r7, #8]
 800dd66:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800dd68:	2300      	movs	r3, #0
 800dd6a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d042      	beq.n	800ddf8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800dd76:	6938      	ldr	r0, [r7, #16]
 800dd78:	f000 f842 	bl	800de00 <USBD_GetLen>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	3301      	adds	r3, #1
 800dd80:	005b      	lsls	r3, r3, #1
 800dd82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd86:	d808      	bhi.n	800dd9a <USBD_GetString+0x3e>
 800dd88:	6938      	ldr	r0, [r7, #16]
 800dd8a:	f000 f839 	bl	800de00 <USBD_GetLen>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	3301      	adds	r3, #1
 800dd92:	b29b      	uxth	r3, r3
 800dd94:	005b      	lsls	r3, r3, #1
 800dd96:	b29a      	uxth	r2, r3
 800dd98:	e001      	b.n	800dd9e <USBD_GetString+0x42>
 800dd9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800dda2:	7dfb      	ldrb	r3, [r7, #23]
 800dda4:	68ba      	ldr	r2, [r7, #8]
 800dda6:	4413      	add	r3, r2
 800dda8:	687a      	ldr	r2, [r7, #4]
 800ddaa:	7812      	ldrb	r2, [r2, #0]
 800ddac:	701a      	strb	r2, [r3, #0]
  idx++;
 800ddae:	7dfb      	ldrb	r3, [r7, #23]
 800ddb0:	3301      	adds	r3, #1
 800ddb2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ddb4:	7dfb      	ldrb	r3, [r7, #23]
 800ddb6:	68ba      	ldr	r2, [r7, #8]
 800ddb8:	4413      	add	r3, r2
 800ddba:	2203      	movs	r2, #3
 800ddbc:	701a      	strb	r2, [r3, #0]
  idx++;
 800ddbe:	7dfb      	ldrb	r3, [r7, #23]
 800ddc0:	3301      	adds	r3, #1
 800ddc2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ddc4:	e013      	b.n	800ddee <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ddc6:	7dfb      	ldrb	r3, [r7, #23]
 800ddc8:	68ba      	ldr	r2, [r7, #8]
 800ddca:	4413      	add	r3, r2
 800ddcc:	693a      	ldr	r2, [r7, #16]
 800ddce:	7812      	ldrb	r2, [r2, #0]
 800ddd0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	3301      	adds	r3, #1
 800ddd6:	613b      	str	r3, [r7, #16]
    idx++;
 800ddd8:	7dfb      	ldrb	r3, [r7, #23]
 800ddda:	3301      	adds	r3, #1
 800dddc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ddde:	7dfb      	ldrb	r3, [r7, #23]
 800dde0:	68ba      	ldr	r2, [r7, #8]
 800dde2:	4413      	add	r3, r2
 800dde4:	2200      	movs	r2, #0
 800dde6:	701a      	strb	r2, [r3, #0]
    idx++;
 800dde8:	7dfb      	ldrb	r3, [r7, #23]
 800ddea:	3301      	adds	r3, #1
 800ddec:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ddee:	693b      	ldr	r3, [r7, #16]
 800ddf0:	781b      	ldrb	r3, [r3, #0]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d1e7      	bne.n	800ddc6 <USBD_GetString+0x6a>
 800ddf6:	e000      	b.n	800ddfa <USBD_GetString+0x9e>
    return;
 800ddf8:	bf00      	nop
  }
}
 800ddfa:	3718      	adds	r7, #24
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bd80      	pop	{r7, pc}

0800de00 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800de00:	b480      	push	{r7}
 800de02:	b085      	sub	sp, #20
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800de08:	2300      	movs	r3, #0
 800de0a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800de10:	e005      	b.n	800de1e <USBD_GetLen+0x1e>
  {
    len++;
 800de12:	7bfb      	ldrb	r3, [r7, #15]
 800de14:	3301      	adds	r3, #1
 800de16:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800de18:	68bb      	ldr	r3, [r7, #8]
 800de1a:	3301      	adds	r3, #1
 800de1c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800de1e:	68bb      	ldr	r3, [r7, #8]
 800de20:	781b      	ldrb	r3, [r3, #0]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d1f5      	bne.n	800de12 <USBD_GetLen+0x12>
  }

  return len;
 800de26:	7bfb      	ldrb	r3, [r7, #15]
}
 800de28:	4618      	mov	r0, r3
 800de2a:	3714      	adds	r7, #20
 800de2c:	46bd      	mov	sp, r7
 800de2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de32:	4770      	bx	lr

0800de34 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b084      	sub	sp, #16
 800de38:	af00      	add	r7, sp, #0
 800de3a:	60f8      	str	r0, [r7, #12]
 800de3c:	60b9      	str	r1, [r7, #8]
 800de3e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	2202      	movs	r2, #2
 800de44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	687a      	ldr	r2, [r7, #4]
 800de4c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	68ba      	ldr	r2, [r7, #8]
 800de52:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	687a      	ldr	r2, [r7, #4]
 800de58:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	68ba      	ldr	r2, [r7, #8]
 800de5e:	2100      	movs	r1, #0
 800de60:	68f8      	ldr	r0, [r7, #12]
 800de62:	f000 fd52 	bl	800e90a <USBD_LL_Transmit>

  return USBD_OK;
 800de66:	2300      	movs	r3, #0
}
 800de68:	4618      	mov	r0, r3
 800de6a:	3710      	adds	r7, #16
 800de6c:	46bd      	mov	sp, r7
 800de6e:	bd80      	pop	{r7, pc}

0800de70 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b084      	sub	sp, #16
 800de74:	af00      	add	r7, sp, #0
 800de76:	60f8      	str	r0, [r7, #12]
 800de78:	60b9      	str	r1, [r7, #8]
 800de7a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	68ba      	ldr	r2, [r7, #8]
 800de80:	2100      	movs	r1, #0
 800de82:	68f8      	ldr	r0, [r7, #12]
 800de84:	f000 fd41 	bl	800e90a <USBD_LL_Transmit>

  return USBD_OK;
 800de88:	2300      	movs	r3, #0
}
 800de8a:	4618      	mov	r0, r3
 800de8c:	3710      	adds	r7, #16
 800de8e:	46bd      	mov	sp, r7
 800de90:	bd80      	pop	{r7, pc}

0800de92 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800de92:	b580      	push	{r7, lr}
 800de94:	b084      	sub	sp, #16
 800de96:	af00      	add	r7, sp, #0
 800de98:	60f8      	str	r0, [r7, #12]
 800de9a:	60b9      	str	r1, [r7, #8]
 800de9c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	2203      	movs	r2, #3
 800dea2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	687a      	ldr	r2, [r7, #4]
 800deaa:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	68ba      	ldr	r2, [r7, #8]
 800deb2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	687a      	ldr	r2, [r7, #4]
 800deba:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	68ba      	ldr	r2, [r7, #8]
 800dec2:	2100      	movs	r1, #0
 800dec4:	68f8      	ldr	r0, [r7, #12]
 800dec6:	f000 fd41 	bl	800e94c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800deca:	2300      	movs	r3, #0
}
 800decc:	4618      	mov	r0, r3
 800dece:	3710      	adds	r7, #16
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b084      	sub	sp, #16
 800ded8:	af00      	add	r7, sp, #0
 800deda:	60f8      	str	r0, [r7, #12]
 800dedc:	60b9      	str	r1, [r7, #8]
 800dede:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	68ba      	ldr	r2, [r7, #8]
 800dee4:	2100      	movs	r1, #0
 800dee6:	68f8      	ldr	r0, [r7, #12]
 800dee8:	f000 fd30 	bl	800e94c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800deec:	2300      	movs	r3, #0
}
 800deee:	4618      	mov	r0, r3
 800def0:	3710      	adds	r7, #16
 800def2:	46bd      	mov	sp, r7
 800def4:	bd80      	pop	{r7, pc}

0800def6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800def6:	b580      	push	{r7, lr}
 800def8:	b082      	sub	sp, #8
 800defa:	af00      	add	r7, sp, #0
 800defc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	2204      	movs	r2, #4
 800df02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800df06:	2300      	movs	r3, #0
 800df08:	2200      	movs	r2, #0
 800df0a:	2100      	movs	r1, #0
 800df0c:	6878      	ldr	r0, [r7, #4]
 800df0e:	f000 fcfc 	bl	800e90a <USBD_LL_Transmit>

  return USBD_OK;
 800df12:	2300      	movs	r3, #0
}
 800df14:	4618      	mov	r0, r3
 800df16:	3708      	adds	r7, #8
 800df18:	46bd      	mov	sp, r7
 800df1a:	bd80      	pop	{r7, pc}

0800df1c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b082      	sub	sp, #8
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	2205      	movs	r2, #5
 800df28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800df2c:	2300      	movs	r3, #0
 800df2e:	2200      	movs	r2, #0
 800df30:	2100      	movs	r1, #0
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f000 fd0a 	bl	800e94c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df38:	2300      	movs	r3, #0
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3708      	adds	r7, #8
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
	...

0800df44 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800df44:	b580      	push	{r7, lr}
 800df46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800df48:	2200      	movs	r2, #0
 800df4a:	4912      	ldr	r1, [pc, #72]	@ (800df94 <MX_USB_DEVICE_Init+0x50>)
 800df4c:	4812      	ldr	r0, [pc, #72]	@ (800df98 <MX_USB_DEVICE_Init+0x54>)
 800df4e:	f7fe fcd9 	bl	800c904 <USBD_Init>
 800df52:	4603      	mov	r3, r0
 800df54:	2b00      	cmp	r3, #0
 800df56:	d001      	beq.n	800df5c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800df58:	f7f4 f83e 	bl	8001fd8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800df5c:	490f      	ldr	r1, [pc, #60]	@ (800df9c <MX_USB_DEVICE_Init+0x58>)
 800df5e:	480e      	ldr	r0, [pc, #56]	@ (800df98 <MX_USB_DEVICE_Init+0x54>)
 800df60:	f7fe fd00 	bl	800c964 <USBD_RegisterClass>
 800df64:	4603      	mov	r3, r0
 800df66:	2b00      	cmp	r3, #0
 800df68:	d001      	beq.n	800df6e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800df6a:	f7f4 f835 	bl	8001fd8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800df6e:	490c      	ldr	r1, [pc, #48]	@ (800dfa0 <MX_USB_DEVICE_Init+0x5c>)
 800df70:	4809      	ldr	r0, [pc, #36]	@ (800df98 <MX_USB_DEVICE_Init+0x54>)
 800df72:	f7fe fbf7 	bl	800c764 <USBD_CDC_RegisterInterface>
 800df76:	4603      	mov	r3, r0
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d001      	beq.n	800df80 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800df7c:	f7f4 f82c 	bl	8001fd8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800df80:	4805      	ldr	r0, [pc, #20]	@ (800df98 <MX_USB_DEVICE_Init+0x54>)
 800df82:	f7fe fd25 	bl	800c9d0 <USBD_Start>
 800df86:	4603      	mov	r3, r0
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d001      	beq.n	800df90 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800df8c:	f7f4 f824 	bl	8001fd8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800df90:	bf00      	nop
 800df92:	bd80      	pop	{r7, pc}
 800df94:	200000e4 	.word	0x200000e4
 800df98:	20000b34 	.word	0x20000b34
 800df9c:	20000048 	.word	0x20000048
 800dfa0:	200000d0 	.word	0x200000d0

0800dfa4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	4905      	ldr	r1, [pc, #20]	@ (800dfc0 <CDC_Init_FS+0x1c>)
 800dfac:	4805      	ldr	r0, [pc, #20]	@ (800dfc4 <CDC_Init_FS+0x20>)
 800dfae:	f7fe fbf3 	bl	800c798 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dfb2:	4905      	ldr	r1, [pc, #20]	@ (800dfc8 <CDC_Init_FS+0x24>)
 800dfb4:	4803      	ldr	r0, [pc, #12]	@ (800dfc4 <CDC_Init_FS+0x20>)
 800dfb6:	f7fe fc11 	bl	800c7dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dfba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	bd80      	pop	{r7, pc}
 800dfc0:	20001010 	.word	0x20001010
 800dfc4:	20000b34 	.word	0x20000b34
 800dfc8:	20000e10 	.word	0x20000e10

0800dfcc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dfcc:	b480      	push	{r7}
 800dfce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dfd0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfda:	4770      	bx	lr

0800dfdc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b083      	sub	sp, #12
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	6039      	str	r1, [r7, #0]
 800dfe6:	71fb      	strb	r3, [r7, #7]
 800dfe8:	4613      	mov	r3, r2
 800dfea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dfec:	79fb      	ldrb	r3, [r7, #7]
 800dfee:	2b23      	cmp	r3, #35	@ 0x23
 800dff0:	f200 8098 	bhi.w	800e124 <CDC_Control_FS+0x148>
 800dff4:	a201      	add	r2, pc, #4	@ (adr r2, 800dffc <CDC_Control_FS+0x20>)
 800dff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dffa:	bf00      	nop
 800dffc:	0800e125 	.word	0x0800e125
 800e000:	0800e125 	.word	0x0800e125
 800e004:	0800e125 	.word	0x0800e125
 800e008:	0800e125 	.word	0x0800e125
 800e00c:	0800e125 	.word	0x0800e125
 800e010:	0800e125 	.word	0x0800e125
 800e014:	0800e125 	.word	0x0800e125
 800e018:	0800e125 	.word	0x0800e125
 800e01c:	0800e125 	.word	0x0800e125
 800e020:	0800e125 	.word	0x0800e125
 800e024:	0800e125 	.word	0x0800e125
 800e028:	0800e125 	.word	0x0800e125
 800e02c:	0800e125 	.word	0x0800e125
 800e030:	0800e125 	.word	0x0800e125
 800e034:	0800e125 	.word	0x0800e125
 800e038:	0800e125 	.word	0x0800e125
 800e03c:	0800e125 	.word	0x0800e125
 800e040:	0800e125 	.word	0x0800e125
 800e044:	0800e125 	.word	0x0800e125
 800e048:	0800e125 	.word	0x0800e125
 800e04c:	0800e125 	.word	0x0800e125
 800e050:	0800e125 	.word	0x0800e125
 800e054:	0800e125 	.word	0x0800e125
 800e058:	0800e125 	.word	0x0800e125
 800e05c:	0800e125 	.word	0x0800e125
 800e060:	0800e125 	.word	0x0800e125
 800e064:	0800e125 	.word	0x0800e125
 800e068:	0800e125 	.word	0x0800e125
 800e06c:	0800e125 	.word	0x0800e125
 800e070:	0800e125 	.word	0x0800e125
 800e074:	0800e125 	.word	0x0800e125
 800e078:	0800e125 	.word	0x0800e125
 800e07c:	0800e08d 	.word	0x0800e08d
 800e080:	0800e0d1 	.word	0x0800e0d1
 800e084:	0800e125 	.word	0x0800e125
 800e088:	0800e125 	.word	0x0800e125
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	461a      	mov	r2, r3
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	3301      	adds	r3, #1
 800e096:	781b      	ldrb	r3, [r3, #0]
 800e098:	021b      	lsls	r3, r3, #8
 800e09a:	431a      	orrs	r2, r3
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	3302      	adds	r3, #2
 800e0a0:	781b      	ldrb	r3, [r3, #0]
 800e0a2:	041b      	lsls	r3, r3, #16
 800e0a4:	431a      	orrs	r2, r3
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	3303      	adds	r3, #3
 800e0aa:	781b      	ldrb	r3, [r3, #0]
 800e0ac:	061b      	lsls	r3, r3, #24
 800e0ae:	4313      	orrs	r3, r2
 800e0b0:	461a      	mov	r2, r3
 800e0b2:	4b20      	ldr	r3, [pc, #128]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0b4:	601a      	str	r2, [r3, #0]
		LineCoding.format = pbuf[4];
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	791a      	ldrb	r2, [r3, #4]
 800e0ba:	4b1e      	ldr	r3, [pc, #120]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0bc:	711a      	strb	r2, [r3, #4]
		LineCoding.paritytype = pbuf[5];
 800e0be:	683b      	ldr	r3, [r7, #0]
 800e0c0:	795a      	ldrb	r2, [r3, #5]
 800e0c2:	4b1c      	ldr	r3, [pc, #112]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0c4:	715a      	strb	r2, [r3, #5]
		LineCoding.datatype = pbuf[6];
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	799a      	ldrb	r2, [r3, #6]
 800e0ca:	4b1a      	ldr	r3, [pc, #104]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0cc:	719a      	strb	r2, [r3, #6]
    break;
 800e0ce:	e02a      	b.n	800e126 <CDC_Control_FS+0x14a>

    case CDC_GET_LINE_CODING:
		pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800e0d0:	4b18      	ldr	r3, [pc, #96]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	b2da      	uxtb	r2, r3
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	701a      	strb	r2, [r3, #0]
		pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800e0da:	4b16      	ldr	r3, [pc, #88]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	0a1a      	lsrs	r2, r3, #8
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	3301      	adds	r3, #1
 800e0e4:	b2d2      	uxtb	r2, r2
 800e0e6:	701a      	strb	r2, [r3, #0]
		pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800e0e8:	4b12      	ldr	r3, [pc, #72]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	0c1a      	lsrs	r2, r3, #16
 800e0ee:	683b      	ldr	r3, [r7, #0]
 800e0f0:	3302      	adds	r3, #2
 800e0f2:	b2d2      	uxtb	r2, r2
 800e0f4:	701a      	strb	r2, [r3, #0]
		pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800e0f6:	4b0f      	ldr	r3, [pc, #60]	@ (800e134 <CDC_Control_FS+0x158>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	0e1a      	lsrs	r2, r3, #24
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	3303      	adds	r3, #3
 800e100:	b2d2      	uxtb	r2, r2
 800e102:	701a      	strb	r2, [r3, #0]
		pbuf[4] = LineCoding.format;
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	3304      	adds	r3, #4
 800e108:	4a0a      	ldr	r2, [pc, #40]	@ (800e134 <CDC_Control_FS+0x158>)
 800e10a:	7912      	ldrb	r2, [r2, #4]
 800e10c:	701a      	strb	r2, [r3, #0]
		pbuf[5] = LineCoding.paritytype;
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	3305      	adds	r3, #5
 800e112:	4a08      	ldr	r2, [pc, #32]	@ (800e134 <CDC_Control_FS+0x158>)
 800e114:	7952      	ldrb	r2, [r2, #5]
 800e116:	701a      	strb	r2, [r3, #0]
		pbuf[6] = LineCoding.datatype;
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	3306      	adds	r3, #6
 800e11c:	4a05      	ldr	r2, [pc, #20]	@ (800e134 <CDC_Control_FS+0x158>)
 800e11e:	7992      	ldrb	r2, [r2, #6]
 800e120:	701a      	strb	r2, [r3, #0]
    break;
 800e122:	e000      	b.n	800e126 <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e124:	bf00      	nop
  }

  return (USBD_OK);
 800e126:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e128:	4618      	mov	r0, r3
 800e12a:	370c      	adds	r7, #12
 800e12c:	46bd      	mov	sp, r7
 800e12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e132:	4770      	bx	lr
 800e134:	200000c8 	.word	0x200000c8

0800e138 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b082      	sub	sp, #8
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	6078      	str	r0, [r7, #4]
 800e140:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

	if (MyPtrRx != NULL) {
 800e142:	4b0b      	ldr	r3, [pc, #44]	@ (800e170 <CDC_Receive_FS+0x38>)
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d006      	beq.n	800e158 <CDC_Receive_FS+0x20>
		MyPtrRx(Buf, *Len);
 800e14a:	4b09      	ldr	r3, [pc, #36]	@ (800e170 <CDC_Receive_FS+0x38>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	683a      	ldr	r2, [r7, #0]
 800e150:	6812      	ldr	r2, [r2, #0]
 800e152:	4611      	mov	r1, r2
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	4798      	blx	r3
	}
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e158:	6879      	ldr	r1, [r7, #4]
 800e15a:	4806      	ldr	r0, [pc, #24]	@ (800e174 <CDC_Receive_FS+0x3c>)
 800e15c:	f7fe fb3e 	bl	800c7dc <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e160:	4804      	ldr	r0, [pc, #16]	@ (800e174 <CDC_Receive_FS+0x3c>)
 800e162:	f7fe fb99 	bl	800c898 <USBD_CDC_ReceivePacket>
	return (USBD_OK);
 800e166:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e168:	4618      	mov	r0, r3
 800e16a:	3708      	adds	r7, #8
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}
 800e170:	20001210 	.word	0x20001210
 800e174:	20000b34 	.word	0x20000b34

0800e178 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b084      	sub	sp, #16
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
 800e180:	460b      	mov	r3, r1
 800e182:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e184:	2300      	movs	r3, #0
 800e186:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e188:	4b0d      	ldr	r3, [pc, #52]	@ (800e1c0 <CDC_Transmit_FS+0x48>)
 800e18a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e18e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e190:	68bb      	ldr	r3, [r7, #8]
 800e192:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e196:	2b00      	cmp	r3, #0
 800e198:	d001      	beq.n	800e19e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e19a:	2301      	movs	r3, #1
 800e19c:	e00b      	b.n	800e1b6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e19e:	887b      	ldrh	r3, [r7, #2]
 800e1a0:	461a      	mov	r2, r3
 800e1a2:	6879      	ldr	r1, [r7, #4]
 800e1a4:	4806      	ldr	r0, [pc, #24]	@ (800e1c0 <CDC_Transmit_FS+0x48>)
 800e1a6:	f7fe faf7 	bl	800c798 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e1aa:	4805      	ldr	r0, [pc, #20]	@ (800e1c0 <CDC_Transmit_FS+0x48>)
 800e1ac:	f7fe fb34 	bl	800c818 <USBD_CDC_TransmitPacket>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e1b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3710      	adds	r7, #16
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	20000b34 	.word	0x20000b34

0800e1c4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	b087      	sub	sp, #28
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	60f8      	str	r0, [r7, #12]
 800e1cc:	60b9      	str	r1, [r7, #8]
 800e1ce:	4613      	mov	r3, r2
 800e1d0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e1d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e1da:	4618      	mov	r0, r3
 800e1dc:	371c      	adds	r7, #28
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e4:	4770      	bx	lr
	...

0800e1e8 <CDC_Attach_Rx>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_Attach_Rx(void(*PtrRx)(uint8_t *buf, uint32_t Len)){
 800e1e8:	b480      	push	{r7}
 800e1ea:	b083      	sub	sp, #12
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
	MyPtrRx = PtrRx;
 800e1f0:	4a04      	ldr	r2, [pc, #16]	@ (800e204 <CDC_Attach_Rx+0x1c>)
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	6013      	str	r3, [r2, #0]
}
 800e1f6:	bf00      	nop
 800e1f8:	370c      	adds	r7, #12
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e200:	4770      	bx	lr
 800e202:	bf00      	nop
 800e204:	20001210 	.word	0x20001210

0800e208 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e208:	b480      	push	{r7}
 800e20a:	b083      	sub	sp, #12
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	4603      	mov	r3, r0
 800e210:	6039      	str	r1, [r7, #0]
 800e212:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	2212      	movs	r2, #18
 800e218:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e21a:	4b03      	ldr	r3, [pc, #12]	@ (800e228 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e21c:	4618      	mov	r0, r3
 800e21e:	370c      	adds	r7, #12
 800e220:	46bd      	mov	sp, r7
 800e222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e226:	4770      	bx	lr
 800e228:	20000100 	.word	0x20000100

0800e22c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e22c:	b480      	push	{r7}
 800e22e:	b083      	sub	sp, #12
 800e230:	af00      	add	r7, sp, #0
 800e232:	4603      	mov	r3, r0
 800e234:	6039      	str	r1, [r7, #0]
 800e236:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	2204      	movs	r2, #4
 800e23c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e23e:	4b03      	ldr	r3, [pc, #12]	@ (800e24c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e240:	4618      	mov	r0, r3
 800e242:	370c      	adds	r7, #12
 800e244:	46bd      	mov	sp, r7
 800e246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24a:	4770      	bx	lr
 800e24c:	20000114 	.word	0x20000114

0800e250 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e250:	b580      	push	{r7, lr}
 800e252:	b082      	sub	sp, #8
 800e254:	af00      	add	r7, sp, #0
 800e256:	4603      	mov	r3, r0
 800e258:	6039      	str	r1, [r7, #0]
 800e25a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e25c:	79fb      	ldrb	r3, [r7, #7]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d105      	bne.n	800e26e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e262:	683a      	ldr	r2, [r7, #0]
 800e264:	4907      	ldr	r1, [pc, #28]	@ (800e284 <USBD_FS_ProductStrDescriptor+0x34>)
 800e266:	4808      	ldr	r0, [pc, #32]	@ (800e288 <USBD_FS_ProductStrDescriptor+0x38>)
 800e268:	f7ff fd78 	bl	800dd5c <USBD_GetString>
 800e26c:	e004      	b.n	800e278 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e26e:	683a      	ldr	r2, [r7, #0]
 800e270:	4904      	ldr	r1, [pc, #16]	@ (800e284 <USBD_FS_ProductStrDescriptor+0x34>)
 800e272:	4805      	ldr	r0, [pc, #20]	@ (800e288 <USBD_FS_ProductStrDescriptor+0x38>)
 800e274:	f7ff fd72 	bl	800dd5c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e278:	4b02      	ldr	r3, [pc, #8]	@ (800e284 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e27a:	4618      	mov	r0, r3
 800e27c:	3708      	adds	r7, #8
 800e27e:	46bd      	mov	sp, r7
 800e280:	bd80      	pop	{r7, pc}
 800e282:	bf00      	nop
 800e284:	20001214 	.word	0x20001214
 800e288:	0800f3c4 	.word	0x0800f3c4

0800e28c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	b082      	sub	sp, #8
 800e290:	af00      	add	r7, sp, #0
 800e292:	4603      	mov	r3, r0
 800e294:	6039      	str	r1, [r7, #0]
 800e296:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e298:	683a      	ldr	r2, [r7, #0]
 800e29a:	4904      	ldr	r1, [pc, #16]	@ (800e2ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e29c:	4804      	ldr	r0, [pc, #16]	@ (800e2b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e29e:	f7ff fd5d 	bl	800dd5c <USBD_GetString>
  return USBD_StrDesc;
 800e2a2:	4b02      	ldr	r3, [pc, #8]	@ (800e2ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3708      	adds	r7, #8
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}
 800e2ac:	20001214 	.word	0x20001214
 800e2b0:	0800f3dc 	.word	0x0800f3dc

0800e2b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b082      	sub	sp, #8
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	6039      	str	r1, [r7, #0]
 800e2be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	221a      	movs	r2, #26
 800e2c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e2c6:	f000 f843 	bl	800e350 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e2ca:	4b02      	ldr	r3, [pc, #8]	@ (800e2d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	3708      	adds	r7, #8
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}
 800e2d4:	20000118 	.word	0x20000118

0800e2d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	4603      	mov	r3, r0
 800e2e0:	6039      	str	r1, [r7, #0]
 800e2e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e2e4:	79fb      	ldrb	r3, [r7, #7]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d105      	bne.n	800e2f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e2ea:	683a      	ldr	r2, [r7, #0]
 800e2ec:	4907      	ldr	r1, [pc, #28]	@ (800e30c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e2ee:	4808      	ldr	r0, [pc, #32]	@ (800e310 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e2f0:	f7ff fd34 	bl	800dd5c <USBD_GetString>
 800e2f4:	e004      	b.n	800e300 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e2f6:	683a      	ldr	r2, [r7, #0]
 800e2f8:	4904      	ldr	r1, [pc, #16]	@ (800e30c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e2fa:	4805      	ldr	r0, [pc, #20]	@ (800e310 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e2fc:	f7ff fd2e 	bl	800dd5c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e300:	4b02      	ldr	r3, [pc, #8]	@ (800e30c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e302:	4618      	mov	r0, r3
 800e304:	3708      	adds	r7, #8
 800e306:	46bd      	mov	sp, r7
 800e308:	bd80      	pop	{r7, pc}
 800e30a:	bf00      	nop
 800e30c:	20001214 	.word	0x20001214
 800e310:	0800f3f0 	.word	0x0800f3f0

0800e314 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e314:	b580      	push	{r7, lr}
 800e316:	b082      	sub	sp, #8
 800e318:	af00      	add	r7, sp, #0
 800e31a:	4603      	mov	r3, r0
 800e31c:	6039      	str	r1, [r7, #0]
 800e31e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e320:	79fb      	ldrb	r3, [r7, #7]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d105      	bne.n	800e332 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e326:	683a      	ldr	r2, [r7, #0]
 800e328:	4907      	ldr	r1, [pc, #28]	@ (800e348 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e32a:	4808      	ldr	r0, [pc, #32]	@ (800e34c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e32c:	f7ff fd16 	bl	800dd5c <USBD_GetString>
 800e330:	e004      	b.n	800e33c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e332:	683a      	ldr	r2, [r7, #0]
 800e334:	4904      	ldr	r1, [pc, #16]	@ (800e348 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e336:	4805      	ldr	r0, [pc, #20]	@ (800e34c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e338:	f7ff fd10 	bl	800dd5c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e33c:	4b02      	ldr	r3, [pc, #8]	@ (800e348 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e33e:	4618      	mov	r0, r3
 800e340:	3708      	adds	r7, #8
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
 800e346:	bf00      	nop
 800e348:	20001214 	.word	0x20001214
 800e34c:	0800f3fc 	.word	0x0800f3fc

0800e350 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b084      	sub	sp, #16
 800e354:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e356:	4b0f      	ldr	r3, [pc, #60]	@ (800e394 <Get_SerialNum+0x44>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e35c:	4b0e      	ldr	r3, [pc, #56]	@ (800e398 <Get_SerialNum+0x48>)
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e362:	4b0e      	ldr	r3, [pc, #56]	@ (800e39c <Get_SerialNum+0x4c>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e368:	68fa      	ldr	r2, [r7, #12]
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	4413      	add	r3, r2
 800e36e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d009      	beq.n	800e38a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e376:	2208      	movs	r2, #8
 800e378:	4909      	ldr	r1, [pc, #36]	@ (800e3a0 <Get_SerialNum+0x50>)
 800e37a:	68f8      	ldr	r0, [r7, #12]
 800e37c:	f000 f814 	bl	800e3a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e380:	2204      	movs	r2, #4
 800e382:	4908      	ldr	r1, [pc, #32]	@ (800e3a4 <Get_SerialNum+0x54>)
 800e384:	68b8      	ldr	r0, [r7, #8]
 800e386:	f000 f80f 	bl	800e3a8 <IntToUnicode>
  }
}
 800e38a:	bf00      	nop
 800e38c:	3710      	adds	r7, #16
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}
 800e392:	bf00      	nop
 800e394:	1fff7a10 	.word	0x1fff7a10
 800e398:	1fff7a14 	.word	0x1fff7a14
 800e39c:	1fff7a18 	.word	0x1fff7a18
 800e3a0:	2000011a 	.word	0x2000011a
 800e3a4:	2000012a 	.word	0x2000012a

0800e3a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e3a8:	b480      	push	{r7}
 800e3aa:	b087      	sub	sp, #28
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	60f8      	str	r0, [r7, #12]
 800e3b0:	60b9      	str	r1, [r7, #8]
 800e3b2:	4613      	mov	r3, r2
 800e3b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	75fb      	strb	r3, [r7, #23]
 800e3be:	e027      	b.n	800e410 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	0f1b      	lsrs	r3, r3, #28
 800e3c4:	2b09      	cmp	r3, #9
 800e3c6:	d80b      	bhi.n	800e3e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	0f1b      	lsrs	r3, r3, #28
 800e3cc:	b2da      	uxtb	r2, r3
 800e3ce:	7dfb      	ldrb	r3, [r7, #23]
 800e3d0:	005b      	lsls	r3, r3, #1
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	68bb      	ldr	r3, [r7, #8]
 800e3d6:	440b      	add	r3, r1
 800e3d8:	3230      	adds	r2, #48	@ 0x30
 800e3da:	b2d2      	uxtb	r2, r2
 800e3dc:	701a      	strb	r2, [r3, #0]
 800e3de:	e00a      	b.n	800e3f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	0f1b      	lsrs	r3, r3, #28
 800e3e4:	b2da      	uxtb	r2, r3
 800e3e6:	7dfb      	ldrb	r3, [r7, #23]
 800e3e8:	005b      	lsls	r3, r3, #1
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	68bb      	ldr	r3, [r7, #8]
 800e3ee:	440b      	add	r3, r1
 800e3f0:	3237      	adds	r2, #55	@ 0x37
 800e3f2:	b2d2      	uxtb	r2, r2
 800e3f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	011b      	lsls	r3, r3, #4
 800e3fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e3fc:	7dfb      	ldrb	r3, [r7, #23]
 800e3fe:	005b      	lsls	r3, r3, #1
 800e400:	3301      	adds	r3, #1
 800e402:	68ba      	ldr	r2, [r7, #8]
 800e404:	4413      	add	r3, r2
 800e406:	2200      	movs	r2, #0
 800e408:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e40a:	7dfb      	ldrb	r3, [r7, #23]
 800e40c:	3301      	adds	r3, #1
 800e40e:	75fb      	strb	r3, [r7, #23]
 800e410:	7dfa      	ldrb	r2, [r7, #23]
 800e412:	79fb      	ldrb	r3, [r7, #7]
 800e414:	429a      	cmp	r2, r3
 800e416:	d3d3      	bcc.n	800e3c0 <IntToUnicode+0x18>
  }
}
 800e418:	bf00      	nop
 800e41a:	bf00      	nop
 800e41c:	371c      	adds	r7, #28
 800e41e:	46bd      	mov	sp, r7
 800e420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e424:	4770      	bx	lr
	...

0800e428 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e428:	b580      	push	{r7, lr}
 800e42a:	b08a      	sub	sp, #40	@ 0x28
 800e42c:	af00      	add	r7, sp, #0
 800e42e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e430:	f107 0314 	add.w	r3, r7, #20
 800e434:	2200      	movs	r2, #0
 800e436:	601a      	str	r2, [r3, #0]
 800e438:	605a      	str	r2, [r3, #4]
 800e43a:	609a      	str	r2, [r3, #8]
 800e43c:	60da      	str	r2, [r3, #12]
 800e43e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e448:	d13a      	bne.n	800e4c0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e44a:	2300      	movs	r3, #0
 800e44c:	613b      	str	r3, [r7, #16]
 800e44e:	4b1e      	ldr	r3, [pc, #120]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e452:	4a1d      	ldr	r2, [pc, #116]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e454:	f043 0301 	orr.w	r3, r3, #1
 800e458:	6313      	str	r3, [r2, #48]	@ 0x30
 800e45a:	4b1b      	ldr	r3, [pc, #108]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e45c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e45e:	f003 0301 	and.w	r3, r3, #1
 800e462:	613b      	str	r3, [r7, #16]
 800e464:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e466:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e46a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e46c:	2302      	movs	r3, #2
 800e46e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e470:	2300      	movs	r3, #0
 800e472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e474:	2303      	movs	r3, #3
 800e476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e478:	230a      	movs	r3, #10
 800e47a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e47c:	f107 0314 	add.w	r3, r7, #20
 800e480:	4619      	mov	r1, r3
 800e482:	4812      	ldr	r0, [pc, #72]	@ (800e4cc <HAL_PCD_MspInit+0xa4>)
 800e484:	f7f6 fb8a 	bl	8004b9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e488:	4b0f      	ldr	r3, [pc, #60]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e48a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e48c:	4a0e      	ldr	r2, [pc, #56]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e48e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e492:	6353      	str	r3, [r2, #52]	@ 0x34
 800e494:	2300      	movs	r3, #0
 800e496:	60fb      	str	r3, [r7, #12]
 800e498:	4b0b      	ldr	r3, [pc, #44]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e49a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e49c:	4a0a      	ldr	r2, [pc, #40]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e49e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e4a2:	6453      	str	r3, [r2, #68]	@ 0x44
 800e4a4:	4b08      	ldr	r3, [pc, #32]	@ (800e4c8 <HAL_PCD_MspInit+0xa0>)
 800e4a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4ac:	60fb      	str	r3, [r7, #12]
 800e4ae:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e4b0:	2200      	movs	r2, #0
 800e4b2:	2100      	movs	r1, #0
 800e4b4:	2043      	movs	r0, #67	@ 0x43
 800e4b6:	f7f5 ff8e 	bl	80043d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e4ba:	2043      	movs	r0, #67	@ 0x43
 800e4bc:	f7f5 ffa7 	bl	800440e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e4c0:	bf00      	nop
 800e4c2:	3728      	adds	r7, #40	@ 0x28
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}
 800e4c8:	40023800 	.word	0x40023800
 800e4cc:	40020000 	.word	0x40020000

0800e4d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b082      	sub	sp, #8
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	4610      	mov	r0, r2
 800e4e8:	f7fe fabf 	bl	800ca6a <USBD_LL_SetupStage>
}
 800e4ec:	bf00      	nop
 800e4ee:	3708      	adds	r7, #8
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd80      	pop	{r7, pc}

0800e4f4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4f4:	b580      	push	{r7, lr}
 800e4f6:	b082      	sub	sp, #8
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	6078      	str	r0, [r7, #4]
 800e4fc:	460b      	mov	r3, r1
 800e4fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e506:	78fa      	ldrb	r2, [r7, #3]
 800e508:	6879      	ldr	r1, [r7, #4]
 800e50a:	4613      	mov	r3, r2
 800e50c:	00db      	lsls	r3, r3, #3
 800e50e:	4413      	add	r3, r2
 800e510:	009b      	lsls	r3, r3, #2
 800e512:	440b      	add	r3, r1
 800e514:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e518:	681a      	ldr	r2, [r3, #0]
 800e51a:	78fb      	ldrb	r3, [r7, #3]
 800e51c:	4619      	mov	r1, r3
 800e51e:	f7fe faf9 	bl	800cb14 <USBD_LL_DataOutStage>
}
 800e522:	bf00      	nop
 800e524:	3708      	adds	r7, #8
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}

0800e52a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e52a:	b580      	push	{r7, lr}
 800e52c:	b082      	sub	sp, #8
 800e52e:	af00      	add	r7, sp, #0
 800e530:	6078      	str	r0, [r7, #4]
 800e532:	460b      	mov	r3, r1
 800e534:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e53c:	78fa      	ldrb	r2, [r7, #3]
 800e53e:	6879      	ldr	r1, [r7, #4]
 800e540:	4613      	mov	r3, r2
 800e542:	00db      	lsls	r3, r3, #3
 800e544:	4413      	add	r3, r2
 800e546:	009b      	lsls	r3, r3, #2
 800e548:	440b      	add	r3, r1
 800e54a:	3320      	adds	r3, #32
 800e54c:	681a      	ldr	r2, [r3, #0]
 800e54e:	78fb      	ldrb	r3, [r7, #3]
 800e550:	4619      	mov	r1, r3
 800e552:	f7fe fb9b 	bl	800cc8c <USBD_LL_DataInStage>
}
 800e556:	bf00      	nop
 800e558:	3708      	adds	r7, #8
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}

0800e55e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e55e:	b580      	push	{r7, lr}
 800e560:	b082      	sub	sp, #8
 800e562:	af00      	add	r7, sp, #0
 800e564:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e56c:	4618      	mov	r0, r3
 800e56e:	f7fe fcdf 	bl	800cf30 <USBD_LL_SOF>
}
 800e572:	bf00      	nop
 800e574:	3708      	adds	r7, #8
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}

0800e57a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e57a:	b580      	push	{r7, lr}
 800e57c:	b084      	sub	sp, #16
 800e57e:	af00      	add	r7, sp, #0
 800e580:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e582:	2301      	movs	r3, #1
 800e584:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	79db      	ldrb	r3, [r3, #7]
 800e58a:	2b02      	cmp	r3, #2
 800e58c:	d001      	beq.n	800e592 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e58e:	f7f3 fd23 	bl	8001fd8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e598:	7bfa      	ldrb	r2, [r7, #15]
 800e59a:	4611      	mov	r1, r2
 800e59c:	4618      	mov	r0, r3
 800e59e:	f7fe fc83 	bl	800cea8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5a8:	4618      	mov	r0, r3
 800e5aa:	f7fe fc2a 	bl	800ce02 <USBD_LL_Reset>
}
 800e5ae:	bf00      	nop
 800e5b0:	3710      	adds	r7, #16
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	bd80      	pop	{r7, pc}
	...

0800e5b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5b8:	b580      	push	{r7, lr}
 800e5ba:	b082      	sub	sp, #8
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f7fe fc7e 	bl	800cec8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	687a      	ldr	r2, [r7, #4]
 800e5d8:	6812      	ldr	r2, [r2, #0]
 800e5da:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e5de:	f043 0301 	orr.w	r3, r3, #1
 800e5e2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	7adb      	ldrb	r3, [r3, #11]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d005      	beq.n	800e5f8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e5ec:	4b04      	ldr	r3, [pc, #16]	@ (800e600 <HAL_PCD_SuspendCallback+0x48>)
 800e5ee:	691b      	ldr	r3, [r3, #16]
 800e5f0:	4a03      	ldr	r2, [pc, #12]	@ (800e600 <HAL_PCD_SuspendCallback+0x48>)
 800e5f2:	f043 0306 	orr.w	r3, r3, #6
 800e5f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e5f8:	bf00      	nop
 800e5fa:	3708      	adds	r7, #8
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}
 800e600:	e000ed00 	.word	0xe000ed00

0800e604 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b082      	sub	sp, #8
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e612:	4618      	mov	r0, r3
 800e614:	f7fe fc74 	bl	800cf00 <USBD_LL_Resume>
}
 800e618:	bf00      	nop
 800e61a:	3708      	adds	r7, #8
 800e61c:	46bd      	mov	sp, r7
 800e61e:	bd80      	pop	{r7, pc}

0800e620 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e620:	b580      	push	{r7, lr}
 800e622:	b082      	sub	sp, #8
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
 800e628:	460b      	mov	r3, r1
 800e62a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e632:	78fa      	ldrb	r2, [r7, #3]
 800e634:	4611      	mov	r1, r2
 800e636:	4618      	mov	r0, r3
 800e638:	f7fe fccc 	bl	800cfd4 <USBD_LL_IsoOUTIncomplete>
}
 800e63c:	bf00      	nop
 800e63e:	3708      	adds	r7, #8
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}

0800e644 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b082      	sub	sp, #8
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
 800e64c:	460b      	mov	r3, r1
 800e64e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e656:	78fa      	ldrb	r2, [r7, #3]
 800e658:	4611      	mov	r1, r2
 800e65a:	4618      	mov	r0, r3
 800e65c:	f7fe fc88 	bl	800cf70 <USBD_LL_IsoINIncomplete>
}
 800e660:	bf00      	nop
 800e662:	3708      	adds	r7, #8
 800e664:	46bd      	mov	sp, r7
 800e666:	bd80      	pop	{r7, pc}

0800e668 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e668:	b580      	push	{r7, lr}
 800e66a:	b082      	sub	sp, #8
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e676:	4618      	mov	r0, r3
 800e678:	f7fe fcde 	bl	800d038 <USBD_LL_DevConnected>
}
 800e67c:	bf00      	nop
 800e67e:	3708      	adds	r7, #8
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}

0800e684 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e684:	b580      	push	{r7, lr}
 800e686:	b082      	sub	sp, #8
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e692:	4618      	mov	r0, r3
 800e694:	f7fe fcdb 	bl	800d04e <USBD_LL_DevDisconnected>
}
 800e698:	bf00      	nop
 800e69a:	3708      	adds	r7, #8
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}

0800e6a0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b082      	sub	sp, #8
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	781b      	ldrb	r3, [r3, #0]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d13c      	bne.n	800e72a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e6b0:	4a20      	ldr	r2, [pc, #128]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	4a1e      	ldr	r2, [pc, #120]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6bc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e6c0:	4b1c      	ldr	r3, [pc, #112]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6c2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e6c6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e6c8:	4b1a      	ldr	r3, [pc, #104]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6ca:	2204      	movs	r2, #4
 800e6cc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e6ce:	4b19      	ldr	r3, [pc, #100]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6d0:	2202      	movs	r2, #2
 800e6d2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e6d4:	4b17      	ldr	r3, [pc, #92]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e6da:	4b16      	ldr	r3, [pc, #88]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6dc:	2202      	movs	r2, #2
 800e6de:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e6e0:	4b14      	ldr	r3, [pc, #80]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e6e6:	4b13      	ldr	r3, [pc, #76]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e6ec:	4b11      	ldr	r3, [pc, #68]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e6f2:	4b10      	ldr	r3, [pc, #64]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e6f8:	4b0e      	ldr	r3, [pc, #56]	@ (800e734 <USBD_LL_Init+0x94>)
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e6fe:	480d      	ldr	r0, [pc, #52]	@ (800e734 <USBD_LL_Init+0x94>)
 800e700:	f7f9 fa9c 	bl	8007c3c <HAL_PCD_Init>
 800e704:	4603      	mov	r3, r0
 800e706:	2b00      	cmp	r3, #0
 800e708:	d001      	beq.n	800e70e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e70a:	f7f3 fc65 	bl	8001fd8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e70e:	2180      	movs	r1, #128	@ 0x80
 800e710:	4808      	ldr	r0, [pc, #32]	@ (800e734 <USBD_LL_Init+0x94>)
 800e712:	f7fa fcc8 	bl	80090a6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e716:	2240      	movs	r2, #64	@ 0x40
 800e718:	2100      	movs	r1, #0
 800e71a:	4806      	ldr	r0, [pc, #24]	@ (800e734 <USBD_LL_Init+0x94>)
 800e71c:	f7fa fc7c 	bl	8009018 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e720:	2280      	movs	r2, #128	@ 0x80
 800e722:	2101      	movs	r1, #1
 800e724:	4803      	ldr	r0, [pc, #12]	@ (800e734 <USBD_LL_Init+0x94>)
 800e726:	f7fa fc77 	bl	8009018 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e72a:	2300      	movs	r3, #0
}
 800e72c:	4618      	mov	r0, r3
 800e72e:	3708      	adds	r7, #8
 800e730:	46bd      	mov	sp, r7
 800e732:	bd80      	pop	{r7, pc}
 800e734:	20001414 	.word	0x20001414

0800e738 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b084      	sub	sp, #16
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e740:	2300      	movs	r3, #0
 800e742:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e744:	2300      	movs	r3, #0
 800e746:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e74e:	4618      	mov	r0, r3
 800e750:	f7f9 fb83 	bl	8007e5a <HAL_PCD_Start>
 800e754:	4603      	mov	r3, r0
 800e756:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e758:	7bfb      	ldrb	r3, [r7, #15]
 800e75a:	4618      	mov	r0, r3
 800e75c:	f000 f942 	bl	800e9e4 <USBD_Get_USB_Status>
 800e760:	4603      	mov	r3, r0
 800e762:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e764:	7bbb      	ldrb	r3, [r7, #14]
}
 800e766:	4618      	mov	r0, r3
 800e768:	3710      	adds	r7, #16
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}

0800e76e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e76e:	b580      	push	{r7, lr}
 800e770:	b084      	sub	sp, #16
 800e772:	af00      	add	r7, sp, #0
 800e774:	6078      	str	r0, [r7, #4]
 800e776:	4608      	mov	r0, r1
 800e778:	4611      	mov	r1, r2
 800e77a:	461a      	mov	r2, r3
 800e77c:	4603      	mov	r3, r0
 800e77e:	70fb      	strb	r3, [r7, #3]
 800e780:	460b      	mov	r3, r1
 800e782:	70bb      	strb	r3, [r7, #2]
 800e784:	4613      	mov	r3, r2
 800e786:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e788:	2300      	movs	r3, #0
 800e78a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e78c:	2300      	movs	r3, #0
 800e78e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e796:	78bb      	ldrb	r3, [r7, #2]
 800e798:	883a      	ldrh	r2, [r7, #0]
 800e79a:	78f9      	ldrb	r1, [r7, #3]
 800e79c:	f7fa f857 	bl	800884e <HAL_PCD_EP_Open>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7a4:	7bfb      	ldrb	r3, [r7, #15]
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	f000 f91c 	bl	800e9e4 <USBD_Get_USB_Status>
 800e7ac:	4603      	mov	r3, r0
 800e7ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	3710      	adds	r7, #16
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bd80      	pop	{r7, pc}

0800e7ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7ba:	b580      	push	{r7, lr}
 800e7bc:	b084      	sub	sp, #16
 800e7be:	af00      	add	r7, sp, #0
 800e7c0:	6078      	str	r0, [r7, #4]
 800e7c2:	460b      	mov	r3, r1
 800e7c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e7d4:	78fa      	ldrb	r2, [r7, #3]
 800e7d6:	4611      	mov	r1, r2
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f7fa f8a2 	bl	8008922 <HAL_PCD_EP_Close>
 800e7de:	4603      	mov	r3, r0
 800e7e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7e2:	7bfb      	ldrb	r3, [r7, #15]
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f000 f8fd 	bl	800e9e4 <USBD_Get_USB_Status>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3710      	adds	r7, #16
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}

0800e7f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b084      	sub	sp, #16
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	460b      	mov	r3, r1
 800e802:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e804:	2300      	movs	r3, #0
 800e806:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e808:	2300      	movs	r3, #0
 800e80a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e812:	78fa      	ldrb	r2, [r7, #3]
 800e814:	4611      	mov	r1, r2
 800e816:	4618      	mov	r0, r3
 800e818:	f7fa f95a 	bl	8008ad0 <HAL_PCD_EP_SetStall>
 800e81c:	4603      	mov	r3, r0
 800e81e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e820:	7bfb      	ldrb	r3, [r7, #15]
 800e822:	4618      	mov	r0, r3
 800e824:	f000 f8de 	bl	800e9e4 <USBD_Get_USB_Status>
 800e828:	4603      	mov	r3, r0
 800e82a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e82c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e82e:	4618      	mov	r0, r3
 800e830:	3710      	adds	r7, #16
 800e832:	46bd      	mov	sp, r7
 800e834:	bd80      	pop	{r7, pc}

0800e836 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e836:	b580      	push	{r7, lr}
 800e838:	b084      	sub	sp, #16
 800e83a:	af00      	add	r7, sp, #0
 800e83c:	6078      	str	r0, [r7, #4]
 800e83e:	460b      	mov	r3, r1
 800e840:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e842:	2300      	movs	r3, #0
 800e844:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e846:	2300      	movs	r3, #0
 800e848:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e850:	78fa      	ldrb	r2, [r7, #3]
 800e852:	4611      	mov	r1, r2
 800e854:	4618      	mov	r0, r3
 800e856:	f7fa f99e 	bl	8008b96 <HAL_PCD_EP_ClrStall>
 800e85a:	4603      	mov	r3, r0
 800e85c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e85e:	7bfb      	ldrb	r3, [r7, #15]
 800e860:	4618      	mov	r0, r3
 800e862:	f000 f8bf 	bl	800e9e4 <USBD_Get_USB_Status>
 800e866:	4603      	mov	r3, r0
 800e868:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e86a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e86c:	4618      	mov	r0, r3
 800e86e:	3710      	adds	r7, #16
 800e870:	46bd      	mov	sp, r7
 800e872:	bd80      	pop	{r7, pc}

0800e874 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e874:	b480      	push	{r7}
 800e876:	b085      	sub	sp, #20
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
 800e87c:	460b      	mov	r3, r1
 800e87e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e886:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e888:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	da0b      	bge.n	800e8a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e890:	78fb      	ldrb	r3, [r7, #3]
 800e892:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e896:	68f9      	ldr	r1, [r7, #12]
 800e898:	4613      	mov	r3, r2
 800e89a:	00db      	lsls	r3, r3, #3
 800e89c:	4413      	add	r3, r2
 800e89e:	009b      	lsls	r3, r3, #2
 800e8a0:	440b      	add	r3, r1
 800e8a2:	3316      	adds	r3, #22
 800e8a4:	781b      	ldrb	r3, [r3, #0]
 800e8a6:	e00b      	b.n	800e8c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e8a8:	78fb      	ldrb	r3, [r7, #3]
 800e8aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e8ae:	68f9      	ldr	r1, [r7, #12]
 800e8b0:	4613      	mov	r3, r2
 800e8b2:	00db      	lsls	r3, r3, #3
 800e8b4:	4413      	add	r3, r2
 800e8b6:	009b      	lsls	r3, r3, #2
 800e8b8:	440b      	add	r3, r1
 800e8ba:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e8be:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	3714      	adds	r7, #20
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ca:	4770      	bx	lr

0800e8cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b084      	sub	sp, #16
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
 800e8d4:	460b      	mov	r3, r1
 800e8d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8dc:	2300      	movs	r3, #0
 800e8de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e8e6:	78fa      	ldrb	r2, [r7, #3]
 800e8e8:	4611      	mov	r1, r2
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f7f9 ff8b 	bl	8008806 <HAL_PCD_SetAddress>
 800e8f0:	4603      	mov	r3, r0
 800e8f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8f4:	7bfb      	ldrb	r3, [r7, #15]
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	f000 f874 	bl	800e9e4 <USBD_Get_USB_Status>
 800e8fc:	4603      	mov	r3, r0
 800e8fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e900:	7bbb      	ldrb	r3, [r7, #14]
}
 800e902:	4618      	mov	r0, r3
 800e904:	3710      	adds	r7, #16
 800e906:	46bd      	mov	sp, r7
 800e908:	bd80      	pop	{r7, pc}

0800e90a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e90a:	b580      	push	{r7, lr}
 800e90c:	b086      	sub	sp, #24
 800e90e:	af00      	add	r7, sp, #0
 800e910:	60f8      	str	r0, [r7, #12]
 800e912:	607a      	str	r2, [r7, #4]
 800e914:	603b      	str	r3, [r7, #0]
 800e916:	460b      	mov	r3, r1
 800e918:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e91a:	2300      	movs	r3, #0
 800e91c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e91e:	2300      	movs	r3, #0
 800e920:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e928:	7af9      	ldrb	r1, [r7, #11]
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	687a      	ldr	r2, [r7, #4]
 800e92e:	f7fa f895 	bl	8008a5c <HAL_PCD_EP_Transmit>
 800e932:	4603      	mov	r3, r0
 800e934:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e936:	7dfb      	ldrb	r3, [r7, #23]
 800e938:	4618      	mov	r0, r3
 800e93a:	f000 f853 	bl	800e9e4 <USBD_Get_USB_Status>
 800e93e:	4603      	mov	r3, r0
 800e940:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e942:	7dbb      	ldrb	r3, [r7, #22]
}
 800e944:	4618      	mov	r0, r3
 800e946:	3718      	adds	r7, #24
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}

0800e94c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b086      	sub	sp, #24
 800e950:	af00      	add	r7, sp, #0
 800e952:	60f8      	str	r0, [r7, #12]
 800e954:	607a      	str	r2, [r7, #4]
 800e956:	603b      	str	r3, [r7, #0]
 800e958:	460b      	mov	r3, r1
 800e95a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e95c:	2300      	movs	r3, #0
 800e95e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e960:	2300      	movs	r3, #0
 800e962:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e96a:	7af9      	ldrb	r1, [r7, #11]
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	687a      	ldr	r2, [r7, #4]
 800e970:	f7fa f821 	bl	80089b6 <HAL_PCD_EP_Receive>
 800e974:	4603      	mov	r3, r0
 800e976:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e978:	7dfb      	ldrb	r3, [r7, #23]
 800e97a:	4618      	mov	r0, r3
 800e97c:	f000 f832 	bl	800e9e4 <USBD_Get_USB_Status>
 800e980:	4603      	mov	r3, r0
 800e982:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e984:	7dbb      	ldrb	r3, [r7, #22]
}
 800e986:	4618      	mov	r0, r3
 800e988:	3718      	adds	r7, #24
 800e98a:	46bd      	mov	sp, r7
 800e98c:	bd80      	pop	{r7, pc}

0800e98e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e98e:	b580      	push	{r7, lr}
 800e990:	b082      	sub	sp, #8
 800e992:	af00      	add	r7, sp, #0
 800e994:	6078      	str	r0, [r7, #4]
 800e996:	460b      	mov	r3, r1
 800e998:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e9a0:	78fa      	ldrb	r2, [r7, #3]
 800e9a2:	4611      	mov	r1, r2
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	f7fa f841 	bl	8008a2c <HAL_PCD_EP_GetRxCount>
 800e9aa:	4603      	mov	r3, r0
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	3708      	adds	r7, #8
 800e9b0:	46bd      	mov	sp, r7
 800e9b2:	bd80      	pop	{r7, pc}

0800e9b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e9b4:	b480      	push	{r7}
 800e9b6:	b083      	sub	sp, #12
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e9bc:	4b03      	ldr	r3, [pc, #12]	@ (800e9cc <USBD_static_malloc+0x18>)
}
 800e9be:	4618      	mov	r0, r3
 800e9c0:	370c      	adds	r7, #12
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c8:	4770      	bx	lr
 800e9ca:	bf00      	nop
 800e9cc:	200018f8 	.word	0x200018f8

0800e9d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e9d0:	b480      	push	{r7}
 800e9d2:	b083      	sub	sp, #12
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]

}
 800e9d8:	bf00      	nop
 800e9da:	370c      	adds	r7, #12
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr

0800e9e4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e9e4:	b480      	push	{r7}
 800e9e6:	b085      	sub	sp, #20
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	4603      	mov	r3, r0
 800e9ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e9f2:	79fb      	ldrb	r3, [r7, #7]
 800e9f4:	2b03      	cmp	r3, #3
 800e9f6:	d817      	bhi.n	800ea28 <USBD_Get_USB_Status+0x44>
 800e9f8:	a201      	add	r2, pc, #4	@ (adr r2, 800ea00 <USBD_Get_USB_Status+0x1c>)
 800e9fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9fe:	bf00      	nop
 800ea00:	0800ea11 	.word	0x0800ea11
 800ea04:	0800ea17 	.word	0x0800ea17
 800ea08:	0800ea1d 	.word	0x0800ea1d
 800ea0c:	0800ea23 	.word	0x0800ea23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ea10:	2300      	movs	r3, #0
 800ea12:	73fb      	strb	r3, [r7, #15]
    break;
 800ea14:	e00b      	b.n	800ea2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ea16:	2303      	movs	r3, #3
 800ea18:	73fb      	strb	r3, [r7, #15]
    break;
 800ea1a:	e008      	b.n	800ea2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ea1c:	2301      	movs	r3, #1
 800ea1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ea20:	e005      	b.n	800ea2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ea22:	2303      	movs	r3, #3
 800ea24:	73fb      	strb	r3, [r7, #15]
    break;
 800ea26:	e002      	b.n	800ea2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ea28:	2303      	movs	r3, #3
 800ea2a:	73fb      	strb	r3, [r7, #15]
    break;
 800ea2c:	bf00      	nop
  }
  return usb_status;
 800ea2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea30:	4618      	mov	r0, r3
 800ea32:	3714      	adds	r7, #20
 800ea34:	46bd      	mov	sp, r7
 800ea36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3a:	4770      	bx	lr

0800ea3c <sniprintf>:
 800ea3c:	b40c      	push	{r2, r3}
 800ea3e:	b530      	push	{r4, r5, lr}
 800ea40:	4b18      	ldr	r3, [pc, #96]	@ (800eaa4 <sniprintf+0x68>)
 800ea42:	1e0c      	subs	r4, r1, #0
 800ea44:	681d      	ldr	r5, [r3, #0]
 800ea46:	b09d      	sub	sp, #116	@ 0x74
 800ea48:	da08      	bge.n	800ea5c <sniprintf+0x20>
 800ea4a:	238b      	movs	r3, #139	@ 0x8b
 800ea4c:	602b      	str	r3, [r5, #0]
 800ea4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea52:	b01d      	add	sp, #116	@ 0x74
 800ea54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ea58:	b002      	add	sp, #8
 800ea5a:	4770      	bx	lr
 800ea5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ea60:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ea64:	f04f 0300 	mov.w	r3, #0
 800ea68:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ea6a:	bf14      	ite	ne
 800ea6c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ea70:	4623      	moveq	r3, r4
 800ea72:	9304      	str	r3, [sp, #16]
 800ea74:	9307      	str	r3, [sp, #28]
 800ea76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ea7a:	9002      	str	r0, [sp, #8]
 800ea7c:	9006      	str	r0, [sp, #24]
 800ea7e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ea82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ea84:	ab21      	add	r3, sp, #132	@ 0x84
 800ea86:	a902      	add	r1, sp, #8
 800ea88:	4628      	mov	r0, r5
 800ea8a:	9301      	str	r3, [sp, #4]
 800ea8c:	f000 f9bc 	bl	800ee08 <_svfiprintf_r>
 800ea90:	1c43      	adds	r3, r0, #1
 800ea92:	bfbc      	itt	lt
 800ea94:	238b      	movlt	r3, #139	@ 0x8b
 800ea96:	602b      	strlt	r3, [r5, #0]
 800ea98:	2c00      	cmp	r4, #0
 800ea9a:	d0da      	beq.n	800ea52 <sniprintf+0x16>
 800ea9c:	9b02      	ldr	r3, [sp, #8]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	701a      	strb	r2, [r3, #0]
 800eaa2:	e7d6      	b.n	800ea52 <sniprintf+0x16>
 800eaa4:	20000134 	.word	0x20000134

0800eaa8 <memmove>:
 800eaa8:	4288      	cmp	r0, r1
 800eaaa:	b510      	push	{r4, lr}
 800eaac:	eb01 0402 	add.w	r4, r1, r2
 800eab0:	d902      	bls.n	800eab8 <memmove+0x10>
 800eab2:	4284      	cmp	r4, r0
 800eab4:	4623      	mov	r3, r4
 800eab6:	d807      	bhi.n	800eac8 <memmove+0x20>
 800eab8:	1e43      	subs	r3, r0, #1
 800eaba:	42a1      	cmp	r1, r4
 800eabc:	d008      	beq.n	800ead0 <memmove+0x28>
 800eabe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eac2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eac6:	e7f8      	b.n	800eaba <memmove+0x12>
 800eac8:	4402      	add	r2, r0
 800eaca:	4601      	mov	r1, r0
 800eacc:	428a      	cmp	r2, r1
 800eace:	d100      	bne.n	800ead2 <memmove+0x2a>
 800ead0:	bd10      	pop	{r4, pc}
 800ead2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ead6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eada:	e7f7      	b.n	800eacc <memmove+0x24>

0800eadc <memset>:
 800eadc:	4402      	add	r2, r0
 800eade:	4603      	mov	r3, r0
 800eae0:	4293      	cmp	r3, r2
 800eae2:	d100      	bne.n	800eae6 <memset+0xa>
 800eae4:	4770      	bx	lr
 800eae6:	f803 1b01 	strb.w	r1, [r3], #1
 800eaea:	e7f9      	b.n	800eae0 <memset+0x4>

0800eaec <__errno>:
 800eaec:	4b01      	ldr	r3, [pc, #4]	@ (800eaf4 <__errno+0x8>)
 800eaee:	6818      	ldr	r0, [r3, #0]
 800eaf0:	4770      	bx	lr
 800eaf2:	bf00      	nop
 800eaf4:	20000134 	.word	0x20000134

0800eaf8 <__libc_init_array>:
 800eaf8:	b570      	push	{r4, r5, r6, lr}
 800eafa:	4d0d      	ldr	r5, [pc, #52]	@ (800eb30 <__libc_init_array+0x38>)
 800eafc:	4c0d      	ldr	r4, [pc, #52]	@ (800eb34 <__libc_init_array+0x3c>)
 800eafe:	1b64      	subs	r4, r4, r5
 800eb00:	10a4      	asrs	r4, r4, #2
 800eb02:	2600      	movs	r6, #0
 800eb04:	42a6      	cmp	r6, r4
 800eb06:	d109      	bne.n	800eb1c <__libc_init_array+0x24>
 800eb08:	4d0b      	ldr	r5, [pc, #44]	@ (800eb38 <__libc_init_array+0x40>)
 800eb0a:	4c0c      	ldr	r4, [pc, #48]	@ (800eb3c <__libc_init_array+0x44>)
 800eb0c:	f000 fc4a 	bl	800f3a4 <_init>
 800eb10:	1b64      	subs	r4, r4, r5
 800eb12:	10a4      	asrs	r4, r4, #2
 800eb14:	2600      	movs	r6, #0
 800eb16:	42a6      	cmp	r6, r4
 800eb18:	d105      	bne.n	800eb26 <__libc_init_array+0x2e>
 800eb1a:	bd70      	pop	{r4, r5, r6, pc}
 800eb1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb20:	4798      	blx	r3
 800eb22:	3601      	adds	r6, #1
 800eb24:	e7ee      	b.n	800eb04 <__libc_init_array+0xc>
 800eb26:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb2a:	4798      	blx	r3
 800eb2c:	3601      	adds	r6, #1
 800eb2e:	e7f2      	b.n	800eb16 <__libc_init_array+0x1e>
 800eb30:	080101e0 	.word	0x080101e0
 800eb34:	080101e0 	.word	0x080101e0
 800eb38:	080101e0 	.word	0x080101e0
 800eb3c:	080101e4 	.word	0x080101e4

0800eb40 <__retarget_lock_acquire_recursive>:
 800eb40:	4770      	bx	lr

0800eb42 <__retarget_lock_release_recursive>:
 800eb42:	4770      	bx	lr

0800eb44 <memcpy>:
 800eb44:	440a      	add	r2, r1
 800eb46:	4291      	cmp	r1, r2
 800eb48:	f100 33ff 	add.w	r3, r0, #4294967295
 800eb4c:	d100      	bne.n	800eb50 <memcpy+0xc>
 800eb4e:	4770      	bx	lr
 800eb50:	b510      	push	{r4, lr}
 800eb52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb5a:	4291      	cmp	r1, r2
 800eb5c:	d1f9      	bne.n	800eb52 <memcpy+0xe>
 800eb5e:	bd10      	pop	{r4, pc}

0800eb60 <_free_r>:
 800eb60:	b538      	push	{r3, r4, r5, lr}
 800eb62:	4605      	mov	r5, r0
 800eb64:	2900      	cmp	r1, #0
 800eb66:	d041      	beq.n	800ebec <_free_r+0x8c>
 800eb68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb6c:	1f0c      	subs	r4, r1, #4
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	bfb8      	it	lt
 800eb72:	18e4      	addlt	r4, r4, r3
 800eb74:	f000 f8e0 	bl	800ed38 <__malloc_lock>
 800eb78:	4a1d      	ldr	r2, [pc, #116]	@ (800ebf0 <_free_r+0x90>)
 800eb7a:	6813      	ldr	r3, [r2, #0]
 800eb7c:	b933      	cbnz	r3, 800eb8c <_free_r+0x2c>
 800eb7e:	6063      	str	r3, [r4, #4]
 800eb80:	6014      	str	r4, [r2, #0]
 800eb82:	4628      	mov	r0, r5
 800eb84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb88:	f000 b8dc 	b.w	800ed44 <__malloc_unlock>
 800eb8c:	42a3      	cmp	r3, r4
 800eb8e:	d908      	bls.n	800eba2 <_free_r+0x42>
 800eb90:	6820      	ldr	r0, [r4, #0]
 800eb92:	1821      	adds	r1, r4, r0
 800eb94:	428b      	cmp	r3, r1
 800eb96:	bf01      	itttt	eq
 800eb98:	6819      	ldreq	r1, [r3, #0]
 800eb9a:	685b      	ldreq	r3, [r3, #4]
 800eb9c:	1809      	addeq	r1, r1, r0
 800eb9e:	6021      	streq	r1, [r4, #0]
 800eba0:	e7ed      	b.n	800eb7e <_free_r+0x1e>
 800eba2:	461a      	mov	r2, r3
 800eba4:	685b      	ldr	r3, [r3, #4]
 800eba6:	b10b      	cbz	r3, 800ebac <_free_r+0x4c>
 800eba8:	42a3      	cmp	r3, r4
 800ebaa:	d9fa      	bls.n	800eba2 <_free_r+0x42>
 800ebac:	6811      	ldr	r1, [r2, #0]
 800ebae:	1850      	adds	r0, r2, r1
 800ebb0:	42a0      	cmp	r0, r4
 800ebb2:	d10b      	bne.n	800ebcc <_free_r+0x6c>
 800ebb4:	6820      	ldr	r0, [r4, #0]
 800ebb6:	4401      	add	r1, r0
 800ebb8:	1850      	adds	r0, r2, r1
 800ebba:	4283      	cmp	r3, r0
 800ebbc:	6011      	str	r1, [r2, #0]
 800ebbe:	d1e0      	bne.n	800eb82 <_free_r+0x22>
 800ebc0:	6818      	ldr	r0, [r3, #0]
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	6053      	str	r3, [r2, #4]
 800ebc6:	4408      	add	r0, r1
 800ebc8:	6010      	str	r0, [r2, #0]
 800ebca:	e7da      	b.n	800eb82 <_free_r+0x22>
 800ebcc:	d902      	bls.n	800ebd4 <_free_r+0x74>
 800ebce:	230c      	movs	r3, #12
 800ebd0:	602b      	str	r3, [r5, #0]
 800ebd2:	e7d6      	b.n	800eb82 <_free_r+0x22>
 800ebd4:	6820      	ldr	r0, [r4, #0]
 800ebd6:	1821      	adds	r1, r4, r0
 800ebd8:	428b      	cmp	r3, r1
 800ebda:	bf04      	itt	eq
 800ebdc:	6819      	ldreq	r1, [r3, #0]
 800ebde:	685b      	ldreq	r3, [r3, #4]
 800ebe0:	6063      	str	r3, [r4, #4]
 800ebe2:	bf04      	itt	eq
 800ebe4:	1809      	addeq	r1, r1, r0
 800ebe6:	6021      	streq	r1, [r4, #0]
 800ebe8:	6054      	str	r4, [r2, #4]
 800ebea:	e7ca      	b.n	800eb82 <_free_r+0x22>
 800ebec:	bd38      	pop	{r3, r4, r5, pc}
 800ebee:	bf00      	nop
 800ebf0:	20001c5c 	.word	0x20001c5c

0800ebf4 <sbrk_aligned>:
 800ebf4:	b570      	push	{r4, r5, r6, lr}
 800ebf6:	4e0f      	ldr	r6, [pc, #60]	@ (800ec34 <sbrk_aligned+0x40>)
 800ebf8:	460c      	mov	r4, r1
 800ebfa:	6831      	ldr	r1, [r6, #0]
 800ebfc:	4605      	mov	r5, r0
 800ebfe:	b911      	cbnz	r1, 800ec06 <sbrk_aligned+0x12>
 800ec00:	f000 fb8a 	bl	800f318 <_sbrk_r>
 800ec04:	6030      	str	r0, [r6, #0]
 800ec06:	4621      	mov	r1, r4
 800ec08:	4628      	mov	r0, r5
 800ec0a:	f000 fb85 	bl	800f318 <_sbrk_r>
 800ec0e:	1c43      	adds	r3, r0, #1
 800ec10:	d103      	bne.n	800ec1a <sbrk_aligned+0x26>
 800ec12:	f04f 34ff 	mov.w	r4, #4294967295
 800ec16:	4620      	mov	r0, r4
 800ec18:	bd70      	pop	{r4, r5, r6, pc}
 800ec1a:	1cc4      	adds	r4, r0, #3
 800ec1c:	f024 0403 	bic.w	r4, r4, #3
 800ec20:	42a0      	cmp	r0, r4
 800ec22:	d0f8      	beq.n	800ec16 <sbrk_aligned+0x22>
 800ec24:	1a21      	subs	r1, r4, r0
 800ec26:	4628      	mov	r0, r5
 800ec28:	f000 fb76 	bl	800f318 <_sbrk_r>
 800ec2c:	3001      	adds	r0, #1
 800ec2e:	d1f2      	bne.n	800ec16 <sbrk_aligned+0x22>
 800ec30:	e7ef      	b.n	800ec12 <sbrk_aligned+0x1e>
 800ec32:	bf00      	nop
 800ec34:	20001c58 	.word	0x20001c58

0800ec38 <_malloc_r>:
 800ec38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec3c:	1ccd      	adds	r5, r1, #3
 800ec3e:	f025 0503 	bic.w	r5, r5, #3
 800ec42:	3508      	adds	r5, #8
 800ec44:	2d0c      	cmp	r5, #12
 800ec46:	bf38      	it	cc
 800ec48:	250c      	movcc	r5, #12
 800ec4a:	2d00      	cmp	r5, #0
 800ec4c:	4606      	mov	r6, r0
 800ec4e:	db01      	blt.n	800ec54 <_malloc_r+0x1c>
 800ec50:	42a9      	cmp	r1, r5
 800ec52:	d904      	bls.n	800ec5e <_malloc_r+0x26>
 800ec54:	230c      	movs	r3, #12
 800ec56:	6033      	str	r3, [r6, #0]
 800ec58:	2000      	movs	r0, #0
 800ec5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ed34 <_malloc_r+0xfc>
 800ec62:	f000 f869 	bl	800ed38 <__malloc_lock>
 800ec66:	f8d8 3000 	ldr.w	r3, [r8]
 800ec6a:	461c      	mov	r4, r3
 800ec6c:	bb44      	cbnz	r4, 800ecc0 <_malloc_r+0x88>
 800ec6e:	4629      	mov	r1, r5
 800ec70:	4630      	mov	r0, r6
 800ec72:	f7ff ffbf 	bl	800ebf4 <sbrk_aligned>
 800ec76:	1c43      	adds	r3, r0, #1
 800ec78:	4604      	mov	r4, r0
 800ec7a:	d158      	bne.n	800ed2e <_malloc_r+0xf6>
 800ec7c:	f8d8 4000 	ldr.w	r4, [r8]
 800ec80:	4627      	mov	r7, r4
 800ec82:	2f00      	cmp	r7, #0
 800ec84:	d143      	bne.n	800ed0e <_malloc_r+0xd6>
 800ec86:	2c00      	cmp	r4, #0
 800ec88:	d04b      	beq.n	800ed22 <_malloc_r+0xea>
 800ec8a:	6823      	ldr	r3, [r4, #0]
 800ec8c:	4639      	mov	r1, r7
 800ec8e:	4630      	mov	r0, r6
 800ec90:	eb04 0903 	add.w	r9, r4, r3
 800ec94:	f000 fb40 	bl	800f318 <_sbrk_r>
 800ec98:	4581      	cmp	r9, r0
 800ec9a:	d142      	bne.n	800ed22 <_malloc_r+0xea>
 800ec9c:	6821      	ldr	r1, [r4, #0]
 800ec9e:	1a6d      	subs	r5, r5, r1
 800eca0:	4629      	mov	r1, r5
 800eca2:	4630      	mov	r0, r6
 800eca4:	f7ff ffa6 	bl	800ebf4 <sbrk_aligned>
 800eca8:	3001      	adds	r0, #1
 800ecaa:	d03a      	beq.n	800ed22 <_malloc_r+0xea>
 800ecac:	6823      	ldr	r3, [r4, #0]
 800ecae:	442b      	add	r3, r5
 800ecb0:	6023      	str	r3, [r4, #0]
 800ecb2:	f8d8 3000 	ldr.w	r3, [r8]
 800ecb6:	685a      	ldr	r2, [r3, #4]
 800ecb8:	bb62      	cbnz	r2, 800ed14 <_malloc_r+0xdc>
 800ecba:	f8c8 7000 	str.w	r7, [r8]
 800ecbe:	e00f      	b.n	800ece0 <_malloc_r+0xa8>
 800ecc0:	6822      	ldr	r2, [r4, #0]
 800ecc2:	1b52      	subs	r2, r2, r5
 800ecc4:	d420      	bmi.n	800ed08 <_malloc_r+0xd0>
 800ecc6:	2a0b      	cmp	r2, #11
 800ecc8:	d917      	bls.n	800ecfa <_malloc_r+0xc2>
 800ecca:	1961      	adds	r1, r4, r5
 800eccc:	42a3      	cmp	r3, r4
 800ecce:	6025      	str	r5, [r4, #0]
 800ecd0:	bf18      	it	ne
 800ecd2:	6059      	strne	r1, [r3, #4]
 800ecd4:	6863      	ldr	r3, [r4, #4]
 800ecd6:	bf08      	it	eq
 800ecd8:	f8c8 1000 	streq.w	r1, [r8]
 800ecdc:	5162      	str	r2, [r4, r5]
 800ecde:	604b      	str	r3, [r1, #4]
 800ece0:	4630      	mov	r0, r6
 800ece2:	f000 f82f 	bl	800ed44 <__malloc_unlock>
 800ece6:	f104 000b 	add.w	r0, r4, #11
 800ecea:	1d23      	adds	r3, r4, #4
 800ecec:	f020 0007 	bic.w	r0, r0, #7
 800ecf0:	1ac2      	subs	r2, r0, r3
 800ecf2:	bf1c      	itt	ne
 800ecf4:	1a1b      	subne	r3, r3, r0
 800ecf6:	50a3      	strne	r3, [r4, r2]
 800ecf8:	e7af      	b.n	800ec5a <_malloc_r+0x22>
 800ecfa:	6862      	ldr	r2, [r4, #4]
 800ecfc:	42a3      	cmp	r3, r4
 800ecfe:	bf0c      	ite	eq
 800ed00:	f8c8 2000 	streq.w	r2, [r8]
 800ed04:	605a      	strne	r2, [r3, #4]
 800ed06:	e7eb      	b.n	800ece0 <_malloc_r+0xa8>
 800ed08:	4623      	mov	r3, r4
 800ed0a:	6864      	ldr	r4, [r4, #4]
 800ed0c:	e7ae      	b.n	800ec6c <_malloc_r+0x34>
 800ed0e:	463c      	mov	r4, r7
 800ed10:	687f      	ldr	r7, [r7, #4]
 800ed12:	e7b6      	b.n	800ec82 <_malloc_r+0x4a>
 800ed14:	461a      	mov	r2, r3
 800ed16:	685b      	ldr	r3, [r3, #4]
 800ed18:	42a3      	cmp	r3, r4
 800ed1a:	d1fb      	bne.n	800ed14 <_malloc_r+0xdc>
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	6053      	str	r3, [r2, #4]
 800ed20:	e7de      	b.n	800ece0 <_malloc_r+0xa8>
 800ed22:	230c      	movs	r3, #12
 800ed24:	6033      	str	r3, [r6, #0]
 800ed26:	4630      	mov	r0, r6
 800ed28:	f000 f80c 	bl	800ed44 <__malloc_unlock>
 800ed2c:	e794      	b.n	800ec58 <_malloc_r+0x20>
 800ed2e:	6005      	str	r5, [r0, #0]
 800ed30:	e7d6      	b.n	800ece0 <_malloc_r+0xa8>
 800ed32:	bf00      	nop
 800ed34:	20001c5c 	.word	0x20001c5c

0800ed38 <__malloc_lock>:
 800ed38:	4801      	ldr	r0, [pc, #4]	@ (800ed40 <__malloc_lock+0x8>)
 800ed3a:	f7ff bf01 	b.w	800eb40 <__retarget_lock_acquire_recursive>
 800ed3e:	bf00      	nop
 800ed40:	20001c54 	.word	0x20001c54

0800ed44 <__malloc_unlock>:
 800ed44:	4801      	ldr	r0, [pc, #4]	@ (800ed4c <__malloc_unlock+0x8>)
 800ed46:	f7ff befc 	b.w	800eb42 <__retarget_lock_release_recursive>
 800ed4a:	bf00      	nop
 800ed4c:	20001c54 	.word	0x20001c54

0800ed50 <__ssputs_r>:
 800ed50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed54:	688e      	ldr	r6, [r1, #8]
 800ed56:	461f      	mov	r7, r3
 800ed58:	42be      	cmp	r6, r7
 800ed5a:	680b      	ldr	r3, [r1, #0]
 800ed5c:	4682      	mov	sl, r0
 800ed5e:	460c      	mov	r4, r1
 800ed60:	4690      	mov	r8, r2
 800ed62:	d82d      	bhi.n	800edc0 <__ssputs_r+0x70>
 800ed64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ed68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ed6c:	d026      	beq.n	800edbc <__ssputs_r+0x6c>
 800ed6e:	6965      	ldr	r5, [r4, #20]
 800ed70:	6909      	ldr	r1, [r1, #16]
 800ed72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed76:	eba3 0901 	sub.w	r9, r3, r1
 800ed7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ed7e:	1c7b      	adds	r3, r7, #1
 800ed80:	444b      	add	r3, r9
 800ed82:	106d      	asrs	r5, r5, #1
 800ed84:	429d      	cmp	r5, r3
 800ed86:	bf38      	it	cc
 800ed88:	461d      	movcc	r5, r3
 800ed8a:	0553      	lsls	r3, r2, #21
 800ed8c:	d527      	bpl.n	800edde <__ssputs_r+0x8e>
 800ed8e:	4629      	mov	r1, r5
 800ed90:	f7ff ff52 	bl	800ec38 <_malloc_r>
 800ed94:	4606      	mov	r6, r0
 800ed96:	b360      	cbz	r0, 800edf2 <__ssputs_r+0xa2>
 800ed98:	6921      	ldr	r1, [r4, #16]
 800ed9a:	464a      	mov	r2, r9
 800ed9c:	f7ff fed2 	bl	800eb44 <memcpy>
 800eda0:	89a3      	ldrh	r3, [r4, #12]
 800eda2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800eda6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edaa:	81a3      	strh	r3, [r4, #12]
 800edac:	6126      	str	r6, [r4, #16]
 800edae:	6165      	str	r5, [r4, #20]
 800edb0:	444e      	add	r6, r9
 800edb2:	eba5 0509 	sub.w	r5, r5, r9
 800edb6:	6026      	str	r6, [r4, #0]
 800edb8:	60a5      	str	r5, [r4, #8]
 800edba:	463e      	mov	r6, r7
 800edbc:	42be      	cmp	r6, r7
 800edbe:	d900      	bls.n	800edc2 <__ssputs_r+0x72>
 800edc0:	463e      	mov	r6, r7
 800edc2:	6820      	ldr	r0, [r4, #0]
 800edc4:	4632      	mov	r2, r6
 800edc6:	4641      	mov	r1, r8
 800edc8:	f7ff fe6e 	bl	800eaa8 <memmove>
 800edcc:	68a3      	ldr	r3, [r4, #8]
 800edce:	1b9b      	subs	r3, r3, r6
 800edd0:	60a3      	str	r3, [r4, #8]
 800edd2:	6823      	ldr	r3, [r4, #0]
 800edd4:	4433      	add	r3, r6
 800edd6:	6023      	str	r3, [r4, #0]
 800edd8:	2000      	movs	r0, #0
 800edda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edde:	462a      	mov	r2, r5
 800ede0:	f000 faaa 	bl	800f338 <_realloc_r>
 800ede4:	4606      	mov	r6, r0
 800ede6:	2800      	cmp	r0, #0
 800ede8:	d1e0      	bne.n	800edac <__ssputs_r+0x5c>
 800edea:	6921      	ldr	r1, [r4, #16]
 800edec:	4650      	mov	r0, sl
 800edee:	f7ff feb7 	bl	800eb60 <_free_r>
 800edf2:	230c      	movs	r3, #12
 800edf4:	f8ca 3000 	str.w	r3, [sl]
 800edf8:	89a3      	ldrh	r3, [r4, #12]
 800edfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800edfe:	81a3      	strh	r3, [r4, #12]
 800ee00:	f04f 30ff 	mov.w	r0, #4294967295
 800ee04:	e7e9      	b.n	800edda <__ssputs_r+0x8a>
	...

0800ee08 <_svfiprintf_r>:
 800ee08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee0c:	4698      	mov	r8, r3
 800ee0e:	898b      	ldrh	r3, [r1, #12]
 800ee10:	061b      	lsls	r3, r3, #24
 800ee12:	b09d      	sub	sp, #116	@ 0x74
 800ee14:	4607      	mov	r7, r0
 800ee16:	460d      	mov	r5, r1
 800ee18:	4614      	mov	r4, r2
 800ee1a:	d510      	bpl.n	800ee3e <_svfiprintf_r+0x36>
 800ee1c:	690b      	ldr	r3, [r1, #16]
 800ee1e:	b973      	cbnz	r3, 800ee3e <_svfiprintf_r+0x36>
 800ee20:	2140      	movs	r1, #64	@ 0x40
 800ee22:	f7ff ff09 	bl	800ec38 <_malloc_r>
 800ee26:	6028      	str	r0, [r5, #0]
 800ee28:	6128      	str	r0, [r5, #16]
 800ee2a:	b930      	cbnz	r0, 800ee3a <_svfiprintf_r+0x32>
 800ee2c:	230c      	movs	r3, #12
 800ee2e:	603b      	str	r3, [r7, #0]
 800ee30:	f04f 30ff 	mov.w	r0, #4294967295
 800ee34:	b01d      	add	sp, #116	@ 0x74
 800ee36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee3a:	2340      	movs	r3, #64	@ 0x40
 800ee3c:	616b      	str	r3, [r5, #20]
 800ee3e:	2300      	movs	r3, #0
 800ee40:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee42:	2320      	movs	r3, #32
 800ee44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ee48:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee4c:	2330      	movs	r3, #48	@ 0x30
 800ee4e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800efec <_svfiprintf_r+0x1e4>
 800ee52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ee56:	f04f 0901 	mov.w	r9, #1
 800ee5a:	4623      	mov	r3, r4
 800ee5c:	469a      	mov	sl, r3
 800ee5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee62:	b10a      	cbz	r2, 800ee68 <_svfiprintf_r+0x60>
 800ee64:	2a25      	cmp	r2, #37	@ 0x25
 800ee66:	d1f9      	bne.n	800ee5c <_svfiprintf_r+0x54>
 800ee68:	ebba 0b04 	subs.w	fp, sl, r4
 800ee6c:	d00b      	beq.n	800ee86 <_svfiprintf_r+0x7e>
 800ee6e:	465b      	mov	r3, fp
 800ee70:	4622      	mov	r2, r4
 800ee72:	4629      	mov	r1, r5
 800ee74:	4638      	mov	r0, r7
 800ee76:	f7ff ff6b 	bl	800ed50 <__ssputs_r>
 800ee7a:	3001      	adds	r0, #1
 800ee7c:	f000 80a7 	beq.w	800efce <_svfiprintf_r+0x1c6>
 800ee80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee82:	445a      	add	r2, fp
 800ee84:	9209      	str	r2, [sp, #36]	@ 0x24
 800ee86:	f89a 3000 	ldrb.w	r3, [sl]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	f000 809f 	beq.w	800efce <_svfiprintf_r+0x1c6>
 800ee90:	2300      	movs	r3, #0
 800ee92:	f04f 32ff 	mov.w	r2, #4294967295
 800ee96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee9a:	f10a 0a01 	add.w	sl, sl, #1
 800ee9e:	9304      	str	r3, [sp, #16]
 800eea0:	9307      	str	r3, [sp, #28]
 800eea2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eea6:	931a      	str	r3, [sp, #104]	@ 0x68
 800eea8:	4654      	mov	r4, sl
 800eeaa:	2205      	movs	r2, #5
 800eeac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eeb0:	484e      	ldr	r0, [pc, #312]	@ (800efec <_svfiprintf_r+0x1e4>)
 800eeb2:	f7f1 f995 	bl	80001e0 <memchr>
 800eeb6:	9a04      	ldr	r2, [sp, #16]
 800eeb8:	b9d8      	cbnz	r0, 800eef2 <_svfiprintf_r+0xea>
 800eeba:	06d0      	lsls	r0, r2, #27
 800eebc:	bf44      	itt	mi
 800eebe:	2320      	movmi	r3, #32
 800eec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eec4:	0711      	lsls	r1, r2, #28
 800eec6:	bf44      	itt	mi
 800eec8:	232b      	movmi	r3, #43	@ 0x2b
 800eeca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eece:	f89a 3000 	ldrb.w	r3, [sl]
 800eed2:	2b2a      	cmp	r3, #42	@ 0x2a
 800eed4:	d015      	beq.n	800ef02 <_svfiprintf_r+0xfa>
 800eed6:	9a07      	ldr	r2, [sp, #28]
 800eed8:	4654      	mov	r4, sl
 800eeda:	2000      	movs	r0, #0
 800eedc:	f04f 0c0a 	mov.w	ip, #10
 800eee0:	4621      	mov	r1, r4
 800eee2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eee6:	3b30      	subs	r3, #48	@ 0x30
 800eee8:	2b09      	cmp	r3, #9
 800eeea:	d94b      	bls.n	800ef84 <_svfiprintf_r+0x17c>
 800eeec:	b1b0      	cbz	r0, 800ef1c <_svfiprintf_r+0x114>
 800eeee:	9207      	str	r2, [sp, #28]
 800eef0:	e014      	b.n	800ef1c <_svfiprintf_r+0x114>
 800eef2:	eba0 0308 	sub.w	r3, r0, r8
 800eef6:	fa09 f303 	lsl.w	r3, r9, r3
 800eefa:	4313      	orrs	r3, r2
 800eefc:	9304      	str	r3, [sp, #16]
 800eefe:	46a2      	mov	sl, r4
 800ef00:	e7d2      	b.n	800eea8 <_svfiprintf_r+0xa0>
 800ef02:	9b03      	ldr	r3, [sp, #12]
 800ef04:	1d19      	adds	r1, r3, #4
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	9103      	str	r1, [sp, #12]
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	bfbb      	ittet	lt
 800ef0e:	425b      	neglt	r3, r3
 800ef10:	f042 0202 	orrlt.w	r2, r2, #2
 800ef14:	9307      	strge	r3, [sp, #28]
 800ef16:	9307      	strlt	r3, [sp, #28]
 800ef18:	bfb8      	it	lt
 800ef1a:	9204      	strlt	r2, [sp, #16]
 800ef1c:	7823      	ldrb	r3, [r4, #0]
 800ef1e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef20:	d10a      	bne.n	800ef38 <_svfiprintf_r+0x130>
 800ef22:	7863      	ldrb	r3, [r4, #1]
 800ef24:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef26:	d132      	bne.n	800ef8e <_svfiprintf_r+0x186>
 800ef28:	9b03      	ldr	r3, [sp, #12]
 800ef2a:	1d1a      	adds	r2, r3, #4
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	9203      	str	r2, [sp, #12]
 800ef30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ef34:	3402      	adds	r4, #2
 800ef36:	9305      	str	r3, [sp, #20]
 800ef38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800effc <_svfiprintf_r+0x1f4>
 800ef3c:	7821      	ldrb	r1, [r4, #0]
 800ef3e:	2203      	movs	r2, #3
 800ef40:	4650      	mov	r0, sl
 800ef42:	f7f1 f94d 	bl	80001e0 <memchr>
 800ef46:	b138      	cbz	r0, 800ef58 <_svfiprintf_r+0x150>
 800ef48:	9b04      	ldr	r3, [sp, #16]
 800ef4a:	eba0 000a 	sub.w	r0, r0, sl
 800ef4e:	2240      	movs	r2, #64	@ 0x40
 800ef50:	4082      	lsls	r2, r0
 800ef52:	4313      	orrs	r3, r2
 800ef54:	3401      	adds	r4, #1
 800ef56:	9304      	str	r3, [sp, #16]
 800ef58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef5c:	4824      	ldr	r0, [pc, #144]	@ (800eff0 <_svfiprintf_r+0x1e8>)
 800ef5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ef62:	2206      	movs	r2, #6
 800ef64:	f7f1 f93c 	bl	80001e0 <memchr>
 800ef68:	2800      	cmp	r0, #0
 800ef6a:	d036      	beq.n	800efda <_svfiprintf_r+0x1d2>
 800ef6c:	4b21      	ldr	r3, [pc, #132]	@ (800eff4 <_svfiprintf_r+0x1ec>)
 800ef6e:	bb1b      	cbnz	r3, 800efb8 <_svfiprintf_r+0x1b0>
 800ef70:	9b03      	ldr	r3, [sp, #12]
 800ef72:	3307      	adds	r3, #7
 800ef74:	f023 0307 	bic.w	r3, r3, #7
 800ef78:	3308      	adds	r3, #8
 800ef7a:	9303      	str	r3, [sp, #12]
 800ef7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef7e:	4433      	add	r3, r6
 800ef80:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef82:	e76a      	b.n	800ee5a <_svfiprintf_r+0x52>
 800ef84:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef88:	460c      	mov	r4, r1
 800ef8a:	2001      	movs	r0, #1
 800ef8c:	e7a8      	b.n	800eee0 <_svfiprintf_r+0xd8>
 800ef8e:	2300      	movs	r3, #0
 800ef90:	3401      	adds	r4, #1
 800ef92:	9305      	str	r3, [sp, #20]
 800ef94:	4619      	mov	r1, r3
 800ef96:	f04f 0c0a 	mov.w	ip, #10
 800ef9a:	4620      	mov	r0, r4
 800ef9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efa0:	3a30      	subs	r2, #48	@ 0x30
 800efa2:	2a09      	cmp	r2, #9
 800efa4:	d903      	bls.n	800efae <_svfiprintf_r+0x1a6>
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d0c6      	beq.n	800ef38 <_svfiprintf_r+0x130>
 800efaa:	9105      	str	r1, [sp, #20]
 800efac:	e7c4      	b.n	800ef38 <_svfiprintf_r+0x130>
 800efae:	fb0c 2101 	mla	r1, ip, r1, r2
 800efb2:	4604      	mov	r4, r0
 800efb4:	2301      	movs	r3, #1
 800efb6:	e7f0      	b.n	800ef9a <_svfiprintf_r+0x192>
 800efb8:	ab03      	add	r3, sp, #12
 800efba:	9300      	str	r3, [sp, #0]
 800efbc:	462a      	mov	r2, r5
 800efbe:	4b0e      	ldr	r3, [pc, #56]	@ (800eff8 <_svfiprintf_r+0x1f0>)
 800efc0:	a904      	add	r1, sp, #16
 800efc2:	4638      	mov	r0, r7
 800efc4:	f3af 8000 	nop.w
 800efc8:	1c42      	adds	r2, r0, #1
 800efca:	4606      	mov	r6, r0
 800efcc:	d1d6      	bne.n	800ef7c <_svfiprintf_r+0x174>
 800efce:	89ab      	ldrh	r3, [r5, #12]
 800efd0:	065b      	lsls	r3, r3, #25
 800efd2:	f53f af2d 	bmi.w	800ee30 <_svfiprintf_r+0x28>
 800efd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800efd8:	e72c      	b.n	800ee34 <_svfiprintf_r+0x2c>
 800efda:	ab03      	add	r3, sp, #12
 800efdc:	9300      	str	r3, [sp, #0]
 800efde:	462a      	mov	r2, r5
 800efe0:	4b05      	ldr	r3, [pc, #20]	@ (800eff8 <_svfiprintf_r+0x1f0>)
 800efe2:	a904      	add	r1, sp, #16
 800efe4:	4638      	mov	r0, r7
 800efe6:	f000 f879 	bl	800f0dc <_printf_i>
 800efea:	e7ed      	b.n	800efc8 <_svfiprintf_r+0x1c0>
 800efec:	080101a4 	.word	0x080101a4
 800eff0:	080101ae 	.word	0x080101ae
 800eff4:	00000000 	.word	0x00000000
 800eff8:	0800ed51 	.word	0x0800ed51
 800effc:	080101aa 	.word	0x080101aa

0800f000 <_printf_common>:
 800f000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f004:	4616      	mov	r6, r2
 800f006:	4698      	mov	r8, r3
 800f008:	688a      	ldr	r2, [r1, #8]
 800f00a:	690b      	ldr	r3, [r1, #16]
 800f00c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f010:	4293      	cmp	r3, r2
 800f012:	bfb8      	it	lt
 800f014:	4613      	movlt	r3, r2
 800f016:	6033      	str	r3, [r6, #0]
 800f018:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f01c:	4607      	mov	r7, r0
 800f01e:	460c      	mov	r4, r1
 800f020:	b10a      	cbz	r2, 800f026 <_printf_common+0x26>
 800f022:	3301      	adds	r3, #1
 800f024:	6033      	str	r3, [r6, #0]
 800f026:	6823      	ldr	r3, [r4, #0]
 800f028:	0699      	lsls	r1, r3, #26
 800f02a:	bf42      	ittt	mi
 800f02c:	6833      	ldrmi	r3, [r6, #0]
 800f02e:	3302      	addmi	r3, #2
 800f030:	6033      	strmi	r3, [r6, #0]
 800f032:	6825      	ldr	r5, [r4, #0]
 800f034:	f015 0506 	ands.w	r5, r5, #6
 800f038:	d106      	bne.n	800f048 <_printf_common+0x48>
 800f03a:	f104 0a19 	add.w	sl, r4, #25
 800f03e:	68e3      	ldr	r3, [r4, #12]
 800f040:	6832      	ldr	r2, [r6, #0]
 800f042:	1a9b      	subs	r3, r3, r2
 800f044:	42ab      	cmp	r3, r5
 800f046:	dc26      	bgt.n	800f096 <_printf_common+0x96>
 800f048:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f04c:	6822      	ldr	r2, [r4, #0]
 800f04e:	3b00      	subs	r3, #0
 800f050:	bf18      	it	ne
 800f052:	2301      	movne	r3, #1
 800f054:	0692      	lsls	r2, r2, #26
 800f056:	d42b      	bmi.n	800f0b0 <_printf_common+0xb0>
 800f058:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f05c:	4641      	mov	r1, r8
 800f05e:	4638      	mov	r0, r7
 800f060:	47c8      	blx	r9
 800f062:	3001      	adds	r0, #1
 800f064:	d01e      	beq.n	800f0a4 <_printf_common+0xa4>
 800f066:	6823      	ldr	r3, [r4, #0]
 800f068:	6922      	ldr	r2, [r4, #16]
 800f06a:	f003 0306 	and.w	r3, r3, #6
 800f06e:	2b04      	cmp	r3, #4
 800f070:	bf02      	ittt	eq
 800f072:	68e5      	ldreq	r5, [r4, #12]
 800f074:	6833      	ldreq	r3, [r6, #0]
 800f076:	1aed      	subeq	r5, r5, r3
 800f078:	68a3      	ldr	r3, [r4, #8]
 800f07a:	bf0c      	ite	eq
 800f07c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f080:	2500      	movne	r5, #0
 800f082:	4293      	cmp	r3, r2
 800f084:	bfc4      	itt	gt
 800f086:	1a9b      	subgt	r3, r3, r2
 800f088:	18ed      	addgt	r5, r5, r3
 800f08a:	2600      	movs	r6, #0
 800f08c:	341a      	adds	r4, #26
 800f08e:	42b5      	cmp	r5, r6
 800f090:	d11a      	bne.n	800f0c8 <_printf_common+0xc8>
 800f092:	2000      	movs	r0, #0
 800f094:	e008      	b.n	800f0a8 <_printf_common+0xa8>
 800f096:	2301      	movs	r3, #1
 800f098:	4652      	mov	r2, sl
 800f09a:	4641      	mov	r1, r8
 800f09c:	4638      	mov	r0, r7
 800f09e:	47c8      	blx	r9
 800f0a0:	3001      	adds	r0, #1
 800f0a2:	d103      	bne.n	800f0ac <_printf_common+0xac>
 800f0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f0a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0ac:	3501      	adds	r5, #1
 800f0ae:	e7c6      	b.n	800f03e <_printf_common+0x3e>
 800f0b0:	18e1      	adds	r1, r4, r3
 800f0b2:	1c5a      	adds	r2, r3, #1
 800f0b4:	2030      	movs	r0, #48	@ 0x30
 800f0b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f0ba:	4422      	add	r2, r4
 800f0bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f0c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f0c4:	3302      	adds	r3, #2
 800f0c6:	e7c7      	b.n	800f058 <_printf_common+0x58>
 800f0c8:	2301      	movs	r3, #1
 800f0ca:	4622      	mov	r2, r4
 800f0cc:	4641      	mov	r1, r8
 800f0ce:	4638      	mov	r0, r7
 800f0d0:	47c8      	blx	r9
 800f0d2:	3001      	adds	r0, #1
 800f0d4:	d0e6      	beq.n	800f0a4 <_printf_common+0xa4>
 800f0d6:	3601      	adds	r6, #1
 800f0d8:	e7d9      	b.n	800f08e <_printf_common+0x8e>
	...

0800f0dc <_printf_i>:
 800f0dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f0e0:	7e0f      	ldrb	r7, [r1, #24]
 800f0e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f0e4:	2f78      	cmp	r7, #120	@ 0x78
 800f0e6:	4691      	mov	r9, r2
 800f0e8:	4680      	mov	r8, r0
 800f0ea:	460c      	mov	r4, r1
 800f0ec:	469a      	mov	sl, r3
 800f0ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f0f2:	d807      	bhi.n	800f104 <_printf_i+0x28>
 800f0f4:	2f62      	cmp	r7, #98	@ 0x62
 800f0f6:	d80a      	bhi.n	800f10e <_printf_i+0x32>
 800f0f8:	2f00      	cmp	r7, #0
 800f0fa:	f000 80d1 	beq.w	800f2a0 <_printf_i+0x1c4>
 800f0fe:	2f58      	cmp	r7, #88	@ 0x58
 800f100:	f000 80b8 	beq.w	800f274 <_printf_i+0x198>
 800f104:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f108:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f10c:	e03a      	b.n	800f184 <_printf_i+0xa8>
 800f10e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f112:	2b15      	cmp	r3, #21
 800f114:	d8f6      	bhi.n	800f104 <_printf_i+0x28>
 800f116:	a101      	add	r1, pc, #4	@ (adr r1, 800f11c <_printf_i+0x40>)
 800f118:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f11c:	0800f175 	.word	0x0800f175
 800f120:	0800f189 	.word	0x0800f189
 800f124:	0800f105 	.word	0x0800f105
 800f128:	0800f105 	.word	0x0800f105
 800f12c:	0800f105 	.word	0x0800f105
 800f130:	0800f105 	.word	0x0800f105
 800f134:	0800f189 	.word	0x0800f189
 800f138:	0800f105 	.word	0x0800f105
 800f13c:	0800f105 	.word	0x0800f105
 800f140:	0800f105 	.word	0x0800f105
 800f144:	0800f105 	.word	0x0800f105
 800f148:	0800f287 	.word	0x0800f287
 800f14c:	0800f1b3 	.word	0x0800f1b3
 800f150:	0800f241 	.word	0x0800f241
 800f154:	0800f105 	.word	0x0800f105
 800f158:	0800f105 	.word	0x0800f105
 800f15c:	0800f2a9 	.word	0x0800f2a9
 800f160:	0800f105 	.word	0x0800f105
 800f164:	0800f1b3 	.word	0x0800f1b3
 800f168:	0800f105 	.word	0x0800f105
 800f16c:	0800f105 	.word	0x0800f105
 800f170:	0800f249 	.word	0x0800f249
 800f174:	6833      	ldr	r3, [r6, #0]
 800f176:	1d1a      	adds	r2, r3, #4
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	6032      	str	r2, [r6, #0]
 800f17c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f180:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f184:	2301      	movs	r3, #1
 800f186:	e09c      	b.n	800f2c2 <_printf_i+0x1e6>
 800f188:	6833      	ldr	r3, [r6, #0]
 800f18a:	6820      	ldr	r0, [r4, #0]
 800f18c:	1d19      	adds	r1, r3, #4
 800f18e:	6031      	str	r1, [r6, #0]
 800f190:	0606      	lsls	r6, r0, #24
 800f192:	d501      	bpl.n	800f198 <_printf_i+0xbc>
 800f194:	681d      	ldr	r5, [r3, #0]
 800f196:	e003      	b.n	800f1a0 <_printf_i+0xc4>
 800f198:	0645      	lsls	r5, r0, #25
 800f19a:	d5fb      	bpl.n	800f194 <_printf_i+0xb8>
 800f19c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f1a0:	2d00      	cmp	r5, #0
 800f1a2:	da03      	bge.n	800f1ac <_printf_i+0xd0>
 800f1a4:	232d      	movs	r3, #45	@ 0x2d
 800f1a6:	426d      	negs	r5, r5
 800f1a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1ac:	4858      	ldr	r0, [pc, #352]	@ (800f310 <_printf_i+0x234>)
 800f1ae:	230a      	movs	r3, #10
 800f1b0:	e011      	b.n	800f1d6 <_printf_i+0xfa>
 800f1b2:	6821      	ldr	r1, [r4, #0]
 800f1b4:	6833      	ldr	r3, [r6, #0]
 800f1b6:	0608      	lsls	r0, r1, #24
 800f1b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800f1bc:	d402      	bmi.n	800f1c4 <_printf_i+0xe8>
 800f1be:	0649      	lsls	r1, r1, #25
 800f1c0:	bf48      	it	mi
 800f1c2:	b2ad      	uxthmi	r5, r5
 800f1c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800f1c6:	4852      	ldr	r0, [pc, #328]	@ (800f310 <_printf_i+0x234>)
 800f1c8:	6033      	str	r3, [r6, #0]
 800f1ca:	bf14      	ite	ne
 800f1cc:	230a      	movne	r3, #10
 800f1ce:	2308      	moveq	r3, #8
 800f1d0:	2100      	movs	r1, #0
 800f1d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f1d6:	6866      	ldr	r6, [r4, #4]
 800f1d8:	60a6      	str	r6, [r4, #8]
 800f1da:	2e00      	cmp	r6, #0
 800f1dc:	db05      	blt.n	800f1ea <_printf_i+0x10e>
 800f1de:	6821      	ldr	r1, [r4, #0]
 800f1e0:	432e      	orrs	r6, r5
 800f1e2:	f021 0104 	bic.w	r1, r1, #4
 800f1e6:	6021      	str	r1, [r4, #0]
 800f1e8:	d04b      	beq.n	800f282 <_printf_i+0x1a6>
 800f1ea:	4616      	mov	r6, r2
 800f1ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800f1f0:	fb03 5711 	mls	r7, r3, r1, r5
 800f1f4:	5dc7      	ldrb	r7, [r0, r7]
 800f1f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f1fa:	462f      	mov	r7, r5
 800f1fc:	42bb      	cmp	r3, r7
 800f1fe:	460d      	mov	r5, r1
 800f200:	d9f4      	bls.n	800f1ec <_printf_i+0x110>
 800f202:	2b08      	cmp	r3, #8
 800f204:	d10b      	bne.n	800f21e <_printf_i+0x142>
 800f206:	6823      	ldr	r3, [r4, #0]
 800f208:	07df      	lsls	r7, r3, #31
 800f20a:	d508      	bpl.n	800f21e <_printf_i+0x142>
 800f20c:	6923      	ldr	r3, [r4, #16]
 800f20e:	6861      	ldr	r1, [r4, #4]
 800f210:	4299      	cmp	r1, r3
 800f212:	bfde      	ittt	le
 800f214:	2330      	movle	r3, #48	@ 0x30
 800f216:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f21a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f21e:	1b92      	subs	r2, r2, r6
 800f220:	6122      	str	r2, [r4, #16]
 800f222:	f8cd a000 	str.w	sl, [sp]
 800f226:	464b      	mov	r3, r9
 800f228:	aa03      	add	r2, sp, #12
 800f22a:	4621      	mov	r1, r4
 800f22c:	4640      	mov	r0, r8
 800f22e:	f7ff fee7 	bl	800f000 <_printf_common>
 800f232:	3001      	adds	r0, #1
 800f234:	d14a      	bne.n	800f2cc <_printf_i+0x1f0>
 800f236:	f04f 30ff 	mov.w	r0, #4294967295
 800f23a:	b004      	add	sp, #16
 800f23c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f240:	6823      	ldr	r3, [r4, #0]
 800f242:	f043 0320 	orr.w	r3, r3, #32
 800f246:	6023      	str	r3, [r4, #0]
 800f248:	4832      	ldr	r0, [pc, #200]	@ (800f314 <_printf_i+0x238>)
 800f24a:	2778      	movs	r7, #120	@ 0x78
 800f24c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f250:	6823      	ldr	r3, [r4, #0]
 800f252:	6831      	ldr	r1, [r6, #0]
 800f254:	061f      	lsls	r7, r3, #24
 800f256:	f851 5b04 	ldr.w	r5, [r1], #4
 800f25a:	d402      	bmi.n	800f262 <_printf_i+0x186>
 800f25c:	065f      	lsls	r7, r3, #25
 800f25e:	bf48      	it	mi
 800f260:	b2ad      	uxthmi	r5, r5
 800f262:	6031      	str	r1, [r6, #0]
 800f264:	07d9      	lsls	r1, r3, #31
 800f266:	bf44      	itt	mi
 800f268:	f043 0320 	orrmi.w	r3, r3, #32
 800f26c:	6023      	strmi	r3, [r4, #0]
 800f26e:	b11d      	cbz	r5, 800f278 <_printf_i+0x19c>
 800f270:	2310      	movs	r3, #16
 800f272:	e7ad      	b.n	800f1d0 <_printf_i+0xf4>
 800f274:	4826      	ldr	r0, [pc, #152]	@ (800f310 <_printf_i+0x234>)
 800f276:	e7e9      	b.n	800f24c <_printf_i+0x170>
 800f278:	6823      	ldr	r3, [r4, #0]
 800f27a:	f023 0320 	bic.w	r3, r3, #32
 800f27e:	6023      	str	r3, [r4, #0]
 800f280:	e7f6      	b.n	800f270 <_printf_i+0x194>
 800f282:	4616      	mov	r6, r2
 800f284:	e7bd      	b.n	800f202 <_printf_i+0x126>
 800f286:	6833      	ldr	r3, [r6, #0]
 800f288:	6825      	ldr	r5, [r4, #0]
 800f28a:	6961      	ldr	r1, [r4, #20]
 800f28c:	1d18      	adds	r0, r3, #4
 800f28e:	6030      	str	r0, [r6, #0]
 800f290:	062e      	lsls	r6, r5, #24
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	d501      	bpl.n	800f29a <_printf_i+0x1be>
 800f296:	6019      	str	r1, [r3, #0]
 800f298:	e002      	b.n	800f2a0 <_printf_i+0x1c4>
 800f29a:	0668      	lsls	r0, r5, #25
 800f29c:	d5fb      	bpl.n	800f296 <_printf_i+0x1ba>
 800f29e:	8019      	strh	r1, [r3, #0]
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	6123      	str	r3, [r4, #16]
 800f2a4:	4616      	mov	r6, r2
 800f2a6:	e7bc      	b.n	800f222 <_printf_i+0x146>
 800f2a8:	6833      	ldr	r3, [r6, #0]
 800f2aa:	1d1a      	adds	r2, r3, #4
 800f2ac:	6032      	str	r2, [r6, #0]
 800f2ae:	681e      	ldr	r6, [r3, #0]
 800f2b0:	6862      	ldr	r2, [r4, #4]
 800f2b2:	2100      	movs	r1, #0
 800f2b4:	4630      	mov	r0, r6
 800f2b6:	f7f0 ff93 	bl	80001e0 <memchr>
 800f2ba:	b108      	cbz	r0, 800f2c0 <_printf_i+0x1e4>
 800f2bc:	1b80      	subs	r0, r0, r6
 800f2be:	6060      	str	r0, [r4, #4]
 800f2c0:	6863      	ldr	r3, [r4, #4]
 800f2c2:	6123      	str	r3, [r4, #16]
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2ca:	e7aa      	b.n	800f222 <_printf_i+0x146>
 800f2cc:	6923      	ldr	r3, [r4, #16]
 800f2ce:	4632      	mov	r2, r6
 800f2d0:	4649      	mov	r1, r9
 800f2d2:	4640      	mov	r0, r8
 800f2d4:	47d0      	blx	sl
 800f2d6:	3001      	adds	r0, #1
 800f2d8:	d0ad      	beq.n	800f236 <_printf_i+0x15a>
 800f2da:	6823      	ldr	r3, [r4, #0]
 800f2dc:	079b      	lsls	r3, r3, #30
 800f2de:	d413      	bmi.n	800f308 <_printf_i+0x22c>
 800f2e0:	68e0      	ldr	r0, [r4, #12]
 800f2e2:	9b03      	ldr	r3, [sp, #12]
 800f2e4:	4298      	cmp	r0, r3
 800f2e6:	bfb8      	it	lt
 800f2e8:	4618      	movlt	r0, r3
 800f2ea:	e7a6      	b.n	800f23a <_printf_i+0x15e>
 800f2ec:	2301      	movs	r3, #1
 800f2ee:	4632      	mov	r2, r6
 800f2f0:	4649      	mov	r1, r9
 800f2f2:	4640      	mov	r0, r8
 800f2f4:	47d0      	blx	sl
 800f2f6:	3001      	adds	r0, #1
 800f2f8:	d09d      	beq.n	800f236 <_printf_i+0x15a>
 800f2fa:	3501      	adds	r5, #1
 800f2fc:	68e3      	ldr	r3, [r4, #12]
 800f2fe:	9903      	ldr	r1, [sp, #12]
 800f300:	1a5b      	subs	r3, r3, r1
 800f302:	42ab      	cmp	r3, r5
 800f304:	dcf2      	bgt.n	800f2ec <_printf_i+0x210>
 800f306:	e7eb      	b.n	800f2e0 <_printf_i+0x204>
 800f308:	2500      	movs	r5, #0
 800f30a:	f104 0619 	add.w	r6, r4, #25
 800f30e:	e7f5      	b.n	800f2fc <_printf_i+0x220>
 800f310:	080101b5 	.word	0x080101b5
 800f314:	080101c6 	.word	0x080101c6

0800f318 <_sbrk_r>:
 800f318:	b538      	push	{r3, r4, r5, lr}
 800f31a:	4d06      	ldr	r5, [pc, #24]	@ (800f334 <_sbrk_r+0x1c>)
 800f31c:	2300      	movs	r3, #0
 800f31e:	4604      	mov	r4, r0
 800f320:	4608      	mov	r0, r1
 800f322:	602b      	str	r3, [r5, #0]
 800f324:	f7f3 fefc 	bl	8003120 <_sbrk>
 800f328:	1c43      	adds	r3, r0, #1
 800f32a:	d102      	bne.n	800f332 <_sbrk_r+0x1a>
 800f32c:	682b      	ldr	r3, [r5, #0]
 800f32e:	b103      	cbz	r3, 800f332 <_sbrk_r+0x1a>
 800f330:	6023      	str	r3, [r4, #0]
 800f332:	bd38      	pop	{r3, r4, r5, pc}
 800f334:	20001c50 	.word	0x20001c50

0800f338 <_realloc_r>:
 800f338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f33c:	4607      	mov	r7, r0
 800f33e:	4614      	mov	r4, r2
 800f340:	460d      	mov	r5, r1
 800f342:	b921      	cbnz	r1, 800f34e <_realloc_r+0x16>
 800f344:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f348:	4611      	mov	r1, r2
 800f34a:	f7ff bc75 	b.w	800ec38 <_malloc_r>
 800f34e:	b92a      	cbnz	r2, 800f35c <_realloc_r+0x24>
 800f350:	f7ff fc06 	bl	800eb60 <_free_r>
 800f354:	4625      	mov	r5, r4
 800f356:	4628      	mov	r0, r5
 800f358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f35c:	f000 f81a 	bl	800f394 <_malloc_usable_size_r>
 800f360:	4284      	cmp	r4, r0
 800f362:	4606      	mov	r6, r0
 800f364:	d802      	bhi.n	800f36c <_realloc_r+0x34>
 800f366:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f36a:	d8f4      	bhi.n	800f356 <_realloc_r+0x1e>
 800f36c:	4621      	mov	r1, r4
 800f36e:	4638      	mov	r0, r7
 800f370:	f7ff fc62 	bl	800ec38 <_malloc_r>
 800f374:	4680      	mov	r8, r0
 800f376:	b908      	cbnz	r0, 800f37c <_realloc_r+0x44>
 800f378:	4645      	mov	r5, r8
 800f37a:	e7ec      	b.n	800f356 <_realloc_r+0x1e>
 800f37c:	42b4      	cmp	r4, r6
 800f37e:	4622      	mov	r2, r4
 800f380:	4629      	mov	r1, r5
 800f382:	bf28      	it	cs
 800f384:	4632      	movcs	r2, r6
 800f386:	f7ff fbdd 	bl	800eb44 <memcpy>
 800f38a:	4629      	mov	r1, r5
 800f38c:	4638      	mov	r0, r7
 800f38e:	f7ff fbe7 	bl	800eb60 <_free_r>
 800f392:	e7f1      	b.n	800f378 <_realloc_r+0x40>

0800f394 <_malloc_usable_size_r>:
 800f394:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f398:	1f18      	subs	r0, r3, #4
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	bfbc      	itt	lt
 800f39e:	580b      	ldrlt	r3, [r1, r0]
 800f3a0:	18c0      	addlt	r0, r0, r3
 800f3a2:	4770      	bx	lr

0800f3a4 <_init>:
 800f3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3a6:	bf00      	nop
 800f3a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3aa:	bc08      	pop	{r3}
 800f3ac:	469e      	mov	lr, r3
 800f3ae:	4770      	bx	lr

0800f3b0 <_fini>:
 800f3b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3b2:	bf00      	nop
 800f3b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3b6:	bc08      	pop	{r3}
 800f3b8:	469e      	mov	lr, r3
 800f3ba:	4770      	bx	lr
