// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="DCT,hls_ip_2019_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu47p-fsvh2892-3-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.834313,HLS_SYN_LAT=224,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=114,HLS_SYN_FF=1376,HLS_SYN_LUT=10576,HLS_VERSION=2019_2}" *)

module DCT (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        input_4_address0,
        input_4_ce0,
        input_4_q0,
        input_4_address1,
        input_4_ce1,
        input_4_q1,
        input_5_address0,
        input_5_ce0,
        input_5_q0,
        input_5_address1,
        input_5_ce1,
        input_5_q1,
        input_6_address0,
        input_6_ce0,
        input_6_q0,
        input_6_address1,
        input_6_ce1,
        input_6_q1,
        input_7_address0,
        input_7_ce0,
        input_7_q0,
        input_7_address1,
        input_7_ce1,
        input_7_q1,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_0_address1,
        output_0_ce1,
        output_0_we1,
        output_0_d1,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_1_address1,
        output_1_ce1,
        output_1_we1,
        output_1_d1,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_2_address1,
        output_2_ce1,
        output_2_we1,
        output_2_d1,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_3_address1,
        output_3_ce1,
        output_3_we1,
        output_3_d1,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_4_address1,
        output_4_ce1,
        output_4_we1,
        output_4_d1,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_5_address1,
        output_5_ce1,
        output_5_we1,
        output_5_d1,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_6_address1,
        output_6_ce1,
        output_6_we1,
        output_6_d1,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_7_address1,
        output_7_ce1,
        output_7_we1,
        output_7_d1
);

parameter    ap_ST_fsm_state1 = 85'd1;
parameter    ap_ST_fsm_state2 = 85'd2;
parameter    ap_ST_fsm_state3 = 85'd4;
parameter    ap_ST_fsm_state4 = 85'd8;
parameter    ap_ST_fsm_state5 = 85'd16;
parameter    ap_ST_fsm_state6 = 85'd32;
parameter    ap_ST_fsm_state7 = 85'd64;
parameter    ap_ST_fsm_state8 = 85'd128;
parameter    ap_ST_fsm_state9 = 85'd256;
parameter    ap_ST_fsm_state10 = 85'd512;
parameter    ap_ST_fsm_state11 = 85'd1024;
parameter    ap_ST_fsm_state12 = 85'd2048;
parameter    ap_ST_fsm_state13 = 85'd4096;
parameter    ap_ST_fsm_state14 = 85'd8192;
parameter    ap_ST_fsm_state15 = 85'd16384;
parameter    ap_ST_fsm_state16 = 85'd32768;
parameter    ap_ST_fsm_state17 = 85'd65536;
parameter    ap_ST_fsm_state18 = 85'd131072;
parameter    ap_ST_fsm_state19 = 85'd262144;
parameter    ap_ST_fsm_state20 = 85'd524288;
parameter    ap_ST_fsm_state21 = 85'd1048576;
parameter    ap_ST_fsm_state22 = 85'd2097152;
parameter    ap_ST_fsm_state23 = 85'd4194304;
parameter    ap_ST_fsm_state24 = 85'd8388608;
parameter    ap_ST_fsm_state25 = 85'd16777216;
parameter    ap_ST_fsm_state26 = 85'd33554432;
parameter    ap_ST_fsm_state27 = 85'd67108864;
parameter    ap_ST_fsm_state28 = 85'd134217728;
parameter    ap_ST_fsm_state29 = 85'd268435456;
parameter    ap_ST_fsm_state30 = 85'd536870912;
parameter    ap_ST_fsm_state31 = 85'd1073741824;
parameter    ap_ST_fsm_state32 = 85'd2147483648;
parameter    ap_ST_fsm_state33 = 85'd4294967296;
parameter    ap_ST_fsm_state34 = 85'd8589934592;
parameter    ap_ST_fsm_state35 = 85'd17179869184;
parameter    ap_ST_fsm_state36 = 85'd34359738368;
parameter    ap_ST_fsm_state37 = 85'd68719476736;
parameter    ap_ST_fsm_state38 = 85'd137438953472;
parameter    ap_ST_fsm_state39 = 85'd274877906944;
parameter    ap_ST_fsm_state40 = 85'd549755813888;
parameter    ap_ST_fsm_state41 = 85'd1099511627776;
parameter    ap_ST_fsm_state42 = 85'd2199023255552;
parameter    ap_ST_fsm_state43 = 85'd4398046511104;
parameter    ap_ST_fsm_state44 = 85'd8796093022208;
parameter    ap_ST_fsm_state45 = 85'd17592186044416;
parameter    ap_ST_fsm_state46 = 85'd35184372088832;
parameter    ap_ST_fsm_state47 = 85'd70368744177664;
parameter    ap_ST_fsm_state48 = 85'd140737488355328;
parameter    ap_ST_fsm_state49 = 85'd281474976710656;
parameter    ap_ST_fsm_state50 = 85'd562949953421312;
parameter    ap_ST_fsm_state51 = 85'd1125899906842624;
parameter    ap_ST_fsm_state52 = 85'd2251799813685248;
parameter    ap_ST_fsm_state53 = 85'd4503599627370496;
parameter    ap_ST_fsm_state54 = 85'd9007199254740992;
parameter    ap_ST_fsm_state55 = 85'd18014398509481984;
parameter    ap_ST_fsm_state56 = 85'd36028797018963968;
parameter    ap_ST_fsm_state57 = 85'd72057594037927936;
parameter    ap_ST_fsm_state58 = 85'd144115188075855872;
parameter    ap_ST_fsm_state59 = 85'd288230376151711744;
parameter    ap_ST_fsm_state60 = 85'd576460752303423488;
parameter    ap_ST_fsm_state61 = 85'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 85'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 85'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 85'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 85'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 85'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 85'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 85'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 85'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 85'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 85'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 85'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 85'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 85'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 85'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 85'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 85'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 85'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 85'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 85'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 85'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 85'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 85'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 85'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 85'd19342813113834066795298816;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] input_0_address0;
output   input_0_ce0;
input  [15:0] input_0_q0;
output  [2:0] input_0_address1;
output   input_0_ce1;
input  [15:0] input_0_q1;
output  [2:0] input_1_address0;
output   input_1_ce0;
input  [15:0] input_1_q0;
output  [2:0] input_1_address1;
output   input_1_ce1;
input  [15:0] input_1_q1;
output  [2:0] input_2_address0;
output   input_2_ce0;
input  [15:0] input_2_q0;
output  [2:0] input_2_address1;
output   input_2_ce1;
input  [15:0] input_2_q1;
output  [2:0] input_3_address0;
output   input_3_ce0;
input  [15:0] input_3_q0;
output  [2:0] input_3_address1;
output   input_3_ce1;
input  [15:0] input_3_q1;
output  [2:0] input_4_address0;
output   input_4_ce0;
input  [15:0] input_4_q0;
output  [2:0] input_4_address1;
output   input_4_ce1;
input  [15:0] input_4_q1;
output  [2:0] input_5_address0;
output   input_5_ce0;
input  [15:0] input_5_q0;
output  [2:0] input_5_address1;
output   input_5_ce1;
input  [15:0] input_5_q1;
output  [2:0] input_6_address0;
output   input_6_ce0;
input  [15:0] input_6_q0;
output  [2:0] input_6_address1;
output   input_6_ce1;
input  [15:0] input_6_q1;
output  [2:0] input_7_address0;
output   input_7_ce0;
input  [15:0] input_7_q0;
output  [2:0] input_7_address1;
output   input_7_ce1;
input  [15:0] input_7_q1;
output  [2:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [15:0] output_0_d0;
output  [2:0] output_0_address1;
output   output_0_ce1;
output   output_0_we1;
output  [15:0] output_0_d1;
output  [2:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [15:0] output_1_d0;
output  [2:0] output_1_address1;
output   output_1_ce1;
output   output_1_we1;
output  [15:0] output_1_d1;
output  [2:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [15:0] output_2_d0;
output  [2:0] output_2_address1;
output   output_2_ce1;
output   output_2_we1;
output  [15:0] output_2_d1;
output  [2:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [15:0] output_3_d0;
output  [2:0] output_3_address1;
output   output_3_ce1;
output   output_3_we1;
output  [15:0] output_3_d1;
output  [2:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [15:0] output_4_d0;
output  [2:0] output_4_address1;
output   output_4_ce1;
output   output_4_we1;
output  [15:0] output_4_d1;
output  [2:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [15:0] output_5_d0;
output  [2:0] output_5_address1;
output   output_5_ce1;
output   output_5_we1;
output  [15:0] output_5_d1;
output  [2:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [15:0] output_6_d0;
output  [2:0] output_6_address1;
output   output_6_ce1;
output   output_6_we1;
output  [15:0] output_6_d1;
output  [2:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [15:0] output_7_d0;
output  [2:0] output_7_address1;
output   output_7_ce1;
output   output_7_we1;
output  [15:0] output_7_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [84:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] add_ln110_fu_518_p2;
reg   [2:0] add_ln110_reg_590;
wire    ap_CS_fsm_state2;
reg   [2:0] input_buf_2d_0_addr_reg_595;
reg   [2:0] input_buf_2d_1_addr_reg_600;
reg   [2:0] input_buf_2d_2_addr_reg_605;
reg   [2:0] input_buf_2d_3_addr_reg_610;
reg   [2:0] input_buf_2d_4_addr_reg_615;
reg   [2:0] input_buf_2d_5_addr_reg_620;
reg   [2:0] input_buf_2d_6_addr_reg_625;
reg   [2:0] input_buf_2d_7_addr_reg_630;
wire   [2:0] add_ln110_1_fu_536_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] add_ln111_fu_554_p2;
reg   [2:0] add_ln111_reg_646;
wire    ap_CS_fsm_state4;
reg   [2:0] output_buf_2d_0_add_reg_651;
reg   [2:0] output_buf_2d_1_add_reg_656;
reg   [2:0] output_buf_2d_2_add_reg_661;
reg   [2:0] output_buf_2d_3_add_reg_666;
reg   [2:0] output_buf_2d_4_add_reg_671;
reg   [2:0] output_buf_2d_5_add_reg_676;
reg   [2:0] output_buf_2d_6_add_reg_681;
reg   [2:0] output_buf_2d_7_add_reg_686;
wire   [2:0] add_ln111_1_fu_572_p2;
wire    ap_CS_fsm_state5;
reg   [2:0] input_buf_2d_0_address0;
reg    input_buf_2d_0_ce0;
reg    input_buf_2d_0_we0;
reg   [15:0] input_buf_2d_0_d0;
wire   [15:0] input_buf_2d_0_q0;
reg    input_buf_2d_0_ce1;
reg    input_buf_2d_0_we1;
reg   [2:0] input_buf_2d_1_address0;
reg    input_buf_2d_1_ce0;
reg    input_buf_2d_1_we0;
reg   [15:0] input_buf_2d_1_d0;
wire   [15:0] input_buf_2d_1_q0;
reg    input_buf_2d_1_ce1;
reg    input_buf_2d_1_we1;
reg   [2:0] input_buf_2d_2_address0;
reg    input_buf_2d_2_ce0;
reg    input_buf_2d_2_we0;
reg   [15:0] input_buf_2d_2_d0;
wire   [15:0] input_buf_2d_2_q0;
reg    input_buf_2d_2_ce1;
reg    input_buf_2d_2_we1;
reg   [2:0] input_buf_2d_3_address0;
reg    input_buf_2d_3_ce0;
reg    input_buf_2d_3_we0;
reg   [15:0] input_buf_2d_3_d0;
wire   [15:0] input_buf_2d_3_q0;
reg    input_buf_2d_3_ce1;
reg    input_buf_2d_3_we1;
reg   [2:0] input_buf_2d_4_address0;
reg    input_buf_2d_4_ce0;
reg    input_buf_2d_4_we0;
reg   [15:0] input_buf_2d_4_d0;
wire   [15:0] input_buf_2d_4_q0;
reg    input_buf_2d_4_ce1;
reg    input_buf_2d_4_we1;
reg   [2:0] input_buf_2d_5_address0;
reg    input_buf_2d_5_ce0;
reg    input_buf_2d_5_we0;
reg   [15:0] input_buf_2d_5_d0;
wire   [15:0] input_buf_2d_5_q0;
reg    input_buf_2d_5_ce1;
reg    input_buf_2d_5_we1;
reg   [2:0] input_buf_2d_6_address0;
reg    input_buf_2d_6_ce0;
reg    input_buf_2d_6_we0;
reg   [15:0] input_buf_2d_6_d0;
wire   [15:0] input_buf_2d_6_q0;
reg    input_buf_2d_6_ce1;
reg    input_buf_2d_6_we1;
reg   [2:0] input_buf_2d_7_address0;
reg    input_buf_2d_7_ce0;
reg    input_buf_2d_7_we0;
reg   [15:0] input_buf_2d_7_d0;
wire   [15:0] input_buf_2d_7_q0;
reg    input_buf_2d_7_ce1;
reg    input_buf_2d_7_we1;
reg   [2:0] output_buf_2d_0_address0;
reg    output_buf_2d_0_ce0;
reg    output_buf_2d_0_we0;
reg   [15:0] output_buf_2d_0_d0;
wire   [15:0] output_buf_2d_0_q0;
reg   [2:0] output_buf_2d_0_address1;
reg    output_buf_2d_0_ce1;
reg    output_buf_2d_0_we1;
wire   [15:0] output_buf_2d_0_q1;
reg   [2:0] output_buf_2d_1_address0;
reg    output_buf_2d_1_ce0;
reg    output_buf_2d_1_we0;
reg   [15:0] output_buf_2d_1_d0;
wire   [15:0] output_buf_2d_1_q0;
reg   [2:0] output_buf_2d_1_address1;
reg    output_buf_2d_1_ce1;
reg    output_buf_2d_1_we1;
wire   [15:0] output_buf_2d_1_q1;
reg   [2:0] output_buf_2d_2_address0;
reg    output_buf_2d_2_ce0;
reg    output_buf_2d_2_we0;
reg   [15:0] output_buf_2d_2_d0;
wire   [15:0] output_buf_2d_2_q0;
reg   [2:0] output_buf_2d_2_address1;
reg    output_buf_2d_2_ce1;
reg    output_buf_2d_2_we1;
wire   [15:0] output_buf_2d_2_q1;
reg   [2:0] output_buf_2d_3_address0;
reg    output_buf_2d_3_ce0;
reg    output_buf_2d_3_we0;
reg   [15:0] output_buf_2d_3_d0;
wire   [15:0] output_buf_2d_3_q0;
reg   [2:0] output_buf_2d_3_address1;
reg    output_buf_2d_3_ce1;
reg    output_buf_2d_3_we1;
wire   [15:0] output_buf_2d_3_q1;
reg   [2:0] output_buf_2d_4_address0;
reg    output_buf_2d_4_ce0;
reg    output_buf_2d_4_we0;
reg   [15:0] output_buf_2d_4_d0;
wire   [15:0] output_buf_2d_4_q0;
reg   [2:0] output_buf_2d_4_address1;
reg    output_buf_2d_4_ce1;
reg    output_buf_2d_4_we1;
wire   [15:0] output_buf_2d_4_q1;
reg   [2:0] output_buf_2d_5_address0;
reg    output_buf_2d_5_ce0;
reg    output_buf_2d_5_we0;
reg   [15:0] output_buf_2d_5_d0;
wire   [15:0] output_buf_2d_5_q0;
reg   [2:0] output_buf_2d_5_address1;
reg    output_buf_2d_5_ce1;
reg    output_buf_2d_5_we1;
wire   [15:0] output_buf_2d_5_q1;
reg   [2:0] output_buf_2d_6_address0;
reg    output_buf_2d_6_ce0;
reg    output_buf_2d_6_we0;
reg   [15:0] output_buf_2d_6_d0;
wire   [15:0] output_buf_2d_6_q0;
reg   [2:0] output_buf_2d_6_address1;
reg    output_buf_2d_6_ce1;
reg    output_buf_2d_6_we1;
wire   [15:0] output_buf_2d_6_q1;
reg   [2:0] output_buf_2d_7_address0;
reg    output_buf_2d_7_ce0;
reg    output_buf_2d_7_we0;
reg   [15:0] output_buf_2d_7_d0;
wire   [15:0] output_buf_2d_7_q0;
reg   [2:0] output_buf_2d_7_address1;
reg    output_buf_2d_7_ce1;
reg    output_buf_2d_7_we1;
wire   [15:0] output_buf_2d_7_q1;
wire    grp_DCT_2D_fu_410_ap_start;
wire    grp_DCT_2D_fu_410_ap_done;
wire    grp_DCT_2D_fu_410_ap_idle;
wire    grp_DCT_2D_fu_410_ap_ready;
wire   [2:0] grp_DCT_2D_fu_410_input_0_address0;
wire    grp_DCT_2D_fu_410_input_0_ce0;
wire   [2:0] grp_DCT_2D_fu_410_input_1_address0;
wire    grp_DCT_2D_fu_410_input_1_ce0;
wire   [2:0] grp_DCT_2D_fu_410_input_2_address0;
wire    grp_DCT_2D_fu_410_input_2_ce0;
wire   [2:0] grp_DCT_2D_fu_410_input_3_address0;
wire    grp_DCT_2D_fu_410_input_3_ce0;
wire   [2:0] grp_DCT_2D_fu_410_input_4_address0;
wire    grp_DCT_2D_fu_410_input_4_ce0;
wire   [2:0] grp_DCT_2D_fu_410_input_5_address0;
wire    grp_DCT_2D_fu_410_input_5_ce0;
wire   [2:0] grp_DCT_2D_fu_410_input_6_address0;
wire    grp_DCT_2D_fu_410_input_6_ce0;
wire   [2:0] grp_DCT_2D_fu_410_input_7_address0;
wire    grp_DCT_2D_fu_410_input_7_ce0;
wire   [2:0] grp_DCT_2D_fu_410_output_0_address0;
wire    grp_DCT_2D_fu_410_output_0_ce0;
wire    grp_DCT_2D_fu_410_output_0_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_0_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_0_address1;
wire    grp_DCT_2D_fu_410_output_0_ce1;
wire    grp_DCT_2D_fu_410_output_0_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_0_d1;
wire   [2:0] grp_DCT_2D_fu_410_output_1_address0;
wire    grp_DCT_2D_fu_410_output_1_ce0;
wire    grp_DCT_2D_fu_410_output_1_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_1_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_1_address1;
wire    grp_DCT_2D_fu_410_output_1_ce1;
wire    grp_DCT_2D_fu_410_output_1_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_1_d1;
wire   [2:0] grp_DCT_2D_fu_410_output_2_address0;
wire    grp_DCT_2D_fu_410_output_2_ce0;
wire    grp_DCT_2D_fu_410_output_2_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_2_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_2_address1;
wire    grp_DCT_2D_fu_410_output_2_ce1;
wire    grp_DCT_2D_fu_410_output_2_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_2_d1;
wire   [2:0] grp_DCT_2D_fu_410_output_3_address0;
wire    grp_DCT_2D_fu_410_output_3_ce0;
wire    grp_DCT_2D_fu_410_output_3_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_3_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_3_address1;
wire    grp_DCT_2D_fu_410_output_3_ce1;
wire    grp_DCT_2D_fu_410_output_3_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_3_d1;
wire   [2:0] grp_DCT_2D_fu_410_output_4_address0;
wire    grp_DCT_2D_fu_410_output_4_ce0;
wire    grp_DCT_2D_fu_410_output_4_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_4_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_4_address1;
wire    grp_DCT_2D_fu_410_output_4_ce1;
wire    grp_DCT_2D_fu_410_output_4_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_4_d1;
wire   [2:0] grp_DCT_2D_fu_410_output_5_address0;
wire    grp_DCT_2D_fu_410_output_5_ce0;
wire    grp_DCT_2D_fu_410_output_5_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_5_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_5_address1;
wire    grp_DCT_2D_fu_410_output_5_ce1;
wire    grp_DCT_2D_fu_410_output_5_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_5_d1;
wire   [2:0] grp_DCT_2D_fu_410_output_6_address0;
wire    grp_DCT_2D_fu_410_output_6_ce0;
wire    grp_DCT_2D_fu_410_output_6_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_6_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_6_address1;
wire    grp_DCT_2D_fu_410_output_6_ce1;
wire    grp_DCT_2D_fu_410_output_6_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_6_d1;
wire   [2:0] grp_DCT_2D_fu_410_output_7_address0;
wire    grp_DCT_2D_fu_410_output_7_ce0;
wire    grp_DCT_2D_fu_410_output_7_we0;
wire   [15:0] grp_DCT_2D_fu_410_output_7_d0;
wire   [2:0] grp_DCT_2D_fu_410_output_7_address1;
wire    grp_DCT_2D_fu_410_output_7_ce1;
wire    grp_DCT_2D_fu_410_output_7_we1;
wire   [15:0] grp_DCT_2D_fu_410_output_7_d1;
wire    grp_read_matrix_fu_462_ap_start;
wire    grp_read_matrix_fu_462_ap_done;
wire    grp_read_matrix_fu_462_ap_idle;
wire    grp_read_matrix_fu_462_ap_ready;
wire   [2:0] grp_read_matrix_fu_462_input_0_address0;
wire    grp_read_matrix_fu_462_input_0_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_0_address1;
wire    grp_read_matrix_fu_462_input_0_ce1;
wire   [2:0] grp_read_matrix_fu_462_input_1_address0;
wire    grp_read_matrix_fu_462_input_1_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_1_address1;
wire    grp_read_matrix_fu_462_input_1_ce1;
wire   [2:0] grp_read_matrix_fu_462_input_2_address0;
wire    grp_read_matrix_fu_462_input_2_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_2_address1;
wire    grp_read_matrix_fu_462_input_2_ce1;
wire   [2:0] grp_read_matrix_fu_462_input_3_address0;
wire    grp_read_matrix_fu_462_input_3_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_3_address1;
wire    grp_read_matrix_fu_462_input_3_ce1;
wire   [2:0] grp_read_matrix_fu_462_input_4_address0;
wire    grp_read_matrix_fu_462_input_4_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_4_address1;
wire    grp_read_matrix_fu_462_input_4_ce1;
wire   [2:0] grp_read_matrix_fu_462_input_5_address0;
wire    grp_read_matrix_fu_462_input_5_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_5_address1;
wire    grp_read_matrix_fu_462_input_5_ce1;
wire   [2:0] grp_read_matrix_fu_462_input_6_address0;
wire    grp_read_matrix_fu_462_input_6_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_6_address1;
wire    grp_read_matrix_fu_462_input_6_ce1;
wire   [2:0] grp_read_matrix_fu_462_input_7_address0;
wire    grp_read_matrix_fu_462_input_7_ce0;
wire   [2:0] grp_read_matrix_fu_462_input_7_address1;
wire    grp_read_matrix_fu_462_input_7_ce1;
wire   [2:0] grp_read_matrix_fu_462_output_0_address0;
wire    grp_read_matrix_fu_462_output_0_ce0;
wire    grp_read_matrix_fu_462_output_0_we0;
wire   [15:0] grp_read_matrix_fu_462_output_0_d0;
wire   [2:0] grp_read_matrix_fu_462_output_0_address1;
wire    grp_read_matrix_fu_462_output_0_ce1;
wire    grp_read_matrix_fu_462_output_0_we1;
wire   [15:0] grp_read_matrix_fu_462_output_0_d1;
wire   [2:0] grp_read_matrix_fu_462_output_1_address0;
wire    grp_read_matrix_fu_462_output_1_ce0;
wire    grp_read_matrix_fu_462_output_1_we0;
wire   [15:0] grp_read_matrix_fu_462_output_1_d0;
wire   [2:0] grp_read_matrix_fu_462_output_1_address1;
wire    grp_read_matrix_fu_462_output_1_ce1;
wire    grp_read_matrix_fu_462_output_1_we1;
wire   [15:0] grp_read_matrix_fu_462_output_1_d1;
wire   [2:0] grp_read_matrix_fu_462_output_2_address0;
wire    grp_read_matrix_fu_462_output_2_ce0;
wire    grp_read_matrix_fu_462_output_2_we0;
wire   [15:0] grp_read_matrix_fu_462_output_2_d0;
wire   [2:0] grp_read_matrix_fu_462_output_2_address1;
wire    grp_read_matrix_fu_462_output_2_ce1;
wire    grp_read_matrix_fu_462_output_2_we1;
wire   [15:0] grp_read_matrix_fu_462_output_2_d1;
wire   [2:0] grp_read_matrix_fu_462_output_3_address0;
wire    grp_read_matrix_fu_462_output_3_ce0;
wire    grp_read_matrix_fu_462_output_3_we0;
wire   [15:0] grp_read_matrix_fu_462_output_3_d0;
wire   [2:0] grp_read_matrix_fu_462_output_3_address1;
wire    grp_read_matrix_fu_462_output_3_ce1;
wire    grp_read_matrix_fu_462_output_3_we1;
wire   [15:0] grp_read_matrix_fu_462_output_3_d1;
wire   [2:0] grp_read_matrix_fu_462_output_4_address0;
wire    grp_read_matrix_fu_462_output_4_ce0;
wire    grp_read_matrix_fu_462_output_4_we0;
wire   [15:0] grp_read_matrix_fu_462_output_4_d0;
wire   [2:0] grp_read_matrix_fu_462_output_4_address1;
wire    grp_read_matrix_fu_462_output_4_ce1;
wire    grp_read_matrix_fu_462_output_4_we1;
wire   [15:0] grp_read_matrix_fu_462_output_4_d1;
wire   [2:0] grp_read_matrix_fu_462_output_5_address0;
wire    grp_read_matrix_fu_462_output_5_ce0;
wire    grp_read_matrix_fu_462_output_5_we0;
wire   [15:0] grp_read_matrix_fu_462_output_5_d0;
wire   [2:0] grp_read_matrix_fu_462_output_5_address1;
wire    grp_read_matrix_fu_462_output_5_ce1;
wire    grp_read_matrix_fu_462_output_5_we1;
wire   [15:0] grp_read_matrix_fu_462_output_5_d1;
wire   [2:0] grp_read_matrix_fu_462_output_6_address0;
wire    grp_read_matrix_fu_462_output_6_ce0;
wire    grp_read_matrix_fu_462_output_6_we0;
wire   [15:0] grp_read_matrix_fu_462_output_6_d0;
wire   [2:0] grp_read_matrix_fu_462_output_6_address1;
wire    grp_read_matrix_fu_462_output_6_ce1;
wire    grp_read_matrix_fu_462_output_6_we1;
wire   [15:0] grp_read_matrix_fu_462_output_6_d1;
wire   [2:0] grp_read_matrix_fu_462_output_7_address0;
wire    grp_read_matrix_fu_462_output_7_ce0;
wire    grp_read_matrix_fu_462_output_7_we0;
wire   [15:0] grp_read_matrix_fu_462_output_7_d0;
wire   [2:0] grp_read_matrix_fu_462_output_7_address1;
wire    grp_read_matrix_fu_462_output_7_ce1;
wire    grp_read_matrix_fu_462_output_7_we1;
wire   [15:0] grp_read_matrix_fu_462_output_7_d1;
wire    grp_write_matrix_fu_490_ap_start;
wire    grp_write_matrix_fu_490_ap_done;
wire    grp_write_matrix_fu_490_ap_idle;
wire    grp_write_matrix_fu_490_ap_ready;
wire   [2:0] grp_write_matrix_fu_490_input_0_address0;
wire    grp_write_matrix_fu_490_input_0_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_0_address1;
wire    grp_write_matrix_fu_490_input_0_ce1;
wire   [2:0] grp_write_matrix_fu_490_input_1_address0;
wire    grp_write_matrix_fu_490_input_1_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_1_address1;
wire    grp_write_matrix_fu_490_input_1_ce1;
wire   [2:0] grp_write_matrix_fu_490_input_2_address0;
wire    grp_write_matrix_fu_490_input_2_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_2_address1;
wire    grp_write_matrix_fu_490_input_2_ce1;
wire   [2:0] grp_write_matrix_fu_490_input_3_address0;
wire    grp_write_matrix_fu_490_input_3_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_3_address1;
wire    grp_write_matrix_fu_490_input_3_ce1;
wire   [2:0] grp_write_matrix_fu_490_input_4_address0;
wire    grp_write_matrix_fu_490_input_4_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_4_address1;
wire    grp_write_matrix_fu_490_input_4_ce1;
wire   [2:0] grp_write_matrix_fu_490_input_5_address0;
wire    grp_write_matrix_fu_490_input_5_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_5_address1;
wire    grp_write_matrix_fu_490_input_5_ce1;
wire   [2:0] grp_write_matrix_fu_490_input_6_address0;
wire    grp_write_matrix_fu_490_input_6_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_6_address1;
wire    grp_write_matrix_fu_490_input_6_ce1;
wire   [2:0] grp_write_matrix_fu_490_input_7_address0;
wire    grp_write_matrix_fu_490_input_7_ce0;
wire   [2:0] grp_write_matrix_fu_490_input_7_address1;
wire    grp_write_matrix_fu_490_input_7_ce1;
wire   [2:0] grp_write_matrix_fu_490_output_0_address0;
wire    grp_write_matrix_fu_490_output_0_ce0;
wire    grp_write_matrix_fu_490_output_0_we0;
wire   [15:0] grp_write_matrix_fu_490_output_0_d0;
wire   [2:0] grp_write_matrix_fu_490_output_0_address1;
wire    grp_write_matrix_fu_490_output_0_ce1;
wire    grp_write_matrix_fu_490_output_0_we1;
wire   [15:0] grp_write_matrix_fu_490_output_0_d1;
wire   [2:0] grp_write_matrix_fu_490_output_1_address0;
wire    grp_write_matrix_fu_490_output_1_ce0;
wire    grp_write_matrix_fu_490_output_1_we0;
wire   [15:0] grp_write_matrix_fu_490_output_1_d0;
wire   [2:0] grp_write_matrix_fu_490_output_1_address1;
wire    grp_write_matrix_fu_490_output_1_ce1;
wire    grp_write_matrix_fu_490_output_1_we1;
wire   [15:0] grp_write_matrix_fu_490_output_1_d1;
wire   [2:0] grp_write_matrix_fu_490_output_2_address0;
wire    grp_write_matrix_fu_490_output_2_ce0;
wire    grp_write_matrix_fu_490_output_2_we0;
wire   [15:0] grp_write_matrix_fu_490_output_2_d0;
wire   [2:0] grp_write_matrix_fu_490_output_2_address1;
wire    grp_write_matrix_fu_490_output_2_ce1;
wire    grp_write_matrix_fu_490_output_2_we1;
wire   [15:0] grp_write_matrix_fu_490_output_2_d1;
wire   [2:0] grp_write_matrix_fu_490_output_3_address0;
wire    grp_write_matrix_fu_490_output_3_ce0;
wire    grp_write_matrix_fu_490_output_3_we0;
wire   [15:0] grp_write_matrix_fu_490_output_3_d0;
wire   [2:0] grp_write_matrix_fu_490_output_3_address1;
wire    grp_write_matrix_fu_490_output_3_ce1;
wire    grp_write_matrix_fu_490_output_3_we1;
wire   [15:0] grp_write_matrix_fu_490_output_3_d1;
wire   [2:0] grp_write_matrix_fu_490_output_4_address0;
wire    grp_write_matrix_fu_490_output_4_ce0;
wire    grp_write_matrix_fu_490_output_4_we0;
wire   [15:0] grp_write_matrix_fu_490_output_4_d0;
wire   [2:0] grp_write_matrix_fu_490_output_4_address1;
wire    grp_write_matrix_fu_490_output_4_ce1;
wire    grp_write_matrix_fu_490_output_4_we1;
wire   [15:0] grp_write_matrix_fu_490_output_4_d1;
wire   [2:0] grp_write_matrix_fu_490_output_5_address0;
wire    grp_write_matrix_fu_490_output_5_ce0;
wire    grp_write_matrix_fu_490_output_5_we0;
wire   [15:0] grp_write_matrix_fu_490_output_5_d0;
wire   [2:0] grp_write_matrix_fu_490_output_5_address1;
wire    grp_write_matrix_fu_490_output_5_ce1;
wire    grp_write_matrix_fu_490_output_5_we1;
wire   [15:0] grp_write_matrix_fu_490_output_5_d1;
wire   [2:0] grp_write_matrix_fu_490_output_6_address0;
wire    grp_write_matrix_fu_490_output_6_ce0;
wire    grp_write_matrix_fu_490_output_6_we0;
wire   [15:0] grp_write_matrix_fu_490_output_6_d0;
wire   [2:0] grp_write_matrix_fu_490_output_6_address1;
wire    grp_write_matrix_fu_490_output_6_ce1;
wire    grp_write_matrix_fu_490_output_6_we1;
wire   [15:0] grp_write_matrix_fu_490_output_6_d1;
wire   [2:0] grp_write_matrix_fu_490_output_7_address0;
wire    grp_write_matrix_fu_490_output_7_ce0;
wire    grp_write_matrix_fu_490_output_7_we0;
wire   [15:0] grp_write_matrix_fu_490_output_7_d0;
wire   [2:0] grp_write_matrix_fu_490_output_7_address1;
wire    grp_write_matrix_fu_490_output_7_ce1;
wire    grp_write_matrix_fu_490_output_7_we1;
wire   [15:0] grp_write_matrix_fu_490_output_7_d1;
reg   [2:0] phi_ln110_reg_364;
wire   [0:0] icmp_ln110_fu_542_p2;
wire   [0:0] icmp_ln110_1_fu_548_p2;
wire   [2:0] ap_phi_mux_phi_ln110_1_phi_fu_380_p4;
reg   [2:0] phi_ln110_1_reg_376;
reg   [2:0] phi_ln111_reg_387;
wire   [0:0] icmp_ln111_fu_578_p2;
wire   [0:0] icmp_ln111_1_fu_584_p2;
wire   [2:0] ap_phi_mux_phi_ln111_1_phi_fu_403_p4;
reg   [2:0] phi_ln111_1_reg_399;
reg    grp_DCT_2D_fu_410_ap_start_reg;
wire    ap_CS_fsm_state28;
reg   [84:0] ap_NS_fsm;
wire    ap_NS_fsm_state29;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state80;
reg    grp_read_matrix_fu_462_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_NS_fsm_state24;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
reg    grp_write_matrix_fu_490_ap_start_reg;
wire    ap_NS_fsm_state81;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state85;
wire   [63:0] zext_ln110_fu_524_p1;
wire   [63:0] zext_ln111_fu_560_p1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 85'd1;
#0 grp_DCT_2D_fu_410_ap_start_reg = 1'b0;
#0 grp_read_matrix_fu_462_ap_start_reg = 1'b0;
#0 grp_write_matrix_fu_490_ap_start_reg = 1'b0;
end

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_0_address0),
    .ce0(input_buf_2d_0_ce0),
    .we0(input_buf_2d_0_we0),
    .d0(input_buf_2d_0_d0),
    .q0(input_buf_2d_0_q0),
    .address1(grp_read_matrix_fu_462_output_0_address1),
    .ce1(input_buf_2d_0_ce1),
    .we1(input_buf_2d_0_we1),
    .d1(grp_read_matrix_fu_462_output_0_d1)
);

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_1_address0),
    .ce0(input_buf_2d_1_ce0),
    .we0(input_buf_2d_1_we0),
    .d0(input_buf_2d_1_d0),
    .q0(input_buf_2d_1_q0),
    .address1(grp_read_matrix_fu_462_output_1_address1),
    .ce1(input_buf_2d_1_ce1),
    .we1(input_buf_2d_1_we1),
    .d1(grp_read_matrix_fu_462_output_1_d1)
);

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_2_address0),
    .ce0(input_buf_2d_2_ce0),
    .we0(input_buf_2d_2_we0),
    .d0(input_buf_2d_2_d0),
    .q0(input_buf_2d_2_q0),
    .address1(grp_read_matrix_fu_462_output_2_address1),
    .ce1(input_buf_2d_2_ce1),
    .we1(input_buf_2d_2_we1),
    .d1(grp_read_matrix_fu_462_output_2_d1)
);

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_3_address0),
    .ce0(input_buf_2d_3_ce0),
    .we0(input_buf_2d_3_we0),
    .d0(input_buf_2d_3_d0),
    .q0(input_buf_2d_3_q0),
    .address1(grp_read_matrix_fu_462_output_3_address1),
    .ce1(input_buf_2d_3_ce1),
    .we1(input_buf_2d_3_we1),
    .d1(grp_read_matrix_fu_462_output_3_d1)
);

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_4_address0),
    .ce0(input_buf_2d_4_ce0),
    .we0(input_buf_2d_4_we0),
    .d0(input_buf_2d_4_d0),
    .q0(input_buf_2d_4_q0),
    .address1(grp_read_matrix_fu_462_output_4_address1),
    .ce1(input_buf_2d_4_ce1),
    .we1(input_buf_2d_4_we1),
    .d1(grp_read_matrix_fu_462_output_4_d1)
);

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_5_address0),
    .ce0(input_buf_2d_5_ce0),
    .we0(input_buf_2d_5_we0),
    .d0(input_buf_2d_5_d0),
    .q0(input_buf_2d_5_q0),
    .address1(grp_read_matrix_fu_462_output_5_address1),
    .ce1(input_buf_2d_5_ce1),
    .we1(input_buf_2d_5_we1),
    .d1(grp_read_matrix_fu_462_output_5_d1)
);

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_6_address0),
    .ce0(input_buf_2d_6_ce0),
    .we0(input_buf_2d_6_we0),
    .d0(input_buf_2d_6_d0),
    .q0(input_buf_2d_6_q0),
    .address1(grp_read_matrix_fu_462_output_6_address1),
    .ce1(input_buf_2d_6_ce1),
    .we1(input_buf_2d_6_we1),
    .d1(grp_read_matrix_fu_462_output_6_d1)
);

DCT_input_buf_2d_0 #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
input_buf_2d_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2d_7_address0),
    .ce0(input_buf_2d_7_ce0),
    .we0(input_buf_2d_7_we0),
    .d0(input_buf_2d_7_d0),
    .q0(input_buf_2d_7_q0),
    .address1(grp_read_matrix_fu_462_output_7_address1),
    .ce1(input_buf_2d_7_ce1),
    .we1(input_buf_2d_7_we1),
    .d1(grp_read_matrix_fu_462_output_7_d1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_0_address0),
    .ce0(output_buf_2d_0_ce0),
    .we0(output_buf_2d_0_we0),
    .d0(output_buf_2d_0_d0),
    .q0(output_buf_2d_0_q0),
    .address1(output_buf_2d_0_address1),
    .ce1(output_buf_2d_0_ce1),
    .we1(output_buf_2d_0_we1),
    .d1(grp_DCT_2D_fu_410_output_0_d1),
    .q1(output_buf_2d_0_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_1_address0),
    .ce0(output_buf_2d_1_ce0),
    .we0(output_buf_2d_1_we0),
    .d0(output_buf_2d_1_d0),
    .q0(output_buf_2d_1_q0),
    .address1(output_buf_2d_1_address1),
    .ce1(output_buf_2d_1_ce1),
    .we1(output_buf_2d_1_we1),
    .d1(grp_DCT_2D_fu_410_output_1_d1),
    .q1(output_buf_2d_1_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_2_address0),
    .ce0(output_buf_2d_2_ce0),
    .we0(output_buf_2d_2_we0),
    .d0(output_buf_2d_2_d0),
    .q0(output_buf_2d_2_q0),
    .address1(output_buf_2d_2_address1),
    .ce1(output_buf_2d_2_ce1),
    .we1(output_buf_2d_2_we1),
    .d1(grp_DCT_2D_fu_410_output_2_d1),
    .q1(output_buf_2d_2_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_3_address0),
    .ce0(output_buf_2d_3_ce0),
    .we0(output_buf_2d_3_we0),
    .d0(output_buf_2d_3_d0),
    .q0(output_buf_2d_3_q0),
    .address1(output_buf_2d_3_address1),
    .ce1(output_buf_2d_3_ce1),
    .we1(output_buf_2d_3_we1),
    .d1(grp_DCT_2D_fu_410_output_3_d1),
    .q1(output_buf_2d_3_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_4_address0),
    .ce0(output_buf_2d_4_ce0),
    .we0(output_buf_2d_4_we0),
    .d0(output_buf_2d_4_d0),
    .q0(output_buf_2d_4_q0),
    .address1(output_buf_2d_4_address1),
    .ce1(output_buf_2d_4_ce1),
    .we1(output_buf_2d_4_we1),
    .d1(grp_DCT_2D_fu_410_output_4_d1),
    .q1(output_buf_2d_4_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_5_address0),
    .ce0(output_buf_2d_5_ce0),
    .we0(output_buf_2d_5_we0),
    .d0(output_buf_2d_5_d0),
    .q0(output_buf_2d_5_q0),
    .address1(output_buf_2d_5_address1),
    .ce1(output_buf_2d_5_ce1),
    .we1(output_buf_2d_5_we1),
    .d1(grp_DCT_2D_fu_410_output_5_d1),
    .q1(output_buf_2d_5_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_6_address0),
    .ce0(output_buf_2d_6_ce0),
    .we0(output_buf_2d_6_we0),
    .d0(output_buf_2d_6_d0),
    .q0(output_buf_2d_6_q0),
    .address1(output_buf_2d_6_address1),
    .ce1(output_buf_2d_6_ce1),
    .we1(output_buf_2d_6_we1),
    .d1(grp_DCT_2D_fu_410_output_6_d1),
    .q1(output_buf_2d_6_q1)
);

DCT_2D_DCT_1D_outOgC #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
output_buf_2d_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buf_2d_7_address0),
    .ce0(output_buf_2d_7_ce0),
    .we0(output_buf_2d_7_we0),
    .d0(output_buf_2d_7_d0),
    .q0(output_buf_2d_7_q0),
    .address1(output_buf_2d_7_address1),
    .ce1(output_buf_2d_7_ce1),
    .we1(output_buf_2d_7_we1),
    .d1(grp_DCT_2D_fu_410_output_7_d1),
    .q1(output_buf_2d_7_q1)
);

DCT_2D grp_DCT_2D_fu_410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DCT_2D_fu_410_ap_start),
    .ap_done(grp_DCT_2D_fu_410_ap_done),
    .ap_idle(grp_DCT_2D_fu_410_ap_idle),
    .ap_ready(grp_DCT_2D_fu_410_ap_ready),
    .input_0_address0(grp_DCT_2D_fu_410_input_0_address0),
    .input_0_ce0(grp_DCT_2D_fu_410_input_0_ce0),
    .input_0_q0(input_buf_2d_0_q0),
    .input_1_address0(grp_DCT_2D_fu_410_input_1_address0),
    .input_1_ce0(grp_DCT_2D_fu_410_input_1_ce0),
    .input_1_q0(input_buf_2d_1_q0),
    .input_2_address0(grp_DCT_2D_fu_410_input_2_address0),
    .input_2_ce0(grp_DCT_2D_fu_410_input_2_ce0),
    .input_2_q0(input_buf_2d_2_q0),
    .input_3_address0(grp_DCT_2D_fu_410_input_3_address0),
    .input_3_ce0(grp_DCT_2D_fu_410_input_3_ce0),
    .input_3_q0(input_buf_2d_3_q0),
    .input_4_address0(grp_DCT_2D_fu_410_input_4_address0),
    .input_4_ce0(grp_DCT_2D_fu_410_input_4_ce0),
    .input_4_q0(input_buf_2d_4_q0),
    .input_5_address0(grp_DCT_2D_fu_410_input_5_address0),
    .input_5_ce0(grp_DCT_2D_fu_410_input_5_ce0),
    .input_5_q0(input_buf_2d_5_q0),
    .input_6_address0(grp_DCT_2D_fu_410_input_6_address0),
    .input_6_ce0(grp_DCT_2D_fu_410_input_6_ce0),
    .input_6_q0(input_buf_2d_6_q0),
    .input_7_address0(grp_DCT_2D_fu_410_input_7_address0),
    .input_7_ce0(grp_DCT_2D_fu_410_input_7_ce0),
    .input_7_q0(input_buf_2d_7_q0),
    .output_0_address0(grp_DCT_2D_fu_410_output_0_address0),
    .output_0_ce0(grp_DCT_2D_fu_410_output_0_ce0),
    .output_0_we0(grp_DCT_2D_fu_410_output_0_we0),
    .output_0_d0(grp_DCT_2D_fu_410_output_0_d0),
    .output_0_address1(grp_DCT_2D_fu_410_output_0_address1),
    .output_0_ce1(grp_DCT_2D_fu_410_output_0_ce1),
    .output_0_we1(grp_DCT_2D_fu_410_output_0_we1),
    .output_0_d1(grp_DCT_2D_fu_410_output_0_d1),
    .output_1_address0(grp_DCT_2D_fu_410_output_1_address0),
    .output_1_ce0(grp_DCT_2D_fu_410_output_1_ce0),
    .output_1_we0(grp_DCT_2D_fu_410_output_1_we0),
    .output_1_d0(grp_DCT_2D_fu_410_output_1_d0),
    .output_1_address1(grp_DCT_2D_fu_410_output_1_address1),
    .output_1_ce1(grp_DCT_2D_fu_410_output_1_ce1),
    .output_1_we1(grp_DCT_2D_fu_410_output_1_we1),
    .output_1_d1(grp_DCT_2D_fu_410_output_1_d1),
    .output_2_address0(grp_DCT_2D_fu_410_output_2_address0),
    .output_2_ce0(grp_DCT_2D_fu_410_output_2_ce0),
    .output_2_we0(grp_DCT_2D_fu_410_output_2_we0),
    .output_2_d0(grp_DCT_2D_fu_410_output_2_d0),
    .output_2_address1(grp_DCT_2D_fu_410_output_2_address1),
    .output_2_ce1(grp_DCT_2D_fu_410_output_2_ce1),
    .output_2_we1(grp_DCT_2D_fu_410_output_2_we1),
    .output_2_d1(grp_DCT_2D_fu_410_output_2_d1),
    .output_3_address0(grp_DCT_2D_fu_410_output_3_address0),
    .output_3_ce0(grp_DCT_2D_fu_410_output_3_ce0),
    .output_3_we0(grp_DCT_2D_fu_410_output_3_we0),
    .output_3_d0(grp_DCT_2D_fu_410_output_3_d0),
    .output_3_address1(grp_DCT_2D_fu_410_output_3_address1),
    .output_3_ce1(grp_DCT_2D_fu_410_output_3_ce1),
    .output_3_we1(grp_DCT_2D_fu_410_output_3_we1),
    .output_3_d1(grp_DCT_2D_fu_410_output_3_d1),
    .output_4_address0(grp_DCT_2D_fu_410_output_4_address0),
    .output_4_ce0(grp_DCT_2D_fu_410_output_4_ce0),
    .output_4_we0(grp_DCT_2D_fu_410_output_4_we0),
    .output_4_d0(grp_DCT_2D_fu_410_output_4_d0),
    .output_4_address1(grp_DCT_2D_fu_410_output_4_address1),
    .output_4_ce1(grp_DCT_2D_fu_410_output_4_ce1),
    .output_4_we1(grp_DCT_2D_fu_410_output_4_we1),
    .output_4_d1(grp_DCT_2D_fu_410_output_4_d1),
    .output_5_address0(grp_DCT_2D_fu_410_output_5_address0),
    .output_5_ce0(grp_DCT_2D_fu_410_output_5_ce0),
    .output_5_we0(grp_DCT_2D_fu_410_output_5_we0),
    .output_5_d0(grp_DCT_2D_fu_410_output_5_d0),
    .output_5_address1(grp_DCT_2D_fu_410_output_5_address1),
    .output_5_ce1(grp_DCT_2D_fu_410_output_5_ce1),
    .output_5_we1(grp_DCT_2D_fu_410_output_5_we1),
    .output_5_d1(grp_DCT_2D_fu_410_output_5_d1),
    .output_6_address0(grp_DCT_2D_fu_410_output_6_address0),
    .output_6_ce0(grp_DCT_2D_fu_410_output_6_ce0),
    .output_6_we0(grp_DCT_2D_fu_410_output_6_we0),
    .output_6_d0(grp_DCT_2D_fu_410_output_6_d0),
    .output_6_address1(grp_DCT_2D_fu_410_output_6_address1),
    .output_6_ce1(grp_DCT_2D_fu_410_output_6_ce1),
    .output_6_we1(grp_DCT_2D_fu_410_output_6_we1),
    .output_6_d1(grp_DCT_2D_fu_410_output_6_d1),
    .output_7_address0(grp_DCT_2D_fu_410_output_7_address0),
    .output_7_ce0(grp_DCT_2D_fu_410_output_7_ce0),
    .output_7_we0(grp_DCT_2D_fu_410_output_7_we0),
    .output_7_d0(grp_DCT_2D_fu_410_output_7_d0),
    .output_7_address1(grp_DCT_2D_fu_410_output_7_address1),
    .output_7_ce1(grp_DCT_2D_fu_410_output_7_ce1),
    .output_7_we1(grp_DCT_2D_fu_410_output_7_we1),
    .output_7_d1(grp_DCT_2D_fu_410_output_7_d1)
);

read_matrix grp_read_matrix_fu_462(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_matrix_fu_462_ap_start),
    .ap_done(grp_read_matrix_fu_462_ap_done),
    .ap_idle(grp_read_matrix_fu_462_ap_idle),
    .ap_ready(grp_read_matrix_fu_462_ap_ready),
    .input_0_address0(grp_read_matrix_fu_462_input_0_address0),
    .input_0_ce0(grp_read_matrix_fu_462_input_0_ce0),
    .input_0_q0(input_0_q0),
    .input_0_address1(grp_read_matrix_fu_462_input_0_address1),
    .input_0_ce1(grp_read_matrix_fu_462_input_0_ce1),
    .input_0_q1(input_0_q1),
    .input_1_address0(grp_read_matrix_fu_462_input_1_address0),
    .input_1_ce0(grp_read_matrix_fu_462_input_1_ce0),
    .input_1_q0(input_1_q0),
    .input_1_address1(grp_read_matrix_fu_462_input_1_address1),
    .input_1_ce1(grp_read_matrix_fu_462_input_1_ce1),
    .input_1_q1(input_1_q1),
    .input_2_address0(grp_read_matrix_fu_462_input_2_address0),
    .input_2_ce0(grp_read_matrix_fu_462_input_2_ce0),
    .input_2_q0(input_2_q0),
    .input_2_address1(grp_read_matrix_fu_462_input_2_address1),
    .input_2_ce1(grp_read_matrix_fu_462_input_2_ce1),
    .input_2_q1(input_2_q1),
    .input_3_address0(grp_read_matrix_fu_462_input_3_address0),
    .input_3_ce0(grp_read_matrix_fu_462_input_3_ce0),
    .input_3_q0(input_3_q0),
    .input_3_address1(grp_read_matrix_fu_462_input_3_address1),
    .input_3_ce1(grp_read_matrix_fu_462_input_3_ce1),
    .input_3_q1(input_3_q1),
    .input_4_address0(grp_read_matrix_fu_462_input_4_address0),
    .input_4_ce0(grp_read_matrix_fu_462_input_4_ce0),
    .input_4_q0(input_4_q0),
    .input_4_address1(grp_read_matrix_fu_462_input_4_address1),
    .input_4_ce1(grp_read_matrix_fu_462_input_4_ce1),
    .input_4_q1(input_4_q1),
    .input_5_address0(grp_read_matrix_fu_462_input_5_address0),
    .input_5_ce0(grp_read_matrix_fu_462_input_5_ce0),
    .input_5_q0(input_5_q0),
    .input_5_address1(grp_read_matrix_fu_462_input_5_address1),
    .input_5_ce1(grp_read_matrix_fu_462_input_5_ce1),
    .input_5_q1(input_5_q1),
    .input_6_address0(grp_read_matrix_fu_462_input_6_address0),
    .input_6_ce0(grp_read_matrix_fu_462_input_6_ce0),
    .input_6_q0(input_6_q0),
    .input_6_address1(grp_read_matrix_fu_462_input_6_address1),
    .input_6_ce1(grp_read_matrix_fu_462_input_6_ce1),
    .input_6_q1(input_6_q1),
    .input_7_address0(grp_read_matrix_fu_462_input_7_address0),
    .input_7_ce0(grp_read_matrix_fu_462_input_7_ce0),
    .input_7_q0(input_7_q0),
    .input_7_address1(grp_read_matrix_fu_462_input_7_address1),
    .input_7_ce1(grp_read_matrix_fu_462_input_7_ce1),
    .input_7_q1(input_7_q1),
    .output_0_address0(grp_read_matrix_fu_462_output_0_address0),
    .output_0_ce0(grp_read_matrix_fu_462_output_0_ce0),
    .output_0_we0(grp_read_matrix_fu_462_output_0_we0),
    .output_0_d0(grp_read_matrix_fu_462_output_0_d0),
    .output_0_address1(grp_read_matrix_fu_462_output_0_address1),
    .output_0_ce1(grp_read_matrix_fu_462_output_0_ce1),
    .output_0_we1(grp_read_matrix_fu_462_output_0_we1),
    .output_0_d1(grp_read_matrix_fu_462_output_0_d1),
    .output_1_address0(grp_read_matrix_fu_462_output_1_address0),
    .output_1_ce0(grp_read_matrix_fu_462_output_1_ce0),
    .output_1_we0(grp_read_matrix_fu_462_output_1_we0),
    .output_1_d0(grp_read_matrix_fu_462_output_1_d0),
    .output_1_address1(grp_read_matrix_fu_462_output_1_address1),
    .output_1_ce1(grp_read_matrix_fu_462_output_1_ce1),
    .output_1_we1(grp_read_matrix_fu_462_output_1_we1),
    .output_1_d1(grp_read_matrix_fu_462_output_1_d1),
    .output_2_address0(grp_read_matrix_fu_462_output_2_address0),
    .output_2_ce0(grp_read_matrix_fu_462_output_2_ce0),
    .output_2_we0(grp_read_matrix_fu_462_output_2_we0),
    .output_2_d0(grp_read_matrix_fu_462_output_2_d0),
    .output_2_address1(grp_read_matrix_fu_462_output_2_address1),
    .output_2_ce1(grp_read_matrix_fu_462_output_2_ce1),
    .output_2_we1(grp_read_matrix_fu_462_output_2_we1),
    .output_2_d1(grp_read_matrix_fu_462_output_2_d1),
    .output_3_address0(grp_read_matrix_fu_462_output_3_address0),
    .output_3_ce0(grp_read_matrix_fu_462_output_3_ce0),
    .output_3_we0(grp_read_matrix_fu_462_output_3_we0),
    .output_3_d0(grp_read_matrix_fu_462_output_3_d0),
    .output_3_address1(grp_read_matrix_fu_462_output_3_address1),
    .output_3_ce1(grp_read_matrix_fu_462_output_3_ce1),
    .output_3_we1(grp_read_matrix_fu_462_output_3_we1),
    .output_3_d1(grp_read_matrix_fu_462_output_3_d1),
    .output_4_address0(grp_read_matrix_fu_462_output_4_address0),
    .output_4_ce0(grp_read_matrix_fu_462_output_4_ce0),
    .output_4_we0(grp_read_matrix_fu_462_output_4_we0),
    .output_4_d0(grp_read_matrix_fu_462_output_4_d0),
    .output_4_address1(grp_read_matrix_fu_462_output_4_address1),
    .output_4_ce1(grp_read_matrix_fu_462_output_4_ce1),
    .output_4_we1(grp_read_matrix_fu_462_output_4_we1),
    .output_4_d1(grp_read_matrix_fu_462_output_4_d1),
    .output_5_address0(grp_read_matrix_fu_462_output_5_address0),
    .output_5_ce0(grp_read_matrix_fu_462_output_5_ce0),
    .output_5_we0(grp_read_matrix_fu_462_output_5_we0),
    .output_5_d0(grp_read_matrix_fu_462_output_5_d0),
    .output_5_address1(grp_read_matrix_fu_462_output_5_address1),
    .output_5_ce1(grp_read_matrix_fu_462_output_5_ce1),
    .output_5_we1(grp_read_matrix_fu_462_output_5_we1),
    .output_5_d1(grp_read_matrix_fu_462_output_5_d1),
    .output_6_address0(grp_read_matrix_fu_462_output_6_address0),
    .output_6_ce0(grp_read_matrix_fu_462_output_6_ce0),
    .output_6_we0(grp_read_matrix_fu_462_output_6_we0),
    .output_6_d0(grp_read_matrix_fu_462_output_6_d0),
    .output_6_address1(grp_read_matrix_fu_462_output_6_address1),
    .output_6_ce1(grp_read_matrix_fu_462_output_6_ce1),
    .output_6_we1(grp_read_matrix_fu_462_output_6_we1),
    .output_6_d1(grp_read_matrix_fu_462_output_6_d1),
    .output_7_address0(grp_read_matrix_fu_462_output_7_address0),
    .output_7_ce0(grp_read_matrix_fu_462_output_7_ce0),
    .output_7_we0(grp_read_matrix_fu_462_output_7_we0),
    .output_7_d0(grp_read_matrix_fu_462_output_7_d0),
    .output_7_address1(grp_read_matrix_fu_462_output_7_address1),
    .output_7_ce1(grp_read_matrix_fu_462_output_7_ce1),
    .output_7_we1(grp_read_matrix_fu_462_output_7_we1),
    .output_7_d1(grp_read_matrix_fu_462_output_7_d1)
);

write_matrix grp_write_matrix_fu_490(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_matrix_fu_490_ap_start),
    .ap_done(grp_write_matrix_fu_490_ap_done),
    .ap_idle(grp_write_matrix_fu_490_ap_idle),
    .ap_ready(grp_write_matrix_fu_490_ap_ready),
    .input_0_address0(grp_write_matrix_fu_490_input_0_address0),
    .input_0_ce0(grp_write_matrix_fu_490_input_0_ce0),
    .input_0_q0(output_buf_2d_0_q0),
    .input_0_address1(grp_write_matrix_fu_490_input_0_address1),
    .input_0_ce1(grp_write_matrix_fu_490_input_0_ce1),
    .input_0_q1(output_buf_2d_0_q1),
    .input_1_address0(grp_write_matrix_fu_490_input_1_address0),
    .input_1_ce0(grp_write_matrix_fu_490_input_1_ce0),
    .input_1_q0(output_buf_2d_1_q0),
    .input_1_address1(grp_write_matrix_fu_490_input_1_address1),
    .input_1_ce1(grp_write_matrix_fu_490_input_1_ce1),
    .input_1_q1(output_buf_2d_1_q1),
    .input_2_address0(grp_write_matrix_fu_490_input_2_address0),
    .input_2_ce0(grp_write_matrix_fu_490_input_2_ce0),
    .input_2_q0(output_buf_2d_2_q0),
    .input_2_address1(grp_write_matrix_fu_490_input_2_address1),
    .input_2_ce1(grp_write_matrix_fu_490_input_2_ce1),
    .input_2_q1(output_buf_2d_2_q1),
    .input_3_address0(grp_write_matrix_fu_490_input_3_address0),
    .input_3_ce0(grp_write_matrix_fu_490_input_3_ce0),
    .input_3_q0(output_buf_2d_3_q0),
    .input_3_address1(grp_write_matrix_fu_490_input_3_address1),
    .input_3_ce1(grp_write_matrix_fu_490_input_3_ce1),
    .input_3_q1(output_buf_2d_3_q1),
    .input_4_address0(grp_write_matrix_fu_490_input_4_address0),
    .input_4_ce0(grp_write_matrix_fu_490_input_4_ce0),
    .input_4_q0(output_buf_2d_4_q0),
    .input_4_address1(grp_write_matrix_fu_490_input_4_address1),
    .input_4_ce1(grp_write_matrix_fu_490_input_4_ce1),
    .input_4_q1(output_buf_2d_4_q1),
    .input_5_address0(grp_write_matrix_fu_490_input_5_address0),
    .input_5_ce0(grp_write_matrix_fu_490_input_5_ce0),
    .input_5_q0(output_buf_2d_5_q0),
    .input_5_address1(grp_write_matrix_fu_490_input_5_address1),
    .input_5_ce1(grp_write_matrix_fu_490_input_5_ce1),
    .input_5_q1(output_buf_2d_5_q1),
    .input_6_address0(grp_write_matrix_fu_490_input_6_address0),
    .input_6_ce0(grp_write_matrix_fu_490_input_6_ce0),
    .input_6_q0(output_buf_2d_6_q0),
    .input_6_address1(grp_write_matrix_fu_490_input_6_address1),
    .input_6_ce1(grp_write_matrix_fu_490_input_6_ce1),
    .input_6_q1(output_buf_2d_6_q1),
    .input_7_address0(grp_write_matrix_fu_490_input_7_address0),
    .input_7_ce0(grp_write_matrix_fu_490_input_7_ce0),
    .input_7_q0(output_buf_2d_7_q0),
    .input_7_address1(grp_write_matrix_fu_490_input_7_address1),
    .input_7_ce1(grp_write_matrix_fu_490_input_7_ce1),
    .input_7_q1(output_buf_2d_7_q1),
    .output_0_address0(grp_write_matrix_fu_490_output_0_address0),
    .output_0_ce0(grp_write_matrix_fu_490_output_0_ce0),
    .output_0_we0(grp_write_matrix_fu_490_output_0_we0),
    .output_0_d0(grp_write_matrix_fu_490_output_0_d0),
    .output_0_address1(grp_write_matrix_fu_490_output_0_address1),
    .output_0_ce1(grp_write_matrix_fu_490_output_0_ce1),
    .output_0_we1(grp_write_matrix_fu_490_output_0_we1),
    .output_0_d1(grp_write_matrix_fu_490_output_0_d1),
    .output_1_address0(grp_write_matrix_fu_490_output_1_address0),
    .output_1_ce0(grp_write_matrix_fu_490_output_1_ce0),
    .output_1_we0(grp_write_matrix_fu_490_output_1_we0),
    .output_1_d0(grp_write_matrix_fu_490_output_1_d0),
    .output_1_address1(grp_write_matrix_fu_490_output_1_address1),
    .output_1_ce1(grp_write_matrix_fu_490_output_1_ce1),
    .output_1_we1(grp_write_matrix_fu_490_output_1_we1),
    .output_1_d1(grp_write_matrix_fu_490_output_1_d1),
    .output_2_address0(grp_write_matrix_fu_490_output_2_address0),
    .output_2_ce0(grp_write_matrix_fu_490_output_2_ce0),
    .output_2_we0(grp_write_matrix_fu_490_output_2_we0),
    .output_2_d0(grp_write_matrix_fu_490_output_2_d0),
    .output_2_address1(grp_write_matrix_fu_490_output_2_address1),
    .output_2_ce1(grp_write_matrix_fu_490_output_2_ce1),
    .output_2_we1(grp_write_matrix_fu_490_output_2_we1),
    .output_2_d1(grp_write_matrix_fu_490_output_2_d1),
    .output_3_address0(grp_write_matrix_fu_490_output_3_address0),
    .output_3_ce0(grp_write_matrix_fu_490_output_3_ce0),
    .output_3_we0(grp_write_matrix_fu_490_output_3_we0),
    .output_3_d0(grp_write_matrix_fu_490_output_3_d0),
    .output_3_address1(grp_write_matrix_fu_490_output_3_address1),
    .output_3_ce1(grp_write_matrix_fu_490_output_3_ce1),
    .output_3_we1(grp_write_matrix_fu_490_output_3_we1),
    .output_3_d1(grp_write_matrix_fu_490_output_3_d1),
    .output_4_address0(grp_write_matrix_fu_490_output_4_address0),
    .output_4_ce0(grp_write_matrix_fu_490_output_4_ce0),
    .output_4_we0(grp_write_matrix_fu_490_output_4_we0),
    .output_4_d0(grp_write_matrix_fu_490_output_4_d0),
    .output_4_address1(grp_write_matrix_fu_490_output_4_address1),
    .output_4_ce1(grp_write_matrix_fu_490_output_4_ce1),
    .output_4_we1(grp_write_matrix_fu_490_output_4_we1),
    .output_4_d1(grp_write_matrix_fu_490_output_4_d1),
    .output_5_address0(grp_write_matrix_fu_490_output_5_address0),
    .output_5_ce0(grp_write_matrix_fu_490_output_5_ce0),
    .output_5_we0(grp_write_matrix_fu_490_output_5_we0),
    .output_5_d0(grp_write_matrix_fu_490_output_5_d0),
    .output_5_address1(grp_write_matrix_fu_490_output_5_address1),
    .output_5_ce1(grp_write_matrix_fu_490_output_5_ce1),
    .output_5_we1(grp_write_matrix_fu_490_output_5_we1),
    .output_5_d1(grp_write_matrix_fu_490_output_5_d1),
    .output_6_address0(grp_write_matrix_fu_490_output_6_address0),
    .output_6_ce0(grp_write_matrix_fu_490_output_6_ce0),
    .output_6_we0(grp_write_matrix_fu_490_output_6_we0),
    .output_6_d0(grp_write_matrix_fu_490_output_6_d0),
    .output_6_address1(grp_write_matrix_fu_490_output_6_address1),
    .output_6_ce1(grp_write_matrix_fu_490_output_6_ce1),
    .output_6_we1(grp_write_matrix_fu_490_output_6_we1),
    .output_6_d1(grp_write_matrix_fu_490_output_6_d1),
    .output_7_address0(grp_write_matrix_fu_490_output_7_address0),
    .output_7_ce0(grp_write_matrix_fu_490_output_7_ce0),
    .output_7_we0(grp_write_matrix_fu_490_output_7_we0),
    .output_7_d0(grp_write_matrix_fu_490_output_7_d0),
    .output_7_address1(grp_write_matrix_fu_490_output_7_address1),
    .output_7_ce1(grp_write_matrix_fu_490_output_7_ce1),
    .output_7_we1(grp_write_matrix_fu_490_output_7_we1),
    .output_7_d1(grp_write_matrix_fu_490_output_7_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DCT_2D_fu_410_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state29) & (1'b1 == ap_CS_fsm_state28))) begin
            grp_DCT_2D_fu_410_ap_start_reg <= 1'b1;
        end else if ((grp_DCT_2D_fu_410_ap_ready == 1'b1)) begin
            grp_DCT_2D_fu_410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_matrix_fu_462_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state24) & (1'b1 == ap_CS_fsm_state23))) begin
            grp_read_matrix_fu_462_ap_start_reg <= 1'b1;
        end else if ((grp_read_matrix_fu_462_ap_ready == 1'b1)) begin
            grp_read_matrix_fu_462_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_matrix_fu_490_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state81) & (1'b1 == ap_CS_fsm_state80))) begin
            grp_write_matrix_fu_490_ap_start_reg <= 1'b1;
        end else if ((grp_write_matrix_fu_490_ap_ready == 1'b1)) begin
            grp_write_matrix_fu_490_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_fu_542_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln110_1_reg_376 <= add_ln110_1_fu_536_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_ln110_1_reg_376 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_1_fu_548_p2 == 1'd0) & (icmp_ln110_fu_542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln110_reg_364 <= add_ln110_reg_590;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln110_reg_364 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln111_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln111_1_reg_399 <= add_ln111_1_fu_572_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_ln111_1_reg_399 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_1_fu_548_p2 == 1'd1) & (icmp_ln110_fu_542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln111_reg_387 <= 3'd0;
    end else if (((icmp_ln111_1_fu_584_p2 == 1'd0) & (icmp_ln111_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln111_reg_387 <= add_ln111_reg_646;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln110_reg_590 <= add_ln110_fu_518_p2;
        input_buf_2d_0_addr_reg_595 <= zext_ln110_fu_524_p1;
        input_buf_2d_1_addr_reg_600 <= zext_ln110_fu_524_p1;
        input_buf_2d_2_addr_reg_605 <= zext_ln110_fu_524_p1;
        input_buf_2d_3_addr_reg_610 <= zext_ln110_fu_524_p1;
        input_buf_2d_4_addr_reg_615 <= zext_ln110_fu_524_p1;
        input_buf_2d_5_addr_reg_620 <= zext_ln110_fu_524_p1;
        input_buf_2d_6_addr_reg_625 <= zext_ln110_fu_524_p1;
        input_buf_2d_7_addr_reg_630 <= zext_ln110_fu_524_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln111_reg_646 <= add_ln111_fu_554_p2;
        output_buf_2d_0_add_reg_651 <= zext_ln111_fu_560_p1;
        output_buf_2d_1_add_reg_656 <= zext_ln111_fu_560_p1;
        output_buf_2d_2_add_reg_661 <= zext_ln111_fu_560_p1;
        output_buf_2d_3_add_reg_666 <= zext_ln111_fu_560_p1;
        output_buf_2d_4_add_reg_671 <= zext_ln111_fu_560_p1;
        output_buf_2d_5_add_reg_676 <= zext_ln111_fu_560_p1;
        output_buf_2d_6_add_reg_681 <= zext_ln111_fu_560_p1;
        output_buf_2d_7_add_reg_686 <= zext_ln111_fu_560_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_0_address0 = input_buf_2d_0_addr_reg_595;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_0_address0 = grp_read_matrix_fu_462_output_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_0_address0 = grp_DCT_2D_fu_410_input_0_address0;
    end else begin
        input_buf_2d_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_0_ce0 = grp_read_matrix_fu_462_output_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_0_ce0 = grp_DCT_2D_fu_410_input_0_ce0;
    end else begin
        input_buf_2d_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_0_ce1 = grp_read_matrix_fu_462_output_0_ce1;
    end else begin
        input_buf_2d_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_0_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_0_d0 = grp_read_matrix_fu_462_output_0_d0;
    end else begin
        input_buf_2d_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_0_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_0_we0 = grp_read_matrix_fu_462_output_0_we0;
    end else begin
        input_buf_2d_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_0_we1 = grp_read_matrix_fu_462_output_0_we1;
    end else begin
        input_buf_2d_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_1_address0 = input_buf_2d_1_addr_reg_600;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_1_address0 = grp_read_matrix_fu_462_output_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_1_address0 = grp_DCT_2D_fu_410_input_1_address0;
    end else begin
        input_buf_2d_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_1_ce0 = grp_read_matrix_fu_462_output_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_1_ce0 = grp_DCT_2D_fu_410_input_1_ce0;
    end else begin
        input_buf_2d_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_1_ce1 = grp_read_matrix_fu_462_output_1_ce1;
    end else begin
        input_buf_2d_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_1_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_1_d0 = grp_read_matrix_fu_462_output_1_d0;
    end else begin
        input_buf_2d_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_1_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_1_we0 = grp_read_matrix_fu_462_output_1_we0;
    end else begin
        input_buf_2d_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_1_we1 = grp_read_matrix_fu_462_output_1_we1;
    end else begin
        input_buf_2d_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_2_address0 = input_buf_2d_2_addr_reg_605;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_2_address0 = grp_read_matrix_fu_462_output_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_2_address0 = grp_DCT_2D_fu_410_input_2_address0;
    end else begin
        input_buf_2d_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_2_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_2_ce0 = grp_read_matrix_fu_462_output_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_2_ce0 = grp_DCT_2D_fu_410_input_2_ce0;
    end else begin
        input_buf_2d_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_2_ce1 = grp_read_matrix_fu_462_output_2_ce1;
    end else begin
        input_buf_2d_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_2_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_2_d0 = grp_read_matrix_fu_462_output_2_d0;
    end else begin
        input_buf_2d_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_2_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_2_we0 = grp_read_matrix_fu_462_output_2_we0;
    end else begin
        input_buf_2d_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_2_we1 = grp_read_matrix_fu_462_output_2_we1;
    end else begin
        input_buf_2d_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_3_address0 = input_buf_2d_3_addr_reg_610;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_3_address0 = grp_read_matrix_fu_462_output_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_3_address0 = grp_DCT_2D_fu_410_input_3_address0;
    end else begin
        input_buf_2d_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_3_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_3_ce0 = grp_read_matrix_fu_462_output_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_3_ce0 = grp_DCT_2D_fu_410_input_3_ce0;
    end else begin
        input_buf_2d_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_3_ce1 = grp_read_matrix_fu_462_output_3_ce1;
    end else begin
        input_buf_2d_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_3_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_3_d0 = grp_read_matrix_fu_462_output_3_d0;
    end else begin
        input_buf_2d_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_3_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_3_we0 = grp_read_matrix_fu_462_output_3_we0;
    end else begin
        input_buf_2d_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_3_we1 = grp_read_matrix_fu_462_output_3_we1;
    end else begin
        input_buf_2d_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_4_address0 = input_buf_2d_4_addr_reg_615;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_4_address0 = grp_read_matrix_fu_462_output_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_4_address0 = grp_DCT_2D_fu_410_input_4_address0;
    end else begin
        input_buf_2d_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_4_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_4_ce0 = grp_read_matrix_fu_462_output_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_4_ce0 = grp_DCT_2D_fu_410_input_4_ce0;
    end else begin
        input_buf_2d_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_4_ce1 = grp_read_matrix_fu_462_output_4_ce1;
    end else begin
        input_buf_2d_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_4_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_4_d0 = grp_read_matrix_fu_462_output_4_d0;
    end else begin
        input_buf_2d_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_4_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_4_we0 = grp_read_matrix_fu_462_output_4_we0;
    end else begin
        input_buf_2d_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_4_we1 = grp_read_matrix_fu_462_output_4_we1;
    end else begin
        input_buf_2d_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_5_address0 = input_buf_2d_5_addr_reg_620;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_5_address0 = grp_read_matrix_fu_462_output_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_5_address0 = grp_DCT_2D_fu_410_input_5_address0;
    end else begin
        input_buf_2d_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_5_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_5_ce0 = grp_read_matrix_fu_462_output_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_5_ce0 = grp_DCT_2D_fu_410_input_5_ce0;
    end else begin
        input_buf_2d_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_5_ce1 = grp_read_matrix_fu_462_output_5_ce1;
    end else begin
        input_buf_2d_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_5_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_5_d0 = grp_read_matrix_fu_462_output_5_d0;
    end else begin
        input_buf_2d_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_5_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_5_we0 = grp_read_matrix_fu_462_output_5_we0;
    end else begin
        input_buf_2d_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_5_we1 = grp_read_matrix_fu_462_output_5_we1;
    end else begin
        input_buf_2d_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_6_address0 = input_buf_2d_6_addr_reg_625;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_6_address0 = grp_read_matrix_fu_462_output_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_6_address0 = grp_DCT_2D_fu_410_input_6_address0;
    end else begin
        input_buf_2d_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_6_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_6_ce0 = grp_read_matrix_fu_462_output_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_6_ce0 = grp_DCT_2D_fu_410_input_6_ce0;
    end else begin
        input_buf_2d_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_6_ce1 = grp_read_matrix_fu_462_output_6_ce1;
    end else begin
        input_buf_2d_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_6_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_6_d0 = grp_read_matrix_fu_462_output_6_d0;
    end else begin
        input_buf_2d_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_6_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_6_we0 = grp_read_matrix_fu_462_output_6_we0;
    end else begin
        input_buf_2d_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_6_we1 = grp_read_matrix_fu_462_output_6_we1;
    end else begin
        input_buf_2d_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_7_address0 = input_buf_2d_7_addr_reg_630;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_7_address0 = grp_read_matrix_fu_462_output_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_7_address0 = grp_DCT_2D_fu_410_input_7_address0;
    end else begin
        input_buf_2d_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_7_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_7_ce0 = grp_read_matrix_fu_462_output_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        input_buf_2d_7_ce0 = grp_DCT_2D_fu_410_input_7_ce0;
    end else begin
        input_buf_2d_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_7_ce1 = grp_read_matrix_fu_462_output_7_ce1;
    end else begin
        input_buf_2d_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buf_2d_7_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_7_d0 = grp_read_matrix_fu_462_output_7_d0;
    end else begin
        input_buf_2d_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln110_1_phi_fu_380_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        input_buf_2d_7_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_7_we0 = grp_read_matrix_fu_462_output_7_we0;
    end else begin
        input_buf_2d_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        input_buf_2d_7_we1 = grp_read_matrix_fu_462_output_7_we1;
    end else begin
        input_buf_2d_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_0_address0 = output_buf_2d_0_add_reg_651;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_0_address0 = grp_write_matrix_fu_490_input_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_0_address0 = grp_DCT_2D_fu_410_output_0_address0;
    end else begin
        output_buf_2d_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_0_address1 = grp_write_matrix_fu_490_input_0_address1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_0_address1 = grp_DCT_2D_fu_410_output_0_address1;
    end else begin
        output_buf_2d_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_0_ce0 = grp_write_matrix_fu_490_input_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_0_ce0 = grp_DCT_2D_fu_410_output_0_ce0;
    end else begin
        output_buf_2d_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_0_ce1 = grp_write_matrix_fu_490_input_0_ce1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_0_ce1 = grp_DCT_2D_fu_410_output_0_ce1;
    end else begin
        output_buf_2d_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_0_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_0_d0 = grp_DCT_2D_fu_410_output_0_d0;
    end else begin
        output_buf_2d_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_0_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_0_we0 = grp_DCT_2D_fu_410_output_0_we0;
    end else begin
        output_buf_2d_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_0_we1 = grp_DCT_2D_fu_410_output_0_we1;
    end else begin
        output_buf_2d_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_1_address0 = output_buf_2d_1_add_reg_656;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_1_address0 = grp_write_matrix_fu_490_input_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_1_address0 = grp_DCT_2D_fu_410_output_1_address0;
    end else begin
        output_buf_2d_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_1_address1 = grp_write_matrix_fu_490_input_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_1_address1 = grp_DCT_2D_fu_410_output_1_address1;
    end else begin
        output_buf_2d_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_1_ce0 = grp_write_matrix_fu_490_input_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_1_ce0 = grp_DCT_2D_fu_410_output_1_ce0;
    end else begin
        output_buf_2d_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_1_ce1 = grp_write_matrix_fu_490_input_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_1_ce1 = grp_DCT_2D_fu_410_output_1_ce1;
    end else begin
        output_buf_2d_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_1_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_1_d0 = grp_DCT_2D_fu_410_output_1_d0;
    end else begin
        output_buf_2d_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_1_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_1_we0 = grp_DCT_2D_fu_410_output_1_we0;
    end else begin
        output_buf_2d_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74))) begin
        output_buf_2d_1_we1 = grp_DCT_2D_fu_410_output_1_we1;
    end else begin
        output_buf_2d_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_2_address0 = output_buf_2d_2_add_reg_661;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_2_address0 = grp_write_matrix_fu_490_input_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_2_address0 = grp_DCT_2D_fu_410_output_2_address0;
    end else begin
        output_buf_2d_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_2_address1 = grp_write_matrix_fu_490_input_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_2_address1 = grp_DCT_2D_fu_410_output_2_address1;
    end else begin
        output_buf_2d_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_2_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_2_ce0 = grp_write_matrix_fu_490_input_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_2_ce0 = grp_DCT_2D_fu_410_output_2_ce0;
    end else begin
        output_buf_2d_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_2_ce1 = grp_write_matrix_fu_490_input_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_2_ce1 = grp_DCT_2D_fu_410_output_2_ce1;
    end else begin
        output_buf_2d_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_2_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_2_d0 = grp_DCT_2D_fu_410_output_2_d0;
    end else begin
        output_buf_2d_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_2_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_2_we0 = grp_DCT_2D_fu_410_output_2_we0;
    end else begin
        output_buf_2d_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_2_we1 = grp_DCT_2D_fu_410_output_2_we1;
    end else begin
        output_buf_2d_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_3_address0 = output_buf_2d_3_add_reg_666;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_3_address0 = grp_write_matrix_fu_490_input_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_3_address0 = grp_DCT_2D_fu_410_output_3_address0;
    end else begin
        output_buf_2d_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_3_address1 = grp_write_matrix_fu_490_input_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_3_address1 = grp_DCT_2D_fu_410_output_3_address1;
    end else begin
        output_buf_2d_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_3_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_3_ce0 = grp_write_matrix_fu_490_input_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_3_ce0 = grp_DCT_2D_fu_410_output_3_ce0;
    end else begin
        output_buf_2d_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_3_ce1 = grp_write_matrix_fu_490_input_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_3_ce1 = grp_DCT_2D_fu_410_output_3_ce1;
    end else begin
        output_buf_2d_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_3_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_3_d0 = grp_DCT_2D_fu_410_output_3_d0;
    end else begin
        output_buf_2d_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_3_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_3_we0 = grp_DCT_2D_fu_410_output_3_we0;
    end else begin
        output_buf_2d_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        output_buf_2d_3_we1 = grp_DCT_2D_fu_410_output_3_we1;
    end else begin
        output_buf_2d_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_4_address0 = output_buf_2d_4_add_reg_671;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_4_address0 = grp_write_matrix_fu_490_input_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_4_address0 = grp_DCT_2D_fu_410_output_4_address0;
    end else begin
        output_buf_2d_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_4_address1 = grp_write_matrix_fu_490_input_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_4_address1 = grp_DCT_2D_fu_410_output_4_address1;
    end else begin
        output_buf_2d_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_4_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_4_ce0 = grp_write_matrix_fu_490_input_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_4_ce0 = grp_DCT_2D_fu_410_output_4_ce0;
    end else begin
        output_buf_2d_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_4_ce1 = grp_write_matrix_fu_490_input_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_4_ce1 = grp_DCT_2D_fu_410_output_4_ce1;
    end else begin
        output_buf_2d_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_4_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_4_d0 = grp_DCT_2D_fu_410_output_4_d0;
    end else begin
        output_buf_2d_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_4_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_4_we0 = grp_DCT_2D_fu_410_output_4_we0;
    end else begin
        output_buf_2d_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_4_we1 = grp_DCT_2D_fu_410_output_4_we1;
    end else begin
        output_buf_2d_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_5_address0 = output_buf_2d_5_add_reg_676;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_5_address0 = grp_write_matrix_fu_490_input_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_5_address0 = grp_DCT_2D_fu_410_output_5_address0;
    end else begin
        output_buf_2d_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_5_address1 = grp_write_matrix_fu_490_input_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_5_address1 = grp_DCT_2D_fu_410_output_5_address1;
    end else begin
        output_buf_2d_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_5_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_5_ce0 = grp_write_matrix_fu_490_input_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_5_ce0 = grp_DCT_2D_fu_410_output_5_ce0;
    end else begin
        output_buf_2d_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_5_ce1 = grp_write_matrix_fu_490_input_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_5_ce1 = grp_DCT_2D_fu_410_output_5_ce1;
    end else begin
        output_buf_2d_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_5_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_5_d0 = grp_DCT_2D_fu_410_output_5_d0;
    end else begin
        output_buf_2d_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_5_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_5_we0 = grp_DCT_2D_fu_410_output_5_we0;
    end else begin
        output_buf_2d_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76))) begin
        output_buf_2d_5_we1 = grp_DCT_2D_fu_410_output_5_we1;
    end else begin
        output_buf_2d_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_6_address0 = output_buf_2d_6_add_reg_681;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_6_address0 = grp_write_matrix_fu_490_input_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_6_address0 = grp_DCT_2D_fu_410_output_6_address0;
    end else begin
        output_buf_2d_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_6_address1 = grp_write_matrix_fu_490_input_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_6_address1 = grp_DCT_2D_fu_410_output_6_address1;
    end else begin
        output_buf_2d_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_6_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_6_ce0 = grp_write_matrix_fu_490_input_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_6_ce0 = grp_DCT_2D_fu_410_output_6_ce0;
    end else begin
        output_buf_2d_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_6_ce1 = grp_write_matrix_fu_490_input_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_6_ce1 = grp_DCT_2D_fu_410_output_6_ce1;
    end else begin
        output_buf_2d_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_6_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_6_d0 = grp_DCT_2D_fu_410_output_6_d0;
    end else begin
        output_buf_2d_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_6_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_6_we0 = grp_DCT_2D_fu_410_output_6_we0;
    end else begin
        output_buf_2d_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_6_we1 = grp_DCT_2D_fu_410_output_6_we1;
    end else begin
        output_buf_2d_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_7_address0 = output_buf_2d_7_add_reg_686;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_7_address0 = grp_write_matrix_fu_490_input_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_7_address0 = grp_DCT_2D_fu_410_output_7_address0;
    end else begin
        output_buf_2d_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_7_address1 = grp_write_matrix_fu_490_input_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_7_address1 = grp_DCT_2D_fu_410_output_7_address1;
    end else begin
        output_buf_2d_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_7_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_7_ce0 = grp_write_matrix_fu_490_input_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_7_ce0 = grp_DCT_2D_fu_410_output_7_ce0;
    end else begin
        output_buf_2d_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81))) begin
        output_buf_2d_7_ce1 = grp_write_matrix_fu_490_input_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_7_ce1 = grp_DCT_2D_fu_410_output_7_ce1;
    end else begin
        output_buf_2d_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_buf_2d_7_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_7_d0 = grp_DCT_2D_fu_410_output_7_d0;
    end else begin
        output_buf_2d_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_phi_ln111_1_phi_fu_403_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state5))) begin
        output_buf_2d_7_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_7_we0 = grp_DCT_2D_fu_410_output_7_we0;
    end else begin
        output_buf_2d_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        output_buf_2d_7_we1 = grp_DCT_2D_fu_410_output_7_we1;
    end else begin
        output_buf_2d_7_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln110_1_fu_548_p2 == 1'd1) & (icmp_ln110_fu_542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln110_1_fu_548_p2 == 1'd0) & (icmp_ln110_fu_542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln111_1_fu_584_p2 == 1'd1) & (icmp_ln111_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln111_1_fu_584_p2 == 1'd0) & (icmp_ln111_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln110_1_fu_536_p2 = (phi_ln110_1_reg_376 + 3'd1);

assign add_ln110_fu_518_p2 = (phi_ln110_reg_364 + 3'd1);

assign add_ln111_1_fu_572_p2 = (phi_ln111_1_reg_399 + 3'd1);

assign add_ln111_fu_554_p2 = (phi_ln111_reg_387 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_NS_fsm_state24 = ap_NS_fsm[32'd23];

assign ap_NS_fsm_state29 = ap_NS_fsm[32'd28];

assign ap_NS_fsm_state81 = ap_NS_fsm[32'd80];

assign ap_phi_mux_phi_ln110_1_phi_fu_380_p4 = phi_ln110_1_reg_376;

assign ap_phi_mux_phi_ln111_1_phi_fu_403_p4 = phi_ln111_1_reg_399;

assign grp_DCT_2D_fu_410_ap_start = grp_DCT_2D_fu_410_ap_start_reg;

assign grp_read_matrix_fu_462_ap_start = grp_read_matrix_fu_462_ap_start_reg;

assign grp_write_matrix_fu_490_ap_start = grp_write_matrix_fu_490_ap_start_reg;

assign icmp_ln110_1_fu_548_p2 = ((phi_ln110_reg_364 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_542_p2 = ((phi_ln110_1_reg_376 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln111_1_fu_584_p2 = ((phi_ln111_reg_387 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_578_p2 = ((phi_ln111_1_reg_399 == 3'd7) ? 1'b1 : 1'b0);

assign input_0_address0 = grp_read_matrix_fu_462_input_0_address0;

assign input_0_address1 = grp_read_matrix_fu_462_input_0_address1;

assign input_0_ce0 = grp_read_matrix_fu_462_input_0_ce0;

assign input_0_ce1 = grp_read_matrix_fu_462_input_0_ce1;

assign input_1_address0 = grp_read_matrix_fu_462_input_1_address0;

assign input_1_address1 = grp_read_matrix_fu_462_input_1_address1;

assign input_1_ce0 = grp_read_matrix_fu_462_input_1_ce0;

assign input_1_ce1 = grp_read_matrix_fu_462_input_1_ce1;

assign input_2_address0 = grp_read_matrix_fu_462_input_2_address0;

assign input_2_address1 = grp_read_matrix_fu_462_input_2_address1;

assign input_2_ce0 = grp_read_matrix_fu_462_input_2_ce0;

assign input_2_ce1 = grp_read_matrix_fu_462_input_2_ce1;

assign input_3_address0 = grp_read_matrix_fu_462_input_3_address0;

assign input_3_address1 = grp_read_matrix_fu_462_input_3_address1;

assign input_3_ce0 = grp_read_matrix_fu_462_input_3_ce0;

assign input_3_ce1 = grp_read_matrix_fu_462_input_3_ce1;

assign input_4_address0 = grp_read_matrix_fu_462_input_4_address0;

assign input_4_address1 = grp_read_matrix_fu_462_input_4_address1;

assign input_4_ce0 = grp_read_matrix_fu_462_input_4_ce0;

assign input_4_ce1 = grp_read_matrix_fu_462_input_4_ce1;

assign input_5_address0 = grp_read_matrix_fu_462_input_5_address0;

assign input_5_address1 = grp_read_matrix_fu_462_input_5_address1;

assign input_5_ce0 = grp_read_matrix_fu_462_input_5_ce0;

assign input_5_ce1 = grp_read_matrix_fu_462_input_5_ce1;

assign input_6_address0 = grp_read_matrix_fu_462_input_6_address0;

assign input_6_address1 = grp_read_matrix_fu_462_input_6_address1;

assign input_6_ce0 = grp_read_matrix_fu_462_input_6_ce0;

assign input_6_ce1 = grp_read_matrix_fu_462_input_6_ce1;

assign input_7_address0 = grp_read_matrix_fu_462_input_7_address0;

assign input_7_address1 = grp_read_matrix_fu_462_input_7_address1;

assign input_7_ce0 = grp_read_matrix_fu_462_input_7_ce0;

assign input_7_ce1 = grp_read_matrix_fu_462_input_7_ce1;

assign output_0_address0 = grp_write_matrix_fu_490_output_0_address0;

assign output_0_address1 = grp_write_matrix_fu_490_output_0_address1;

assign output_0_ce0 = grp_write_matrix_fu_490_output_0_ce0;

assign output_0_ce1 = grp_write_matrix_fu_490_output_0_ce1;

assign output_0_d0 = grp_write_matrix_fu_490_output_0_d0;

assign output_0_d1 = grp_write_matrix_fu_490_output_0_d1;

assign output_0_we0 = grp_write_matrix_fu_490_output_0_we0;

assign output_0_we1 = grp_write_matrix_fu_490_output_0_we1;

assign output_1_address0 = grp_write_matrix_fu_490_output_1_address0;

assign output_1_address1 = grp_write_matrix_fu_490_output_1_address1;

assign output_1_ce0 = grp_write_matrix_fu_490_output_1_ce0;

assign output_1_ce1 = grp_write_matrix_fu_490_output_1_ce1;

assign output_1_d0 = grp_write_matrix_fu_490_output_1_d0;

assign output_1_d1 = grp_write_matrix_fu_490_output_1_d1;

assign output_1_we0 = grp_write_matrix_fu_490_output_1_we0;

assign output_1_we1 = grp_write_matrix_fu_490_output_1_we1;

assign output_2_address0 = grp_write_matrix_fu_490_output_2_address0;

assign output_2_address1 = grp_write_matrix_fu_490_output_2_address1;

assign output_2_ce0 = grp_write_matrix_fu_490_output_2_ce0;

assign output_2_ce1 = grp_write_matrix_fu_490_output_2_ce1;

assign output_2_d0 = grp_write_matrix_fu_490_output_2_d0;

assign output_2_d1 = grp_write_matrix_fu_490_output_2_d1;

assign output_2_we0 = grp_write_matrix_fu_490_output_2_we0;

assign output_2_we1 = grp_write_matrix_fu_490_output_2_we1;

assign output_3_address0 = grp_write_matrix_fu_490_output_3_address0;

assign output_3_address1 = grp_write_matrix_fu_490_output_3_address1;

assign output_3_ce0 = grp_write_matrix_fu_490_output_3_ce0;

assign output_3_ce1 = grp_write_matrix_fu_490_output_3_ce1;

assign output_3_d0 = grp_write_matrix_fu_490_output_3_d0;

assign output_3_d1 = grp_write_matrix_fu_490_output_3_d1;

assign output_3_we0 = grp_write_matrix_fu_490_output_3_we0;

assign output_3_we1 = grp_write_matrix_fu_490_output_3_we1;

assign output_4_address0 = grp_write_matrix_fu_490_output_4_address0;

assign output_4_address1 = grp_write_matrix_fu_490_output_4_address1;

assign output_4_ce0 = grp_write_matrix_fu_490_output_4_ce0;

assign output_4_ce1 = grp_write_matrix_fu_490_output_4_ce1;

assign output_4_d0 = grp_write_matrix_fu_490_output_4_d0;

assign output_4_d1 = grp_write_matrix_fu_490_output_4_d1;

assign output_4_we0 = grp_write_matrix_fu_490_output_4_we0;

assign output_4_we1 = grp_write_matrix_fu_490_output_4_we1;

assign output_5_address0 = grp_write_matrix_fu_490_output_5_address0;

assign output_5_address1 = grp_write_matrix_fu_490_output_5_address1;

assign output_5_ce0 = grp_write_matrix_fu_490_output_5_ce0;

assign output_5_ce1 = grp_write_matrix_fu_490_output_5_ce1;

assign output_5_d0 = grp_write_matrix_fu_490_output_5_d0;

assign output_5_d1 = grp_write_matrix_fu_490_output_5_d1;

assign output_5_we0 = grp_write_matrix_fu_490_output_5_we0;

assign output_5_we1 = grp_write_matrix_fu_490_output_5_we1;

assign output_6_address0 = grp_write_matrix_fu_490_output_6_address0;

assign output_6_address1 = grp_write_matrix_fu_490_output_6_address1;

assign output_6_ce0 = grp_write_matrix_fu_490_output_6_ce0;

assign output_6_ce1 = grp_write_matrix_fu_490_output_6_ce1;

assign output_6_d0 = grp_write_matrix_fu_490_output_6_d0;

assign output_6_d1 = grp_write_matrix_fu_490_output_6_d1;

assign output_6_we0 = grp_write_matrix_fu_490_output_6_we0;

assign output_6_we1 = grp_write_matrix_fu_490_output_6_we1;

assign output_7_address0 = grp_write_matrix_fu_490_output_7_address0;

assign output_7_address1 = grp_write_matrix_fu_490_output_7_address1;

assign output_7_ce0 = grp_write_matrix_fu_490_output_7_ce0;

assign output_7_ce1 = grp_write_matrix_fu_490_output_7_ce1;

assign output_7_d0 = grp_write_matrix_fu_490_output_7_d0;

assign output_7_d1 = grp_write_matrix_fu_490_output_7_d1;

assign output_7_we0 = grp_write_matrix_fu_490_output_7_we0;

assign output_7_we1 = grp_write_matrix_fu_490_output_7_we1;

assign zext_ln110_fu_524_p1 = phi_ln110_reg_364;

assign zext_ln111_fu_560_p1 = phi_ln111_reg_387;

endmodule //DCT
