/// Auto-generated register definitions for TIMG0
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::timg0 {

// ============================================================================
// TIMG0 - Timer Group 0
// Base Address: 0x3FF5F000
// ============================================================================

/// TIMG0 Register Structure
struct TIMG0_Registers {
    /// T0CONFIG
    /// Offset: 0x0000
    /// Reset value: 0x60002000
    volatile uint32_t T0CONFIG;

    /// T0LO
    /// Offset: 0x0004
    volatile uint32_t T0LO;

    /// T0HI
    /// Offset: 0x0008
    volatile uint32_t T0HI;

    /// T0UPDATE
    /// Offset: 0x000C
    volatile uint32_t T0UPDATE;

    /// T0ALARMLO
    /// Offset: 0x0010
    volatile uint32_t T0ALARMLO;

    /// T0ALARMHI
    /// Offset: 0x0014
    volatile uint32_t T0ALARMHI;

    /// T0LOADLO
    /// Offset: 0x0018
    volatile uint32_t T0LOADLO;

    /// T0LOADHI
    /// Offset: 0x001C
    volatile uint32_t T0LOADHI;

    /// T0LOAD
    /// Offset: 0x0020
    volatile uint32_t T0LOAD;

    /// T1CONFIG
    /// Offset: 0x0024
    /// Reset value: 0x60002000
    volatile uint32_t T1CONFIG;

    /// T1LO
    /// Offset: 0x0028
    volatile uint32_t T1LO;

    /// T1HI
    /// Offset: 0x002C
    volatile uint32_t T1HI;

    /// T1UPDATE
    /// Offset: 0x0030
    volatile uint32_t T1UPDATE;

    /// T1ALARMLO
    /// Offset: 0x0034
    volatile uint32_t T1ALARMLO;

    /// T1ALARMHI
    /// Offset: 0x0038
    volatile uint32_t T1ALARMHI;

    /// T1LOADLO
    /// Offset: 0x003C
    volatile uint32_t T1LOADLO;

    /// T1LOADHI
    /// Offset: 0x0040
    volatile uint32_t T1LOADHI;

    /// T1LOAD
    /// Offset: 0x0044
    volatile uint32_t T1LOAD;

    /// WDTCONFIG0
    /// Offset: 0x0048
    /// Reset value: 0x0004C000
    volatile uint32_t WDTCONFIG0;

    /// WDTCONFIG1
    /// Offset: 0x004C
    /// Reset value: 0x00010000
    volatile uint32_t WDTCONFIG1;

    /// WDTCONFIG2
    /// Offset: 0x0050
    /// Reset value: 0x018CBA80
    volatile uint32_t WDTCONFIG2;

    /// WDTCONFIG3
    /// Offset: 0x0054
    /// Reset value: 0x07FFFFFF
    volatile uint32_t WDTCONFIG3;

    /// WDTCONFIG4
    /// Offset: 0x0058
    /// Reset value: 0x000FFFFF
    volatile uint32_t WDTCONFIG4;

    /// WDTCONFIG5
    /// Offset: 0x005C
    /// Reset value: 0x000FFFFF
    volatile uint32_t WDTCONFIG5;

    /// WDTFEED
    /// Offset: 0x0060
    volatile uint32_t WDTFEED;

    /// WDTWPROTECT
    /// Offset: 0x0064
    /// Reset value: 0x50D83AA1
    volatile uint32_t WDTWPROTECT;

    /// RTCCALICFG
    /// Offset: 0x0068
    /// Reset value: 0x00013000
    volatile uint32_t RTCCALICFG;

    /// RTCCALICFG1
    /// Offset: 0x006C
    volatile uint32_t RTCCALICFG1;

    /// LACTCONFIG
    /// Offset: 0x0070
    /// Reset value: 0x60002300
    volatile uint32_t LACTCONFIG;

    /// LACTRTC
    /// Offset: 0x0074
    volatile uint32_t LACTRTC;

    /// LACTLO
    /// Offset: 0x0078
    volatile uint32_t LACTLO;

    /// LACTHI
    /// Offset: 0x007C
    volatile uint32_t LACTHI;

    /// LACTUPDATE
    /// Offset: 0x0080
    volatile uint32_t LACTUPDATE;

    /// LACTALARMLO
    /// Offset: 0x0084
    volatile uint32_t LACTALARMLO;

    /// LACTALARMHI
    /// Offset: 0x0088
    volatile uint32_t LACTALARMHI;

    /// LACTLOADLO
    /// Offset: 0x008C
    volatile uint32_t LACTLOADLO;

    /// LACTLOADHI
    /// Offset: 0x0090
    volatile uint32_t LACTLOADHI;

    /// LACTLOAD
    /// Offset: 0x0094
    volatile uint32_t LACTLOAD;

    /// INT_ENA_TIMERS
    /// Offset: 0x0098
    volatile uint32_t INT_ENA_TIMERS;

    /// INT_RAW_TIMERS
    /// Offset: 0x009C
    volatile uint32_t INT_RAW_TIMERS;

    /// INT_ST_TIMERS
    /// Offset: 0x00A0
    volatile uint32_t INT_ST_TIMERS;

    /// INT_CLR_TIMERS
    /// Offset: 0x00A4
    volatile uint32_t INT_CLR_TIMERS;
    uint8_t RESERVED_00A8[80];  ///< Reserved

    /// NTIMERS_DATE
    /// Offset: 0x00F8
    /// Reset value: 0x01604290
    volatile uint32_t NTIMERS_DATE;

    /// TIMGCLK
    /// Offset: 0x00FC
    volatile uint32_t TIMGCLK;
};

static_assert(sizeof(TIMG0_Registers) >= 256, "TIMG0_Registers size mismatch");

/// TIMG0 peripheral instance
inline TIMG0_Registers* TIMG0() {
    return reinterpret_cast<TIMG0_Registers*>(0x3FF5F000);
}

}  // namespace alloy::hal::espressif::esp32::timg0
