strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f86568e6650>",
		fillcolor=firebrick,
		label="16:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f86568e6650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"16:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8656896910>",
		fillcolor=firebrick,
		label="13:NS
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8656896910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8656975e10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset']"];
	"Leaf_11:AL" -> "11:AL";
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f86569750d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f86568f1250>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF" -> "16:NS"	[cond="['q']",
		label="!((q == 1))",
		lineno=15];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f86568f1650>",
		fillcolor=firebrick,
		label="15:NS
q <= 12;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f86568f1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "15:NS"	[cond="['q']",
		label="(q == 1)",
		lineno=15];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f86568f7390>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"15:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"13:IF" -> "13:NS"	[cond="['reset']",
		label=reset,
		lineno=13];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f86568e3210>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "14:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"14:IF" -> "15:IF"	[cond="['q']",
		label="!((q == 12))",
		lineno=14];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f86568e3890>",
		fillcolor=firebrick,
		label="14:NS
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f86568e3890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "14:NS"	[cond="['q']",
		label="(q == 12)",
		lineno=14];
	"14:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
