Analysis & Synthesis report for DedoNoQuartusEGritaria
Thu Oct 17 15:28:37 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu Oct 17 15:28:36 2019         ;
; Quartus II 64-Bit Version     ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                 ; DedoNoQuartusEGritaria                        ;
; Top-level Entity Name         ; StoreSize                                     ;
; Family                        ; Stratix III                                   ;
; Logic utilization             ; N/A                                           ;
;     Combinational ALUTs       ; 57                                            ;
;     Memory ALUTs              ; 0                                             ;
;     Dedicated logic registers ; 0                                             ;
; Total registers               ; 0                                             ;
; Total pins                    ; 98                                            ;
; Total virtual pins            ; 0                                             ;
; Total block memory bits       ; 0                                             ;
; DSP block 18-bit elements     ; 0                                             ;
; Total PLLs                    ; 0                                             ;
; Total DLLs                    ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Option                                                                     ; Setting            ; Default Value          ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Top-level entity name                                                      ; StoreSize          ; DedoNoQuartusEGritaria ;
; Family name                                                                ; Stratix III        ; Stratix II             ;
; Use Generated Physical Constraints File                                    ; Off                ;                        ;
; Use smart compilation                                                      ; Off                ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                                ; Off                ; Off                    ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                    ;
; Preserve fewer node names                                                  ; On                 ; On                     ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                    ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto               ; Auto                   ;
; Safe State Machine                                                         ; Off                ; Off                    ;
; Extract Verilog State Machines                                             ; On                 ; On                     ;
; Extract VHDL State Machines                                                ; On                 ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                     ;
; Parallel Synthesis                                                         ; On                 ; On                     ;
; DSP Block Balancing                                                        ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                 ; On                     ;
; Power-Up Don't Care                                                        ; On                 ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                    ;
; Remove Duplicate Registers                                                 ; On                 ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                    ;
; Optimization Technique                                                     ; Balanced           ; Balanced               ;
; Carry Chain Length                                                         ; 70                 ; 70                     ;
; Auto Carry Chains                                                          ; On                 ; On                     ;
; Auto Open-Drain Pins                                                       ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                    ;
; Auto ROM Replacement                                                       ; On                 ; On                     ;
; Auto RAM Replacement                                                       ; On                 ; On                     ;
; Auto DSP Block Replacement                                                 ; On                 ; On                     ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                 ; On                     ;
; Strict RAM Replacement                                                     ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                    ;
; Auto Resource Sharing                                                      ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                 ; On                     ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                      ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation     ;
; HDL message level                                                          ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                    ;
; Clock MUX Protection                                                       ; On                 ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                    ;
; Block Design Naming                                                        ; Auto               ; Auto                   ;
; SDC constraint protection                                                  ; Off                ; Off                    ;
; Synthesis Effort                                                           ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                     ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                     ;
+----------------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------+
; StoreSize.v                      ; yes             ; User Verilog HDL File  ; H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+-----------------------------------------------+------------------+
; Resource                                      ; Usage            ;
+-----------------------------------------------+------------------+
; Estimated ALUTs Used                          ; 57               ;
;     -- Combinational ALUTs                    ; 57               ;
;     -- Memory ALUTs                           ; 0                ;
;     -- LUT_REGs                               ; 0                ;
; Dedicated logic registers                     ; 0                ;
;                                               ;                  ;
; Estimated ALUTs Unavailable                   ; 0                ;
;     -- Due to unpartnered combinational logic ; 0                ;
;     -- Due to Memory ALUTs                    ; 0                ;
;                                               ;                  ;
; Total combinational functions                 ; 57               ;
; Combinational ALUT usage by number of inputs  ;                  ;
;     -- 7 input functions                      ; 0                ;
;     -- 6 input functions                      ; 0                ;
;     -- 5 input functions                      ; 0                ;
;     -- 4 input functions                      ; 24               ;
;     -- <=3 input functions                    ; 33               ;
;                                               ;                  ;
; Combinational ALUTs by mode                   ;                  ;
;     -- normal mode                            ; 57               ;
;     -- extended LUT mode                      ; 0                ;
;     -- arithmetic mode                        ; 0                ;
;     -- shared arithmetic mode                 ; 0                ;
;                                               ;                  ;
; Estimated ALUT/register pairs used            ; 57               ;
;                                               ;                  ;
; Total registers                               ; 0                ;
;     -- Dedicated logic registers              ; 0                ;
;     -- I/O registers                          ; 0                ;
;     -- LUT_REGs                               ; 0                ;
;                                               ;                  ;
; Estimated ALMs:  partially or completely used ; 29               ;
;                                               ;                  ;
; I/O pins                                      ; 98               ;
; Maximum fan-out node                          ; WRITE_DATA[31]~0 ;
; Maximum fan-out                               ; 32               ;
; Total fan-out                                 ; 324              ;
; Average fan-out                               ; 1.28             ;
+-----------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
; |StoreSize                 ; 57 (57)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 98   ; 0            ; |StoreSize          ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; WRITE_DATA[0]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[1]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[2]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[3]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[4]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[5]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[6]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[7]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[8]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[9]$latch                                 ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[10]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[11]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[12]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[13]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[14]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[15]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[16]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[17]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[18]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[19]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[20]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[21]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[22]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[23]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[24]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[25]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[26]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[27]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[28]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[29]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[30]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; WRITE_DATA[31]$latch                                ; WRITE_DATA[31]      ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |StoreSize|WRITE_DATA[8]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Oct 17 15:28:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file signalextend26to32.v
    Info: Found entity 1: SignalExtend26to32
Info: Found 1 design units, including 1 entities, in source file shiftleft16.v
    Info: Found entity 1: ShiftLeft16
Info: Found 1 design units, including 1 entities, in source file shiftleft2of26to28.v
    Info: Found entity 1: ShiftLeft2of26to28
Info: Found 1 design units, including 1 entities, in source file loadsize.v
    Info: Found entity 1: LoadSize
Info: Found 1 design units, including 1 entities, in source file storesize.v
    Info: Found entity 1: StoreSize
Info: Found 1 design units, including 1 entities, in source file shiftleft2.v
    Info: Found entity 1: ShiftLeft2
Info: Found 1 design units, including 1 entities, in source file signalextend1to32.v
    Info: Found entity 1: SignalExtend1to32
Info: Found 1 design units, including 1 entities, in source file mux7.v
    Info: Found entity 1: Mux7
Info: Found 1 design units, including 1 entities, in source file control_unit.v
    Info: Found entity 1: Control_Unit
Info: Found 1 design units, including 1 entities, in source file mux10.v
    Info: Found entity 1: mux10
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 1 design units, including 1 entities, in source file uc.v
    Info: Found entity 1: uc
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 1 design units, including 1 entities, in source file mux8.v
    Info: Found entity 1: Mux8
Info: Found 1 design units, including 1 entities, in source file mux9.v
    Info: Found entity 1: Mux9
Info: Found 1 design units, including 1 entities, in source file mux2.v
    Info: Found entity 1: Mux2
Info: Found 1 design units, including 1 entities, in source file mux6.v
    Info: Found entity 1: Mux6
Info: Found 1 design units, including 1 entities, in source file processador.bdf
    Info: Found entity 1: Processador
Info: Found 1 design units, including 1 entities, in source file signalextend16to32.v
    Info: Found entity 1: SignalExtend16to32
Info: Elaborating entity "StoreSize" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(9): inferring latch(es) for variable "WRITE_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "WRITE_DATA[0]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[1]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[2]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[3]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[4]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[5]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[6]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[7]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[8]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[9]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[10]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[11]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[12]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[13]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[14]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[15]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[16]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[17]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[18]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[19]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[20]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[21]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[22]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[23]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[24]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[25]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[26]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[27]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[28]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[29]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[30]" at StoreSize.v(9)
Info (10041): Inferred latch for "WRITE_DATA[31]" at StoreSize.v(9)
Warning: Latch WRITE_DATA[8]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[9]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[10]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[11]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[12]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[13]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[14]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[15]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[16]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[17]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[18]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[19]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[20]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[21]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[22]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[23]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[24]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[25]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[26]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[27]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[28]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[29]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[30]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Warning: Latch WRITE_DATA[31]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SS_CONTROL[0]
Info: Timing-Driven Synthesis is running
Info: Generated suppressed messages file H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DATA[0]"
    Warning (15610): No output dependent on input pin "DATA[1]"
    Warning (15610): No output dependent on input pin "DATA[2]"
    Warning (15610): No output dependent on input pin "DATA[3]"
    Warning (15610): No output dependent on input pin "DATA[4]"
    Warning (15610): No output dependent on input pin "DATA[5]"
    Warning (15610): No output dependent on input pin "DATA[6]"
    Warning (15610): No output dependent on input pin "DATA[7]"
Info: Implemented 155 device resources after synthesis - the final resource count might be different
    Info: Implemented 66 input pins
    Info: Implemented 32 output pins
    Info: Implemented 57 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4494 megabytes
    Info: Processing ended: Thu Oct 17 15:28:37 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Hardware/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg.


