
PI3 carro ucontrolador.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035f8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08003708  08003708  00013708  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003780  08003780  00013780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003784  08003784  00013784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  08003788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001f8  20000074  080037fc  00020074  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000026c  080037fc  0002026c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   00016d36  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002f25  00000000  00000000  00036dd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000078b0  00000000  00000000  00039cf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ae8  00000000  00000000  000415a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e58  00000000  00000000  00042090  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000066a8  00000000  00000000  00042ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003fa4  00000000  00000000  00049590  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004d534  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002468  00000000  00000000  0004d5b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	080036f0 	.word	0x080036f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	080036f0 	.word	0x080036f0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__aeabi_d2iz>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008fc:	d215      	bcs.n	800092a <__aeabi_d2iz+0x36>
 80008fe:	d511      	bpl.n	8000924 <__aeabi_d2iz+0x30>
 8000900:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d912      	bls.n	8000930 <__aeabi_d2iz+0x3c>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	bf18      	it	ne
 8000920:	4240      	negne	r0, r0
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d105      	bne.n	800093c <__aeabi_d2iz+0x48>
 8000930:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000934:	bf08      	it	eq
 8000936:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000944:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <HAL_InitTick+0x3c>)
{
 8000948:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800094a:	7818      	ldrb	r0, [r3, #0]
 800094c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000950:	fbb3 f3f0 	udiv	r3, r3, r0
 8000954:	4a0b      	ldr	r2, [pc, #44]	; (8000984 <HAL_InitTick+0x40>)
 8000956:	6810      	ldr	r0, [r2, #0]
 8000958:	fbb0 f0f3 	udiv	r0, r0, r3
 800095c:	f000 fb82 	bl	8001064 <HAL_SYSTICK_Config>
 8000960:	4604      	mov	r4, r0
 8000962:	b958      	cbnz	r0, 800097c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000964:	2d0f      	cmp	r5, #15
 8000966:	d809      	bhi.n	800097c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000968:	4602      	mov	r2, r0
 800096a:	4629      	mov	r1, r5
 800096c:	f04f 30ff 	mov.w	r0, #4294967295
 8000970:	f000 fb38 	bl	8000fe4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000974:	4b04      	ldr	r3, [pc, #16]	; (8000988 <HAL_InitTick+0x44>)
 8000976:	4620      	mov	r0, r4
 8000978:	601d      	str	r5, [r3, #0]
 800097a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800097c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800097e:	bd38      	pop	{r3, r4, r5, pc}
 8000980:	20000000 	.word	0x20000000
 8000984:	2000000c 	.word	0x2000000c
 8000988:	20000004 	.word	0x20000004

0800098c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800098c:	4a07      	ldr	r2, [pc, #28]	; (80009ac <HAL_Init+0x20>)
{
 800098e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000990:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000992:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000994:	f043 0310 	orr.w	r3, r3, #16
 8000998:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800099a:	f000 fb11 	bl	8000fc0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800099e:	2000      	movs	r0, #0
 80009a0:	f7ff ffd0 	bl	8000944 <HAL_InitTick>
  HAL_MspInit();
 80009a4:	f002 f898 	bl	8002ad8 <HAL_MspInit>
}
 80009a8:	2000      	movs	r0, #0
 80009aa:	bd08      	pop	{r3, pc}
 80009ac:	40022000 	.word	0x40022000

080009b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009b0:	4a03      	ldr	r2, [pc, #12]	; (80009c0 <HAL_IncTick+0x10>)
 80009b2:	4b04      	ldr	r3, [pc, #16]	; (80009c4 <HAL_IncTick+0x14>)
 80009b4:	6811      	ldr	r1, [r2, #0]
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	440b      	add	r3, r1
 80009ba:	6013      	str	r3, [r2, #0]
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	20000154 	.word	0x20000154
 80009c4:	20000000 	.word	0x20000000

080009c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009c8:	4b01      	ldr	r3, [pc, #4]	; (80009d0 <HAL_GetTick+0x8>)
 80009ca:	6818      	ldr	r0, [r3, #0]
}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	20000154 	.word	0x20000154

080009d4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80009d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80009d6:	2600      	movs	r6, #0
{
 80009d8:	4604      	mov	r4, r0
 80009da:	460d      	mov	r5, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80009dc:	9601      	str	r6, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80009de:	f7ff fff3 	bl	80009c8 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80009e2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80009e4:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80009e6:	689a      	ldr	r2, [r3, #8]
 80009e8:	05d2      	lsls	r2, r2, #23
 80009ea:	d508      	bpl.n	80009fe <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 80009ec:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 80009f0:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009f4:	f043 0320 	orr.w	r3, r3, #32
 80009f8:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 80009fa:	b003      	add	sp, #12
 80009fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80009fe:	685a      	ldr	r2, [r3, #4]
 8000a00:	05d6      	lsls	r6, r2, #23
 8000a02:	d403      	bmi.n	8000a0c <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000a06:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 8000a0a:	d03b      	beq.n	8000a84 <HAL_ADC_PollForConversion+0xb0>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000a0c:	4b3a      	ldr	r3, [pc, #232]	; (8000af8 <HAL_ADC_PollForConversion+0x124>)
 8000a0e:	2002      	movs	r0, #2
 8000a10:	681e      	ldr	r6, [r3, #0]
 8000a12:	f000 ff83 	bl	800191c <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000a16:	6823      	ldr	r3, [r4, #0]
 8000a18:	4a38      	ldr	r2, [pc, #224]	; (8000afc <HAL_ADC_PollForConversion+0x128>)
 8000a1a:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000a1c:	fbb6 f0f0 	udiv	r0, r6, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000a20:	4211      	tst	r1, r2
 8000a22:	4a37      	ldr	r2, [pc, #220]	; (8000b00 <HAL_ADC_PollForConversion+0x12c>)
 8000a24:	d14f      	bne.n	8000ac6 <HAL_ADC_PollForConversion+0xf2>
 8000a26:	68de      	ldr	r6, [r3, #12]
 8000a28:	4936      	ldr	r1, [pc, #216]	; (8000b04 <HAL_ADC_PollForConversion+0x130>)
 8000a2a:	420e      	tst	r6, r1
 8000a2c:	d14b      	bne.n	8000ac6 <HAL_ADC_PollForConversion+0xf2>
 8000a2e:	6919      	ldr	r1, [r3, #16]
 8000a30:	4211      	tst	r1, r2
 8000a32:	d159      	bne.n	8000ae8 <HAL_ADC_PollForConversion+0x114>
 8000a34:	68da      	ldr	r2, [r3, #12]
 8000a36:	4b34      	ldr	r3, [pc, #208]	; (8000b08 <HAL_ADC_PollForConversion+0x134>)
 8000a38:	421a      	tst	r2, r3
 8000a3a:	bf14      	ite	ne
 8000a3c:	2329      	movne	r3, #41	; 0x29
 8000a3e:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000a40:	fb00 f603 	mul.w	r6, r0, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000a44:	9b01      	ldr	r3, [sp, #4]
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d920      	bls.n	8000a8c <HAL_ADC_PollForConversion+0xb8>
      if(Timeout != HAL_MAX_DELAY)
 8000a4a:	1c6b      	adds	r3, r5, #1
 8000a4c:	d005      	beq.n	8000a5a <HAL_ADC_PollForConversion+0x86>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000a4e:	b15d      	cbz	r5, 8000a68 <HAL_ADC_PollForConversion+0x94>
 8000a50:	f7ff ffba 	bl	80009c8 <HAL_GetTick>
 8000a54:	1bc0      	subs	r0, r0, r7
 8000a56:	4285      	cmp	r5, r0
 8000a58:	d306      	bcc.n	8000a68 <HAL_ADC_PollForConversion+0x94>
      Conversion_Timeout_CPU_cycles ++;
 8000a5a:	9b01      	ldr	r3, [sp, #4]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	9301      	str	r3, [sp, #4]
 8000a60:	e7f0      	b.n	8000a44 <HAL_ADC_PollForConversion+0x70>
      if(Timeout != HAL_MAX_DELAY)
 8000a62:	1c68      	adds	r0, r5, #1
 8000a64:	d00f      	beq.n	8000a86 <HAL_ADC_PollForConversion+0xb2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000a66:	b945      	cbnz	r5, 8000a7a <HAL_ADC_PollForConversion+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000a68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
 8000a6a:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000a6c:	f043 0304 	orr.w	r3, r3, #4
 8000a70:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8000a72:	2300      	movs	r3, #0
 8000a74:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_TIMEOUT;
 8000a78:	e7bf      	b.n	80009fa <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000a7a:	f7ff ffa5 	bl	80009c8 <HAL_GetTick>
 8000a7e:	1bc0      	subs	r0, r0, r7
 8000a80:	4285      	cmp	r5, r0
 8000a82:	d3f1      	bcc.n	8000a68 <HAL_ADC_PollForConversion+0x94>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000a84:	6822      	ldr	r2, [r4, #0]
 8000a86:	6813      	ldr	r3, [r2, #0]
 8000a88:	0799      	lsls	r1, r3, #30
 8000a8a:	d5ea      	bpl.n	8000a62 <HAL_ADC_PollForConversion+0x8e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000a8c:	f06f 0312 	mvn.w	r3, #18
 8000a90:	6822      	ldr	r2, [r4, #0]
 8000a92:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000a94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a9a:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a9c:	6893      	ldr	r3, [r2, #8]
 8000a9e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000aa2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000aa6:	d125      	bne.n	8000af4 <HAL_ADC_PollForConversion+0x120>
 8000aa8:	68e3      	ldr	r3, [r4, #12]
 8000aaa:	bb1b      	cbnz	r3, 8000af4 <HAL_ADC_PollForConversion+0x120>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000aac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000aae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ab2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ab4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000ab6:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8000aba:	d11b      	bne.n	8000af4 <HAL_ADC_PollForConversion+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000abc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ac4:	e799      	b.n	80009fa <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000ac6:	6919      	ldr	r1, [r3, #16]
 8000ac8:	4211      	tst	r1, r2
 8000aca:	d103      	bne.n	8000ad4 <HAL_ADC_PollForConversion+0x100>
 8000acc:	68d9      	ldr	r1, [r3, #12]
 8000ace:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <HAL_ADC_PollForConversion+0x134>)
 8000ad0:	4211      	tst	r1, r2
 8000ad2:	d00b      	beq.n	8000aec <HAL_ADC_PollForConversion+0x118>
 8000ad4:	6919      	ldr	r1, [r3, #16]
 8000ad6:	4a0d      	ldr	r2, [pc, #52]	; (8000b0c <HAL_ADC_PollForConversion+0x138>)
 8000ad8:	4211      	tst	r1, r2
 8000ada:	d109      	bne.n	8000af0 <HAL_ADC_PollForConversion+0x11c>
 8000adc:	68db      	ldr	r3, [r3, #12]
 8000ade:	4213      	tst	r3, r2
 8000ae0:	bf14      	ite	ne
 8000ae2:	23fc      	movne	r3, #252	; 0xfc
 8000ae4:	2354      	moveq	r3, #84	; 0x54
 8000ae6:	e7ab      	b.n	8000a40 <HAL_ADC_PollForConversion+0x6c>
 8000ae8:	2329      	movs	r3, #41	; 0x29
 8000aea:	e7a9      	b.n	8000a40 <HAL_ADC_PollForConversion+0x6c>
 8000aec:	2354      	movs	r3, #84	; 0x54
 8000aee:	e7a7      	b.n	8000a40 <HAL_ADC_PollForConversion+0x6c>
 8000af0:	23fc      	movs	r3, #252	; 0xfc
 8000af2:	e7a5      	b.n	8000a40 <HAL_ADC_PollForConversion+0x6c>
  return HAL_OK;
 8000af4:	2000      	movs	r0, #0
 8000af6:	e780      	b.n	80009fa <HAL_ADC_PollForConversion+0x26>
 8000af8:	2000000c 	.word	0x2000000c
 8000afc:	24924924 	.word	0x24924924
 8000b00:	12492492 	.word	0x12492492
 8000b04:	00924924 	.word	0x00924924
 8000b08:	00492492 	.word	0x00492492
 8000b0c:	00249249 	.word	0x00249249

08000b10 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000b10:	6803      	ldr	r3, [r0, #0]
 8000b12:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000b14:	4770      	bx	lr

08000b16 <HAL_ADC_ConvCpltCallback>:
 8000b16:	4770      	bx	lr

08000b18 <HAL_ADC_LevelOutOfWindowCallback>:
 8000b18:	4770      	bx	lr

08000b1a <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000b1a:	6803      	ldr	r3, [r0, #0]
{
 8000b1c:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000b1e:	685a      	ldr	r2, [r3, #4]
{
 8000b20:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000b22:	0690      	lsls	r0, r2, #26
 8000b24:	d527      	bpl.n	8000b76 <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	0791      	lsls	r1, r2, #30
 8000b2a:	d524      	bpl.n	8000b76 <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b2c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000b2e:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000b30:	bf5e      	ittt	pl
 8000b32:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000b34:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000b38:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b3a:	689a      	ldr	r2, [r3, #8]
 8000b3c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000b40:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000b44:	d110      	bne.n	8000b68 <HAL_ADC_IRQHandler+0x4e>
 8000b46:	68e2      	ldr	r2, [r4, #12]
 8000b48:	b972      	cbnz	r2, 8000b68 <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000b4a:	685a      	ldr	r2, [r3, #4]
 8000b4c:	f022 0220 	bic.w	r2, r2, #32
 8000b50:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000b52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b58:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b5c:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000b5e:	bf5e      	ittt	pl
 8000b60:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000b62:	f043 0301 	orrpl.w	r3, r3, #1
 8000b66:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8000b68:	4620      	mov	r0, r4
 8000b6a:	f7ff ffd4 	bl	8000b16 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000b6e:	f06f 0212 	mvn.w	r2, #18
 8000b72:	6823      	ldr	r3, [r4, #0]
 8000b74:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000b76:	6823      	ldr	r3, [r4, #0]
 8000b78:	685a      	ldr	r2, [r3, #4]
 8000b7a:	0610      	lsls	r0, r2, #24
 8000b7c:	d530      	bpl.n	8000be0 <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	0751      	lsls	r1, r2, #29
 8000b82:	d52d      	bpl.n	8000be0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b84:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000b86:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000b88:	bf5e      	ittt	pl
 8000b8a:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000b8c:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8000b90:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000b92:	689a      	ldr	r2, [r3, #8]
 8000b94:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000b98:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000b9c:	d00a      	beq.n	8000bb4 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000b9e:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000ba0:	0550      	lsls	r0, r2, #21
 8000ba2:	d416      	bmi.n	8000bd2 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000ba4:	689a      	ldr	r2, [r3, #8]
 8000ba6:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000baa:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000bae:	d110      	bne.n	8000bd2 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000bb0:	68e2      	ldr	r2, [r4, #12]
 8000bb2:	b972      	cbnz	r2, 8000bd2 <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000bb4:	685a      	ldr	r2, [r3, #4]
 8000bb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000bba:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000bbc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000bbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000bc2:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000bc4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000bc6:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000bc8:	bf5e      	ittt	pl
 8000bca:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000bcc:	f043 0301 	orrpl.w	r3, r3, #1
 8000bd0:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	f000 f9f2 	bl	8000fbc <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000bd8:	f06f 020c 	mvn.w	r2, #12
 8000bdc:	6823      	ldr	r3, [r4, #0]
 8000bde:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000be0:	6823      	ldr	r3, [r4, #0]
 8000be2:	685a      	ldr	r2, [r3, #4]
 8000be4:	0652      	lsls	r2, r2, #25
 8000be6:	d50d      	bpl.n	8000c04 <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	07db      	lsls	r3, r3, #31
 8000bec:	d50a      	bpl.n	8000c04 <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000bee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000bf0:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000bf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf6:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000bf8:	f7ff ff8e 	bl	8000b18 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000bfc:	f06f 0201 	mvn.w	r2, #1
 8000c00:	6823      	ldr	r3, [r4, #0]
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	bd10      	pop	{r4, pc}
	...

08000c08 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000c08:	2300      	movs	r3, #0
{ 
 8000c0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000c0c:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c0e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d074      	beq.n	8000d00 <HAL_ADC_ConfigChannel+0xf8>
 8000c16:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000c18:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000c1a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000c1e:	2d06      	cmp	r5, #6
 8000c20:	6802      	ldr	r2, [r0, #0]
 8000c22:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000c26:	680c      	ldr	r4, [r1, #0]
 8000c28:	d825      	bhi.n	8000c76 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000c2a:	442b      	add	r3, r5
 8000c2c:	251f      	movs	r5, #31
 8000c2e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000c30:	3b05      	subs	r3, #5
 8000c32:	409d      	lsls	r5, r3
 8000c34:	ea26 0505 	bic.w	r5, r6, r5
 8000c38:	fa04 f303 	lsl.w	r3, r4, r3
 8000c3c:	432b      	orrs	r3, r5
 8000c3e:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000c40:	2c09      	cmp	r4, #9
 8000c42:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000c46:	688d      	ldr	r5, [r1, #8]
 8000c48:	d92f      	bls.n	8000caa <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000c4a:	2607      	movs	r6, #7
 8000c4c:	4423      	add	r3, r4
 8000c4e:	68d1      	ldr	r1, [r2, #12]
 8000c50:	3b1e      	subs	r3, #30
 8000c52:	409e      	lsls	r6, r3
 8000c54:	ea21 0106 	bic.w	r1, r1, r6
 8000c58:	fa05 f303 	lsl.w	r3, r5, r3
 8000c5c:	430b      	orrs	r3, r1
 8000c5e:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000c60:	f1a4 0310 	sub.w	r3, r4, #16
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d92b      	bls.n	8000cc0 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c68:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	b002      	add	sp, #8
 8000c74:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000c76:	2d0c      	cmp	r5, #12
 8000c78:	d80b      	bhi.n	8000c92 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000c7a:	442b      	add	r3, r5
 8000c7c:	251f      	movs	r5, #31
 8000c7e:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000c80:	3b23      	subs	r3, #35	; 0x23
 8000c82:	409d      	lsls	r5, r3
 8000c84:	ea26 0505 	bic.w	r5, r6, r5
 8000c88:	fa04 f303 	lsl.w	r3, r4, r3
 8000c8c:	432b      	orrs	r3, r5
 8000c8e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c90:	e7d6      	b.n	8000c40 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000c92:	442b      	add	r3, r5
 8000c94:	251f      	movs	r5, #31
 8000c96:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000c98:	3b41      	subs	r3, #65	; 0x41
 8000c9a:	409d      	lsls	r5, r3
 8000c9c:	ea26 0505 	bic.w	r5, r6, r5
 8000ca0:	fa04 f303 	lsl.w	r3, r4, r3
 8000ca4:	432b      	orrs	r3, r5
 8000ca6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000ca8:	e7ca      	b.n	8000c40 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000caa:	2607      	movs	r6, #7
 8000cac:	6911      	ldr	r1, [r2, #16]
 8000cae:	4423      	add	r3, r4
 8000cb0:	409e      	lsls	r6, r3
 8000cb2:	ea21 0106 	bic.w	r1, r1, r6
 8000cb6:	fa05 f303 	lsl.w	r3, r5, r3
 8000cba:	430b      	orrs	r3, r1
 8000cbc:	6113      	str	r3, [r2, #16]
 8000cbe:	e7cf      	b.n	8000c60 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000cc0:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <HAL_ADC_ConfigChannel+0xfc>)
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d116      	bne.n	8000cf4 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000cc6:	6893      	ldr	r3, [r2, #8]
 8000cc8:	021b      	lsls	r3, r3, #8
 8000cca:	d4cd      	bmi.n	8000c68 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000ccc:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000cce:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000cd0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000cd4:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000cd6:	d1c7      	bne.n	8000c68 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <HAL_ADC_ConfigChannel+0x100>)
 8000cda:	4a0c      	ldr	r2, [pc, #48]	; (8000d0c <HAL_ADC_ConfigChannel+0x104>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ce2:	230a      	movs	r3, #10
 8000ce4:	4353      	muls	r3, r2
            wait_loop_index--;
 8000ce6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000ce8:	9b01      	ldr	r3, [sp, #4]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d0bc      	beq.n	8000c68 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000cee:	9b01      	ldr	r3, [sp, #4]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	e7f8      	b.n	8000ce6 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cf4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000cf6:	f043 0320 	orr.w	r3, r3, #32
 8000cfa:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e7b4      	b.n	8000c6a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000d00:	2302      	movs	r3, #2
 8000d02:	e7b5      	b.n	8000c70 <HAL_ADC_ConfigChannel+0x68>
 8000d04:	40012400 	.word	0x40012400
 8000d08:	2000000c 	.word	0x2000000c
 8000d0c:	000f4240 	.word	0x000f4240

08000d10 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000d10:	2300      	movs	r3, #0
{
 8000d12:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000d14:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d16:	6803      	ldr	r3, [r0, #0]
{
 8000d18:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d1a:	689a      	ldr	r2, [r3, #8]
 8000d1c:	07d2      	lsls	r2, r2, #31
 8000d1e:	d502      	bpl.n	8000d26 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000d20:	2000      	movs	r0, #0
}
 8000d22:	b002      	add	sp, #8
 8000d24:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000d26:	689a      	ldr	r2, [r3, #8]
 8000d28:	f042 0201 	orr.w	r2, r2, #1
 8000d2c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000d2e:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <ADC_Enable+0x68>)
 8000d30:	4a12      	ldr	r2, [pc, #72]	; (8000d7c <ADC_Enable+0x6c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000d38:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000d3a:	9b01      	ldr	r3, [sp, #4]
 8000d3c:	b9c3      	cbnz	r3, 8000d70 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000d3e:	f7ff fe43 	bl	80009c8 <HAL_GetTick>
 8000d42:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000d44:	6823      	ldr	r3, [r4, #0]
 8000d46:	689d      	ldr	r5, [r3, #8]
 8000d48:	f015 0501 	ands.w	r5, r5, #1
 8000d4c:	d1e8      	bne.n	8000d20 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000d4e:	f7ff fe3b 	bl	80009c8 <HAL_GetTick>
 8000d52:	1b80      	subs	r0, r0, r6
 8000d54:	2802      	cmp	r0, #2
 8000d56:	d9f5      	bls.n	8000d44 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000d5a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d5e:	f043 0310 	orr.w	r3, r3, #16
 8000d62:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000d66:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000d6e:	e7d8      	b.n	8000d22 <ADC_Enable+0x12>
      wait_loop_index--;
 8000d70:	9b01      	ldr	r3, [sp, #4]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	e7e0      	b.n	8000d38 <ADC_Enable+0x28>
 8000d76:	bf00      	nop
 8000d78:	2000000c 	.word	0x2000000c
 8000d7c:	000f4240 	.word	0x000f4240

08000d80 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000d80:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000d84:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000d86:	2b01      	cmp	r3, #1
{
 8000d88:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000d8a:	d054      	beq.n	8000e36 <HAL_ADC_Start+0xb6>
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000d92:	f7ff ffbd 	bl	8000d10 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000d96:	2800      	cmp	r0, #0
 8000d98:	d149      	bne.n	8000e2e <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 8000d9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d9c:	4a27      	ldr	r2, [pc, #156]	; (8000e3c <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8000d9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000da2:	f023 0301 	bic.w	r3, r3, #1
 8000da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000daa:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000dac:	6823      	ldr	r3, [r4, #0]
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d104      	bne.n	8000dbc <HAL_ADC_Start+0x3c>
 8000db2:	4923      	ldr	r1, [pc, #140]	; (8000e40 <HAL_ADC_Start+0xc0>)
 8000db4:	684a      	ldr	r2, [r1, #4]
 8000db6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000dba:	d12e      	bne.n	8000e1a <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000dbc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dbe:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000dc2:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000dc4:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000dc6:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000dc8:	bf41      	itttt	mi
 8000dca:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8000dcc:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000dd0:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000dd4:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000dd6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ddc:	bf1c      	itt	ne
 8000dde:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8000de0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000de4:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000de6:	2200      	movs	r2, #0
 8000de8:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000dec:	f06f 0202 	mvn.w	r2, #2
 8000df0:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000df2:	689a      	ldr	r2, [r3, #8]
 8000df4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000df8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000dfc:	d113      	bne.n	8000e26 <HAL_ADC_Start+0xa6>
 8000dfe:	4a0f      	ldr	r2, [pc, #60]	; (8000e3c <HAL_ADC_Start+0xbc>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d105      	bne.n	8000e10 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000e04:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000e08:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e0a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000e0e:	d10a      	bne.n	8000e26 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000e10:	689a      	ldr	r2, [r3, #8]
 8000e12:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e1a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e1c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e20:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000e22:	684a      	ldr	r2, [r1, #4]
 8000e24:	e7cf      	b.n	8000dc6 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e26:	689a      	ldr	r2, [r3, #8]
 8000e28:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e2c:	e7f3      	b.n	8000e16 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000e34:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000e36:	2002      	movs	r0, #2
}
 8000e38:	bd10      	pop	{r4, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40012800 	.word	0x40012800
 8000e40:	40012400 	.word	0x40012400

08000e44 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000e44:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000e46:	6803      	ldr	r3, [r0, #0]
{
 8000e48:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000e4a:	689a      	ldr	r2, [r3, #8]
 8000e4c:	07d2      	lsls	r2, r2, #31
 8000e4e:	d401      	bmi.n	8000e54 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000e50:	2000      	movs	r0, #0
 8000e52:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000e54:	689a      	ldr	r2, [r3, #8]
 8000e56:	f022 0201 	bic.w	r2, r2, #1
 8000e5a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000e5c:	f7ff fdb4 	bl	80009c8 <HAL_GetTick>
 8000e60:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000e62:	6823      	ldr	r3, [r4, #0]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	07db      	lsls	r3, r3, #31
 8000e68:	d5f2      	bpl.n	8000e50 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000e6a:	f7ff fdad 	bl	80009c8 <HAL_GetTick>
 8000e6e:	1b40      	subs	r0, r0, r5
 8000e70:	2802      	cmp	r0, #2
 8000e72:	d9f6      	bls.n	8000e62 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e76:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e78:	f043 0310 	orr.w	r3, r3, #16
 8000e7c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e86:	bd38      	pop	{r3, r4, r5, pc}

08000e88 <HAL_ADC_Init>:
{
 8000e88:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000e8a:	4604      	mov	r4, r0
 8000e8c:	2800      	cmp	r0, #0
 8000e8e:	d071      	beq.n	8000f74 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e90:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e92:	b923      	cbnz	r3, 8000e9e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000e94:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000e96:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000e9a:	f001 fe3f 	bl	8002b1c <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e9e:	4620      	mov	r0, r4
 8000ea0:	f7ff ffd0 	bl	8000e44 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ea4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ea6:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000eaa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000eac:	d164      	bne.n	8000f78 <HAL_ADC_Init+0xf0>
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	d162      	bne.n	8000f78 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000eb2:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000eb4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000eb8:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000eba:	f023 0302 	bic.w	r3, r3, #2
 8000ebe:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000ec2:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ec4:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000ec6:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000ec8:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000eca:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000ece:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ed2:	d038      	beq.n	8000f46 <HAL_ADC_Init+0xbe>
 8000ed4:	2901      	cmp	r1, #1
 8000ed6:	bf14      	ite	ne
 8000ed8:	4606      	movne	r6, r0
 8000eda:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ede:	6965      	ldr	r5, [r4, #20]
 8000ee0:	2d01      	cmp	r5, #1
 8000ee2:	d107      	bne.n	8000ef4 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d130      	bne.n	8000f4a <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ee8:	69a3      	ldr	r3, [r4, #24]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000ef0:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000ef4:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ef6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000efa:	685d      	ldr	r5, [r3, #4]
 8000efc:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000f00:	ea45 0506 	orr.w	r5, r5, r6
 8000f04:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000f06:	689e      	ldr	r6, [r3, #8]
 8000f08:	4d1d      	ldr	r5, [pc, #116]	; (8000f80 <HAL_ADC_Init+0xf8>)
 8000f0a:	ea05 0506 	and.w	r5, r5, r6
 8000f0e:	ea45 0502 	orr.w	r5, r5, r2
 8000f12:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000f14:	d001      	beq.n	8000f1a <HAL_ADC_Init+0x92>
 8000f16:	2901      	cmp	r1, #1
 8000f18:	d120      	bne.n	8000f5c <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000f1a:	6921      	ldr	r1, [r4, #16]
 8000f1c:	3901      	subs	r1, #1
 8000f1e:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000f20:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000f22:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000f26:	4329      	orrs	r1, r5
 8000f28:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f2a:	6899      	ldr	r1, [r3, #8]
 8000f2c:	4b15      	ldr	r3, [pc, #84]	; (8000f84 <HAL_ADC_Init+0xfc>)
 8000f2e:	400b      	ands	r3, r1
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d115      	bne.n	8000f60 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000f34:	2300      	movs	r3, #0
 8000f36:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000f38:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f3a:	f023 0303 	bic.w	r3, r3, #3
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	62a3      	str	r3, [r4, #40]	; 0x28
 8000f44:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000f46:	460e      	mov	r6, r1
 8000f48:	e7c9      	b.n	8000ede <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f4a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f4c:	f043 0320 	orr.w	r3, r3, #32
 8000f50:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000f5a:	e7cb      	b.n	8000ef4 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	e7df      	b.n	8000f20 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000f60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f62:	f023 0312 	bic.w	r3, r3, #18
 8000f66:	f043 0310 	orr.w	r3, r3, #16
 8000f6a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f6e:	f043 0301 	orr.w	r3, r3, #1
 8000f72:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000f74:	2001      	movs	r0, #1
}
 8000f76:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f78:	f043 0310 	orr.w	r3, r3, #16
 8000f7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8000f7e:	e7f9      	b.n	8000f74 <HAL_ADC_Init+0xec>
 8000f80:	ffe1f7fd 	.word	0xffe1f7fd
 8000f84:	ff1f0efe 	.word	0xff1f0efe

08000f88 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8000f88:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000f8c:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000f8e:	2b01      	cmp	r3, #1
{
 8000f90:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000f92:	d011      	beq.n	8000fb8 <HAL_ADC_Stop+0x30>
 8000f94:	2301      	movs	r3, #1
 8000f96:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000f9a:	f7ff ff53 	bl	8000e44 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 8000f9e:	b938      	cbnz	r0, 8000fb0 <HAL_ADC_Stop+0x28>
    ADC_STATE_CLR_SET(hadc->State,
 8000fa0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000fa2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fa6:	f023 0301 	bic.w	r3, r3, #1
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	62a3      	str	r3, [r4, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  return tmp_hal_status;
 8000fb6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000fb8:	2002      	movs	r0, #2
}
 8000fba:	bd10      	pop	{r4, pc}

08000fbc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fbc:	4770      	bx	lr
	...

08000fc0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc0:	4a07      	ldr	r2, [pc, #28]	; (8000fe0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fc2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fc6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fce:	041b      	lsls	r3, r3, #16
 8000fd0:	0c1b      	lsrs	r3, r3, #16
 8000fd2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000fda:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fdc:	60d3      	str	r3, [r2, #12]
 8000fde:	4770      	bx	lr
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe4:	4b17      	ldr	r3, [pc, #92]	; (8001044 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe6:	b530      	push	{r4, r5, lr}
 8000fe8:	68dc      	ldr	r4, [r3, #12]
 8000fea:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fee:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff4:	2b04      	cmp	r3, #4
 8000ff6:	bf28      	it	cs
 8000ff8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffa:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001000:	bf98      	it	ls
 8001002:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	fa05 f303 	lsl.w	r3, r5, r3
 8001008:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100c:	bf88      	it	hi
 800100e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001010:	4019      	ands	r1, r3
 8001012:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001014:	fa05 f404 	lsl.w	r4, r5, r4
 8001018:	3c01      	subs	r4, #1
 800101a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800101c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101e:	ea42 0201 	orr.w	r2, r2, r1
 8001022:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001026:	bfaf      	iteee	ge
 8001028:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	4b06      	ldrlt	r3, [pc, #24]	; (8001048 <HAL_NVIC_SetPriority+0x64>)
 800102e:	f000 000f 	andlt.w	r0, r0, #15
 8001032:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001034:	bfa5      	ittet	ge
 8001036:	b2d2      	uxtbge	r2, r2
 8001038:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001042:	bd30      	pop	{r4, r5, pc}
 8001044:	e000ed00 	.word	0xe000ed00
 8001048:	e000ed14 	.word	0xe000ed14

0800104c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800104c:	2301      	movs	r3, #1
 800104e:	0942      	lsrs	r2, r0, #5
 8001050:	f000 001f 	and.w	r0, r0, #31
 8001054:	fa03 f000 	lsl.w	r0, r3, r0
 8001058:	4b01      	ldr	r3, [pc, #4]	; (8001060 <HAL_NVIC_EnableIRQ+0x14>)
 800105a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100

08001064 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001064:	3801      	subs	r0, #1
 8001066:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800106a:	d20a      	bcs.n	8001082 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106e:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001070:	4a06      	ldr	r2, [pc, #24]	; (800108c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001072:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001074:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001078:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001082:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e010 	.word	0xe000e010
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001090:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001094:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001096:	2b02      	cmp	r3, #2
 8001098:	d003      	beq.n	80010a2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800109a:	2304      	movs	r3, #4
 800109c:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800109e:	2001      	movs	r0, #1
 80010a0:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010a2:	6803      	ldr	r3, [r0, #0]
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	f022 020e 	bic.w	r2, r2, #14
 80010aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	f022 0201 	bic.w	r2, r2, #1
 80010b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010b4:	4a18      	ldr	r2, [pc, #96]	; (8001118 <HAL_DMA_Abort_IT+0x88>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d01f      	beq.n	80010fa <HAL_DMA_Abort_IT+0x6a>
 80010ba:	3214      	adds	r2, #20
 80010bc:	4293      	cmp	r3, r2
 80010be:	d01e      	beq.n	80010fe <HAL_DMA_Abort_IT+0x6e>
 80010c0:	3214      	adds	r2, #20
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d01d      	beq.n	8001102 <HAL_DMA_Abort_IT+0x72>
 80010c6:	3214      	adds	r2, #20
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d01d      	beq.n	8001108 <HAL_DMA_Abort_IT+0x78>
 80010cc:	3214      	adds	r2, #20
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d01d      	beq.n	800110e <HAL_DMA_Abort_IT+0x7e>
 80010d2:	3214      	adds	r2, #20
 80010d4:	4293      	cmp	r3, r2
 80010d6:	bf0c      	ite	eq
 80010d8:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80010dc:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80010e0:	4a0e      	ldr	r2, [pc, #56]	; (800111c <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010e2:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010e4:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80010e6:	2301      	movs	r3, #1
 80010e8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010ec:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80010ee:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80010f2:	b17b      	cbz	r3, 8001114 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 80010f4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80010f6:	4620      	mov	r0, r4
 80010f8:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010fa:	2301      	movs	r3, #1
 80010fc:	e7f0      	b.n	80010e0 <HAL_DMA_Abort_IT+0x50>
 80010fe:	2310      	movs	r3, #16
 8001100:	e7ee      	b.n	80010e0 <HAL_DMA_Abort_IT+0x50>
 8001102:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001106:	e7eb      	b.n	80010e0 <HAL_DMA_Abort_IT+0x50>
 8001108:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800110c:	e7e8      	b.n	80010e0 <HAL_DMA_Abort_IT+0x50>
 800110e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001112:	e7e5      	b.n	80010e0 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001114:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8001116:	bd10      	pop	{r4, pc}
 8001118:	40020008 	.word	0x40020008
 800111c:	40020000 	.word	0x40020000

08001120 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001120:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001124:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001126:	4616      	mov	r6, r2
 8001128:	4b65      	ldr	r3, [pc, #404]	; (80012c0 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800112a:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80012d0 <HAL_GPIO_Init+0x1b0>
 800112e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80012d4 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001132:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001136:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001138:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800113c:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001140:	45a0      	cmp	r8, r4
 8001142:	d17f      	bne.n	8001244 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001144:	684d      	ldr	r5, [r1, #4]
 8001146:	2d12      	cmp	r5, #18
 8001148:	f000 80af 	beq.w	80012aa <HAL_GPIO_Init+0x18a>
 800114c:	f200 8088 	bhi.w	8001260 <HAL_GPIO_Init+0x140>
 8001150:	2d02      	cmp	r5, #2
 8001152:	f000 80a7 	beq.w	80012a4 <HAL_GPIO_Init+0x184>
 8001156:	d87c      	bhi.n	8001252 <HAL_GPIO_Init+0x132>
 8001158:	2d00      	cmp	r5, #0
 800115a:	f000 808e 	beq.w	800127a <HAL_GPIO_Init+0x15a>
 800115e:	2d01      	cmp	r5, #1
 8001160:	f000 809e 	beq.w	80012a0 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001164:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001168:	2cff      	cmp	r4, #255	; 0xff
 800116a:	bf93      	iteet	ls
 800116c:	4682      	movls	sl, r0
 800116e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001172:	3d08      	subhi	r5, #8
 8001174:	f8d0 b000 	ldrls.w	fp, [r0]
 8001178:	bf92      	itee	ls
 800117a:	00b5      	lslls	r5, r6, #2
 800117c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001180:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001182:	fa09 f805 	lsl.w	r8, r9, r5
 8001186:	ea2b 0808 	bic.w	r8, fp, r8
 800118a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800118e:	bf88      	it	hi
 8001190:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001194:	ea48 0505 	orr.w	r5, r8, r5
 8001198:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800119c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80011a0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80011a4:	d04e      	beq.n	8001244 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011a6:	4d47      	ldr	r5, [pc, #284]	; (80012c4 <HAL_GPIO_Init+0x1a4>)
 80011a8:	4f46      	ldr	r7, [pc, #280]	; (80012c4 <HAL_GPIO_Init+0x1a4>)
 80011aa:	69ad      	ldr	r5, [r5, #24]
 80011ac:	f026 0803 	bic.w	r8, r6, #3
 80011b0:	f045 0501 	orr.w	r5, r5, #1
 80011b4:	61bd      	str	r5, [r7, #24]
 80011b6:	69bd      	ldr	r5, [r7, #24]
 80011b8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80011bc:	f005 0501 	and.w	r5, r5, #1
 80011c0:	9501      	str	r5, [sp, #4]
 80011c2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80011c6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011ca:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80011cc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80011d0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80011d4:	fa09 f90b 	lsl.w	r9, r9, fp
 80011d8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011dc:	4d3a      	ldr	r5, [pc, #232]	; (80012c8 <HAL_GPIO_Init+0x1a8>)
 80011de:	42a8      	cmp	r0, r5
 80011e0:	d068      	beq.n	80012b4 <HAL_GPIO_Init+0x194>
 80011e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011e6:	42a8      	cmp	r0, r5
 80011e8:	d066      	beq.n	80012b8 <HAL_GPIO_Init+0x198>
 80011ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011ee:	42a8      	cmp	r0, r5
 80011f0:	d064      	beq.n	80012bc <HAL_GPIO_Init+0x19c>
 80011f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011f6:	42a8      	cmp	r0, r5
 80011f8:	bf0c      	ite	eq
 80011fa:	2503      	moveq	r5, #3
 80011fc:	2504      	movne	r5, #4
 80011fe:	fa05 f50b 	lsl.w	r5, r5, fp
 8001202:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001206:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800120a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800120c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001210:	bf14      	ite	ne
 8001212:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001214:	43a5      	biceq	r5, r4
 8001216:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001218:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800121a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800121e:	bf14      	ite	ne
 8001220:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001222:	43a5      	biceq	r5, r4
 8001224:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001226:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001228:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800122c:	bf14      	ite	ne
 800122e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001230:	43a5      	biceq	r5, r4
 8001232:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001234:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001236:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800123a:	bf14      	ite	ne
 800123c:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800123e:	ea25 0404 	biceq.w	r4, r5, r4
 8001242:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001244:	3601      	adds	r6, #1
 8001246:	2e10      	cmp	r6, #16
 8001248:	f47f af73 	bne.w	8001132 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 800124c:	b003      	add	sp, #12
 800124e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001252:	2d03      	cmp	r5, #3
 8001254:	d022      	beq.n	800129c <HAL_GPIO_Init+0x17c>
 8001256:	2d11      	cmp	r5, #17
 8001258:	d184      	bne.n	8001164 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800125a:	68ca      	ldr	r2, [r1, #12]
 800125c:	3204      	adds	r2, #4
          break;
 800125e:	e781      	b.n	8001164 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001260:	4f1a      	ldr	r7, [pc, #104]	; (80012cc <HAL_GPIO_Init+0x1ac>)
 8001262:	42bd      	cmp	r5, r7
 8001264:	d009      	beq.n	800127a <HAL_GPIO_Init+0x15a>
 8001266:	d812      	bhi.n	800128e <HAL_GPIO_Init+0x16e>
 8001268:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80012d8 <HAL_GPIO_Init+0x1b8>
 800126c:	454d      	cmp	r5, r9
 800126e:	d004      	beq.n	800127a <HAL_GPIO_Init+0x15a>
 8001270:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001274:	454d      	cmp	r5, r9
 8001276:	f47f af75 	bne.w	8001164 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800127a:	688a      	ldr	r2, [r1, #8]
 800127c:	b1c2      	cbz	r2, 80012b0 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800127e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001280:	bf0c      	ite	eq
 8001282:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001286:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800128a:	2208      	movs	r2, #8
 800128c:	e76a      	b.n	8001164 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800128e:	4575      	cmp	r5, lr
 8001290:	d0f3      	beq.n	800127a <HAL_GPIO_Init+0x15a>
 8001292:	4565      	cmp	r5, ip
 8001294:	d0f1      	beq.n	800127a <HAL_GPIO_Init+0x15a>
 8001296:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80012dc <HAL_GPIO_Init+0x1bc>
 800129a:	e7eb      	b.n	8001274 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800129c:	2200      	movs	r2, #0
 800129e:	e761      	b.n	8001164 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012a0:	68ca      	ldr	r2, [r1, #12]
          break;
 80012a2:	e75f      	b.n	8001164 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012a4:	68ca      	ldr	r2, [r1, #12]
 80012a6:	3208      	adds	r2, #8
          break;
 80012a8:	e75c      	b.n	8001164 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012aa:	68ca      	ldr	r2, [r1, #12]
 80012ac:	320c      	adds	r2, #12
          break;
 80012ae:	e759      	b.n	8001164 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012b0:	2204      	movs	r2, #4
 80012b2:	e757      	b.n	8001164 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012b4:	2500      	movs	r5, #0
 80012b6:	e7a2      	b.n	80011fe <HAL_GPIO_Init+0xde>
 80012b8:	2501      	movs	r5, #1
 80012ba:	e7a0      	b.n	80011fe <HAL_GPIO_Init+0xde>
 80012bc:	2502      	movs	r5, #2
 80012be:	e79e      	b.n	80011fe <HAL_GPIO_Init+0xde>
 80012c0:	40010400 	.word	0x40010400
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40010800 	.word	0x40010800
 80012cc:	10210000 	.word	0x10210000
 80012d0:	10310000 	.word	0x10310000
 80012d4:	10320000 	.word	0x10320000
 80012d8:	10110000 	.word	0x10110000
 80012dc:	10220000 	.word	0x10220000

080012e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012e0:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80012e2:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80012e4:	6959      	ldr	r1, [r3, #20]
 80012e6:	4201      	tst	r1, r0
 80012e8:	d002      	beq.n	80012f0 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012ea:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012ec:	f001 fb44 	bl	8002978 <HAL_GPIO_EXTI_Callback>
 80012f0:	bd08      	pop	{r3, pc}
 80012f2:	bf00      	nop
 80012f4:	40010400 	.word	0x40010400

080012f8 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012f8:	6803      	ldr	r3, [r0, #0]
{
 80012fa:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012fe:	07db      	lsls	r3, r3, #31
{
 8001300:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001302:	d410      	bmi.n	8001326 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001304:	682b      	ldr	r3, [r5, #0]
 8001306:	079f      	lsls	r7, r3, #30
 8001308:	d45e      	bmi.n	80013c8 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800130a:	682b      	ldr	r3, [r5, #0]
 800130c:	0719      	lsls	r1, r3, #28
 800130e:	f100 8095 	bmi.w	800143c <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001312:	682b      	ldr	r3, [r5, #0]
 8001314:	075a      	lsls	r2, r3, #29
 8001316:	f100 80bf 	bmi.w	8001498 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800131a:	69ea      	ldr	r2, [r5, #28]
 800131c:	2a00      	cmp	r2, #0
 800131e:	f040 812d 	bne.w	800157c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001322:	2000      	movs	r0, #0
 8001324:	e014      	b.n	8001350 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001326:	4c90      	ldr	r4, [pc, #576]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001328:	6863      	ldr	r3, [r4, #4]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b04      	cmp	r3, #4
 8001330:	d007      	beq.n	8001342 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001332:	6863      	ldr	r3, [r4, #4]
 8001334:	f003 030c 	and.w	r3, r3, #12
 8001338:	2b08      	cmp	r3, #8
 800133a:	d10c      	bne.n	8001356 <HAL_RCC_OscConfig+0x5e>
 800133c:	6863      	ldr	r3, [r4, #4]
 800133e:	03de      	lsls	r6, r3, #15
 8001340:	d509      	bpl.n	8001356 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001342:	6823      	ldr	r3, [r4, #0]
 8001344:	039c      	lsls	r4, r3, #14
 8001346:	d5dd      	bpl.n	8001304 <HAL_RCC_OscConfig+0xc>
 8001348:	686b      	ldr	r3, [r5, #4]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1da      	bne.n	8001304 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800134e:	2001      	movs	r0, #1
}
 8001350:	b002      	add	sp, #8
 8001352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001356:	686b      	ldr	r3, [r5, #4]
 8001358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800135c:	d110      	bne.n	8001380 <HAL_RCC_OscConfig+0x88>
 800135e:	6823      	ldr	r3, [r4, #0]
 8001360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001364:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001366:	f7ff fb2f 	bl	80009c8 <HAL_GetTick>
 800136a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136c:	6823      	ldr	r3, [r4, #0]
 800136e:	0398      	lsls	r0, r3, #14
 8001370:	d4c8      	bmi.n	8001304 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001372:	f7ff fb29 	bl	80009c8 <HAL_GetTick>
 8001376:	1b80      	subs	r0, r0, r6
 8001378:	2864      	cmp	r0, #100	; 0x64
 800137a:	d9f7      	bls.n	800136c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800137c:	2003      	movs	r0, #3
 800137e:	e7e7      	b.n	8001350 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001380:	b99b      	cbnz	r3, 80013aa <HAL_RCC_OscConfig+0xb2>
 8001382:	6823      	ldr	r3, [r4, #0]
 8001384:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001388:	6023      	str	r3, [r4, #0]
 800138a:	6823      	ldr	r3, [r4, #0]
 800138c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001390:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001392:	f7ff fb19 	bl	80009c8 <HAL_GetTick>
 8001396:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001398:	6823      	ldr	r3, [r4, #0]
 800139a:	0399      	lsls	r1, r3, #14
 800139c:	d5b2      	bpl.n	8001304 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800139e:	f7ff fb13 	bl	80009c8 <HAL_GetTick>
 80013a2:	1b80      	subs	r0, r0, r6
 80013a4:	2864      	cmp	r0, #100	; 0x64
 80013a6:	d9f7      	bls.n	8001398 <HAL_RCC_OscConfig+0xa0>
 80013a8:	e7e8      	b.n	800137c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013ae:	6823      	ldr	r3, [r4, #0]
 80013b0:	d103      	bne.n	80013ba <HAL_RCC_OscConfig+0xc2>
 80013b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013b6:	6023      	str	r3, [r4, #0]
 80013b8:	e7d1      	b.n	800135e <HAL_RCC_OscConfig+0x66>
 80013ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013be:	6023      	str	r3, [r4, #0]
 80013c0:	6823      	ldr	r3, [r4, #0]
 80013c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c6:	e7cd      	b.n	8001364 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013c8:	4c67      	ldr	r4, [pc, #412]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 80013ca:	6863      	ldr	r3, [r4, #4]
 80013cc:	f013 0f0c 	tst.w	r3, #12
 80013d0:	d007      	beq.n	80013e2 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013d2:	6863      	ldr	r3, [r4, #4]
 80013d4:	f003 030c 	and.w	r3, r3, #12
 80013d8:	2b08      	cmp	r3, #8
 80013da:	d110      	bne.n	80013fe <HAL_RCC_OscConfig+0x106>
 80013dc:	6863      	ldr	r3, [r4, #4]
 80013de:	03da      	lsls	r2, r3, #15
 80013e0:	d40d      	bmi.n	80013fe <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	079b      	lsls	r3, r3, #30
 80013e6:	d502      	bpl.n	80013ee <HAL_RCC_OscConfig+0xf6>
 80013e8:	692b      	ldr	r3, [r5, #16]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d1af      	bne.n	800134e <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ee:	6823      	ldr	r3, [r4, #0]
 80013f0:	696a      	ldr	r2, [r5, #20]
 80013f2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013f6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013fa:	6023      	str	r3, [r4, #0]
 80013fc:	e785      	b.n	800130a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013fe:	692a      	ldr	r2, [r5, #16]
 8001400:	4b5a      	ldr	r3, [pc, #360]	; (800156c <HAL_RCC_OscConfig+0x274>)
 8001402:	b16a      	cbz	r2, 8001420 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001404:	2201      	movs	r2, #1
 8001406:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001408:	f7ff fade 	bl	80009c8 <HAL_GetTick>
 800140c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140e:	6823      	ldr	r3, [r4, #0]
 8001410:	079f      	lsls	r7, r3, #30
 8001412:	d4ec      	bmi.n	80013ee <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001414:	f7ff fad8 	bl	80009c8 <HAL_GetTick>
 8001418:	1b80      	subs	r0, r0, r6
 800141a:	2802      	cmp	r0, #2
 800141c:	d9f7      	bls.n	800140e <HAL_RCC_OscConfig+0x116>
 800141e:	e7ad      	b.n	800137c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001420:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001422:	f7ff fad1 	bl	80009c8 <HAL_GetTick>
 8001426:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001428:	6823      	ldr	r3, [r4, #0]
 800142a:	0798      	lsls	r0, r3, #30
 800142c:	f57f af6d 	bpl.w	800130a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001430:	f7ff faca 	bl	80009c8 <HAL_GetTick>
 8001434:	1b80      	subs	r0, r0, r6
 8001436:	2802      	cmp	r0, #2
 8001438:	d9f6      	bls.n	8001428 <HAL_RCC_OscConfig+0x130>
 800143a:	e79f      	b.n	800137c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800143c:	69aa      	ldr	r2, [r5, #24]
 800143e:	4c4a      	ldr	r4, [pc, #296]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 8001440:	4b4b      	ldr	r3, [pc, #300]	; (8001570 <HAL_RCC_OscConfig+0x278>)
 8001442:	b1da      	cbz	r2, 800147c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001444:	2201      	movs	r2, #1
 8001446:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001448:	f7ff fabe 	bl	80009c8 <HAL_GetTick>
 800144c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800144e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001450:	079b      	lsls	r3, r3, #30
 8001452:	d50d      	bpl.n	8001470 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001454:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001458:	4b46      	ldr	r3, [pc, #280]	; (8001574 <HAL_RCC_OscConfig+0x27c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001460:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001462:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001464:	9b01      	ldr	r3, [sp, #4]
 8001466:	1e5a      	subs	r2, r3, #1
 8001468:	9201      	str	r2, [sp, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f9      	bne.n	8001462 <HAL_RCC_OscConfig+0x16a>
 800146e:	e750      	b.n	8001312 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001470:	f7ff faaa 	bl	80009c8 <HAL_GetTick>
 8001474:	1b80      	subs	r0, r0, r6
 8001476:	2802      	cmp	r0, #2
 8001478:	d9e9      	bls.n	800144e <HAL_RCC_OscConfig+0x156>
 800147a:	e77f      	b.n	800137c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800147c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800147e:	f7ff faa3 	bl	80009c8 <HAL_GetTick>
 8001482:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001484:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001486:	079f      	lsls	r7, r3, #30
 8001488:	f57f af43 	bpl.w	8001312 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148c:	f7ff fa9c 	bl	80009c8 <HAL_GetTick>
 8001490:	1b80      	subs	r0, r0, r6
 8001492:	2802      	cmp	r0, #2
 8001494:	d9f6      	bls.n	8001484 <HAL_RCC_OscConfig+0x18c>
 8001496:	e771      	b.n	800137c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001498:	4c33      	ldr	r4, [pc, #204]	; (8001568 <HAL_RCC_OscConfig+0x270>)
 800149a:	69e3      	ldr	r3, [r4, #28]
 800149c:	00d8      	lsls	r0, r3, #3
 800149e:	d424      	bmi.n	80014ea <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80014a0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80014a2:	69e3      	ldr	r3, [r4, #28]
 80014a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a8:	61e3      	str	r3, [r4, #28]
 80014aa:	69e3      	ldr	r3, [r4, #28]
 80014ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b4:	4e30      	ldr	r6, [pc, #192]	; (8001578 <HAL_RCC_OscConfig+0x280>)
 80014b6:	6833      	ldr	r3, [r6, #0]
 80014b8:	05d9      	lsls	r1, r3, #23
 80014ba:	d518      	bpl.n	80014ee <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014bc:	68eb      	ldr	r3, [r5, #12]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d126      	bne.n	8001510 <HAL_RCC_OscConfig+0x218>
 80014c2:	6a23      	ldr	r3, [r4, #32]
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80014ca:	f7ff fa7d 	bl	80009c8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ce:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80014d2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d4:	6a23      	ldr	r3, [r4, #32]
 80014d6:	079b      	lsls	r3, r3, #30
 80014d8:	d53f      	bpl.n	800155a <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80014da:	2f00      	cmp	r7, #0
 80014dc:	f43f af1d 	beq.w	800131a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e0:	69e3      	ldr	r3, [r4, #28]
 80014e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014e6:	61e3      	str	r3, [r4, #28]
 80014e8:	e717      	b.n	800131a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80014ea:	2700      	movs	r7, #0
 80014ec:	e7e2      	b.n	80014b4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ee:	6833      	ldr	r3, [r6, #0]
 80014f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014f4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80014f6:	f7ff fa67 	bl	80009c8 <HAL_GetTick>
 80014fa:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014fc:	6833      	ldr	r3, [r6, #0]
 80014fe:	05da      	lsls	r2, r3, #23
 8001500:	d4dc      	bmi.n	80014bc <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001502:	f7ff fa61 	bl	80009c8 <HAL_GetTick>
 8001506:	eba0 0008 	sub.w	r0, r0, r8
 800150a:	2864      	cmp	r0, #100	; 0x64
 800150c:	d9f6      	bls.n	80014fc <HAL_RCC_OscConfig+0x204>
 800150e:	e735      	b.n	800137c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001510:	b9ab      	cbnz	r3, 800153e <HAL_RCC_OscConfig+0x246>
 8001512:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001514:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001518:	f023 0301 	bic.w	r3, r3, #1
 800151c:	6223      	str	r3, [r4, #32]
 800151e:	6a23      	ldr	r3, [r4, #32]
 8001520:	f023 0304 	bic.w	r3, r3, #4
 8001524:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001526:	f7ff fa4f 	bl	80009c8 <HAL_GetTick>
 800152a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800152c:	6a23      	ldr	r3, [r4, #32]
 800152e:	0798      	lsls	r0, r3, #30
 8001530:	d5d3      	bpl.n	80014da <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001532:	f7ff fa49 	bl	80009c8 <HAL_GetTick>
 8001536:	1b80      	subs	r0, r0, r6
 8001538:	4540      	cmp	r0, r8
 800153a:	d9f7      	bls.n	800152c <HAL_RCC_OscConfig+0x234>
 800153c:	e71e      	b.n	800137c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800153e:	2b05      	cmp	r3, #5
 8001540:	6a23      	ldr	r3, [r4, #32]
 8001542:	d103      	bne.n	800154c <HAL_RCC_OscConfig+0x254>
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6223      	str	r3, [r4, #32]
 800154a:	e7ba      	b.n	80014c2 <HAL_RCC_OscConfig+0x1ca>
 800154c:	f023 0301 	bic.w	r3, r3, #1
 8001550:	6223      	str	r3, [r4, #32]
 8001552:	6a23      	ldr	r3, [r4, #32]
 8001554:	f023 0304 	bic.w	r3, r3, #4
 8001558:	e7b6      	b.n	80014c8 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800155a:	f7ff fa35 	bl	80009c8 <HAL_GetTick>
 800155e:	eba0 0008 	sub.w	r0, r0, r8
 8001562:	42b0      	cmp	r0, r6
 8001564:	d9b6      	bls.n	80014d4 <HAL_RCC_OscConfig+0x1dc>
 8001566:	e709      	b.n	800137c <HAL_RCC_OscConfig+0x84>
 8001568:	40021000 	.word	0x40021000
 800156c:	42420000 	.word	0x42420000
 8001570:	42420480 	.word	0x42420480
 8001574:	2000000c 	.word	0x2000000c
 8001578:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800157c:	4c22      	ldr	r4, [pc, #136]	; (8001608 <HAL_RCC_OscConfig+0x310>)
 800157e:	6863      	ldr	r3, [r4, #4]
 8001580:	f003 030c 	and.w	r3, r3, #12
 8001584:	2b08      	cmp	r3, #8
 8001586:	f43f aee2 	beq.w	800134e <HAL_RCC_OscConfig+0x56>
 800158a:	2300      	movs	r3, #0
 800158c:	4e1f      	ldr	r6, [pc, #124]	; (800160c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800158e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001590:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001592:	d12b      	bne.n	80015ec <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001594:	f7ff fa18 	bl	80009c8 <HAL_GetTick>
 8001598:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	0199      	lsls	r1, r3, #6
 800159e:	d41f      	bmi.n	80015e0 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015a0:	6a2b      	ldr	r3, [r5, #32]
 80015a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a6:	d105      	bne.n	80015b4 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015a8:	6862      	ldr	r2, [r4, #4]
 80015aa:	68a9      	ldr	r1, [r5, #8]
 80015ac:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80015b0:	430a      	orrs	r2, r1
 80015b2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015b4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80015b6:	6862      	ldr	r2, [r4, #4]
 80015b8:	430b      	orrs	r3, r1
 80015ba:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80015be:	4313      	orrs	r3, r2
 80015c0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80015c2:	2301      	movs	r3, #1
 80015c4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80015c6:	f7ff f9ff 	bl	80009c8 <HAL_GetTick>
 80015ca:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015cc:	6823      	ldr	r3, [r4, #0]
 80015ce:	019a      	lsls	r2, r3, #6
 80015d0:	f53f aea7 	bmi.w	8001322 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d4:	f7ff f9f8 	bl	80009c8 <HAL_GetTick>
 80015d8:	1b40      	subs	r0, r0, r5
 80015da:	2802      	cmp	r0, #2
 80015dc:	d9f6      	bls.n	80015cc <HAL_RCC_OscConfig+0x2d4>
 80015de:	e6cd      	b.n	800137c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015e0:	f7ff f9f2 	bl	80009c8 <HAL_GetTick>
 80015e4:	1bc0      	subs	r0, r0, r7
 80015e6:	2802      	cmp	r0, #2
 80015e8:	d9d7      	bls.n	800159a <HAL_RCC_OscConfig+0x2a2>
 80015ea:	e6c7      	b.n	800137c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80015ec:	f7ff f9ec 	bl	80009c8 <HAL_GetTick>
 80015f0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015f2:	6823      	ldr	r3, [r4, #0]
 80015f4:	019b      	lsls	r3, r3, #6
 80015f6:	f57f ae94 	bpl.w	8001322 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fa:	f7ff f9e5 	bl	80009c8 <HAL_GetTick>
 80015fe:	1b40      	subs	r0, r0, r5
 8001600:	2802      	cmp	r0, #2
 8001602:	d9f6      	bls.n	80015f2 <HAL_RCC_OscConfig+0x2fa>
 8001604:	e6ba      	b.n	800137c <HAL_RCC_OscConfig+0x84>
 8001606:	bf00      	nop
 8001608:	40021000 	.word	0x40021000
 800160c:	42420060 	.word	0x42420060

08001610 <HAL_RCC_GetSysClockFreq>:
{
 8001610:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001612:	4b19      	ldr	r3, [pc, #100]	; (8001678 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001614:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001616:	ac02      	add	r4, sp, #8
 8001618:	f103 0510 	add.w	r5, r3, #16
 800161c:	4622      	mov	r2, r4
 800161e:	6818      	ldr	r0, [r3, #0]
 8001620:	6859      	ldr	r1, [r3, #4]
 8001622:	3308      	adds	r3, #8
 8001624:	c203      	stmia	r2!, {r0, r1}
 8001626:	42ab      	cmp	r3, r5
 8001628:	4614      	mov	r4, r2
 800162a:	d1f7      	bne.n	800161c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800162c:	2301      	movs	r3, #1
 800162e:	f88d 3004 	strb.w	r3, [sp, #4]
 8001632:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001634:	4911      	ldr	r1, [pc, #68]	; (800167c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001636:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800163a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800163c:	f003 020c 	and.w	r2, r3, #12
 8001640:	2a08      	cmp	r2, #8
 8001642:	d117      	bne.n	8001674 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001644:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001648:	a806      	add	r0, sp, #24
 800164a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800164c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800164e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001652:	d50c      	bpl.n	800166e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001654:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001656:	480a      	ldr	r0, [pc, #40]	; (8001680 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001658:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800165c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800165e:	aa06      	add	r2, sp, #24
 8001660:	4413      	add	r3, r2
 8001662:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001666:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800166a:	b007      	add	sp, #28
 800166c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800166e:	4805      	ldr	r0, [pc, #20]	; (8001684 <HAL_RCC_GetSysClockFreq+0x74>)
 8001670:	4350      	muls	r0, r2
 8001672:	e7fa      	b.n	800166a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001674:	4802      	ldr	r0, [pc, #8]	; (8001680 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001676:	e7f8      	b.n	800166a <HAL_RCC_GetSysClockFreq+0x5a>
 8001678:	08003708 	.word	0x08003708
 800167c:	40021000 	.word	0x40021000
 8001680:	007a1200 	.word	0x007a1200
 8001684:	003d0900 	.word	0x003d0900

08001688 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001688:	4a54      	ldr	r2, [pc, #336]	; (80017dc <HAL_RCC_ClockConfig+0x154>)
{
 800168a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800168e:	6813      	ldr	r3, [r2, #0]
{
 8001690:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	428b      	cmp	r3, r1
{
 8001698:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800169a:	d32a      	bcc.n	80016f2 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800169c:	6829      	ldr	r1, [r5, #0]
 800169e:	078c      	lsls	r4, r1, #30
 80016a0:	d434      	bmi.n	800170c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016a2:	07ca      	lsls	r2, r1, #31
 80016a4:	d447      	bmi.n	8001736 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80016a6:	4a4d      	ldr	r2, [pc, #308]	; (80017dc <HAL_RCC_ClockConfig+0x154>)
 80016a8:	6813      	ldr	r3, [r2, #0]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	429e      	cmp	r6, r3
 80016b0:	f0c0 8082 	bcc.w	80017b8 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b4:	682a      	ldr	r2, [r5, #0]
 80016b6:	4c4a      	ldr	r4, [pc, #296]	; (80017e0 <HAL_RCC_ClockConfig+0x158>)
 80016b8:	f012 0f04 	tst.w	r2, #4
 80016bc:	f040 8087 	bne.w	80017ce <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016c0:	0713      	lsls	r3, r2, #28
 80016c2:	d506      	bpl.n	80016d2 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016c4:	6863      	ldr	r3, [r4, #4]
 80016c6:	692a      	ldr	r2, [r5, #16]
 80016c8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80016cc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80016d0:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016d2:	f7ff ff9d 	bl	8001610 <HAL_RCC_GetSysClockFreq>
 80016d6:	6863      	ldr	r3, [r4, #4]
 80016d8:	4a42      	ldr	r2, [pc, #264]	; (80017e4 <HAL_RCC_ClockConfig+0x15c>)
 80016da:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80016de:	5cd3      	ldrb	r3, [r2, r3]
 80016e0:	40d8      	lsrs	r0, r3
 80016e2:	4b41      	ldr	r3, [pc, #260]	; (80017e8 <HAL_RCC_ClockConfig+0x160>)
 80016e4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f7ff f92c 	bl	8000944 <HAL_InitTick>
  return HAL_OK;
 80016ec:	2000      	movs	r0, #0
}
 80016ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f2:	6813      	ldr	r3, [r2, #0]
 80016f4:	f023 0307 	bic.w	r3, r3, #7
 80016f8:	430b      	orrs	r3, r1
 80016fa:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016fc:	6813      	ldr	r3, [r2, #0]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	4299      	cmp	r1, r3
 8001704:	d0ca      	beq.n	800169c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001706:	2001      	movs	r0, #1
 8001708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800170c:	4b34      	ldr	r3, [pc, #208]	; (80017e0 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800170e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001712:	bf1e      	ittt	ne
 8001714:	685a      	ldrne	r2, [r3, #4]
 8001716:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800171a:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800171c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800171e:	bf42      	ittt	mi
 8001720:	685a      	ldrmi	r2, [r3, #4]
 8001722:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001726:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001728:	685a      	ldr	r2, [r3, #4]
 800172a:	68a8      	ldr	r0, [r5, #8]
 800172c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001730:	4302      	orrs	r2, r0
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	e7b5      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001736:	686a      	ldr	r2, [r5, #4]
 8001738:	4c29      	ldr	r4, [pc, #164]	; (80017e0 <HAL_RCC_ClockConfig+0x158>)
 800173a:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173c:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800173e:	d11c      	bne.n	800177a <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001740:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001744:	d0df      	beq.n	8001706 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001746:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001748:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800174c:	f023 0303 	bic.w	r3, r3, #3
 8001750:	4313      	orrs	r3, r2
 8001752:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001754:	f7ff f938 	bl	80009c8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001758:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800175a:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800175c:	2b01      	cmp	r3, #1
 800175e:	d114      	bne.n	800178a <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001760:	6863      	ldr	r3, [r4, #4]
 8001762:	f003 030c 	and.w	r3, r3, #12
 8001766:	2b04      	cmp	r3, #4
 8001768:	d09d      	beq.n	80016a6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176a:	f7ff f92d 	bl	80009c8 <HAL_GetTick>
 800176e:	1bc0      	subs	r0, r0, r7
 8001770:	4540      	cmp	r0, r8
 8001772:	d9f5      	bls.n	8001760 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8001774:	2003      	movs	r0, #3
 8001776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800177a:	2a02      	cmp	r2, #2
 800177c:	d102      	bne.n	8001784 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800177e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001782:	e7df      	b.n	8001744 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001784:	f013 0f02 	tst.w	r3, #2
 8001788:	e7dc      	b.n	8001744 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800178a:	2b02      	cmp	r3, #2
 800178c:	d10f      	bne.n	80017ae <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800178e:	6863      	ldr	r3, [r4, #4]
 8001790:	f003 030c 	and.w	r3, r3, #12
 8001794:	2b08      	cmp	r3, #8
 8001796:	d086      	beq.n	80016a6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001798:	f7ff f916 	bl	80009c8 <HAL_GetTick>
 800179c:	1bc0      	subs	r0, r0, r7
 800179e:	4540      	cmp	r0, r8
 80017a0:	d9f5      	bls.n	800178e <HAL_RCC_ClockConfig+0x106>
 80017a2:	e7e7      	b.n	8001774 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a4:	f7ff f910 	bl	80009c8 <HAL_GetTick>
 80017a8:	1bc0      	subs	r0, r0, r7
 80017aa:	4540      	cmp	r0, r8
 80017ac:	d8e2      	bhi.n	8001774 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ae:	6863      	ldr	r3, [r4, #4]
 80017b0:	f013 0f0c 	tst.w	r3, #12
 80017b4:	d1f6      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x11c>
 80017b6:	e776      	b.n	80016a6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b8:	6813      	ldr	r3, [r2, #0]
 80017ba:	f023 0307 	bic.w	r3, r3, #7
 80017be:	4333      	orrs	r3, r6
 80017c0:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017c2:	6813      	ldr	r3, [r2, #0]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	429e      	cmp	r6, r3
 80017ca:	d19c      	bne.n	8001706 <HAL_RCC_ClockConfig+0x7e>
 80017cc:	e772      	b.n	80016b4 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017ce:	6863      	ldr	r3, [r4, #4]
 80017d0:	68e9      	ldr	r1, [r5, #12]
 80017d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017d6:	430b      	orrs	r3, r1
 80017d8:	6063      	str	r3, [r4, #4]
 80017da:	e771      	b.n	80016c0 <HAL_RCC_ClockConfig+0x38>
 80017dc:	40022000 	.word	0x40022000
 80017e0:	40021000 	.word	0x40021000
 80017e4:	08003735 	.word	0x08003735
 80017e8:	2000000c 	.word	0x2000000c

080017ec <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <HAL_RCC_GetPCLK1Freq+0x14>)
 80017ee:	4a05      	ldr	r2, [pc, #20]	; (8001804 <HAL_RCC_GetPCLK1Freq+0x18>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80017f6:	5cd3      	ldrb	r3, [r2, r3]
 80017f8:	4a03      	ldr	r2, [pc, #12]	; (8001808 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80017fa:	6810      	ldr	r0, [r2, #0]
}    
 80017fc:	40d8      	lsrs	r0, r3
 80017fe:	4770      	bx	lr
 8001800:	40021000 	.word	0x40021000
 8001804:	08003745 	.word	0x08003745
 8001808:	2000000c 	.word	0x2000000c

0800180c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <HAL_RCC_GetPCLK2Freq+0x14>)
 800180e:	4a05      	ldr	r2, [pc, #20]	; (8001824 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001816:	5cd3      	ldrb	r3, [r2, r3]
 8001818:	4a03      	ldr	r2, [pc, #12]	; (8001828 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800181a:	6810      	ldr	r0, [r2, #0]
} 
 800181c:	40d8      	lsrs	r0, r3
 800181e:	4770      	bx	lr
 8001820:	40021000 	.word	0x40021000
 8001824:	08003745 	.word	0x08003745
 8001828:	2000000c 	.word	0x2000000c

0800182c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800182c:	6803      	ldr	r3, [r0, #0]
{
 800182e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001832:	07d9      	lsls	r1, r3, #31
{
 8001834:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001836:	d520      	bpl.n	800187a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001838:	4c35      	ldr	r4, [pc, #212]	; (8001910 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800183a:	69e3      	ldr	r3, [r4, #28]
 800183c:	00da      	lsls	r2, r3, #3
 800183e:	d432      	bmi.n	80018a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001840:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001842:	69e3      	ldr	r3, [r4, #28]
 8001844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001848:	61e3      	str	r3, [r4, #28]
 800184a:	69e3      	ldr	r3, [r4, #28]
 800184c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001854:	4e2f      	ldr	r6, [pc, #188]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001856:	6833      	ldr	r3, [r6, #0]
 8001858:	05db      	lsls	r3, r3, #23
 800185a:	d526      	bpl.n	80018aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800185c:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800185e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001862:	d136      	bne.n	80018d2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001864:	6a23      	ldr	r3, [r4, #32]
 8001866:	686a      	ldr	r2, [r5, #4]
 8001868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800186c:	4313      	orrs	r3, r2
 800186e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001870:	b11f      	cbz	r7, 800187a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001872:	69e3      	ldr	r3, [r4, #28]
 8001874:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001878:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800187a:	6828      	ldr	r0, [r5, #0]
 800187c:	0783      	lsls	r3, r0, #30
 800187e:	d506      	bpl.n	800188e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001880:	4a23      	ldr	r2, [pc, #140]	; (8001910 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001882:	68a9      	ldr	r1, [r5, #8]
 8001884:	6853      	ldr	r3, [r2, #4]
 8001886:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800188a:	430b      	orrs	r3, r1
 800188c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800188e:	f010 0010 	ands.w	r0, r0, #16
 8001892:	d01b      	beq.n	80018cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001894:	4a1e      	ldr	r2, [pc, #120]	; (8001910 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001896:	68e9      	ldr	r1, [r5, #12]
 8001898:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800189a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800189c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80018a0:	430b      	orrs	r3, r1
 80018a2:	6053      	str	r3, [r2, #4]
 80018a4:	e012      	b.n	80018cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80018a6:	2700      	movs	r7, #0
 80018a8:	e7d4      	b.n	8001854 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018aa:	6833      	ldr	r3, [r6, #0]
 80018ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80018b2:	f7ff f889 	bl	80009c8 <HAL_GetTick>
 80018b6:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b8:	6833      	ldr	r3, [r6, #0]
 80018ba:	05d8      	lsls	r0, r3, #23
 80018bc:	d4ce      	bmi.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018be:	f7ff f883 	bl	80009c8 <HAL_GetTick>
 80018c2:	eba0 0008 	sub.w	r0, r0, r8
 80018c6:	2864      	cmp	r0, #100	; 0x64
 80018c8:	d9f6      	bls.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80018ca:	2003      	movs	r0, #3
}
 80018cc:	b002      	add	sp, #8
 80018ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018d2:	686a      	ldr	r2, [r5, #4]
 80018d4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80018d8:	4293      	cmp	r3, r2
 80018da:	d0c3      	beq.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80018dc:	2001      	movs	r0, #1
 80018de:	4a0e      	ldr	r2, [pc, #56]	; (8001918 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018e0:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80018e2:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018e4:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018ea:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80018ec:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80018ee:	07d9      	lsls	r1, r3, #31
 80018f0:	d5b8      	bpl.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80018f2:	f7ff f869 	bl	80009c8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018f6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80018fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018fc:	6a23      	ldr	r3, [r4, #32]
 80018fe:	079a      	lsls	r2, r3, #30
 8001900:	d4b0      	bmi.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001902:	f7ff f861 	bl	80009c8 <HAL_GetTick>
 8001906:	1b80      	subs	r0, r0, r6
 8001908:	4540      	cmp	r0, r8
 800190a:	d9f7      	bls.n	80018fc <HAL_RCCEx_PeriphCLKConfig+0xd0>
 800190c:	e7dd      	b.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000
 8001914:	40007000 	.word	0x40007000
 8001918:	42420440 	.word	0x42420440

0800191c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800191c:	b570      	push	{r4, r5, r6, lr}
 800191e:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001920:	4b35      	ldr	r3, [pc, #212]	; (80019f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
{
 8001922:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001924:	ad02      	add	r5, sp, #8
 8001926:	f103 0610 	add.w	r6, r3, #16
 800192a:	462a      	mov	r2, r5
 800192c:	6818      	ldr	r0, [r3, #0]
 800192e:	6859      	ldr	r1, [r3, #4]
 8001930:	3308      	adds	r3, #8
 8001932:	c203      	stmia	r2!, {r0, r1}
 8001934:	42b3      	cmp	r3, r6
 8001936:	4615      	mov	r5, r2
 8001938:	d1f7      	bne.n	800192a <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800193a:	2301      	movs	r3, #1
 800193c:	f88d 3004 	strb.w	r3, [sp, #4]
 8001940:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8001942:	429c      	cmp	r4, r3
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001944:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 8001948:	d047      	beq.n	80019da <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
 800194a:	2c10      	cmp	r4, #16
 800194c:	d017      	beq.n	800197e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 800194e:	2c01      	cmp	r4, #1
 8001950:	d14f      	bne.n	80019f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001952:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8001956:	4a29      	ldr	r2, [pc, #164]	; (80019fc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001958:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800195a:	4019      	ands	r1, r3
 800195c:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001960:	d044      	beq.n	80019ec <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001962:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001966:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800196a:	d12d      	bne.n	80019c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      {
        frequency = LSI_VALUE;
 800196c:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001970:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8001972:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 8001976:	bf08      	it	eq
 8001978:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return(frequency);
}
 800197a:	b006      	add	sp, #24
 800197c:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 800197e:	4b1f      	ldr	r3, [pc, #124]	; (80019fc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001980:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8001982:	6818      	ldr	r0, [r3, #0]
 8001984:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001988:	d0f7      	beq.n	800197a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800198a:	f3c1 4283 	ubfx	r2, r1, #18, #4
 800198e:	a806      	add	r0, sp, #24
 8001990:	4402      	add	r2, r0
 8001992:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001996:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001998:	bf41      	itttt	mi
 800199a:	685a      	ldrmi	r2, [r3, #4]
 800199c:	a906      	addmi	r1, sp, #24
 800199e:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 80019a2:	1852      	addmi	r2, r2, r1
 80019a4:	bf44      	itt	mi
 80019a6:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80019aa:	4a15      	ldrmi	r2, [pc, #84]	; (8001a00 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80019ac:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80019ae:	bf4c      	ite	mi
 80019b0:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019b4:	4a13      	ldrpl	r2, [pc, #76]	; (8001a04 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80019b6:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019b8:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80019bc:	d4dd      	bmi.n	800197a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          frequency = (pllclk * 2) / 3;
 80019be:	2303      	movs	r3, #3
 80019c0:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80019c2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80019c6:	e7d8      	b.n	800197a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80019c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80019cc:	d111      	bne.n	80019f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80019ce:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 80019d0:	f24f 4024 	movw	r0, #62500	; 0xf424
 80019d4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80019d8:	e7cd      	b.n	8001976 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80019da:	f7ff ff17 	bl	800180c <HAL_RCC_GetPCLK2Freq>
 80019de:	4b07      	ldr	r3, [pc, #28]	; (80019fc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f3c3 3381 	ubfx	r3, r3, #14, #2
 80019e6:	3301      	adds	r3, #1
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	e7ea      	b.n	80019c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSE_VALUE;
 80019ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80019f0:	e7c3      	b.n	800197a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        frequency = 0U;
 80019f2:	2000      	movs	r0, #0
 80019f4:	e7c1      	b.n	800197a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80019f6:	bf00      	nop
 80019f8:	08003718 	.word	0x08003718
 80019fc:	40021000 	.word	0x40021000
 8001a00:	007a1200 	.word	0x007a1200
 8001a04:	003d0900 	.word	0x003d0900

08001a08 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a08:	6a03      	ldr	r3, [r0, #32]
{
 8001a0a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a0c:	f023 0301 	bic.w	r3, r3, #1
 8001a10:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a12:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a14:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a16:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001a1a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001a1e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001a20:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001a22:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001a26:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001a28:	4d0a      	ldr	r5, [pc, #40]	; (8001a54 <TIM_OC1_SetConfig+0x4c>)
 8001a2a:	42a8      	cmp	r0, r5
 8001a2c:	d10b      	bne.n	8001a46 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001a2e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001a30:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001a34:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a36:	698e      	ldr	r6, [r1, #24]
 8001a38:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a3a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a3e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a40:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a44:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a46:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a48:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a4a:	684a      	ldr	r2, [r1, #4]
 8001a4c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a4e:	6203      	str	r3, [r0, #32]
 8001a50:	bd70      	pop	{r4, r5, r6, pc}
 8001a52:	bf00      	nop
 8001a54:	40012c00 	.word	0x40012c00

08001a58 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a58:	6a03      	ldr	r3, [r0, #32]
{
 8001a5a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a60:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a62:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a64:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a66:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a68:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a6a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001a6e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a70:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001a72:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a76:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001a7a:	4d0b      	ldr	r5, [pc, #44]	; (8001aa8 <TIM_OC3_SetConfig+0x50>)
 8001a7c:	42a8      	cmp	r0, r5
 8001a7e:	d10d      	bne.n	8001a9c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a80:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001a82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a86:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a8a:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001a8c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001a8e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a92:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001a94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a98:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a9c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001a9e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001aa0:	684a      	ldr	r2, [r1, #4]
 8001aa2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001aa4:	6203      	str	r3, [r0, #32]
 8001aa6:	bd70      	pop	{r4, r5, r6, pc}
 8001aa8:	40012c00 	.word	0x40012c00

08001aac <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001aac:	6a03      	ldr	r3, [r0, #32]
{
 8001aae:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ab0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ab4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ab6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ab8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001aba:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001abc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001abe:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ac2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ac6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001ac8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001acc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ad0:	4d06      	ldr	r5, [pc, #24]	; (8001aec <TIM_OC4_SetConfig+0x40>)
 8001ad2:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001ad4:	bf02      	ittt	eq
 8001ad6:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001ad8:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001adc:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ae0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ae2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ae4:	684a      	ldr	r2, [r1, #4]
 8001ae6:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ae8:	6203      	str	r3, [r0, #32]
 8001aea:	bd30      	pop	{r4, r5, pc}
 8001aec:	40012c00 	.word	0x40012c00

08001af0 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001af0:	6803      	ldr	r3, [r0, #0]
}
 8001af2:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	f042 0201 	orr.w	r2, r2, #1
 8001afa:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	f042 0201 	orr.w	r2, r2, #1
 8001b02:	601a      	str	r2, [r3, #0]
}
 8001b04:	4770      	bx	lr

08001b06 <HAL_TIM_PWM_MspInit>:
 8001b06:	4770      	bx	lr

08001b08 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001b08:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001b0c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	f04f 0302 	mov.w	r3, #2
 8001b14:	d01c      	beq.n	8001b50 <HAL_TIM_ConfigClockSource+0x48>
 8001b16:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001b18:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001b1c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001b1e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001b22:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b24:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001b28:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001b2c:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001b2e:	680a      	ldr	r2, [r1, #0]
 8001b30:	2a40      	cmp	r2, #64	; 0x40
 8001b32:	d079      	beq.n	8001c28 <HAL_TIM_ConfigClockSource+0x120>
 8001b34:	d819      	bhi.n	8001b6a <HAL_TIM_ConfigClockSource+0x62>
 8001b36:	2a10      	cmp	r2, #16
 8001b38:	f000 8093 	beq.w	8001c62 <HAL_TIM_ConfigClockSource+0x15a>
 8001b3c:	d80a      	bhi.n	8001b54 <HAL_TIM_ConfigClockSource+0x4c>
 8001b3e:	2a00      	cmp	r2, #0
 8001b40:	f000 8089 	beq.w	8001c56 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8001b44:	2301      	movs	r3, #1
 8001b46:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001b50:	4618      	mov	r0, r3
}
 8001b52:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001b54:	2a20      	cmp	r2, #32
 8001b56:	f000 808a 	beq.w	8001c6e <HAL_TIM_ConfigClockSource+0x166>
 8001b5a:	2a30      	cmp	r2, #48	; 0x30
 8001b5c:	d1f2      	bne.n	8001b44 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001b5e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b60:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b64:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001b68:	e036      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001b6a:	2a70      	cmp	r2, #112	; 0x70
 8001b6c:	d036      	beq.n	8001bdc <HAL_TIM_ConfigClockSource+0xd4>
 8001b6e:	d81b      	bhi.n	8001ba8 <HAL_TIM_ConfigClockSource+0xa0>
 8001b70:	2a50      	cmp	r2, #80	; 0x50
 8001b72:	d042      	beq.n	8001bfa <HAL_TIM_ConfigClockSource+0xf2>
 8001b74:	2a60      	cmp	r2, #96	; 0x60
 8001b76:	d1e5      	bne.n	8001b44 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b78:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b7a:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b7c:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b80:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b82:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b84:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001b86:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001b88:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001b8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001b90:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001b94:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001b98:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001b9a:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001b9c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ba2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001ba6:	e017      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001ba8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001bac:	d011      	beq.n	8001bd2 <HAL_TIM_ConfigClockSource+0xca>
 8001bae:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001bb2:	d1c7      	bne.n	8001b44 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001bb4:	688a      	ldr	r2, [r1, #8]
 8001bb6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001bb8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001bba:	68c9      	ldr	r1, [r1, #12]
 8001bbc:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001bbe:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001bc2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001bc6:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001bc8:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001bd0:	e002      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001bd2:	689a      	ldr	r2, [r3, #8]
 8001bd4:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	e7b3      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001bdc:	688a      	ldr	r2, [r1, #8]
 8001bde:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001be0:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001be2:	68c9      	ldr	r1, [r1, #12]
 8001be4:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001be6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001bea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001bee:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001bf0:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001bf2:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001bf4:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001bf8:	e7ee      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bfa:	684c      	ldr	r4, [r1, #4]
 8001bfc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001bfe:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c00:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c02:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c06:	f025 0501 	bic.w	r5, r5, #1
 8001c0a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c0c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001c0e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c10:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c14:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001c18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c1a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001c1c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c22:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001c26:	e7d7      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c28:	684c      	ldr	r4, [r1, #4]
 8001c2a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001c2c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c2e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c30:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c34:	f025 0501 	bic.w	r5, r5, #1
 8001c38:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c3a:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001c3c:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c3e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c42:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c48:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001c4a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c4c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c50:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001c54:	e7c0      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001c56:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c58:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c5c:	f042 0207 	orr.w	r2, r2, #7
 8001c60:	e7ba      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001c62:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c64:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c68:	f042 0217 	orr.w	r2, r2, #23
 8001c6c:	e7b4      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001c6e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c70:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c74:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001c78:	e7ae      	b.n	8001bd8 <HAL_TIM_ConfigClockSource+0xd0>

08001c7a <HAL_TIM_PeriodElapsedCallback>:
 8001c7a:	4770      	bx	lr

08001c7c <HAL_TIM_OC_DelayElapsedCallback>:
 8001c7c:	4770      	bx	lr

08001c7e <HAL_TIM_IC_CaptureCallback>:
 8001c7e:	4770      	bx	lr

08001c80 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001c80:	4770      	bx	lr

08001c82 <HAL_TIM_TriggerCallback>:
 8001c82:	4770      	bx	lr

08001c84 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c84:	6803      	ldr	r3, [r0, #0]
{
 8001c86:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c88:	691a      	ldr	r2, [r3, #16]
{
 8001c8a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c8c:	0791      	lsls	r1, r2, #30
 8001c8e:	d50e      	bpl.n	8001cae <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	0792      	lsls	r2, r2, #30
 8001c94:	d50b      	bpl.n	8001cae <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c96:	f06f 0202 	mvn.w	r2, #2
 8001c9a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c9c:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c9e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ca0:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ca2:	079b      	lsls	r3, r3, #30
 8001ca4:	d077      	beq.n	8001d96 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001ca6:	f7ff ffea 	bl	8001c7e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001caa:	2300      	movs	r3, #0
 8001cac:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cae:	6823      	ldr	r3, [r4, #0]
 8001cb0:	691a      	ldr	r2, [r3, #16]
 8001cb2:	0750      	lsls	r0, r2, #29
 8001cb4:	d510      	bpl.n	8001cd8 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001cb6:	68da      	ldr	r2, [r3, #12]
 8001cb8:	0751      	lsls	r1, r2, #29
 8001cba:	d50d      	bpl.n	8001cd8 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cbc:	f06f 0204 	mvn.w	r2, #4
 8001cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cc2:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cc4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cc6:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cc8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001ccc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cce:	d068      	beq.n	8001da2 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001cd0:	f7ff ffd5 	bl	8001c7e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cd8:	6823      	ldr	r3, [r4, #0]
 8001cda:	691a      	ldr	r2, [r3, #16]
 8001cdc:	0712      	lsls	r2, r2, #28
 8001cde:	d50f      	bpl.n	8001d00 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001ce0:	68da      	ldr	r2, [r3, #12]
 8001ce2:	0710      	lsls	r0, r2, #28
 8001ce4:	d50c      	bpl.n	8001d00 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ce6:	f06f 0208 	mvn.w	r2, #8
 8001cea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cec:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cee:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cf0:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cf2:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001cf4:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cf6:	d05a      	beq.n	8001dae <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001cf8:	f7ff ffc1 	bl	8001c7e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d00:	6823      	ldr	r3, [r4, #0]
 8001d02:	691a      	ldr	r2, [r3, #16]
 8001d04:	06d2      	lsls	r2, r2, #27
 8001d06:	d510      	bpl.n	8001d2a <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	06d0      	lsls	r0, r2, #27
 8001d0c:	d50d      	bpl.n	8001d2a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d0e:	f06f 0210 	mvn.w	r2, #16
 8001d12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d14:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d16:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d18:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d1a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001d1e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d20:	d04b      	beq.n	8001dba <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d22:	f7ff ffac 	bl	8001c7e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d26:	2300      	movs	r3, #0
 8001d28:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d2a:	6823      	ldr	r3, [r4, #0]
 8001d2c:	691a      	ldr	r2, [r3, #16]
 8001d2e:	07d1      	lsls	r1, r2, #31
 8001d30:	d508      	bpl.n	8001d44 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001d32:	68da      	ldr	r2, [r3, #12]
 8001d34:	07d2      	lsls	r2, r2, #31
 8001d36:	d505      	bpl.n	8001d44 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d38:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d3c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d3e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d40:	f7ff ff9b 	bl	8001c7a <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d44:	6823      	ldr	r3, [r4, #0]
 8001d46:	691a      	ldr	r2, [r3, #16]
 8001d48:	0610      	lsls	r0, r2, #24
 8001d4a:	d508      	bpl.n	8001d5e <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001d4c:	68da      	ldr	r2, [r3, #12]
 8001d4e:	0611      	lsls	r1, r2, #24
 8001d50:	d505      	bpl.n	8001d5e <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d52:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001d56:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d58:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001d5a:	f000 fa0c 	bl	8002176 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d5e:	6823      	ldr	r3, [r4, #0]
 8001d60:	691a      	ldr	r2, [r3, #16]
 8001d62:	0652      	lsls	r2, r2, #25
 8001d64:	d508      	bpl.n	8001d78 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	0650      	lsls	r0, r2, #25
 8001d6a:	d505      	bpl.n	8001d78 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001d70:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d72:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001d74:	f7ff ff85 	bl	8001c82 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d78:	6823      	ldr	r3, [r4, #0]
 8001d7a:	691a      	ldr	r2, [r3, #16]
 8001d7c:	0691      	lsls	r1, r2, #26
 8001d7e:	d522      	bpl.n	8001dc6 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	0692      	lsls	r2, r2, #26
 8001d84:	d51f      	bpl.n	8001dc6 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d86:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001d8a:	4620      	mov	r0, r4
}
 8001d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d90:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001d92:	f000 b9ef 	b.w	8002174 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d96:	f7ff ff71 	bl	8001c7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d9a:	4620      	mov	r0, r4
 8001d9c:	f7ff ff70 	bl	8001c80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001da0:	e783      	b.n	8001caa <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001da2:	f7ff ff6b 	bl	8001c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da6:	4620      	mov	r0, r4
 8001da8:	f7ff ff6a 	bl	8001c80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001dac:	e792      	b.n	8001cd4 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dae:	f7ff ff65 	bl	8001c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001db2:	4620      	mov	r0, r4
 8001db4:	f7ff ff64 	bl	8001c80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001db8:	e7a0      	b.n	8001cfc <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dba:	f7ff ff5f 	bl	8001c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	f7ff ff5e 	bl	8001c80 <HAL_TIM_PWM_PulseFinishedCallback>
 8001dc4:	e7af      	b.n	8001d26 <HAL_TIM_IRQHandler+0xa2>
 8001dc6:	bd10      	pop	{r4, pc}

08001dc8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dc8:	4a1a      	ldr	r2, [pc, #104]	; (8001e34 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001dca:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dcc:	4290      	cmp	r0, r2
 8001dce:	d00a      	beq.n	8001de6 <TIM_Base_SetConfig+0x1e>
 8001dd0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001dd4:	d007      	beq.n	8001de6 <TIM_Base_SetConfig+0x1e>
 8001dd6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001dda:	4290      	cmp	r0, r2
 8001ddc:	d003      	beq.n	8001de6 <TIM_Base_SetConfig+0x1e>
 8001dde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001de2:	4290      	cmp	r0, r2
 8001de4:	d115      	bne.n	8001e12 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001de6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001dec:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dee:	4a11      	ldr	r2, [pc, #68]	; (8001e34 <TIM_Base_SetConfig+0x6c>)
 8001df0:	4290      	cmp	r0, r2
 8001df2:	d00a      	beq.n	8001e0a <TIM_Base_SetConfig+0x42>
 8001df4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001df8:	d007      	beq.n	8001e0a <TIM_Base_SetConfig+0x42>
 8001dfa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001dfe:	4290      	cmp	r0, r2
 8001e00:	d003      	beq.n	8001e0a <TIM_Base_SetConfig+0x42>
 8001e02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e06:	4290      	cmp	r0, r2
 8001e08:	d103      	bne.n	8001e12 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e0a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e10:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e12:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001e14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e18:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001e1a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e1c:	688b      	ldr	r3, [r1, #8]
 8001e1e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001e20:	680b      	ldr	r3, [r1, #0]
 8001e22:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e24:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <TIM_Base_SetConfig+0x6c>)
 8001e26:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001e28:	bf04      	itt	eq
 8001e2a:	690b      	ldreq	r3, [r1, #16]
 8001e2c:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	6143      	str	r3, [r0, #20]
 8001e32:	4770      	bx	lr
 8001e34:	40012c00 	.word	0x40012c00

08001e38 <HAL_TIM_Base_Init>:
{
 8001e38:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001e3a:	4604      	mov	r4, r0
 8001e3c:	b1a0      	cbz	r0, 8001e68 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e3e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e46:	b91b      	cbnz	r3, 8001e50 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001e4c:	f000 fe9c 	bl	8002b88 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001e50:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e52:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001e54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e58:	1d21      	adds	r1, r4, #4
 8001e5a:	f7ff ffb5 	bl	8001dc8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001e5e:	2301      	movs	r3, #1
  return HAL_OK;
 8001e60:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001e62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001e66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e68:	2001      	movs	r0, #1
}
 8001e6a:	bd10      	pop	{r4, pc}

08001e6c <HAL_TIM_PWM_Init>:
{
 8001e6c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001e6e:	4604      	mov	r4, r0
 8001e70:	b1a0      	cbz	r0, 8001e9c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e7a:	b91b      	cbnz	r3, 8001e84 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001e80:	f7ff fe41 	bl	8001b06 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001e84:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e86:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001e88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e8c:	1d21      	adds	r1, r4, #4
 8001e8e:	f7ff ff9b 	bl	8001dc8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001e92:	2301      	movs	r3, #1
  return HAL_OK;
 8001e94:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001e96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001e9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e9c:	2001      	movs	r0, #1
}
 8001e9e:	bd10      	pop	{r4, pc}

08001ea0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ea0:	6a03      	ldr	r3, [r0, #32]
{
 8001ea2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ea4:	f023 0310 	bic.w	r3, r3, #16
 8001ea8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001eaa:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001eac:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001eae:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eb0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001eb2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eb6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001eba:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001ebc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ec0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001ec4:	4d0b      	ldr	r5, [pc, #44]	; (8001ef4 <TIM_OC2_SetConfig+0x54>)
 8001ec6:	42a8      	cmp	r0, r5
 8001ec8:	d10d      	bne.n	8001ee6 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001eca:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ecc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ed0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001ed4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001ed6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001ed8:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001edc:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001ede:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001ee2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001ee6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001ee8:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001eea:	684a      	ldr	r2, [r1, #4]
 8001eec:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001eee:	6203      	str	r3, [r0, #32]
 8001ef0:	bd70      	pop	{r4, r5, r6, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40012c00 	.word	0x40012c00

08001ef8 <HAL_TIM_PWM_ConfigChannel>:
{
 8001ef8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001efa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001efe:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	f04f 0002 	mov.w	r0, #2
 8001f06:	d025      	beq.n	8001f54 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001f08:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001f0a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001f0e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001f12:	2a0c      	cmp	r2, #12
 8001f14:	d818      	bhi.n	8001f48 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001f16:	e8df f002 	tbb	[pc, r2]
 8001f1a:	1707      	.short	0x1707
 8001f1c:	171e1717 	.word	0x171e1717
 8001f20:	172f1717 	.word	0x172f1717
 8001f24:	1717      	.short	0x1717
 8001f26:	40          	.byte	0x40
 8001f27:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f28:	6820      	ldr	r0, [r4, #0]
 8001f2a:	f7ff fd6d 	bl	8001a08 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f2e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f30:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f32:	699a      	ldr	r2, [r3, #24]
 8001f34:	f042 0208 	orr.w	r2, r2, #8
 8001f38:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f3a:	699a      	ldr	r2, [r3, #24]
 8001f3c:	f022 0204 	bic.w	r2, r2, #4
 8001f40:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f42:	699a      	ldr	r2, [r3, #24]
 8001f44:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001f46:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001f48:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001f4a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001f4c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001f50:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001f54:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f56:	6820      	ldr	r0, [r4, #0]
 8001f58:	f7ff ffa2 	bl	8001ea0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f5c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001f5e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f60:	699a      	ldr	r2, [r3, #24]
 8001f62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001f68:	699a      	ldr	r2, [r3, #24]
 8001f6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001f70:	699a      	ldr	r2, [r3, #24]
 8001f72:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f76:	e7e6      	b.n	8001f46 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001f78:	6820      	ldr	r0, [r4, #0]
 8001f7a:	f7ff fd6d 	bl	8001a58 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f7e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f80:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f82:	69da      	ldr	r2, [r3, #28]
 8001f84:	f042 0208 	orr.w	r2, r2, #8
 8001f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001f8a:	69da      	ldr	r2, [r3, #28]
 8001f8c:	f022 0204 	bic.w	r2, r2, #4
 8001f90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f92:	69da      	ldr	r2, [r3, #28]
 8001f94:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001f96:	61da      	str	r2, [r3, #28]
    break;
 8001f98:	e7d6      	b.n	8001f48 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f9a:	6820      	ldr	r0, [r4, #0]
 8001f9c:	f7ff fd86 	bl	8001aac <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001fa0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001fa2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001fa4:	69da      	ldr	r2, [r3, #28]
 8001fa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001faa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001fac:	69da      	ldr	r2, [r3, #28]
 8001fae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fb2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001fb4:	69da      	ldr	r2, [r3, #28]
 8001fb6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001fba:	e7ec      	b.n	8001f96 <HAL_TIM_PWM_ConfigChannel+0x9e>

08001fbc <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001fbc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001fbe:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001fc0:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001fc2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001fc4:	ea23 0304 	bic.w	r3, r3, r4
 8001fc8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001fca:	6a03      	ldr	r3, [r0, #32]
 8001fcc:	408a      	lsls	r2, r1
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	6202      	str	r2, [r0, #32]
 8001fd2:	bd10      	pop	{r4, pc}

08001fd4 <HAL_TIM_PWM_Start>:
{
 8001fd4:	b510      	push	{r4, lr}
 8001fd6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fd8:	2201      	movs	r2, #1
 8001fda:	6800      	ldr	r0, [r0, #0]
 8001fdc:	f7ff ffee 	bl	8001fbc <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fe0:	6823      	ldr	r3, [r4, #0]
 8001fe2:	4a06      	ldr	r2, [pc, #24]	; (8001ffc <HAL_TIM_PWM_Start+0x28>)
}
 8001fe4:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fe6:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001fe8:	bf02      	ittt	eq
 8001fea:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001fec:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001ff0:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	f042 0201 	orr.w	r2, r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]
}
 8001ffa:	bd10      	pop	{r4, pc}
 8001ffc:	40012c00 	.word	0x40012c00

08002000 <HAL_TIM_PWM_Stop>:
{
 8002000:	b510      	push	{r4, lr}
 8002002:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002004:	2200      	movs	r2, #0
 8002006:	6800      	ldr	r0, [r0, #0]
 8002008:	f7ff ffd8 	bl	8001fbc <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800200c:	6823      	ldr	r3, [r4, #0]
 800200e:	4a12      	ldr	r2, [pc, #72]	; (8002058 <HAL_TIM_PWM_Stop+0x58>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d10d      	bne.n	8002030 <HAL_TIM_PWM_Stop+0x30>
    __HAL_TIM_MOE_DISABLE(htim);
 8002014:	f241 1211 	movw	r2, #4369	; 0x1111
 8002018:	6a19      	ldr	r1, [r3, #32]
 800201a:	4211      	tst	r1, r2
 800201c:	d108      	bne.n	8002030 <HAL_TIM_PWM_Stop+0x30>
 800201e:	f240 4244 	movw	r2, #1092	; 0x444
 8002022:	6a19      	ldr	r1, [r3, #32]
 8002024:	4211      	tst	r1, r2
 8002026:	bf02      	ittt	eq
 8002028:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 800202a:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 800202e:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002030:	f241 1211 	movw	r2, #4369	; 0x1111
 8002034:	6a19      	ldr	r1, [r3, #32]
 8002036:	4211      	tst	r1, r2
 8002038:	d108      	bne.n	800204c <HAL_TIM_PWM_Stop+0x4c>
 800203a:	f240 4244 	movw	r2, #1092	; 0x444
 800203e:	6a19      	ldr	r1, [r3, #32]
 8002040:	4211      	tst	r1, r2
 8002042:	bf02      	ittt	eq
 8002044:	681a      	ldreq	r2, [r3, #0]
 8002046:	f022 0201 	biceq.w	r2, r2, #1
 800204a:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800204c:	2301      	movs	r3, #1
}
 800204e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002050:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002054:	bd10      	pop	{r4, pc}
 8002056:	bf00      	nop
 8002058:	40012c00 	.word	0x40012c00

0800205c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800205c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 800205e:	2404      	movs	r4, #4

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8002060:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1NE << Channel;
 8002062:	408c      	lsls	r4, r1
  TIMx->CCER &=  ~tmp;
 8002064:	ea23 0304 	bic.w	r3, r3, r4
 8002068:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 800206a:	6a03      	ldr	r3, [r0, #32]
 800206c:	408a      	lsls	r2, r1
 800206e:	431a      	orrs	r2, r3
 8002070:	6202      	str	r2, [r0, #32]
 8002072:	bd10      	pop	{r4, pc}

08002074 <HAL_TIMEx_PWMN_Start>:
{
 8002074:	b510      	push	{r4, lr}
 8002076:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8002078:	2204      	movs	r2, #4
 800207a:	6800      	ldr	r0, [r0, #0]
 800207c:	f7ff ffee 	bl	800205c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8002080:	6823      	ldr	r3, [r4, #0]
}
 8002082:	2000      	movs	r0, #0
  __HAL_TIM_MOE_ENABLE(htim);
 8002084:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002086:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800208a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	f042 0201 	orr.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]
}
 8002094:	bd10      	pop	{r4, pc}

08002096 <HAL_TIMEx_OnePulseN_Stop>:
{
 8002096:	b510      	push	{r4, lr}
 8002098:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800209a:	2200      	movs	r2, #0
 800209c:	6800      	ldr	r0, [r0, #0]
 800209e:	f7ff ffdd 	bl	800205c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 80020a2:	f241 1211 	movw	r2, #4369	; 0x1111
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	6a19      	ldr	r1, [r3, #32]
 80020aa:	4211      	tst	r1, r2
 80020ac:	d108      	bne.n	80020c0 <HAL_TIMEx_OnePulseN_Stop+0x2a>
 80020ae:	f240 4244 	movw	r2, #1092	; 0x444
 80020b2:	6a19      	ldr	r1, [r3, #32]
 80020b4:	4211      	tst	r1, r2
 80020b6:	bf02      	ittt	eq
 80020b8:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80020ba:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80020be:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80020c0:	f241 1211 	movw	r2, #4369	; 0x1111
 80020c4:	6a19      	ldr	r1, [r3, #32]
 80020c6:	4211      	tst	r1, r2
 80020c8:	d108      	bne.n	80020dc <HAL_TIMEx_OnePulseN_Stop+0x46>
 80020ca:	f240 4244 	movw	r2, #1092	; 0x444
 80020ce:	6a19      	ldr	r1, [r3, #32]
 80020d0:	4211      	tst	r1, r2
 80020d2:	bf02      	ittt	eq
 80020d4:	681a      	ldreq	r2, [r3, #0]
 80020d6:	f022 0201 	biceq.w	r2, r2, #1
 80020da:	601a      	streq	r2, [r3, #0]
}
 80020dc:	2000      	movs	r0, #0
 80020de:	bd10      	pop	{r4, pc}

080020e0 <HAL_TIMEx_PWMN_Stop>:
 80020e0:	f7ff bfd9 	b.w	8002096 <HAL_TIMEx_OnePulseN_Stop>

080020e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80020e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d01f      	beq.n	800212c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80020ec:	68cb      	ldr	r3, [r1, #12]
 80020ee:	688a      	ldr	r2, [r1, #8]
 80020f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80020f6:	684a      	ldr	r2, [r1, #4]
 80020f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80020fc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80020fe:	680a      	ldr	r2, [r1, #0]
 8002100:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002104:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002106:	690a      	ldr	r2, [r1, #16]
 8002108:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800210c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800210e:	694a      	ldr	r2, [r1, #20]
 8002110:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002114:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002116:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002118:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800211c:	4313      	orrs	r3, r2
  htim->Instance->BDTR = tmpbdtr;
 800211e:	6802      	ldr	r2, [r0, #0]
 8002120:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8002122:	2300      	movs	r3, #0
 8002124:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002128:	4618      	mov	r0, r3
 800212a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800212c:	2002      	movs	r0, #2
}
 800212e:	4770      	bx	lr

08002130 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8002130:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002134:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002136:	2b01      	cmp	r3, #1
 8002138:	f04f 0302 	mov.w	r3, #2
 800213c:	d018      	beq.n	8002170 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 800213e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002142:	6803      	ldr	r3, [r0, #0]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002144:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002146:	685a      	ldr	r2, [r3, #4]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002148:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800214a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800214e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	4322      	orrs	r2, r4
 8002154:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800215c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	430a      	orrs	r2, r1
 8002162:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002164:	2301      	movs	r3, #1
 8002166:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800216a:	2300      	movs	r3, #0
 800216c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002170:	4618      	mov	r0, r3
}
 8002172:	bd10      	pop	{r4, pc}

08002174 <HAL_TIMEx_CommutationCallback>:
 8002174:	4770      	bx	lr

08002176 <HAL_TIMEx_BreakCallback>:
{
 8002176:	4770      	bx	lr

08002178 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002178:	6803      	ldr	r3, [r0, #0]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002180:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002182:	695a      	ldr	r2, [r3, #20]
 8002184:	f022 0201 	bic.w	r2, r2, #1
 8002188:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800218a:	2320      	movs	r3, #32
 800218c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002190:	4770      	bx	lr
	...

08002194 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002198:	6805      	ldr	r5, [r0, #0]
 800219a:	68c2      	ldr	r2, [r0, #12]
 800219c:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800219e:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021a4:	4313      	orrs	r3, r2
 80021a6:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021a8:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80021aa:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021ac:	430b      	orrs	r3, r1
 80021ae:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80021b0:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80021b4:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021b8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80021ba:	4313      	orrs	r3, r2
 80021bc:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021be:	696b      	ldr	r3, [r5, #20]
 80021c0:	6982      	ldr	r2, [r0, #24]
 80021c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021c6:	4313      	orrs	r3, r2
 80021c8:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80021ca:	4b40      	ldr	r3, [pc, #256]	; (80022cc <UART_SetConfig+0x138>)
{
 80021cc:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 80021ce:	429d      	cmp	r5, r3
 80021d0:	f04f 0419 	mov.w	r4, #25
 80021d4:	d146      	bne.n	8002264 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80021d6:	f7ff fb19 	bl	800180c <HAL_RCC_GetPCLK2Freq>
 80021da:	fb04 f300 	mul.w	r3, r4, r0
 80021de:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80021e2:	f04f 0864 	mov.w	r8, #100	; 0x64
 80021e6:	00b6      	lsls	r6, r6, #2
 80021e8:	fbb3 f3f6 	udiv	r3, r3, r6
 80021ec:	fbb3 f3f8 	udiv	r3, r3, r8
 80021f0:	011e      	lsls	r6, r3, #4
 80021f2:	f7ff fb0b 	bl	800180c <HAL_RCC_GetPCLK2Freq>
 80021f6:	4360      	muls	r0, r4
 80021f8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	fbb0 f7f3 	udiv	r7, r0, r3
 8002202:	f7ff fb03 	bl	800180c <HAL_RCC_GetPCLK2Freq>
 8002206:	4360      	muls	r0, r4
 8002208:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002212:	fbb3 f3f8 	udiv	r3, r3, r8
 8002216:	fb08 7313 	mls	r3, r8, r3, r7
 800221a:	011b      	lsls	r3, r3, #4
 800221c:	3332      	adds	r3, #50	; 0x32
 800221e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002222:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002226:	f7ff faf1 	bl	800180c <HAL_RCC_GetPCLK2Freq>
 800222a:	4360      	muls	r0, r4
 800222c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002230:	0092      	lsls	r2, r2, #2
 8002232:	fbb0 faf2 	udiv	sl, r0, r2
 8002236:	f7ff fae9 	bl	800180c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800223a:	4360      	muls	r0, r4
 800223c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	fbb0 f3f3 	udiv	r3, r0, r3
 8002246:	fbb3 f3f8 	udiv	r3, r3, r8
 800224a:	fb08 a313 	mls	r3, r8, r3, sl
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	3332      	adds	r3, #50	; 0x32
 8002252:	fbb3 f3f8 	udiv	r3, r3, r8
 8002256:	f003 030f 	and.w	r3, r3, #15
 800225a:	433b      	orrs	r3, r7
 800225c:	4433      	add	r3, r6
 800225e:	60ab      	str	r3, [r5, #8]
 8002260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002264:	f7ff fac2 	bl	80017ec <HAL_RCC_GetPCLK1Freq>
 8002268:	fb04 f300 	mul.w	r3, r4, r0
 800226c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002270:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002274:	00b6      	lsls	r6, r6, #2
 8002276:	fbb3 f3f6 	udiv	r3, r3, r6
 800227a:	fbb3 f3f8 	udiv	r3, r3, r8
 800227e:	011e      	lsls	r6, r3, #4
 8002280:	f7ff fab4 	bl	80017ec <HAL_RCC_GetPCLK1Freq>
 8002284:	4360      	muls	r0, r4
 8002286:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	fbb0 f7f3 	udiv	r7, r0, r3
 8002290:	f7ff faac 	bl	80017ec <HAL_RCC_GetPCLK1Freq>
 8002294:	4360      	muls	r0, r4
 8002296:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	fbb0 f3f3 	udiv	r3, r0, r3
 80022a0:	fbb3 f3f8 	udiv	r3, r3, r8
 80022a4:	fb08 7313 	mls	r3, r8, r3, r7
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	3332      	adds	r3, #50	; 0x32
 80022ac:	fbb3 f3f8 	udiv	r3, r3, r8
 80022b0:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80022b4:	f7ff fa9a 	bl	80017ec <HAL_RCC_GetPCLK1Freq>
 80022b8:	4360      	muls	r0, r4
 80022ba:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80022be:	0092      	lsls	r2, r2, #2
 80022c0:	fbb0 faf2 	udiv	sl, r0, r2
 80022c4:	f7ff fa92 	bl	80017ec <HAL_RCC_GetPCLK1Freq>
 80022c8:	e7b7      	b.n	800223a <UART_SetConfig+0xa6>
 80022ca:	bf00      	nop
 80022cc:	40013800 	.word	0x40013800

080022d0 <HAL_UART_Init>:
{
 80022d0:	b510      	push	{r4, lr}
  if(huart == NULL)
 80022d2:	4604      	mov	r4, r0
 80022d4:	b340      	cbz	r0, 8002328 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80022d6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80022da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80022de:	b91b      	cbnz	r3, 80022e8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80022e0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80022e4:	f000 fcc4 	bl	8002c70 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80022e8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80022ea:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80022ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80022f0:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80022f2:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80022f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80022f8:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80022fa:	f7ff ff4b 	bl	8002194 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022fe:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002300:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002302:	691a      	ldr	r2, [r3, #16]
 8002304:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002308:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800230a:	695a      	ldr	r2, [r3, #20]
 800230c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002310:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002318:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 800231a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800231c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800231e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002322:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002326:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002328:	2001      	movs	r0, #1
}
 800232a:	bd10      	pop	{r4, pc}

0800232c <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 800232c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002330:	2b20      	cmp	r3, #32
 8002332:	d118      	bne.n	8002366 <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL) || (Size == 0U)) 
 8002334:	b1a9      	cbz	r1, 8002362 <HAL_UART_Transmit_IT+0x36>
 8002336:	b1a2      	cbz	r2, 8002362 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 8002338:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800233c:	2b01      	cmp	r3, #1
 800233e:	d012      	beq.n	8002366 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 8002340:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->TxXferSize = Size;
 8002342:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002344:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002346:	2221      	movs	r2, #33	; 0x21
    huart->pTxBuffPtr = pData;
 8002348:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800234a:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800234c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800234e:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002352:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8002354:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002358:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800235c:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800235e:	4618      	mov	r0, r3
 8002360:	4770      	bx	lr
      return HAL_ERROR;
 8002362:	2001      	movs	r0, #1
 8002364:	4770      	bx	lr
    return HAL_BUSY;
 8002366:	2002      	movs	r0, #2
}
 8002368:	4770      	bx	lr

0800236a <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 800236a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800236e:	2b20      	cmp	r3, #32
 8002370:	d120      	bne.n	80023b4 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8002372:	b1e9      	cbz	r1, 80023b0 <HAL_UART_Receive_IT+0x46>
 8002374:	b1e2      	cbz	r2, 80023b0 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002376:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800237a:	2b01      	cmp	r3, #1
 800237c:	d01a      	beq.n	80023b4 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 800237e:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002380:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002382:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002384:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002386:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002388:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800238c:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 800238e:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002390:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002392:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002396:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800239a:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800239c:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 800239e:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80023a0:	f041 0101 	orr.w	r1, r1, #1
 80023a4:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80023a6:	68d1      	ldr	r1, [r2, #12]
 80023a8:	f041 0120 	orr.w	r1, r1, #32
 80023ac:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80023ae:	4770      	bx	lr
      return HAL_ERROR;
 80023b0:	2001      	movs	r0, #1
 80023b2:	4770      	bx	lr
    return HAL_BUSY;
 80023b4:	2002      	movs	r0, #2
}
 80023b6:	4770      	bx	lr

080023b8 <HAL_UART_TxCpltCallback>:
 80023b8:	4770      	bx	lr

080023ba <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80023ba:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80023be:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80023c0:	2b22      	cmp	r3, #34	; 0x22
 80023c2:	d136      	bne.n	8002432 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023c4:	6883      	ldr	r3, [r0, #8]
 80023c6:	6901      	ldr	r1, [r0, #16]
 80023c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023cc:	6802      	ldr	r2, [r0, #0]
 80023ce:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80023d0:	d123      	bne.n	800241a <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023d2:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80023d4:	b9e9      	cbnz	r1, 8002412 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023da:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80023de:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 80023e0:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80023e2:	3c01      	subs	r4, #1
 80023e4:	b2a4      	uxth	r4, r4
 80023e6:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80023e8:	b98c      	cbnz	r4, 800240e <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80023ea:	6803      	ldr	r3, [r0, #0]
 80023ec:	68da      	ldr	r2, [r3, #12]
 80023ee:	f022 0220 	bic.w	r2, r2, #32
 80023f2:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023fa:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80023fc:	695a      	ldr	r2, [r3, #20]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002404:	2320      	movs	r3, #32
 8002406:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800240a:	f000 fa9b 	bl	8002944 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800240e:	2000      	movs	r0, #0
}
 8002410:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	f823 2b01 	strh.w	r2, [r3], #1
 8002418:	e7e1      	b.n	80023de <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800241a:	b921      	cbnz	r1, 8002426 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800241c:	1c59      	adds	r1, r3, #1
 800241e:	6852      	ldr	r2, [r2, #4]
 8002420:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002422:	701a      	strb	r2, [r3, #0]
 8002424:	e7dc      	b.n	80023e0 <UART_Receive_IT+0x26>
 8002426:	6852      	ldr	r2, [r2, #4]
 8002428:	1c59      	adds	r1, r3, #1
 800242a:	6281      	str	r1, [r0, #40]	; 0x28
 800242c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002430:	e7f7      	b.n	8002422 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002432:	2002      	movs	r0, #2
 8002434:	bd10      	pop	{r4, pc}

08002436 <HAL_UART_ErrorCallback>:
 8002436:	4770      	bx	lr

08002438 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002438:	6803      	ldr	r3, [r0, #0]
{
 800243a:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800243c:	681a      	ldr	r2, [r3, #0]
{
 800243e:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002440:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002442:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002444:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002446:	d107      	bne.n	8002458 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002448:	0696      	lsls	r6, r2, #26
 800244a:	d55a      	bpl.n	8002502 <HAL_UART_IRQHandler+0xca>
 800244c:	068d      	lsls	r5, r1, #26
 800244e:	d558      	bpl.n	8002502 <HAL_UART_IRQHandler+0xca>
}
 8002450:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002454:	f7ff bfb1 	b.w	80023ba <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002458:	f015 0501 	ands.w	r5, r5, #1
 800245c:	d102      	bne.n	8002464 <HAL_UART_IRQHandler+0x2c>
 800245e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002462:	d04e      	beq.n	8002502 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002464:	07d3      	lsls	r3, r2, #31
 8002466:	d505      	bpl.n	8002474 <HAL_UART_IRQHandler+0x3c>
 8002468:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800246a:	bf42      	ittt	mi
 800246c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800246e:	f043 0301 	orrmi.w	r3, r3, #1
 8002472:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002474:	0750      	lsls	r0, r2, #29
 8002476:	d504      	bpl.n	8002482 <HAL_UART_IRQHandler+0x4a>
 8002478:	b11d      	cbz	r5, 8002482 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800247a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800247c:	f043 0302 	orr.w	r3, r3, #2
 8002480:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002482:	0793      	lsls	r3, r2, #30
 8002484:	d504      	bpl.n	8002490 <HAL_UART_IRQHandler+0x58>
 8002486:	b11d      	cbz	r5, 8002490 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002488:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800248a:	f043 0304 	orr.w	r3, r3, #4
 800248e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002490:	0716      	lsls	r6, r2, #28
 8002492:	d504      	bpl.n	800249e <HAL_UART_IRQHandler+0x66>
 8002494:	b11d      	cbz	r5, 800249e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002496:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002498:	f043 0308 	orr.w	r3, r3, #8
 800249c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800249e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d066      	beq.n	8002572 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024a4:	0695      	lsls	r5, r2, #26
 80024a6:	d504      	bpl.n	80024b2 <HAL_UART_IRQHandler+0x7a>
 80024a8:	0688      	lsls	r0, r1, #26
 80024aa:	d502      	bpl.n	80024b2 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80024ac:	4620      	mov	r0, r4
 80024ae:	f7ff ff84 	bl	80023ba <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024b2:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80024b4:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024b6:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024b8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80024ba:	0711      	lsls	r1, r2, #28
 80024bc:	d402      	bmi.n	80024c4 <HAL_UART_IRQHandler+0x8c>
 80024be:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80024c2:	d01a      	beq.n	80024fa <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80024c4:	f7ff fe58 	bl	8002178 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024c8:	6823      	ldr	r3, [r4, #0]
 80024ca:	695a      	ldr	r2, [r3, #20]
 80024cc:	0652      	lsls	r2, r2, #25
 80024ce:	d510      	bpl.n	80024f2 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024d0:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80024d2:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024d8:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80024da:	b150      	cbz	r0, 80024f2 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80024dc:	4b25      	ldr	r3, [pc, #148]	; (8002574 <HAL_UART_IRQHandler+0x13c>)
 80024de:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80024e0:	f7fe fdd6 	bl	8001090 <HAL_DMA_Abort_IT>
 80024e4:	2800      	cmp	r0, #0
 80024e6:	d044      	beq.n	8002572 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80024e8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80024ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80024ee:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80024f0:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80024f2:	4620      	mov	r0, r4
 80024f4:	f7ff ff9f 	bl	8002436 <HAL_UART_ErrorCallback>
 80024f8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80024fa:	f7ff ff9c 	bl	8002436 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024fe:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002500:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002502:	0616      	lsls	r6, r2, #24
 8002504:	d527      	bpl.n	8002556 <HAL_UART_IRQHandler+0x11e>
 8002506:	060d      	lsls	r5, r1, #24
 8002508:	d525      	bpl.n	8002556 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800250a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800250e:	2a21      	cmp	r2, #33	; 0x21
 8002510:	d12f      	bne.n	8002572 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002512:	68a2      	ldr	r2, [r4, #8]
 8002514:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002518:	6a22      	ldr	r2, [r4, #32]
 800251a:	d117      	bne.n	800254c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800251c:	8811      	ldrh	r1, [r2, #0]
 800251e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002522:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002524:	6921      	ldr	r1, [r4, #16]
 8002526:	b979      	cbnz	r1, 8002548 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002528:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800252a:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 800252c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800252e:	3a01      	subs	r2, #1
 8002530:	b292      	uxth	r2, r2
 8002532:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002534:	b9ea      	cbnz	r2, 8002572 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800253c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800253e:	68da      	ldr	r2, [r3, #12]
 8002540:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002548:	3201      	adds	r2, #1
 800254a:	e7ee      	b.n	800252a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800254c:	1c51      	adds	r1, r2, #1
 800254e:	6221      	str	r1, [r4, #32]
 8002550:	7812      	ldrb	r2, [r2, #0]
 8002552:	605a      	str	r2, [r3, #4]
 8002554:	e7ea      	b.n	800252c <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002556:	0650      	lsls	r0, r2, #25
 8002558:	d50b      	bpl.n	8002572 <HAL_UART_IRQHandler+0x13a>
 800255a:	064a      	lsls	r2, r1, #25
 800255c:	d509      	bpl.n	8002572 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800255e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002560:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002566:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002568:	2320      	movs	r3, #32
 800256a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800256e:	f7ff ff23 	bl	80023b8 <HAL_UART_TxCpltCallback>
 8002572:	bd70      	pop	{r4, r5, r6, pc}
 8002574:	08002579 	.word	0x08002579

08002578 <UART_DMAAbortOnError>:
{
 8002578:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800257a:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800257c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800257e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002580:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002582:	f7ff ff58 	bl	8002436 <HAL_UART_ErrorCallback>
 8002586:	bd08      	pop	{r3, pc}

08002588 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002588:	2228      	movs	r2, #40	; 0x28
{
 800258a:	b530      	push	{r4, r5, lr}
 800258c:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800258e:	eb0d 0002 	add.w	r0, sp, r2
 8002592:	2100      	movs	r1, #0
 8002594:	f000 fc68 	bl	8002e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002598:	2214      	movs	r2, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800259a:	2410      	movs	r4, #16
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800259c:	eb0d 0002 	add.w	r0, sp, r2
 80025a0:	2100      	movs	r1, #0
 80025a2:	f000 fc61 	bl	8002e68 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025a6:	4622      	mov	r2, r4
 80025a8:	2100      	movs	r1, #0
 80025aa:	a801      	add	r0, sp, #4
 80025ac:	f000 fc5c 	bl	8002e68 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80025b0:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025b2:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025b4:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025b6:	a80a      	add	r0, sp, #40	; 0x28
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80025b8:	2400      	movs	r4, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025ba:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80025bc:	950a      	str	r5, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025be:	f7fe fe9b 	bl	80012f8 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025c2:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80025c4:	4621      	mov	r1, r4
 80025c6:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025c8:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80025ca:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025cc:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025ce:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025d0:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80025d2:	f7ff f859 	bl	8001688 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025d6:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80025d8:	9501      	str	r5, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80025da:	9403      	str	r4, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025dc:	f7ff f926 	bl	800182c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80025e0:	b015      	add	sp, #84	; 0x54
 80025e2:	bd30      	pop	{r4, r5, pc}

080025e4 <SetDirecao>:

}

/* USER CODE BEGIN 4 */

void SetDirecao(){
 80025e4:	b538      	push	{r3, r4, r5, lr}
		int pwm1=0;
		int pwm2=0;
		if(z>140){	// frente
 80025e6:	493b      	ldr	r1, [pc, #236]	; (80026d4 <SetDirecao+0xf0>)
 80025e8:	780b      	ldrb	r3, [r1, #0]
 80025ea:	2b8c      	cmp	r3, #140	; 0x8c
				pwm1=(z-127+(y-127))*24+4100;
 80025ec:	780b      	ldrb	r3, [r1, #0]
		if(z>140){	// frente
 80025ee:	d92d      	bls.n	800264c <SetDirecao+0x68>
				pwm1=(z-127+(y-127))*24+4100;
 80025f0:	2418      	movs	r4, #24
 80025f2:	f241 0004 	movw	r0, #4100	; 0x1004
 80025f6:	4d38      	ldr	r5, [pc, #224]	; (80026d8 <SetDirecao+0xf4>)
 80025f8:	782a      	ldrb	r2, [r5, #0]
 80025fa:	4413      	add	r3, r2
				if(pwm1>8000){
					pwm1=8000;
				}
					pwm2=(z-127-(y-127))*24+4100;
 80025fc:	780a      	ldrb	r2, [r1, #0]
 80025fe:	7829      	ldrb	r1, [r5, #0]
				pwm1=(z-127+(y-127))*24+4100;
 8002600:	3bfe      	subs	r3, #254	; 0xfe
 8002602:	fb04 0303 	mla	r3, r4, r3, r0
					pwm2=(z-127-(y-127))*24+4100;
 8002606:	1a52      	subs	r2, r2, r1
 8002608:	fb04 0202 	mla	r2, r4, r2, r0
				if(pwm2>8000)
					pwm2=8000;

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 800260c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8002610:	bfa8      	it	ge
 8002612:	f44f 53fa 	movge.w	r3, #8000	; 0x1f40
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 8002616:	f5b2 5ffa 	cmp.w	r2, #8000	; 0x1f40
 800261a:	bfa8      	it	ge
 800261c:	f44f 52fa 	movge.w	r2, #8000	; 0x1f40
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8002620:	4c2e      	ldr	r4, [pc, #184]	; (80026dc <SetDirecao+0xf8>)
 8002622:	6821      	ldr	r1, [r4, #0]
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 8002624:	4620      	mov	r0, r4
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8002626:	634b      	str	r3, [r1, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 8002628:	638a      	str	r2, [r1, #56]	; 0x38
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 800262a:	2100      	movs	r1, #0
 800262c:	f7ff fd58 	bl	80020e0 <HAL_TIMEx_PWMN_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
 8002630:	2104      	movs	r1, #4
 8002632:	4620      	mov	r0, r4
 8002634:	f7ff fd54 	bl	80020e0 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8002638:	2100      	movs	r1, #0
 800263a:	4620      	mov	r0, r4
 800263c:	f7ff fcca 	bl	8001fd4 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8002640:	4620      	mov	r0, r4
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
		}

	}
 8002642:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8002646:	2104      	movs	r1, #4
 8002648:	f7ff bcc4 	b.w	8001fd4 <HAL_TIM_PWM_Start>
		else if(z<114){	// r
 800264c:	2b71      	cmp	r3, #113	; 0x71
 800264e:	d82f      	bhi.n	80026b0 <SetDirecao+0xcc>
			pwm1=(-z+127+(y-127))*24+4100;
 8002650:	2418      	movs	r4, #24
 8002652:	f241 0004 	movw	r0, #4100	; 0x1004
 8002656:	4d20      	ldr	r5, [pc, #128]	; (80026d8 <SetDirecao+0xf4>)
 8002658:	780b      	ldrb	r3, [r1, #0]
 800265a:	782a      	ldrb	r2, [r5, #0]
			pwm2=(-z+127-(y-127))*24+4100;
 800265c:	7809      	ldrb	r1, [r1, #0]
			pwm1=(-z+127+(y-127))*24+4100;
 800265e:	1ad2      	subs	r2, r2, r3
			pwm2=(-z+127-(y-127))*24+4100;
 8002660:	782b      	ldrb	r3, [r5, #0]
			pwm1=(-z+127+(y-127))*24+4100;
 8002662:	fb04 0202 	mla	r2, r4, r2, r0
			pwm2=(-z+127-(y-127))*24+4100;
 8002666:	f1c3 03fe 	rsb	r3, r3, #254	; 0xfe
 800266a:	1a5b      	subs	r3, r3, r1
 800266c:	fb04 0303 	mla	r3, r4, r3, r0
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8002670:	f5b2 5ffa 	cmp.w	r2, #8000	; 0x1f40
 8002674:	bfa8      	it	ge
 8002676:	f44f 52fa 	movge.w	r2, #8000	; 0x1f40
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 800267a:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800267e:	bfa8      	it	ge
 8002680:	f44f 53fa 	movge.w	r3, #8000	; 0x1f40
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8002684:	4c15      	ldr	r4, [pc, #84]	; (80026dc <SetDirecao+0xf8>)
 8002686:	6821      	ldr	r1, [r4, #0]
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8002688:	4620      	mov	r0, r4
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 800268a:	634a      	str	r2, [r1, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 800268c:	638b      	str	r3, [r1, #56]	; 0x38
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 800268e:	2100      	movs	r1, #0
 8002690:	f7ff fcb6 	bl	8002000 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 8002694:	2104      	movs	r1, #4
 8002696:	4620      	mov	r0, r4
 8002698:	f7ff fcb2 	bl	8002000 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800269c:	2100      	movs	r1, #0
 800269e:	4620      	mov	r0, r4
 80026a0:	f7ff fce8 	bl	8002074 <HAL_TIMEx_PWMN_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80026a4:	4620      	mov	r0, r4
	}
 80026a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80026aa:	2104      	movs	r1, #4
 80026ac:	f7ff bce2 	b.w	8002074 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 80026b0:	2100      	movs	r1, #0
 80026b2:	480a      	ldr	r0, [pc, #40]	; (80026dc <SetDirecao+0xf8>)
 80026b4:	f7ff fca4 	bl	8002000 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 80026b8:	2104      	movs	r1, #4
 80026ba:	4808      	ldr	r0, [pc, #32]	; (80026dc <SetDirecao+0xf8>)
 80026bc:	f7ff fca0 	bl	8002000 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 80026c0:	2100      	movs	r1, #0
 80026c2:	4806      	ldr	r0, [pc, #24]	; (80026dc <SetDirecao+0xf8>)
 80026c4:	f7ff fd0c 	bl	80020e0 <HAL_TIMEx_PWMN_Stop>
	}
 80026c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
 80026cc:	2104      	movs	r1, #4
 80026ce:	4803      	ldr	r0, [pc, #12]	; (80026dc <SetDirecao+0xf8>)
 80026d0:	f7ff bd06 	b.w	80020e0 <HAL_TIMEx_PWMN_Stop>
 80026d4:	20000009 	.word	0x20000009
 80026d8:	20000008 	.word	0x20000008
 80026dc:	200001e8 	.word	0x200001e8

080026e0 <main>:
{
 80026e0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80026e4:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 80026e6:	f7fe f951 	bl	800098c <HAL_Init>
  SystemClock_Config();
 80026ea:	f7ff ff4d 	bl	8002588 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ee:	2210      	movs	r2, #16
 80026f0:	2100      	movs	r1, #0
 80026f2:	a80f      	add	r0, sp, #60	; 0x3c
 80026f4:	f000 fbb8 	bl	8002e68 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f8:	4b85      	ldr	r3, [pc, #532]	; (8002910 <main+0x230>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026fa:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fe:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002700:	a90f      	add	r1, sp, #60	; 0x3c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002702:	f042 0204 	orr.w	r2, r2, #4
 8002706:	619a      	str	r2, [r3, #24]
 8002708:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270a:	4882      	ldr	r0, [pc, #520]	; (8002914 <main+0x234>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800270c:	f002 0204 	and.w	r2, r2, #4
 8002710:	9200      	str	r2, [sp, #0]
 8002712:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002714:	699a      	ldr	r2, [r3, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002716:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002718:	f042 0208 	orr.w	r2, r2, #8
 800271c:	619a      	str	r2, [r3, #24]
 800271e:	699b      	ldr	r3, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002720:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	9301      	str	r3, [sp, #4]
 800272a:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = LeftEncoder_Pin|RightEncoder_Pin;
 800272c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002730:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002732:	4b79      	ldr	r3, [pc, #484]	; (8002918 <main+0x238>)
  htim1.Instance = TIM1;
 8002734:	4e79      	ldr	r6, [pc, #484]	; (800291c <main+0x23c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002736:	9310      	str	r3, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002738:	f7fe fcf2 	bl	8001120 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800273c:	2200      	movs	r2, #0
 800273e:	2028      	movs	r0, #40	; 0x28
 8002740:	4611      	mov	r1, r2
 8002742:	f7fe fc4f 	bl	8000fe4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002746:	2028      	movs	r0, #40	; 0x28
 8002748:	f7fe fc80 	bl	800104c <HAL_NVIC_EnableIRQ>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800274c:	2210      	movs	r2, #16
 800274e:	2100      	movs	r1, #0
 8002750:	eb0d 0002 	add.w	r0, sp, r2
 8002754:	f000 fb88 	bl	8002e68 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002758:	4621      	mov	r1, r4
 800275a:	221c      	movs	r2, #28
 800275c:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800275e:	9402      	str	r4, [sp, #8]
 8002760:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002762:	f000 fb81 	bl	8002e68 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002766:	221c      	movs	r2, #28
 8002768:	4621      	mov	r1, r4
 800276a:	a80f      	add	r0, sp, #60	; 0x3c
 800276c:	f000 fb7c 	bl	8002e68 <memset>
  htim1.Instance = TIM1;
 8002770:	4b6b      	ldr	r3, [pc, #428]	; (8002920 <main+0x240>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002772:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
  htim1.Init.Prescaler = 0;
 8002776:	e886 0018 	stmia.w	r6, {r3, r4}
  htim1.Init.Period = 8000;
 800277a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800277e:	4630      	mov	r0, r6
  htim1.Init.Period = 8000;
 8002780:	60f3      	str	r3, [r6, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002782:	60b4      	str	r4, [r6, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002784:	6134      	str	r4, [r6, #16]
  htim1.Init.RepetitionCounter = 0;
 8002786:	6174      	str	r4, [r6, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002788:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800278a:	f7ff fb55 	bl	8001e38 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800278e:	a904      	add	r1, sp, #16
 8002790:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002792:	f8cd a010 	str.w	sl, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002796:	f7ff f9b7 	bl	8001b08 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800279a:	4630      	mov	r0, r6
 800279c:	f7ff fb66 	bl	8001e6c <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027a0:	a902      	add	r1, sp, #8
 80027a2:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027a4:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027a6:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027a8:	f7ff fcc2 	bl	8002130 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027ac:	2360      	movs	r3, #96	; 0x60
 80027ae:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = 5000;
 80027b0:	f241 3388 	movw	r3, #5000	; 0x1388
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027b4:	4622      	mov	r2, r4
 80027b6:	a908      	add	r1, sp, #32
 80027b8:	4630      	mov	r0, r6
  sConfigOC.Pulse = 5000;
 80027ba:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027bc:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80027be:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027c0:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80027c2:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027c4:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027c6:	f7ff fb97 	bl	8001ef8 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 1000;
 80027ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027ce:	2204      	movs	r2, #4
 80027d0:	a908      	add	r1, sp, #32
 80027d2:	4630      	mov	r0, r6
  sConfigOC.Pulse = 1000;
 80027d4:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027d6:	f7ff fb8f 	bl	8001ef8 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027de:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80027e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027e4:	a90f      	add	r1, sp, #60	; 0x3c
 80027e6:	4630      	mov	r0, r6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80027e8:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027ea:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027ec:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027ee:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 80027f0:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027f2:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027f4:	f7ff fc76 	bl	80020e4 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 80027f8:	4630      	mov	r0, r6
 80027fa:	f000 f9f3 	bl	8002be4 <HAL_TIM_MspPostInit>
  huart1.Init.BaudRate = 9600;
 80027fe:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart1.Instance = USART1;
 8002802:	4f48      	ldr	r7, [pc, #288]	; (8002924 <main+0x244>)
  huart1.Init.BaudRate = 9600;
 8002804:	4a48      	ldr	r2, [pc, #288]	; (8002928 <main+0x248>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002806:	4638      	mov	r0, r7
  huart1.Init.BaudRate = 9600;
 8002808:	e887 000c 	stmia.w	r7, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800280c:	230c      	movs	r3, #12
  hadc1.Instance = ADC1;
 800280e:	4d47      	ldr	r5, [pc, #284]	; (800292c <main+0x24c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002810:	60bc      	str	r4, [r7, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002812:	60fc      	str	r4, [r7, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002814:	613c      	str	r4, [r7, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002816:	617b      	str	r3, [r7, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002818:	61bc      	str	r4, [r7, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800281a:	61fc      	str	r4, [r7, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800281c:	f7ff fd58 	bl	80022d0 <HAL_UART_Init>
  hadc1.Instance = ADC1;
 8002820:	4b43      	ldr	r3, [pc, #268]	; (8002930 <main+0x250>)
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002822:	f04f 0901 	mov.w	r9, #1
  hadc1.Instance = ADC1;
 8002826:	602b      	str	r3, [r5, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002828:	f44f 7b80 	mov.w	fp, #256	; 0x100
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800282c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002830:	4628      	mov	r0, r5
  ADC_ChannelConfTypeDef sConfig = {0};
 8002832:	940f      	str	r4, [sp, #60]	; 0x3c
 8002834:	9410      	str	r4, [sp, #64]	; 0x40
 8002836:	9411      	str	r4, [sp, #68]	; 0x44
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002838:	616c      	str	r4, [r5, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800283a:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800283c:	606c      	str	r4, [r5, #4]
  hadc1.Init.NbrOfConversion = 2;
 800283e:	f8c5 8010 	str.w	r8, [r5, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002842:	f8c5 b008 	str.w	fp, [r5, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002846:	f8c5 900c 	str.w	r9, [r5, #12]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800284a:	f7fe fb1d 	bl	8000e88 <HAL_ADC_Init>
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800284e:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002850:	a90f      	add	r1, sp, #60	; 0x3c
 8002852:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002854:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.Channel = ADC_CHANNEL_0;
 8002856:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002858:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800285c:	f7fe f9d4 	bl	8000c08 <HAL_ADC_ConfigChannel>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002860:	a90f      	add	r1, sp, #60	; 0x3c
 8002862:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002864:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  sConfig.Channel = ADC_CHANNEL_1;
 8002868:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800286c:	f7fe f9cc 	bl	8000c08 <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002870:	2210      	movs	r2, #16
 8002872:	4621      	mov	r1, r4
 8002874:	a80f      	add	r0, sp, #60	; 0x3c
 8002876:	f000 faf7 	bl	8002e68 <memset>
  htim2.Init.Prescaler = 19;
 800287a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800287e:	2313      	movs	r3, #19
  htim2.Instance = TIM2;
 8002880:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8002940 <main+0x260>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002884:	9408      	str	r4, [sp, #32]
  htim2.Init.Prescaler = 19;
 8002886:	e888 000a 	stmia.w	r8, {r1, r3}
  htim2.Init.Period = 39999;
 800288a:	f649 433f 	movw	r3, #39999	; 0x9c3f
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800288e:	4640      	mov	r0, r8
  htim2.Init.Period = 39999;
 8002890:	f8c8 300c 	str.w	r3, [r8, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002894:	9409      	str	r4, [sp, #36]	; 0x24
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002896:	f8c8 4008 	str.w	r4, [r8, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800289a:	f8c8 4018 	str.w	r4, [r8, #24]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800289e:	f8c8 b010 	str.w	fp, [r8, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028a2:	f7ff fac9 	bl	8001e38 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028a6:	a90f      	add	r1, sp, #60	; 0x3c
 80028a8:	4640      	mov	r0, r8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028aa:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028ae:	f7ff f92b 	bl	8001b08 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028b2:	a908      	add	r1, sp, #32
 80028b4:	4640      	mov	r0, r8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028b6:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028b8:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028ba:	f7ff fc39 	bl	8002130 <HAL_TIMEx_MasterConfigSynchronization>
  HAL_TIM_Base_Start_IT(&htim1);
 80028be:	4630      	mov	r0, r6
 80028c0:	f7ff f916 	bl	8001af0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80028c4:	4640      	mov	r0, r8
 80028c6:	f7ff f913 	bl	8001af0 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Init(&hadc1);
 80028ca:	4628      	mov	r0, r5
 80028cc:	f7fe fadc 	bl	8000e88 <HAL_ADC_Init>
	HAL_UART_Receive_IT(&huart1,(uint8_t *)rxBuffer,4);
 80028d0:	2204      	movs	r2, #4
 80028d2:	4918      	ldr	r1, [pc, #96]	; (8002934 <main+0x254>)
 80028d4:	4638      	mov	r0, r7
 80028d6:	f7ff fd48 	bl	800236a <HAL_UART_Receive_IT>
	  adc_value_1 = HAL_ADC_GetValue(&hadc1);
 80028da:	4c17      	ldr	r4, [pc, #92]	; (8002938 <main+0x258>)
	  HAL_ADC_Start(&hadc1);
 80028dc:	4628      	mov	r0, r5
 80028de:	f7fe fa4f 	bl	8000d80 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,100);
 80028e2:	2164      	movs	r1, #100	; 0x64
 80028e4:	4628      	mov	r0, r5
 80028e6:	f7fe f875 	bl	80009d4 <HAL_ADC_PollForConversion>
	  adc_value_1 = HAL_ADC_GetValue(&hadc1);
 80028ea:	4628      	mov	r0, r5
 80028ec:	f7fe f910 	bl	8000b10 <HAL_ADC_GetValue>
	  HAL_ADC_PollForConversion(&hadc1,100);
 80028f0:	2164      	movs	r1, #100	; 0x64
	  adc_value_1 = HAL_ADC_GetValue(&hadc1);
 80028f2:	6020      	str	r0, [r4, #0]
	  HAL_ADC_PollForConversion(&hadc1,100);
 80028f4:	4628      	mov	r0, r5
 80028f6:	f7fe f86d 	bl	80009d4 <HAL_ADC_PollForConversion>
	  adc_value_2 = HAL_ADC_GetValue(&hadc1);
 80028fa:	4628      	mov	r0, r5
 80028fc:	f7fe f908 	bl	8000b10 <HAL_ADC_GetValue>
 8002900:	4b0e      	ldr	r3, [pc, #56]	; (800293c <main+0x25c>)
 8002902:	6018      	str	r0, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8002904:	4628      	mov	r0, r5
 8002906:	f7fe fb3f 	bl	8000f88 <HAL_ADC_Stop>
	  SetDirecao();
 800290a:	f7ff fe6b 	bl	80025e4 <SetDirecao>
 800290e:	e7e5      	b.n	80028dc <main+0x1fc>
 8002910:	40021000 	.word	0x40021000
 8002914:	40010c00 	.word	0x40010c00
 8002918:	10110000 	.word	0x10110000
 800291c:	200001e8 	.word	0x200001e8
 8002920:	40012c00 	.word	0x40012c00
 8002924:	20000190 	.word	0x20000190
 8002928:	40013800 	.word	0x40013800
 800292c:	2000015c 	.word	0x2000015c
 8002930:	40012400 	.word	0x40012400
 8002934:	200001d0 	.word	0x200001d0
 8002938:	20000158 	.word	0x20000158
 800293c:	2000018c 	.word	0x2000018c
 8002940:	20000228 	.word	0x20000228

08002944 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
	if(rxBuffer[2]=='\r' && rxBuffer[3]=='\n'){
 8002944:	4b08      	ldr	r3, [pc, #32]	; (8002968 <HAL_UART_RxCpltCallback+0x24>)
 8002946:	789a      	ldrb	r2, [r3, #2]
 8002948:	2a0d      	cmp	r2, #13
 800294a:	d108      	bne.n	800295e <HAL_UART_RxCpltCallback+0x1a>
 800294c:	78da      	ldrb	r2, [r3, #3]
 800294e:	2a0a      	cmp	r2, #10
 8002950:	d105      	bne.n	800295e <HAL_UART_RxCpltCallback+0x1a>
		y=rxBuffer[0];
 8002952:	7819      	ldrb	r1, [r3, #0]
 8002954:	4a05      	ldr	r2, [pc, #20]	; (800296c <HAL_UART_RxCpltCallback+0x28>)
 8002956:	7011      	strb	r1, [r2, #0]
		z=rxBuffer[1];
 8002958:	785a      	ldrb	r2, [r3, #1]
 800295a:	4b05      	ldr	r3, [pc, #20]	; (8002970 <HAL_UART_RxCpltCallback+0x2c>)
 800295c:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart1,(uint8_t *)rxBuffer,4);
 800295e:	2204      	movs	r2, #4
 8002960:	4901      	ldr	r1, [pc, #4]	; (8002968 <HAL_UART_RxCpltCallback+0x24>)
 8002962:	4804      	ldr	r0, [pc, #16]	; (8002974 <HAL_UART_RxCpltCallback+0x30>)
 8002964:	f7ff bd01 	b.w	800236a <HAL_UART_Receive_IT>
 8002968:	200001d0 	.word	0x200001d0
 800296c:	20000008 	.word	0x20000008
 8002970:	20000009 	.word	0x20000009
 8002974:	20000190 	.word	0x20000190

08002978 <HAL_GPIO_EXTI_Callback>:
//void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart){
//}

 void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	 if(GPIO_Pin==LeftEncoder_Pin){
 8002978:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800297c:	d104      	bne.n	8002988 <HAL_GPIO_EXTI_Callback+0x10>
	 		 toggleLeftEncoder+=1;
 800297e:	4a05      	ldr	r2, [pc, #20]	; (8002994 <HAL_GPIO_EXTI_Callback+0x1c>)
	 }else if(GPIO_Pin==RightEncoder_Pin){
	 		 toggleRightEncoder+=1;
 8002980:	6813      	ldr	r3, [r2, #0]
 8002982:	3301      	adds	r3, #1
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	4770      	bx	lr
	 }else if(GPIO_Pin==RightEncoder_Pin){
 8002988:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800298c:	d1fb      	bne.n	8002986 <HAL_GPIO_EXTI_Callback+0xe>
	 		 toggleRightEncoder+=1;
 800298e:	4a02      	ldr	r2, [pc, #8]	; (8002998 <HAL_GPIO_EXTI_Callback+0x20>)
 8002990:	e7f6      	b.n	8002980 <HAL_GPIO_EXTI_Callback+0x8>
 8002992:	bf00      	nop
 8002994:	20000120 	.word	0x20000120
 8002998:	20000124 	.word	0x20000124

0800299c <SomaMovel>:


 }


 int SomaMovel(int novaAquisicao,int valorAtual,int *it,int*buf){
 800299c:	b530      	push	{r4, r5, lr}
 	valorAtual=novaAquisicao+valorAtual-buf[*it];
 800299e:	6814      	ldr	r4, [r2, #0]
 80029a0:	4401      	add	r1, r0
 80029a2:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 	buf[*it]=novaAquisicao;
 80029a6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
  	*it=*it+1;
 80029aa:	6813      	ldr	r3, [r2, #0]
    *it=*it&0xF;
  	return valorAtual;
  }
 80029ac:	1b48      	subs	r0, r1, r5
  	*it=*it+1;
 80029ae:	3301      	adds	r3, #1
    *it=*it&0xF;
 80029b0:	f003 030f 	and.w	r3, r3, #15
 80029b4:	6013      	str	r3, [r2, #0]
  }
 80029b6:	bd30      	pop	{r4, r5, pc}

080029b8 <TIM2_IRQHandler>:
 {
 80029b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 nAquisicoesRight=SomaMovel(toggleRightEncoder, nAquisicoesRight,&k,BufferR);
 80029bc:	4f38      	ldr	r7, [pc, #224]	; (8002aa0 <TIM2_IRQHandler+0xe8>)
 80029be:	4d39      	ldr	r5, [pc, #228]	; (8002aa4 <TIM2_IRQHandler+0xec>)
 {
 80029c0:	b087      	sub	sp, #28
	 nAquisicoesRight=SomaMovel(toggleRightEncoder, nAquisicoesRight,&k,BufferR);
 80029c2:	6839      	ldr	r1, [r7, #0]
 80029c4:	6828      	ldr	r0, [r5, #0]
 80029c6:	4b38      	ldr	r3, [pc, #224]	; (8002aa8 <TIM2_IRQHandler+0xf0>)
 80029c8:	4a38      	ldr	r2, [pc, #224]	; (8002aac <TIM2_IRQHandler+0xf4>)
 80029ca:	f7ff ffe7 	bl	800299c <SomaMovel>
	 nAquisicoesLeft=SomaMovel(toggleLeftEncoder, nAquisicoesLeft,&m,BufferL);
 80029ce:	4c38      	ldr	r4, [pc, #224]	; (8002ab0 <TIM2_IRQHandler+0xf8>)
 80029d0:	4e38      	ldr	r6, [pc, #224]	; (8002ab4 <TIM2_IRQHandler+0xfc>)
	 nAquisicoesRight=SomaMovel(toggleRightEncoder, nAquisicoesRight,&k,BufferR);
 80029d2:	6038      	str	r0, [r7, #0]
	 nAquisicoesLeft=SomaMovel(toggleLeftEncoder, nAquisicoesLeft,&m,BufferL);
 80029d4:	6831      	ldr	r1, [r6, #0]
 80029d6:	6820      	ldr	r0, [r4, #0]
 80029d8:	4b37      	ldr	r3, [pc, #220]	; (8002ab8 <TIM2_IRQHandler+0x100>)
 80029da:	4a38      	ldr	r2, [pc, #224]	; (8002abc <TIM2_IRQHandler+0x104>)
 80029dc:	f7ff ffde 	bl	800299c <SomaMovel>
	 toggleRightEncoder=0;
 80029e0:	2300      	movs	r3, #0
			 ConstanteDeVelocidade*nAquisicoesRight/200,(int)(10*adc_value_1*0.00122),(int)(10*adc_value_2*0.00273-10*adc_value_1*0.00122));
 80029e2:	f04f 080a 	mov.w	r8, #10
	 toggleRightEncoder=0;
 80029e6:	602b      	str	r3, [r5, #0]
	 snprintf(txBuffer,32,"%d;%d;%d;%d\n",ConstanteDeVelocidade*nAquisicoesLeft/200,
 80029e8:	2517      	movs	r5, #23
	 toggleLeftEncoder=0;
 80029ea:	6023      	str	r3, [r4, #0]
			 ConstanteDeVelocidade*nAquisicoesRight/200,(int)(10*adc_value_1*0.00122),(int)(10*adc_value_2*0.00273-10*adc_value_1*0.00122));
 80029ec:	4a34      	ldr	r2, [pc, #208]	; (8002ac0 <TIM2_IRQHandler+0x108>)
 80029ee:	4b35      	ldr	r3, [pc, #212]	; (8002ac4 <TIM2_IRQHandler+0x10c>)
	 nAquisicoesLeft=SomaMovel(toggleLeftEncoder, nAquisicoesLeft,&m,BufferL);
 80029f0:	6030      	str	r0, [r6, #0]
			 ConstanteDeVelocidade*nAquisicoesRight/200,(int)(10*adc_value_1*0.00122),(int)(10*adc_value_2*0.00273-10*adc_value_1*0.00122));
 80029f2:	f8d3 a000 	ldr.w	sl, [r3]
 80029f6:	6812      	ldr	r2, [r2, #0]
	 snprintf(txBuffer,32,"%d;%d;%d;%d\n",ConstanteDeVelocidade*nAquisicoesLeft/200,
 80029f8:	fb05 f400 	mul.w	r4, r5, r0
			 ConstanteDeVelocidade*nAquisicoesRight/200,(int)(10*adc_value_1*0.00122),(int)(10*adc_value_2*0.00273-10*adc_value_1*0.00122));
 80029fc:	fb08 f002 	mul.w	r0, r8, r2
 8002a00:	f8d3 b000 	ldr.w	fp, [r3]
 8002a04:	f7fd fcfe 	bl	8000404 <__aeabi_i2d>
 8002a08:	a321      	add	r3, pc, #132	; (adr r3, 8002a90 <TIM2_IRQHandler+0xd8>)
 8002a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0e:	f7fd fd5f 	bl	80004d0 <__aeabi_dmul>
 8002a12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002a16:	fb08 f00b 	mul.w	r0, r8, fp
 8002a1a:	f7fd fcf3 	bl	8000404 <__aeabi_i2d>
 8002a1e:	a31e      	add	r3, pc, #120	; (adr r3, 8002a98 <TIM2_IRQHandler+0xe0>)
 8002a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a24:	f7fd fd54 	bl	80004d0 <__aeabi_dmul>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002a30:	f7fd fb9a 	bl	8000168 <__aeabi_dsub>
	 snprintf(txBuffer,32,"%d;%d;%d;%d\n",ConstanteDeVelocidade*nAquisicoesLeft/200,
 8002a34:	f7fd ff5e 	bl	80008f4 <__aeabi_d2iz>
 8002a38:	9002      	str	r0, [sp, #8]
			 ConstanteDeVelocidade*nAquisicoesRight/200,(int)(10*adc_value_1*0.00122),(int)(10*adc_value_2*0.00273-10*adc_value_1*0.00122));
 8002a3a:	fb08 f00a 	mul.w	r0, r8, sl
 8002a3e:	f7fd fce1 	bl	8000404 <__aeabi_i2d>
 8002a42:	a315      	add	r3, pc, #84	; (adr r3, 8002a98 <TIM2_IRQHandler+0xe0>)
 8002a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a48:	f7fd fd42 	bl	80004d0 <__aeabi_dmul>
	 snprintf(txBuffer,32,"%d;%d;%d;%d\n",ConstanteDeVelocidade*nAquisicoesLeft/200,
 8002a4c:	f7fd ff52 	bl	80008f4 <__aeabi_d2iz>
 8002a50:	f04f 09c8 	mov.w	r9, #200	; 0xc8
 8002a54:	9001      	str	r0, [sp, #4]
			 ConstanteDeVelocidade*nAquisicoesRight/200,(int)(10*adc_value_1*0.00122),(int)(10*adc_value_2*0.00273-10*adc_value_1*0.00122));
 8002a56:	683b      	ldr	r3, [r7, #0]
	 snprintf(txBuffer,32,"%d;%d;%d;%d\n",ConstanteDeVelocidade*nAquisicoesLeft/200,
 8002a58:	fb94 f4f9 	sdiv	r4, r4, r9
			 ConstanteDeVelocidade*nAquisicoesRight/200,(int)(10*adc_value_1*0.00122),(int)(10*adc_value_2*0.00273-10*adc_value_1*0.00122));
 8002a5c:	435d      	muls	r5, r3
	 snprintf(txBuffer,32,"%d;%d;%d;%d\n",ConstanteDeVelocidade*nAquisicoesLeft/200,
 8002a5e:	fb95 f5f9 	sdiv	r5, r5, r9
 8002a62:	4e19      	ldr	r6, [pc, #100]	; (8002ac8 <TIM2_IRQHandler+0x110>)
 8002a64:	4623      	mov	r3, r4
 8002a66:	4a19      	ldr	r2, [pc, #100]	; (8002acc <TIM2_IRQHandler+0x114>)
 8002a68:	2120      	movs	r1, #32
 8002a6a:	9500      	str	r5, [sp, #0]
 8002a6c:	4630      	mov	r0, r6
 8002a6e:	f000 fa03 	bl	8002e78 <sniprintf>
	HAL_UART_Transmit_IT(&huart1,(uint8_t *)txBuffer,strlen(txBuffer));
 8002a72:	4630      	mov	r0, r6
 8002a74:	f7fd fb6c 	bl	8000150 <strlen>
 8002a78:	4631      	mov	r1, r6
 8002a7a:	b282      	uxth	r2, r0
 8002a7c:	4814      	ldr	r0, [pc, #80]	; (8002ad0 <TIM2_IRQHandler+0x118>)
 8002a7e:	f7ff fc55 	bl	800232c <HAL_UART_Transmit_IT>
   HAL_TIM_IRQHandler(&htim2);
 8002a82:	4814      	ldr	r0, [pc, #80]	; (8002ad4 <TIM2_IRQHandler+0x11c>)
 }
 8002a84:	b007      	add	sp, #28
 8002a86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   HAL_TIM_IRQHandler(&htim2);
 8002a8a:	f7ff b8fb 	b.w	8001c84 <HAL_TIM_IRQHandler>
 8002a8e:	bf00      	nop
 8002a90:	96fa82e8 	.word	0x96fa82e8
 8002a94:	3f665d39 	.word	0x3f665d39
 8002a98:	0678c005 	.word	0x0678c005
 8002a9c:	3f53fd0d 	.word	0x3f53fd0d
 8002aa0:	2000011c 	.word	0x2000011c
 8002aa4:	20000124 	.word	0x20000124
 8002aa8:	200000d0 	.word	0x200000d0
 8002aac:	20000110 	.word	0x20000110
 8002ab0:	20000120 	.word	0x20000120
 8002ab4:	20000118 	.word	0x20000118
 8002ab8:	20000090 	.word	0x20000090
 8002abc:	20000114 	.word	0x20000114
 8002ac0:	2000018c 	.word	0x2000018c
 8002ac4:	20000158 	.word	0x20000158
 8002ac8:	20000128 	.word	0x20000128
 8002acc:	08003728 	.word	0x08003728
 8002ad0:	20000190 	.word	0x20000190
 8002ad4:	20000228 	.word	0x20000228

08002ad8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	; (8002b14 <HAL_MspInit+0x3c>)
{
 8002ada:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002adc:	699a      	ldr	r2, [r3, #24]
 8002ade:	f042 0201 	orr.w	r2, r2, #1
 8002ae2:	619a      	str	r2, [r3, #24]
 8002ae4:	699a      	ldr	r2, [r3, #24]
 8002ae6:	f002 0201 	and.w	r2, r2, #1
 8002aea:	9200      	str	r2, [sp, #0]
 8002aec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aee:	69da      	ldr	r2, [r3, #28]
 8002af0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002af4:	61da      	str	r2, [r3, #28]
 8002af6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002af8:	4a07      	ldr	r2, [pc, #28]	; (8002b18 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002b02:	6853      	ldr	r3, [r2, #4]
 8002b04:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002b08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b0e:	b002      	add	sp, #8
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40021000 	.word	0x40021000
 8002b18:	40010000 	.word	0x40010000

08002b1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b1c:	b510      	push	{r4, lr}
 8002b1e:	4604      	mov	r4, r0
 8002b20:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b22:	2210      	movs	r2, #16
 8002b24:	2100      	movs	r1, #0
 8002b26:	a802      	add	r0, sp, #8
 8002b28:	f000 f99e 	bl	8002e68 <memset>
  if(hadc->Instance==ADC1)
 8002b2c:	6822      	ldr	r2, [r4, #0]
 8002b2e:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <HAL_ADC_MspInit+0x64>)
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d122      	bne.n	8002b7a <HAL_ADC_MspInit+0x5e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b34:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002b38:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b3a:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b40:	619a      	str	r2, [r3, #24]
 8002b42:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b44:	480f      	ldr	r0, [pc, #60]	; (8002b84 <HAL_ADC_MspInit+0x68>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b46:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002b4a:	9200      	str	r2, [sp, #0]
 8002b4c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4e:	699a      	ldr	r2, [r3, #24]
 8002b50:	f042 0204 	orr.w	r2, r2, #4
 8002b54:	619a      	str	r2, [r3, #24]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	9301      	str	r3, [sp, #4]
 8002b5e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002b60:	2303      	movs	r3, #3
 8002b62:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b64:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b66:	f7fe fadb 	bl	8001120 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2012      	movs	r0, #18
 8002b6e:	4611      	mov	r1, r2
 8002b70:	f7fe fa38 	bl	8000fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002b74:	2012      	movs	r0, #18
 8002b76:	f7fe fa69 	bl	800104c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b7a:	b006      	add	sp, #24
 8002b7c:	bd10      	pop	{r4, pc}
 8002b7e:	bf00      	nop
 8002b80:	40012400 	.word	0x40012400
 8002b84:	40010800 	.word	0x40010800

08002b88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b88:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM1)
 8002b8a:	6803      	ldr	r3, [r0, #0]
 8002b8c:	4a13      	ldr	r2, [pc, #76]	; (8002bdc <HAL_TIM_Base_MspInit+0x54>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d10c      	bne.n	8002bac <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b92:	4b13      	ldr	r3, [pc, #76]	; (8002be0 <HAL_TIM_Base_MspInit+0x58>)
 8002b94:	699a      	ldr	r2, [r3, #24]
 8002b96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b9a:	619a      	str	r2, [r3, #24]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002ba6:	b003      	add	sp, #12
 8002ba8:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM2)
 8002bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb0:	d1f9      	bne.n	8002ba6 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bb2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002bb6:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002bb8:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002bc0:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bc2:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002bc4:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	9301      	str	r3, [sp, #4]
 8002bcc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002bce:	f7fe fa09 	bl	8000fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002bd2:	201c      	movs	r0, #28
 8002bd4:	f7fe fa3a 	bl	800104c <HAL_NVIC_EnableIRQ>
}
 8002bd8:	e7e5      	b.n	8002ba6 <HAL_TIM_Base_MspInit+0x1e>
 8002bda:	bf00      	nop
 8002bdc:	40012c00 	.word	0x40012c00
 8002be0:	40021000 	.word	0x40021000

08002be4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002be4:	b510      	push	{r4, lr}
 8002be6:	4604      	mov	r4, r0
 8002be8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bea:	2210      	movs	r2, #16
 8002bec:	2100      	movs	r1, #0
 8002bee:	a802      	add	r0, sp, #8
 8002bf0:	f000 f93a 	bl	8002e68 <memset>
  if(htim->Instance==TIM1)
 8002bf4:	6822      	ldr	r2, [r4, #0]
 8002bf6:	4b1a      	ldr	r3, [pc, #104]	; (8002c60 <HAL_TIM_MspPostInit+0x7c>)
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d12e      	bne.n	8002c5a <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfc:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8002c00:	699a      	ldr	r2, [r3, #24]
    PB0     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c02:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c04:	f042 0204 	orr.w	r2, r2, #4
 8002c08:	619a      	str	r2, [r3, #24]
 8002c0a:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c0e:	f002 0204 	and.w	r2, r2, #4
 8002c12:	9200      	str	r2, [sp, #0]
 8002c14:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c16:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c18:	4812      	ldr	r0, [pc, #72]	; (8002c64 <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c1a:	f042 0208 	orr.w	r2, r2, #8
 8002c1e:	619a      	str	r2, [r3, #24]
 8002c20:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	9403      	str	r4, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	9301      	str	r3, [sp, #4]
 8002c2a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002c2c:	f44f 7360 	mov.w	r3, #896	; 0x380
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c30:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002c32:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c34:	f7fe fa74 	bl	8001120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c38:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3a:	a902      	add	r1, sp, #8
 8002c3c:	480a      	ldr	r0, [pc, #40]	; (8002c68 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c3e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c40:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c42:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c44:	f7fe fa6c 	bl	8001120 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002c48:	4a08      	ldr	r2, [pc, #32]	; (8002c6c <HAL_TIM_MspPostInit+0x88>)
 8002c4a:	6853      	ldr	r3, [r2, #4]
 8002c4c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002c50:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002c54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c58:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c5a:	b006      	add	sp, #24
 8002c5c:	bd10      	pop	{r4, pc}
 8002c5e:	bf00      	nop
 8002c60:	40012c00 	.word	0x40012c00
 8002c64:	40010800 	.word	0x40010800
 8002c68:	40010c00 	.word	0x40010c00
 8002c6c:	40010000 	.word	0x40010000

08002c70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c70:	b510      	push	{r4, lr}
 8002c72:	4604      	mov	r4, r0
 8002c74:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c76:	2210      	movs	r2, #16
 8002c78:	2100      	movs	r1, #0
 8002c7a:	a802      	add	r0, sp, #8
 8002c7c:	f000 f8f4 	bl	8002e68 <memset>
  if(huart->Instance==USART1)
 8002c80:	6822      	ldr	r2, [r4, #0]
 8002c82:	4b1d      	ldr	r3, [pc, #116]	; (8002cf8 <HAL_UART_MspInit+0x88>)
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d135      	bne.n	8002cf4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c88:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002c8c:	699a      	ldr	r2, [r3, #24]
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c8e:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c94:	619a      	str	r2, [r3, #24]
 8002c96:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c98:	4818      	ldr	r0, [pc, #96]	; (8002cfc <HAL_UART_MspInit+0x8c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c9a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002c9e:	9200      	str	r2, [sp, #0]
 8002ca0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca2:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ca4:	2400      	movs	r4, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca6:	f042 0208 	orr.w	r2, r2, #8
 8002caa:	619a      	str	r2, [r3, #24]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0308 	and.w	r3, r3, #8
 8002cb2:	9301      	str	r3, [sp, #4]
 8002cb4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002cb6:	2340      	movs	r3, #64	; 0x40
 8002cb8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cba:	2302      	movs	r3, #2
 8002cbc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc2:	f7fe fa2d 	bl	8001120 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cc6:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc8:	a902      	add	r1, sp, #8
 8002cca:	480c      	ldr	r0, [pc, #48]	; (8002cfc <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002ccc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cce:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd0:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd2:	f7fe fa25 	bl	8001120 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	; (8002d00 <HAL_UART_MspInit+0x90>)

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002cd8:	2025      	movs	r0, #37	; 0x25
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002cda:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002cdc:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002cde:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ce8:	4622      	mov	r2, r4
 8002cea:	f7fe f97b 	bl	8000fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002cee:	2025      	movs	r0, #37	; 0x25
 8002cf0:	f7fe f9ac 	bl	800104c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002cf4:	b006      	add	sp, #24
 8002cf6:	bd10      	pop	{r4, pc}
 8002cf8:	40013800 	.word	0x40013800
 8002cfc:	40010c00 	.word	0x40010c00
 8002d00:	40010000 	.word	0x40010000

08002d04 <NMI_Handler>:
 8002d04:	4770      	bx	lr

08002d06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d06:	e7fe      	b.n	8002d06 <HardFault_Handler>

08002d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d08:	e7fe      	b.n	8002d08 <MemManage_Handler>

08002d0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d0a:	e7fe      	b.n	8002d0a <BusFault_Handler>

08002d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d0c:	e7fe      	b.n	8002d0c <UsageFault_Handler>

08002d0e <SVC_Handler>:
 8002d0e:	4770      	bx	lr

08002d10 <DebugMon_Handler>:
 8002d10:	4770      	bx	lr

08002d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d12:	4770      	bx	lr

08002d14 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d14:	f7fd be4c 	b.w	80009b0 <HAL_IncTick>

08002d18 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d18:	4801      	ldr	r0, [pc, #4]	; (8002d20 <ADC1_2_IRQHandler+0x8>)
 8002d1a:	f7fd befe 	b.w	8000b1a <HAL_ADC_IRQHandler>
 8002d1e:	bf00      	nop
 8002d20:	2000015c 	.word	0x2000015c

08002d24 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d24:	4801      	ldr	r0, [pc, #4]	; (8002d2c <USART1_IRQHandler+0x8>)
 8002d26:	f7ff bb87 	b.w	8002438 <HAL_UART_IRQHandler>
 8002d2a:	bf00      	nop
 8002d2c:	20000190 	.word	0x20000190

08002d30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002d32:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002d36:	f7fe fad3 	bl	80012e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002d3e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002d42:	f7fe bacd 	b.w	80012e0 <HAL_GPIO_EXTI_IRQHandler>
	...

08002d48 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8002d48:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <_sbrk+0x2c>)
{
 8002d4c:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002d4e:	6819      	ldr	r1, [r3, #0]
 8002d50:	b909      	cbnz	r1, 8002d56 <_sbrk+0xe>
		heap_end = &end;
 8002d52:	4909      	ldr	r1, [pc, #36]	; (8002d78 <_sbrk+0x30>)
 8002d54:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8002d56:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8002d58:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8002d5a:	4402      	add	r2, r0
 8002d5c:	428a      	cmp	r2, r1
 8002d5e:	d906      	bls.n	8002d6e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002d60:	f000 f858 	bl	8002e14 <__errno>
 8002d64:	230c      	movs	r3, #12
 8002d66:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002d68:	f04f 30ff 	mov.w	r0, #4294967295
 8002d6c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8002d6e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8002d70:	bd08      	pop	{r3, pc}
 8002d72:	bf00      	nop
 8002d74:	20000148 	.word	0x20000148
 8002d78:	2000026c 	.word	0x2000026c

08002d7c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002d7c:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <SystemInit+0x40>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	f042 0201 	orr.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	4a0d      	ldr	r2, [pc, #52]	; (8002dc0 <SystemInit+0x44>)
 8002d8a:	400a      	ands	r2, r1
 8002d8c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002d94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d98:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002da0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002da8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002daa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002dae:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002db0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002db4:	4b03      	ldr	r3, [pc, #12]	; (8002dc4 <SystemInit+0x48>)
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	f8ff0000 	.word	0xf8ff0000
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002dc8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002dca:	e003      	b.n	8002dd4 <LoopCopyDataInit>

08002dcc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002dce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002dd0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002dd2:	3104      	adds	r1, #4

08002dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002dd4:	480a      	ldr	r0, [pc, #40]	; (8002e00 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002dd8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002dda:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002ddc:	d3f6      	bcc.n	8002dcc <CopyDataInit>
  ldr r2, =_sbss
 8002dde:	4a0a      	ldr	r2, [pc, #40]	; (8002e08 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002de0:	e002      	b.n	8002de8 <LoopFillZerobss>

08002de2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002de2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002de4:	f842 3b04 	str.w	r3, [r2], #4

08002de8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002de8:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002dea:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002dec:	d3f9      	bcc.n	8002de2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002dee:	f7ff ffc5 	bl	8002d7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002df2:	f000 f815 	bl	8002e20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002df6:	f7ff fc73 	bl	80026e0 <main>
  bx lr
 8002dfa:	4770      	bx	lr
  ldr r3, =_sidata
 8002dfc:	08003788 	.word	0x08003788
  ldr r0, =_sdata
 8002e00:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002e04:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8002e08:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8002e0c:	2000026c 	.word	0x2000026c

08002e10 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e10:	e7fe      	b.n	8002e10 <CAN1_RX1_IRQHandler>
	...

08002e14 <__errno>:
 8002e14:	4b01      	ldr	r3, [pc, #4]	; (8002e1c <__errno+0x8>)
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	20000010 	.word	0x20000010

08002e20 <__libc_init_array>:
 8002e20:	b570      	push	{r4, r5, r6, lr}
 8002e22:	2500      	movs	r5, #0
 8002e24:	4e0c      	ldr	r6, [pc, #48]	; (8002e58 <__libc_init_array+0x38>)
 8002e26:	4c0d      	ldr	r4, [pc, #52]	; (8002e5c <__libc_init_array+0x3c>)
 8002e28:	1ba4      	subs	r4, r4, r6
 8002e2a:	10a4      	asrs	r4, r4, #2
 8002e2c:	42a5      	cmp	r5, r4
 8002e2e:	d109      	bne.n	8002e44 <__libc_init_array+0x24>
 8002e30:	f000 fc5e 	bl	80036f0 <_init>
 8002e34:	2500      	movs	r5, #0
 8002e36:	4e0a      	ldr	r6, [pc, #40]	; (8002e60 <__libc_init_array+0x40>)
 8002e38:	4c0a      	ldr	r4, [pc, #40]	; (8002e64 <__libc_init_array+0x44>)
 8002e3a:	1ba4      	subs	r4, r4, r6
 8002e3c:	10a4      	asrs	r4, r4, #2
 8002e3e:	42a5      	cmp	r5, r4
 8002e40:	d105      	bne.n	8002e4e <__libc_init_array+0x2e>
 8002e42:	bd70      	pop	{r4, r5, r6, pc}
 8002e44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e48:	4798      	blx	r3
 8002e4a:	3501      	adds	r5, #1
 8002e4c:	e7ee      	b.n	8002e2c <__libc_init_array+0xc>
 8002e4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e52:	4798      	blx	r3
 8002e54:	3501      	adds	r5, #1
 8002e56:	e7f2      	b.n	8002e3e <__libc_init_array+0x1e>
 8002e58:	08003780 	.word	0x08003780
 8002e5c:	08003780 	.word	0x08003780
 8002e60:	08003780 	.word	0x08003780
 8002e64:	08003784 	.word	0x08003784

08002e68 <memset>:
 8002e68:	4603      	mov	r3, r0
 8002e6a:	4402      	add	r2, r0
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d100      	bne.n	8002e72 <memset+0xa>
 8002e70:	4770      	bx	lr
 8002e72:	f803 1b01 	strb.w	r1, [r3], #1
 8002e76:	e7f9      	b.n	8002e6c <memset+0x4>

08002e78 <sniprintf>:
 8002e78:	b40c      	push	{r2, r3}
 8002e7a:	b530      	push	{r4, r5, lr}
 8002e7c:	4b17      	ldr	r3, [pc, #92]	; (8002edc <sniprintf+0x64>)
 8002e7e:	1e0c      	subs	r4, r1, #0
 8002e80:	b09d      	sub	sp, #116	; 0x74
 8002e82:	681d      	ldr	r5, [r3, #0]
 8002e84:	da08      	bge.n	8002e98 <sniprintf+0x20>
 8002e86:	238b      	movs	r3, #139	; 0x8b
 8002e88:	f04f 30ff 	mov.w	r0, #4294967295
 8002e8c:	602b      	str	r3, [r5, #0]
 8002e8e:	b01d      	add	sp, #116	; 0x74
 8002e90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002e94:	b002      	add	sp, #8
 8002e96:	4770      	bx	lr
 8002e98:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002e9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002ea0:	bf0c      	ite	eq
 8002ea2:	4623      	moveq	r3, r4
 8002ea4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002ea8:	9304      	str	r3, [sp, #16]
 8002eaa:	9307      	str	r3, [sp, #28]
 8002eac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002eb0:	9002      	str	r0, [sp, #8]
 8002eb2:	9006      	str	r0, [sp, #24]
 8002eb4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002eb8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002eba:	ab21      	add	r3, sp, #132	; 0x84
 8002ebc:	a902      	add	r1, sp, #8
 8002ebe:	4628      	mov	r0, r5
 8002ec0:	9301      	str	r3, [sp, #4]
 8002ec2:	f000 f869 	bl	8002f98 <_svfiprintf_r>
 8002ec6:	1c43      	adds	r3, r0, #1
 8002ec8:	bfbc      	itt	lt
 8002eca:	238b      	movlt	r3, #139	; 0x8b
 8002ecc:	602b      	strlt	r3, [r5, #0]
 8002ece:	2c00      	cmp	r4, #0
 8002ed0:	d0dd      	beq.n	8002e8e <sniprintf+0x16>
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	9b02      	ldr	r3, [sp, #8]
 8002ed6:	701a      	strb	r2, [r3, #0]
 8002ed8:	e7d9      	b.n	8002e8e <sniprintf+0x16>
 8002eda:	bf00      	nop
 8002edc:	20000010 	.word	0x20000010

08002ee0 <__ssputs_r>:
 8002ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ee4:	688e      	ldr	r6, [r1, #8]
 8002ee6:	4682      	mov	sl, r0
 8002ee8:	429e      	cmp	r6, r3
 8002eea:	460c      	mov	r4, r1
 8002eec:	4691      	mov	r9, r2
 8002eee:	4698      	mov	r8, r3
 8002ef0:	d835      	bhi.n	8002f5e <__ssputs_r+0x7e>
 8002ef2:	898a      	ldrh	r2, [r1, #12]
 8002ef4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002ef8:	d031      	beq.n	8002f5e <__ssputs_r+0x7e>
 8002efa:	2302      	movs	r3, #2
 8002efc:	6825      	ldr	r5, [r4, #0]
 8002efe:	6909      	ldr	r1, [r1, #16]
 8002f00:	1a6f      	subs	r7, r5, r1
 8002f02:	6965      	ldr	r5, [r4, #20]
 8002f04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002f08:	fb95 f5f3 	sdiv	r5, r5, r3
 8002f0c:	f108 0301 	add.w	r3, r8, #1
 8002f10:	443b      	add	r3, r7
 8002f12:	429d      	cmp	r5, r3
 8002f14:	bf38      	it	cc
 8002f16:	461d      	movcc	r5, r3
 8002f18:	0553      	lsls	r3, r2, #21
 8002f1a:	d531      	bpl.n	8002f80 <__ssputs_r+0xa0>
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	f000 fb47 	bl	80035b0 <_malloc_r>
 8002f22:	4606      	mov	r6, r0
 8002f24:	b950      	cbnz	r0, 8002f3c <__ssputs_r+0x5c>
 8002f26:	230c      	movs	r3, #12
 8002f28:	f8ca 3000 	str.w	r3, [sl]
 8002f2c:	89a3      	ldrh	r3, [r4, #12]
 8002f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f36:	81a3      	strh	r3, [r4, #12]
 8002f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f3c:	463a      	mov	r2, r7
 8002f3e:	6921      	ldr	r1, [r4, #16]
 8002f40:	f000 fac4 	bl	80034cc <memcpy>
 8002f44:	89a3      	ldrh	r3, [r4, #12]
 8002f46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002f4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f4e:	81a3      	strh	r3, [r4, #12]
 8002f50:	6126      	str	r6, [r4, #16]
 8002f52:	443e      	add	r6, r7
 8002f54:	6026      	str	r6, [r4, #0]
 8002f56:	4646      	mov	r6, r8
 8002f58:	6165      	str	r5, [r4, #20]
 8002f5a:	1bed      	subs	r5, r5, r7
 8002f5c:	60a5      	str	r5, [r4, #8]
 8002f5e:	4546      	cmp	r6, r8
 8002f60:	bf28      	it	cs
 8002f62:	4646      	movcs	r6, r8
 8002f64:	4649      	mov	r1, r9
 8002f66:	4632      	mov	r2, r6
 8002f68:	6820      	ldr	r0, [r4, #0]
 8002f6a:	f000 faba 	bl	80034e2 <memmove>
 8002f6e:	68a3      	ldr	r3, [r4, #8]
 8002f70:	2000      	movs	r0, #0
 8002f72:	1b9b      	subs	r3, r3, r6
 8002f74:	60a3      	str	r3, [r4, #8]
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	441e      	add	r6, r3
 8002f7a:	6026      	str	r6, [r4, #0]
 8002f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f80:	462a      	mov	r2, r5
 8002f82:	f000 fb73 	bl	800366c <_realloc_r>
 8002f86:	4606      	mov	r6, r0
 8002f88:	2800      	cmp	r0, #0
 8002f8a:	d1e1      	bne.n	8002f50 <__ssputs_r+0x70>
 8002f8c:	6921      	ldr	r1, [r4, #16]
 8002f8e:	4650      	mov	r0, sl
 8002f90:	f000 fac2 	bl	8003518 <_free_r>
 8002f94:	e7c7      	b.n	8002f26 <__ssputs_r+0x46>
	...

08002f98 <_svfiprintf_r>:
 8002f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f9c:	b09d      	sub	sp, #116	; 0x74
 8002f9e:	9303      	str	r3, [sp, #12]
 8002fa0:	898b      	ldrh	r3, [r1, #12]
 8002fa2:	4680      	mov	r8, r0
 8002fa4:	061c      	lsls	r4, r3, #24
 8002fa6:	460d      	mov	r5, r1
 8002fa8:	4616      	mov	r6, r2
 8002faa:	d50f      	bpl.n	8002fcc <_svfiprintf_r+0x34>
 8002fac:	690b      	ldr	r3, [r1, #16]
 8002fae:	b96b      	cbnz	r3, 8002fcc <_svfiprintf_r+0x34>
 8002fb0:	2140      	movs	r1, #64	; 0x40
 8002fb2:	f000 fafd 	bl	80035b0 <_malloc_r>
 8002fb6:	6028      	str	r0, [r5, #0]
 8002fb8:	6128      	str	r0, [r5, #16]
 8002fba:	b928      	cbnz	r0, 8002fc8 <_svfiprintf_r+0x30>
 8002fbc:	230c      	movs	r3, #12
 8002fbe:	f8c8 3000 	str.w	r3, [r8]
 8002fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc6:	e0c4      	b.n	8003152 <_svfiprintf_r+0x1ba>
 8002fc8:	2340      	movs	r3, #64	; 0x40
 8002fca:	616b      	str	r3, [r5, #20]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	9309      	str	r3, [sp, #36]	; 0x24
 8002fd0:	2320      	movs	r3, #32
 8002fd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002fd6:	2330      	movs	r3, #48	; 0x30
 8002fd8:	f04f 0b01 	mov.w	fp, #1
 8002fdc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002fe0:	4637      	mov	r7, r6
 8002fe2:	463c      	mov	r4, r7
 8002fe4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d13c      	bne.n	8003066 <_svfiprintf_r+0xce>
 8002fec:	ebb7 0a06 	subs.w	sl, r7, r6
 8002ff0:	d00b      	beq.n	800300a <_svfiprintf_r+0x72>
 8002ff2:	4653      	mov	r3, sl
 8002ff4:	4632      	mov	r2, r6
 8002ff6:	4629      	mov	r1, r5
 8002ff8:	4640      	mov	r0, r8
 8002ffa:	f7ff ff71 	bl	8002ee0 <__ssputs_r>
 8002ffe:	3001      	adds	r0, #1
 8003000:	f000 80a2 	beq.w	8003148 <_svfiprintf_r+0x1b0>
 8003004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003006:	4453      	add	r3, sl
 8003008:	9309      	str	r3, [sp, #36]	; 0x24
 800300a:	783b      	ldrb	r3, [r7, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 809b 	beq.w	8003148 <_svfiprintf_r+0x1b0>
 8003012:	2300      	movs	r3, #0
 8003014:	f04f 32ff 	mov.w	r2, #4294967295
 8003018:	9304      	str	r3, [sp, #16]
 800301a:	9307      	str	r3, [sp, #28]
 800301c:	9205      	str	r2, [sp, #20]
 800301e:	9306      	str	r3, [sp, #24]
 8003020:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003024:	931a      	str	r3, [sp, #104]	; 0x68
 8003026:	2205      	movs	r2, #5
 8003028:	7821      	ldrb	r1, [r4, #0]
 800302a:	4850      	ldr	r0, [pc, #320]	; (800316c <_svfiprintf_r+0x1d4>)
 800302c:	f000 fa40 	bl	80034b0 <memchr>
 8003030:	1c67      	adds	r7, r4, #1
 8003032:	9b04      	ldr	r3, [sp, #16]
 8003034:	b9d8      	cbnz	r0, 800306e <_svfiprintf_r+0xd6>
 8003036:	06d9      	lsls	r1, r3, #27
 8003038:	bf44      	itt	mi
 800303a:	2220      	movmi	r2, #32
 800303c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003040:	071a      	lsls	r2, r3, #28
 8003042:	bf44      	itt	mi
 8003044:	222b      	movmi	r2, #43	; 0x2b
 8003046:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800304a:	7822      	ldrb	r2, [r4, #0]
 800304c:	2a2a      	cmp	r2, #42	; 0x2a
 800304e:	d016      	beq.n	800307e <_svfiprintf_r+0xe6>
 8003050:	2100      	movs	r1, #0
 8003052:	200a      	movs	r0, #10
 8003054:	9a07      	ldr	r2, [sp, #28]
 8003056:	4627      	mov	r7, r4
 8003058:	783b      	ldrb	r3, [r7, #0]
 800305a:	3401      	adds	r4, #1
 800305c:	3b30      	subs	r3, #48	; 0x30
 800305e:	2b09      	cmp	r3, #9
 8003060:	d950      	bls.n	8003104 <_svfiprintf_r+0x16c>
 8003062:	b1c9      	cbz	r1, 8003098 <_svfiprintf_r+0x100>
 8003064:	e011      	b.n	800308a <_svfiprintf_r+0xf2>
 8003066:	2b25      	cmp	r3, #37	; 0x25
 8003068:	d0c0      	beq.n	8002fec <_svfiprintf_r+0x54>
 800306a:	4627      	mov	r7, r4
 800306c:	e7b9      	b.n	8002fe2 <_svfiprintf_r+0x4a>
 800306e:	4a3f      	ldr	r2, [pc, #252]	; (800316c <_svfiprintf_r+0x1d4>)
 8003070:	463c      	mov	r4, r7
 8003072:	1a80      	subs	r0, r0, r2
 8003074:	fa0b f000 	lsl.w	r0, fp, r0
 8003078:	4318      	orrs	r0, r3
 800307a:	9004      	str	r0, [sp, #16]
 800307c:	e7d3      	b.n	8003026 <_svfiprintf_r+0x8e>
 800307e:	9a03      	ldr	r2, [sp, #12]
 8003080:	1d11      	adds	r1, r2, #4
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	9103      	str	r1, [sp, #12]
 8003086:	2a00      	cmp	r2, #0
 8003088:	db01      	blt.n	800308e <_svfiprintf_r+0xf6>
 800308a:	9207      	str	r2, [sp, #28]
 800308c:	e004      	b.n	8003098 <_svfiprintf_r+0x100>
 800308e:	4252      	negs	r2, r2
 8003090:	f043 0302 	orr.w	r3, r3, #2
 8003094:	9207      	str	r2, [sp, #28]
 8003096:	9304      	str	r3, [sp, #16]
 8003098:	783b      	ldrb	r3, [r7, #0]
 800309a:	2b2e      	cmp	r3, #46	; 0x2e
 800309c:	d10d      	bne.n	80030ba <_svfiprintf_r+0x122>
 800309e:	787b      	ldrb	r3, [r7, #1]
 80030a0:	1c79      	adds	r1, r7, #1
 80030a2:	2b2a      	cmp	r3, #42	; 0x2a
 80030a4:	d132      	bne.n	800310c <_svfiprintf_r+0x174>
 80030a6:	9b03      	ldr	r3, [sp, #12]
 80030a8:	3702      	adds	r7, #2
 80030aa:	1d1a      	adds	r2, r3, #4
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	9203      	str	r2, [sp, #12]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	bfb8      	it	lt
 80030b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80030b8:	9305      	str	r3, [sp, #20]
 80030ba:	4c2d      	ldr	r4, [pc, #180]	; (8003170 <_svfiprintf_r+0x1d8>)
 80030bc:	2203      	movs	r2, #3
 80030be:	7839      	ldrb	r1, [r7, #0]
 80030c0:	4620      	mov	r0, r4
 80030c2:	f000 f9f5 	bl	80034b0 <memchr>
 80030c6:	b138      	cbz	r0, 80030d8 <_svfiprintf_r+0x140>
 80030c8:	2340      	movs	r3, #64	; 0x40
 80030ca:	1b00      	subs	r0, r0, r4
 80030cc:	fa03 f000 	lsl.w	r0, r3, r0
 80030d0:	9b04      	ldr	r3, [sp, #16]
 80030d2:	3701      	adds	r7, #1
 80030d4:	4303      	orrs	r3, r0
 80030d6:	9304      	str	r3, [sp, #16]
 80030d8:	7839      	ldrb	r1, [r7, #0]
 80030da:	2206      	movs	r2, #6
 80030dc:	4825      	ldr	r0, [pc, #148]	; (8003174 <_svfiprintf_r+0x1dc>)
 80030de:	1c7e      	adds	r6, r7, #1
 80030e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80030e4:	f000 f9e4 	bl	80034b0 <memchr>
 80030e8:	2800      	cmp	r0, #0
 80030ea:	d035      	beq.n	8003158 <_svfiprintf_r+0x1c0>
 80030ec:	4b22      	ldr	r3, [pc, #136]	; (8003178 <_svfiprintf_r+0x1e0>)
 80030ee:	b9fb      	cbnz	r3, 8003130 <_svfiprintf_r+0x198>
 80030f0:	9b03      	ldr	r3, [sp, #12]
 80030f2:	3307      	adds	r3, #7
 80030f4:	f023 0307 	bic.w	r3, r3, #7
 80030f8:	3308      	adds	r3, #8
 80030fa:	9303      	str	r3, [sp, #12]
 80030fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030fe:	444b      	add	r3, r9
 8003100:	9309      	str	r3, [sp, #36]	; 0x24
 8003102:	e76d      	b.n	8002fe0 <_svfiprintf_r+0x48>
 8003104:	fb00 3202 	mla	r2, r0, r2, r3
 8003108:	2101      	movs	r1, #1
 800310a:	e7a4      	b.n	8003056 <_svfiprintf_r+0xbe>
 800310c:	2300      	movs	r3, #0
 800310e:	240a      	movs	r4, #10
 8003110:	4618      	mov	r0, r3
 8003112:	9305      	str	r3, [sp, #20]
 8003114:	460f      	mov	r7, r1
 8003116:	783a      	ldrb	r2, [r7, #0]
 8003118:	3101      	adds	r1, #1
 800311a:	3a30      	subs	r2, #48	; 0x30
 800311c:	2a09      	cmp	r2, #9
 800311e:	d903      	bls.n	8003128 <_svfiprintf_r+0x190>
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0ca      	beq.n	80030ba <_svfiprintf_r+0x122>
 8003124:	9005      	str	r0, [sp, #20]
 8003126:	e7c8      	b.n	80030ba <_svfiprintf_r+0x122>
 8003128:	fb04 2000 	mla	r0, r4, r0, r2
 800312c:	2301      	movs	r3, #1
 800312e:	e7f1      	b.n	8003114 <_svfiprintf_r+0x17c>
 8003130:	ab03      	add	r3, sp, #12
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	462a      	mov	r2, r5
 8003136:	4b11      	ldr	r3, [pc, #68]	; (800317c <_svfiprintf_r+0x1e4>)
 8003138:	a904      	add	r1, sp, #16
 800313a:	4640      	mov	r0, r8
 800313c:	f3af 8000 	nop.w
 8003140:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003144:	4681      	mov	r9, r0
 8003146:	d1d9      	bne.n	80030fc <_svfiprintf_r+0x164>
 8003148:	89ab      	ldrh	r3, [r5, #12]
 800314a:	065b      	lsls	r3, r3, #25
 800314c:	f53f af39 	bmi.w	8002fc2 <_svfiprintf_r+0x2a>
 8003150:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003152:	b01d      	add	sp, #116	; 0x74
 8003154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003158:	ab03      	add	r3, sp, #12
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	462a      	mov	r2, r5
 800315e:	4b07      	ldr	r3, [pc, #28]	; (800317c <_svfiprintf_r+0x1e4>)
 8003160:	a904      	add	r1, sp, #16
 8003162:	4640      	mov	r0, r8
 8003164:	f000 f884 	bl	8003270 <_printf_i>
 8003168:	e7ea      	b.n	8003140 <_svfiprintf_r+0x1a8>
 800316a:	bf00      	nop
 800316c:	0800374d 	.word	0x0800374d
 8003170:	08003753 	.word	0x08003753
 8003174:	08003757 	.word	0x08003757
 8003178:	00000000 	.word	0x00000000
 800317c:	08002ee1 	.word	0x08002ee1

08003180 <_printf_common>:
 8003180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003184:	4691      	mov	r9, r2
 8003186:	461f      	mov	r7, r3
 8003188:	688a      	ldr	r2, [r1, #8]
 800318a:	690b      	ldr	r3, [r1, #16]
 800318c:	4606      	mov	r6, r0
 800318e:	4293      	cmp	r3, r2
 8003190:	bfb8      	it	lt
 8003192:	4613      	movlt	r3, r2
 8003194:	f8c9 3000 	str.w	r3, [r9]
 8003198:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800319c:	460c      	mov	r4, r1
 800319e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80031a2:	b112      	cbz	r2, 80031aa <_printf_common+0x2a>
 80031a4:	3301      	adds	r3, #1
 80031a6:	f8c9 3000 	str.w	r3, [r9]
 80031aa:	6823      	ldr	r3, [r4, #0]
 80031ac:	0699      	lsls	r1, r3, #26
 80031ae:	bf42      	ittt	mi
 80031b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80031b4:	3302      	addmi	r3, #2
 80031b6:	f8c9 3000 	strmi.w	r3, [r9]
 80031ba:	6825      	ldr	r5, [r4, #0]
 80031bc:	f015 0506 	ands.w	r5, r5, #6
 80031c0:	d107      	bne.n	80031d2 <_printf_common+0x52>
 80031c2:	f104 0a19 	add.w	sl, r4, #25
 80031c6:	68e3      	ldr	r3, [r4, #12]
 80031c8:	f8d9 2000 	ldr.w	r2, [r9]
 80031cc:	1a9b      	subs	r3, r3, r2
 80031ce:	429d      	cmp	r5, r3
 80031d0:	db2a      	blt.n	8003228 <_printf_common+0xa8>
 80031d2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80031d6:	6822      	ldr	r2, [r4, #0]
 80031d8:	3300      	adds	r3, #0
 80031da:	bf18      	it	ne
 80031dc:	2301      	movne	r3, #1
 80031de:	0692      	lsls	r2, r2, #26
 80031e0:	d42f      	bmi.n	8003242 <_printf_common+0xc2>
 80031e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031e6:	4639      	mov	r1, r7
 80031e8:	4630      	mov	r0, r6
 80031ea:	47c0      	blx	r8
 80031ec:	3001      	adds	r0, #1
 80031ee:	d022      	beq.n	8003236 <_printf_common+0xb6>
 80031f0:	6823      	ldr	r3, [r4, #0]
 80031f2:	68e5      	ldr	r5, [r4, #12]
 80031f4:	f003 0306 	and.w	r3, r3, #6
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	bf18      	it	ne
 80031fc:	2500      	movne	r5, #0
 80031fe:	f8d9 2000 	ldr.w	r2, [r9]
 8003202:	f04f 0900 	mov.w	r9, #0
 8003206:	bf08      	it	eq
 8003208:	1aad      	subeq	r5, r5, r2
 800320a:	68a3      	ldr	r3, [r4, #8]
 800320c:	6922      	ldr	r2, [r4, #16]
 800320e:	bf08      	it	eq
 8003210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003214:	4293      	cmp	r3, r2
 8003216:	bfc4      	itt	gt
 8003218:	1a9b      	subgt	r3, r3, r2
 800321a:	18ed      	addgt	r5, r5, r3
 800321c:	341a      	adds	r4, #26
 800321e:	454d      	cmp	r5, r9
 8003220:	d11b      	bne.n	800325a <_printf_common+0xda>
 8003222:	2000      	movs	r0, #0
 8003224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003228:	2301      	movs	r3, #1
 800322a:	4652      	mov	r2, sl
 800322c:	4639      	mov	r1, r7
 800322e:	4630      	mov	r0, r6
 8003230:	47c0      	blx	r8
 8003232:	3001      	adds	r0, #1
 8003234:	d103      	bne.n	800323e <_printf_common+0xbe>
 8003236:	f04f 30ff 	mov.w	r0, #4294967295
 800323a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800323e:	3501      	adds	r5, #1
 8003240:	e7c1      	b.n	80031c6 <_printf_common+0x46>
 8003242:	2030      	movs	r0, #48	; 0x30
 8003244:	18e1      	adds	r1, r4, r3
 8003246:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800324a:	1c5a      	adds	r2, r3, #1
 800324c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003250:	4422      	add	r2, r4
 8003252:	3302      	adds	r3, #2
 8003254:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003258:	e7c3      	b.n	80031e2 <_printf_common+0x62>
 800325a:	2301      	movs	r3, #1
 800325c:	4622      	mov	r2, r4
 800325e:	4639      	mov	r1, r7
 8003260:	4630      	mov	r0, r6
 8003262:	47c0      	blx	r8
 8003264:	3001      	adds	r0, #1
 8003266:	d0e6      	beq.n	8003236 <_printf_common+0xb6>
 8003268:	f109 0901 	add.w	r9, r9, #1
 800326c:	e7d7      	b.n	800321e <_printf_common+0x9e>
	...

08003270 <_printf_i>:
 8003270:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003274:	4617      	mov	r7, r2
 8003276:	7e0a      	ldrb	r2, [r1, #24]
 8003278:	b085      	sub	sp, #20
 800327a:	2a6e      	cmp	r2, #110	; 0x6e
 800327c:	4698      	mov	r8, r3
 800327e:	4606      	mov	r6, r0
 8003280:	460c      	mov	r4, r1
 8003282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003284:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003288:	f000 80bc 	beq.w	8003404 <_printf_i+0x194>
 800328c:	d81a      	bhi.n	80032c4 <_printf_i+0x54>
 800328e:	2a63      	cmp	r2, #99	; 0x63
 8003290:	d02e      	beq.n	80032f0 <_printf_i+0x80>
 8003292:	d80a      	bhi.n	80032aa <_printf_i+0x3a>
 8003294:	2a00      	cmp	r2, #0
 8003296:	f000 80c8 	beq.w	800342a <_printf_i+0x1ba>
 800329a:	2a58      	cmp	r2, #88	; 0x58
 800329c:	f000 808a 	beq.w	80033b4 <_printf_i+0x144>
 80032a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032a4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80032a8:	e02a      	b.n	8003300 <_printf_i+0x90>
 80032aa:	2a64      	cmp	r2, #100	; 0x64
 80032ac:	d001      	beq.n	80032b2 <_printf_i+0x42>
 80032ae:	2a69      	cmp	r2, #105	; 0x69
 80032b0:	d1f6      	bne.n	80032a0 <_printf_i+0x30>
 80032b2:	6821      	ldr	r1, [r4, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80032ba:	d023      	beq.n	8003304 <_printf_i+0x94>
 80032bc:	1d11      	adds	r1, r2, #4
 80032be:	6019      	str	r1, [r3, #0]
 80032c0:	6813      	ldr	r3, [r2, #0]
 80032c2:	e027      	b.n	8003314 <_printf_i+0xa4>
 80032c4:	2a73      	cmp	r2, #115	; 0x73
 80032c6:	f000 80b4 	beq.w	8003432 <_printf_i+0x1c2>
 80032ca:	d808      	bhi.n	80032de <_printf_i+0x6e>
 80032cc:	2a6f      	cmp	r2, #111	; 0x6f
 80032ce:	d02a      	beq.n	8003326 <_printf_i+0xb6>
 80032d0:	2a70      	cmp	r2, #112	; 0x70
 80032d2:	d1e5      	bne.n	80032a0 <_printf_i+0x30>
 80032d4:	680a      	ldr	r2, [r1, #0]
 80032d6:	f042 0220 	orr.w	r2, r2, #32
 80032da:	600a      	str	r2, [r1, #0]
 80032dc:	e003      	b.n	80032e6 <_printf_i+0x76>
 80032de:	2a75      	cmp	r2, #117	; 0x75
 80032e0:	d021      	beq.n	8003326 <_printf_i+0xb6>
 80032e2:	2a78      	cmp	r2, #120	; 0x78
 80032e4:	d1dc      	bne.n	80032a0 <_printf_i+0x30>
 80032e6:	2278      	movs	r2, #120	; 0x78
 80032e8:	496f      	ldr	r1, [pc, #444]	; (80034a8 <_printf_i+0x238>)
 80032ea:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80032ee:	e064      	b.n	80033ba <_printf_i+0x14a>
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80032f6:	1d11      	adds	r1, r2, #4
 80032f8:	6019      	str	r1, [r3, #0]
 80032fa:	6813      	ldr	r3, [r2, #0]
 80032fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003300:	2301      	movs	r3, #1
 8003302:	e0a3      	b.n	800344c <_printf_i+0x1dc>
 8003304:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003308:	f102 0104 	add.w	r1, r2, #4
 800330c:	6019      	str	r1, [r3, #0]
 800330e:	d0d7      	beq.n	80032c0 <_printf_i+0x50>
 8003310:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003314:	2b00      	cmp	r3, #0
 8003316:	da03      	bge.n	8003320 <_printf_i+0xb0>
 8003318:	222d      	movs	r2, #45	; 0x2d
 800331a:	425b      	negs	r3, r3
 800331c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003320:	4962      	ldr	r1, [pc, #392]	; (80034ac <_printf_i+0x23c>)
 8003322:	220a      	movs	r2, #10
 8003324:	e017      	b.n	8003356 <_printf_i+0xe6>
 8003326:	6820      	ldr	r0, [r4, #0]
 8003328:	6819      	ldr	r1, [r3, #0]
 800332a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800332e:	d003      	beq.n	8003338 <_printf_i+0xc8>
 8003330:	1d08      	adds	r0, r1, #4
 8003332:	6018      	str	r0, [r3, #0]
 8003334:	680b      	ldr	r3, [r1, #0]
 8003336:	e006      	b.n	8003346 <_printf_i+0xd6>
 8003338:	f010 0f40 	tst.w	r0, #64	; 0x40
 800333c:	f101 0004 	add.w	r0, r1, #4
 8003340:	6018      	str	r0, [r3, #0]
 8003342:	d0f7      	beq.n	8003334 <_printf_i+0xc4>
 8003344:	880b      	ldrh	r3, [r1, #0]
 8003346:	2a6f      	cmp	r2, #111	; 0x6f
 8003348:	bf14      	ite	ne
 800334a:	220a      	movne	r2, #10
 800334c:	2208      	moveq	r2, #8
 800334e:	4957      	ldr	r1, [pc, #348]	; (80034ac <_printf_i+0x23c>)
 8003350:	2000      	movs	r0, #0
 8003352:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003356:	6865      	ldr	r5, [r4, #4]
 8003358:	2d00      	cmp	r5, #0
 800335a:	60a5      	str	r5, [r4, #8]
 800335c:	f2c0 809c 	blt.w	8003498 <_printf_i+0x228>
 8003360:	6820      	ldr	r0, [r4, #0]
 8003362:	f020 0004 	bic.w	r0, r0, #4
 8003366:	6020      	str	r0, [r4, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d13f      	bne.n	80033ec <_printf_i+0x17c>
 800336c:	2d00      	cmp	r5, #0
 800336e:	f040 8095 	bne.w	800349c <_printf_i+0x22c>
 8003372:	4675      	mov	r5, lr
 8003374:	2a08      	cmp	r2, #8
 8003376:	d10b      	bne.n	8003390 <_printf_i+0x120>
 8003378:	6823      	ldr	r3, [r4, #0]
 800337a:	07da      	lsls	r2, r3, #31
 800337c:	d508      	bpl.n	8003390 <_printf_i+0x120>
 800337e:	6923      	ldr	r3, [r4, #16]
 8003380:	6862      	ldr	r2, [r4, #4]
 8003382:	429a      	cmp	r2, r3
 8003384:	bfde      	ittt	le
 8003386:	2330      	movle	r3, #48	; 0x30
 8003388:	f805 3c01 	strble.w	r3, [r5, #-1]
 800338c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003390:	ebae 0305 	sub.w	r3, lr, r5
 8003394:	6123      	str	r3, [r4, #16]
 8003396:	f8cd 8000 	str.w	r8, [sp]
 800339a:	463b      	mov	r3, r7
 800339c:	aa03      	add	r2, sp, #12
 800339e:	4621      	mov	r1, r4
 80033a0:	4630      	mov	r0, r6
 80033a2:	f7ff feed 	bl	8003180 <_printf_common>
 80033a6:	3001      	adds	r0, #1
 80033a8:	d155      	bne.n	8003456 <_printf_i+0x1e6>
 80033aa:	f04f 30ff 	mov.w	r0, #4294967295
 80033ae:	b005      	add	sp, #20
 80033b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033b4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80033b8:	493c      	ldr	r1, [pc, #240]	; (80034ac <_printf_i+0x23c>)
 80033ba:	6822      	ldr	r2, [r4, #0]
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	f012 0f80 	tst.w	r2, #128	; 0x80
 80033c2:	f100 0504 	add.w	r5, r0, #4
 80033c6:	601d      	str	r5, [r3, #0]
 80033c8:	d001      	beq.n	80033ce <_printf_i+0x15e>
 80033ca:	6803      	ldr	r3, [r0, #0]
 80033cc:	e002      	b.n	80033d4 <_printf_i+0x164>
 80033ce:	0655      	lsls	r5, r2, #25
 80033d0:	d5fb      	bpl.n	80033ca <_printf_i+0x15a>
 80033d2:	8803      	ldrh	r3, [r0, #0]
 80033d4:	07d0      	lsls	r0, r2, #31
 80033d6:	bf44      	itt	mi
 80033d8:	f042 0220 	orrmi.w	r2, r2, #32
 80033dc:	6022      	strmi	r2, [r4, #0]
 80033de:	b91b      	cbnz	r3, 80033e8 <_printf_i+0x178>
 80033e0:	6822      	ldr	r2, [r4, #0]
 80033e2:	f022 0220 	bic.w	r2, r2, #32
 80033e6:	6022      	str	r2, [r4, #0]
 80033e8:	2210      	movs	r2, #16
 80033ea:	e7b1      	b.n	8003350 <_printf_i+0xe0>
 80033ec:	4675      	mov	r5, lr
 80033ee:	fbb3 f0f2 	udiv	r0, r3, r2
 80033f2:	fb02 3310 	mls	r3, r2, r0, r3
 80033f6:	5ccb      	ldrb	r3, [r1, r3]
 80033f8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80033fc:	4603      	mov	r3, r0
 80033fe:	2800      	cmp	r0, #0
 8003400:	d1f5      	bne.n	80033ee <_printf_i+0x17e>
 8003402:	e7b7      	b.n	8003374 <_printf_i+0x104>
 8003404:	6808      	ldr	r0, [r1, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	f010 0f80 	tst.w	r0, #128	; 0x80
 800340c:	6949      	ldr	r1, [r1, #20]
 800340e:	d004      	beq.n	800341a <_printf_i+0x1aa>
 8003410:	1d10      	adds	r0, r2, #4
 8003412:	6018      	str	r0, [r3, #0]
 8003414:	6813      	ldr	r3, [r2, #0]
 8003416:	6019      	str	r1, [r3, #0]
 8003418:	e007      	b.n	800342a <_printf_i+0x1ba>
 800341a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800341e:	f102 0004 	add.w	r0, r2, #4
 8003422:	6018      	str	r0, [r3, #0]
 8003424:	6813      	ldr	r3, [r2, #0]
 8003426:	d0f6      	beq.n	8003416 <_printf_i+0x1a6>
 8003428:	8019      	strh	r1, [r3, #0]
 800342a:	2300      	movs	r3, #0
 800342c:	4675      	mov	r5, lr
 800342e:	6123      	str	r3, [r4, #16]
 8003430:	e7b1      	b.n	8003396 <_printf_i+0x126>
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	1d11      	adds	r1, r2, #4
 8003436:	6019      	str	r1, [r3, #0]
 8003438:	6815      	ldr	r5, [r2, #0]
 800343a:	2100      	movs	r1, #0
 800343c:	6862      	ldr	r2, [r4, #4]
 800343e:	4628      	mov	r0, r5
 8003440:	f000 f836 	bl	80034b0 <memchr>
 8003444:	b108      	cbz	r0, 800344a <_printf_i+0x1da>
 8003446:	1b40      	subs	r0, r0, r5
 8003448:	6060      	str	r0, [r4, #4]
 800344a:	6863      	ldr	r3, [r4, #4]
 800344c:	6123      	str	r3, [r4, #16]
 800344e:	2300      	movs	r3, #0
 8003450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003454:	e79f      	b.n	8003396 <_printf_i+0x126>
 8003456:	6923      	ldr	r3, [r4, #16]
 8003458:	462a      	mov	r2, r5
 800345a:	4639      	mov	r1, r7
 800345c:	4630      	mov	r0, r6
 800345e:	47c0      	blx	r8
 8003460:	3001      	adds	r0, #1
 8003462:	d0a2      	beq.n	80033aa <_printf_i+0x13a>
 8003464:	6823      	ldr	r3, [r4, #0]
 8003466:	079b      	lsls	r3, r3, #30
 8003468:	d507      	bpl.n	800347a <_printf_i+0x20a>
 800346a:	2500      	movs	r5, #0
 800346c:	f104 0919 	add.w	r9, r4, #25
 8003470:	68e3      	ldr	r3, [r4, #12]
 8003472:	9a03      	ldr	r2, [sp, #12]
 8003474:	1a9b      	subs	r3, r3, r2
 8003476:	429d      	cmp	r5, r3
 8003478:	db05      	blt.n	8003486 <_printf_i+0x216>
 800347a:	68e0      	ldr	r0, [r4, #12]
 800347c:	9b03      	ldr	r3, [sp, #12]
 800347e:	4298      	cmp	r0, r3
 8003480:	bfb8      	it	lt
 8003482:	4618      	movlt	r0, r3
 8003484:	e793      	b.n	80033ae <_printf_i+0x13e>
 8003486:	2301      	movs	r3, #1
 8003488:	464a      	mov	r2, r9
 800348a:	4639      	mov	r1, r7
 800348c:	4630      	mov	r0, r6
 800348e:	47c0      	blx	r8
 8003490:	3001      	adds	r0, #1
 8003492:	d08a      	beq.n	80033aa <_printf_i+0x13a>
 8003494:	3501      	adds	r5, #1
 8003496:	e7eb      	b.n	8003470 <_printf_i+0x200>
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1a7      	bne.n	80033ec <_printf_i+0x17c>
 800349c:	780b      	ldrb	r3, [r1, #0]
 800349e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034a6:	e765      	b.n	8003374 <_printf_i+0x104>
 80034a8:	0800376f 	.word	0x0800376f
 80034ac:	0800375e 	.word	0x0800375e

080034b0 <memchr>:
 80034b0:	b510      	push	{r4, lr}
 80034b2:	b2c9      	uxtb	r1, r1
 80034b4:	4402      	add	r2, r0
 80034b6:	4290      	cmp	r0, r2
 80034b8:	4603      	mov	r3, r0
 80034ba:	d101      	bne.n	80034c0 <memchr+0x10>
 80034bc:	2000      	movs	r0, #0
 80034be:	bd10      	pop	{r4, pc}
 80034c0:	781c      	ldrb	r4, [r3, #0]
 80034c2:	3001      	adds	r0, #1
 80034c4:	428c      	cmp	r4, r1
 80034c6:	d1f6      	bne.n	80034b6 <memchr+0x6>
 80034c8:	4618      	mov	r0, r3
 80034ca:	bd10      	pop	{r4, pc}

080034cc <memcpy>:
 80034cc:	b510      	push	{r4, lr}
 80034ce:	1e43      	subs	r3, r0, #1
 80034d0:	440a      	add	r2, r1
 80034d2:	4291      	cmp	r1, r2
 80034d4:	d100      	bne.n	80034d8 <memcpy+0xc>
 80034d6:	bd10      	pop	{r4, pc}
 80034d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80034dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80034e0:	e7f7      	b.n	80034d2 <memcpy+0x6>

080034e2 <memmove>:
 80034e2:	4288      	cmp	r0, r1
 80034e4:	b510      	push	{r4, lr}
 80034e6:	eb01 0302 	add.w	r3, r1, r2
 80034ea:	d803      	bhi.n	80034f4 <memmove+0x12>
 80034ec:	1e42      	subs	r2, r0, #1
 80034ee:	4299      	cmp	r1, r3
 80034f0:	d10c      	bne.n	800350c <memmove+0x2a>
 80034f2:	bd10      	pop	{r4, pc}
 80034f4:	4298      	cmp	r0, r3
 80034f6:	d2f9      	bcs.n	80034ec <memmove+0xa>
 80034f8:	1881      	adds	r1, r0, r2
 80034fa:	1ad2      	subs	r2, r2, r3
 80034fc:	42d3      	cmn	r3, r2
 80034fe:	d100      	bne.n	8003502 <memmove+0x20>
 8003500:	bd10      	pop	{r4, pc}
 8003502:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003506:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800350a:	e7f7      	b.n	80034fc <memmove+0x1a>
 800350c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003510:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003514:	e7eb      	b.n	80034ee <memmove+0xc>
	...

08003518 <_free_r>:
 8003518:	b538      	push	{r3, r4, r5, lr}
 800351a:	4605      	mov	r5, r0
 800351c:	2900      	cmp	r1, #0
 800351e:	d043      	beq.n	80035a8 <_free_r+0x90>
 8003520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003524:	1f0c      	subs	r4, r1, #4
 8003526:	2b00      	cmp	r3, #0
 8003528:	bfb8      	it	lt
 800352a:	18e4      	addlt	r4, r4, r3
 800352c:	f000 f8d4 	bl	80036d8 <__malloc_lock>
 8003530:	4a1e      	ldr	r2, [pc, #120]	; (80035ac <_free_r+0x94>)
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	4610      	mov	r0, r2
 8003536:	b933      	cbnz	r3, 8003546 <_free_r+0x2e>
 8003538:	6063      	str	r3, [r4, #4]
 800353a:	6014      	str	r4, [r2, #0]
 800353c:	4628      	mov	r0, r5
 800353e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003542:	f000 b8ca 	b.w	80036da <__malloc_unlock>
 8003546:	42a3      	cmp	r3, r4
 8003548:	d90b      	bls.n	8003562 <_free_r+0x4a>
 800354a:	6821      	ldr	r1, [r4, #0]
 800354c:	1862      	adds	r2, r4, r1
 800354e:	4293      	cmp	r3, r2
 8003550:	bf01      	itttt	eq
 8003552:	681a      	ldreq	r2, [r3, #0]
 8003554:	685b      	ldreq	r3, [r3, #4]
 8003556:	1852      	addeq	r2, r2, r1
 8003558:	6022      	streq	r2, [r4, #0]
 800355a:	6063      	str	r3, [r4, #4]
 800355c:	6004      	str	r4, [r0, #0]
 800355e:	e7ed      	b.n	800353c <_free_r+0x24>
 8003560:	4613      	mov	r3, r2
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	b10a      	cbz	r2, 800356a <_free_r+0x52>
 8003566:	42a2      	cmp	r2, r4
 8003568:	d9fa      	bls.n	8003560 <_free_r+0x48>
 800356a:	6819      	ldr	r1, [r3, #0]
 800356c:	1858      	adds	r0, r3, r1
 800356e:	42a0      	cmp	r0, r4
 8003570:	d10b      	bne.n	800358a <_free_r+0x72>
 8003572:	6820      	ldr	r0, [r4, #0]
 8003574:	4401      	add	r1, r0
 8003576:	1858      	adds	r0, r3, r1
 8003578:	4282      	cmp	r2, r0
 800357a:	6019      	str	r1, [r3, #0]
 800357c:	d1de      	bne.n	800353c <_free_r+0x24>
 800357e:	6810      	ldr	r0, [r2, #0]
 8003580:	6852      	ldr	r2, [r2, #4]
 8003582:	4401      	add	r1, r0
 8003584:	6019      	str	r1, [r3, #0]
 8003586:	605a      	str	r2, [r3, #4]
 8003588:	e7d8      	b.n	800353c <_free_r+0x24>
 800358a:	d902      	bls.n	8003592 <_free_r+0x7a>
 800358c:	230c      	movs	r3, #12
 800358e:	602b      	str	r3, [r5, #0]
 8003590:	e7d4      	b.n	800353c <_free_r+0x24>
 8003592:	6820      	ldr	r0, [r4, #0]
 8003594:	1821      	adds	r1, r4, r0
 8003596:	428a      	cmp	r2, r1
 8003598:	bf01      	itttt	eq
 800359a:	6811      	ldreq	r1, [r2, #0]
 800359c:	6852      	ldreq	r2, [r2, #4]
 800359e:	1809      	addeq	r1, r1, r0
 80035a0:	6021      	streq	r1, [r4, #0]
 80035a2:	6062      	str	r2, [r4, #4]
 80035a4:	605c      	str	r4, [r3, #4]
 80035a6:	e7c9      	b.n	800353c <_free_r+0x24>
 80035a8:	bd38      	pop	{r3, r4, r5, pc}
 80035aa:	bf00      	nop
 80035ac:	2000014c 	.word	0x2000014c

080035b0 <_malloc_r>:
 80035b0:	b570      	push	{r4, r5, r6, lr}
 80035b2:	1ccd      	adds	r5, r1, #3
 80035b4:	f025 0503 	bic.w	r5, r5, #3
 80035b8:	3508      	adds	r5, #8
 80035ba:	2d0c      	cmp	r5, #12
 80035bc:	bf38      	it	cc
 80035be:	250c      	movcc	r5, #12
 80035c0:	2d00      	cmp	r5, #0
 80035c2:	4606      	mov	r6, r0
 80035c4:	db01      	blt.n	80035ca <_malloc_r+0x1a>
 80035c6:	42a9      	cmp	r1, r5
 80035c8:	d903      	bls.n	80035d2 <_malloc_r+0x22>
 80035ca:	230c      	movs	r3, #12
 80035cc:	6033      	str	r3, [r6, #0]
 80035ce:	2000      	movs	r0, #0
 80035d0:	bd70      	pop	{r4, r5, r6, pc}
 80035d2:	f000 f881 	bl	80036d8 <__malloc_lock>
 80035d6:	4a23      	ldr	r2, [pc, #140]	; (8003664 <_malloc_r+0xb4>)
 80035d8:	6814      	ldr	r4, [r2, #0]
 80035da:	4621      	mov	r1, r4
 80035dc:	b991      	cbnz	r1, 8003604 <_malloc_r+0x54>
 80035de:	4c22      	ldr	r4, [pc, #136]	; (8003668 <_malloc_r+0xb8>)
 80035e0:	6823      	ldr	r3, [r4, #0]
 80035e2:	b91b      	cbnz	r3, 80035ec <_malloc_r+0x3c>
 80035e4:	4630      	mov	r0, r6
 80035e6:	f000 f867 	bl	80036b8 <_sbrk_r>
 80035ea:	6020      	str	r0, [r4, #0]
 80035ec:	4629      	mov	r1, r5
 80035ee:	4630      	mov	r0, r6
 80035f0:	f000 f862 	bl	80036b8 <_sbrk_r>
 80035f4:	1c43      	adds	r3, r0, #1
 80035f6:	d126      	bne.n	8003646 <_malloc_r+0x96>
 80035f8:	230c      	movs	r3, #12
 80035fa:	4630      	mov	r0, r6
 80035fc:	6033      	str	r3, [r6, #0]
 80035fe:	f000 f86c 	bl	80036da <__malloc_unlock>
 8003602:	e7e4      	b.n	80035ce <_malloc_r+0x1e>
 8003604:	680b      	ldr	r3, [r1, #0]
 8003606:	1b5b      	subs	r3, r3, r5
 8003608:	d41a      	bmi.n	8003640 <_malloc_r+0x90>
 800360a:	2b0b      	cmp	r3, #11
 800360c:	d90f      	bls.n	800362e <_malloc_r+0x7e>
 800360e:	600b      	str	r3, [r1, #0]
 8003610:	18cc      	adds	r4, r1, r3
 8003612:	50cd      	str	r5, [r1, r3]
 8003614:	4630      	mov	r0, r6
 8003616:	f000 f860 	bl	80036da <__malloc_unlock>
 800361a:	f104 000b 	add.w	r0, r4, #11
 800361e:	1d23      	adds	r3, r4, #4
 8003620:	f020 0007 	bic.w	r0, r0, #7
 8003624:	1ac3      	subs	r3, r0, r3
 8003626:	d01b      	beq.n	8003660 <_malloc_r+0xb0>
 8003628:	425a      	negs	r2, r3
 800362a:	50e2      	str	r2, [r4, r3]
 800362c:	bd70      	pop	{r4, r5, r6, pc}
 800362e:	428c      	cmp	r4, r1
 8003630:	bf0b      	itete	eq
 8003632:	6863      	ldreq	r3, [r4, #4]
 8003634:	684b      	ldrne	r3, [r1, #4]
 8003636:	6013      	streq	r3, [r2, #0]
 8003638:	6063      	strne	r3, [r4, #4]
 800363a:	bf18      	it	ne
 800363c:	460c      	movne	r4, r1
 800363e:	e7e9      	b.n	8003614 <_malloc_r+0x64>
 8003640:	460c      	mov	r4, r1
 8003642:	6849      	ldr	r1, [r1, #4]
 8003644:	e7ca      	b.n	80035dc <_malloc_r+0x2c>
 8003646:	1cc4      	adds	r4, r0, #3
 8003648:	f024 0403 	bic.w	r4, r4, #3
 800364c:	42a0      	cmp	r0, r4
 800364e:	d005      	beq.n	800365c <_malloc_r+0xac>
 8003650:	1a21      	subs	r1, r4, r0
 8003652:	4630      	mov	r0, r6
 8003654:	f000 f830 	bl	80036b8 <_sbrk_r>
 8003658:	3001      	adds	r0, #1
 800365a:	d0cd      	beq.n	80035f8 <_malloc_r+0x48>
 800365c:	6025      	str	r5, [r4, #0]
 800365e:	e7d9      	b.n	8003614 <_malloc_r+0x64>
 8003660:	bd70      	pop	{r4, r5, r6, pc}
 8003662:	bf00      	nop
 8003664:	2000014c 	.word	0x2000014c
 8003668:	20000150 	.word	0x20000150

0800366c <_realloc_r>:
 800366c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366e:	4607      	mov	r7, r0
 8003670:	4614      	mov	r4, r2
 8003672:	460e      	mov	r6, r1
 8003674:	b921      	cbnz	r1, 8003680 <_realloc_r+0x14>
 8003676:	4611      	mov	r1, r2
 8003678:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800367c:	f7ff bf98 	b.w	80035b0 <_malloc_r>
 8003680:	b922      	cbnz	r2, 800368c <_realloc_r+0x20>
 8003682:	f7ff ff49 	bl	8003518 <_free_r>
 8003686:	4625      	mov	r5, r4
 8003688:	4628      	mov	r0, r5
 800368a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800368c:	f000 f826 	bl	80036dc <_malloc_usable_size_r>
 8003690:	4284      	cmp	r4, r0
 8003692:	d90f      	bls.n	80036b4 <_realloc_r+0x48>
 8003694:	4621      	mov	r1, r4
 8003696:	4638      	mov	r0, r7
 8003698:	f7ff ff8a 	bl	80035b0 <_malloc_r>
 800369c:	4605      	mov	r5, r0
 800369e:	2800      	cmp	r0, #0
 80036a0:	d0f2      	beq.n	8003688 <_realloc_r+0x1c>
 80036a2:	4631      	mov	r1, r6
 80036a4:	4622      	mov	r2, r4
 80036a6:	f7ff ff11 	bl	80034cc <memcpy>
 80036aa:	4631      	mov	r1, r6
 80036ac:	4638      	mov	r0, r7
 80036ae:	f7ff ff33 	bl	8003518 <_free_r>
 80036b2:	e7e9      	b.n	8003688 <_realloc_r+0x1c>
 80036b4:	4635      	mov	r5, r6
 80036b6:	e7e7      	b.n	8003688 <_realloc_r+0x1c>

080036b8 <_sbrk_r>:
 80036b8:	b538      	push	{r3, r4, r5, lr}
 80036ba:	2300      	movs	r3, #0
 80036bc:	4c05      	ldr	r4, [pc, #20]	; (80036d4 <_sbrk_r+0x1c>)
 80036be:	4605      	mov	r5, r0
 80036c0:	4608      	mov	r0, r1
 80036c2:	6023      	str	r3, [r4, #0]
 80036c4:	f7ff fb40 	bl	8002d48 <_sbrk>
 80036c8:	1c43      	adds	r3, r0, #1
 80036ca:	d102      	bne.n	80036d2 <_sbrk_r+0x1a>
 80036cc:	6823      	ldr	r3, [r4, #0]
 80036ce:	b103      	cbz	r3, 80036d2 <_sbrk_r+0x1a>
 80036d0:	602b      	str	r3, [r5, #0]
 80036d2:	bd38      	pop	{r3, r4, r5, pc}
 80036d4:	20000268 	.word	0x20000268

080036d8 <__malloc_lock>:
 80036d8:	4770      	bx	lr

080036da <__malloc_unlock>:
 80036da:	4770      	bx	lr

080036dc <_malloc_usable_size_r>:
 80036dc:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80036e0:	2800      	cmp	r0, #0
 80036e2:	f1a0 0004 	sub.w	r0, r0, #4
 80036e6:	bfbc      	itt	lt
 80036e8:	580b      	ldrlt	r3, [r1, r0]
 80036ea:	18c0      	addlt	r0, r0, r3
 80036ec:	4770      	bx	lr
	...

080036f0 <_init>:
 80036f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f2:	bf00      	nop
 80036f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036f6:	bc08      	pop	{r3}
 80036f8:	469e      	mov	lr, r3
 80036fa:	4770      	bx	lr

080036fc <_fini>:
 80036fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036fe:	bf00      	nop
 8003700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003702:	bc08      	pop	{r3}
 8003704:	469e      	mov	lr, r3
 8003706:	4770      	bx	lr
