-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:15:33 EST 2021                        

Solution Settings: fir.v11
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          60      39         41            0  0          
    Design Total:                      60      39         41            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548         11           7 
    mgc_add(5,0,1,0,5)                         4.500     0.000      4.500 1.642          0           3 
    mgc_add(5,0,2,1,5)                         4.500     0.000      4.500 1.652         10           3 
    mgc_add(5,0,2,1,6)                         4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           3 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0           4 
    mgc_and(1,4)                               0.764     0.000      0.764 1.279          0           5 
    mgc_and(1,5)                               0.969     0.000      0.969 1.279          0           1 
    mgc_and(1,6)                               1.174     0.000      1.174 1.496          0           2 
    mgc_and(3,2)                               1.063     0.000      1.063 1.279          0           1 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           5 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          0           4 
    mgc_mux(16,4,16)                          82.034     0.000     82.034 2.461          1           0 
    mgc_mux(16,5,32)                         166.490     0.000    166.490 2.844         10           3 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           2 
    mgc_mux(5,1,2)                             2.542     0.000      2.542 1.312          0           3 
    mgc_mux1hot(16,6)                         34.449     0.000     34.449 1.972          0           2 
    mgc_mux1hot(30,5)                         51.888     0.000     51.888 1.844          0           1 
    mgc_mux1hot(30,6)                         64.592     0.000     64.592 1.972          0           1 
    mgc_mux1hot(5,11)                         21.352     0.000     21.352 2.399          0           1 
    mgc_mux1hot(5,3)                           4.413     0.000      4.413 1.485          0           3 
    mgc_nand(1,3)                              0.559     0.000      0.559 1.279          0           2 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           4 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0           4 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           4 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          40 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           5 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           2 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,5)                                0.969     0.000      0.969 1.268          0           1 
    mgc_or(1,6)                                1.174     0.000      1.174 1.487          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          72 
    mgc_reg_pos(2,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(3,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(5,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           7 
    mgc_reg_pos(6,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          2526.374     5.000    976.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2293.4          5348.0          2526.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           2293.4 (100%)   5348.0 (100%)   2526.4 (100%) 
      MUX:              1746.9  (76%)   2027.5  (38%)    790.1  (31%) 
      FUNC:              546.5  (24%)   3285.5  (61%)   1700.5  (67%) 
      LOGIC:               0.0            35.0   (1%)     35.8   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-10:mul.itm                          30         Y           Y      MAC-10:mul.itm                                        
                                                                          MAC-11:mul.itm                                        
                                                                          MAC-2:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
                                                                          MAC-8:mul.itm                                         
    MAC-1:mul.itm                           30                            MAC-1:mul.itm                                         
                                                                          MAC-9:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
                                                                          MAC:acc#6.itm                                         
                                                                          MAC:acc.itm                                           
                                                                          MAC:acc#10.itm                                        
    MAC-3:mul.itm                           30         Y           Y      MAC-3:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
    MAC:acc#4.itm                           30         Y           Y      MAC:acc#4.itm                                         
    MAC:acc#9.itm                           30         Y           Y      MAC:acc#9.itm                                         
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
    MAC:mux#1.itm                           16         Y           Y      MAC:mux#1.itm                                         
                                                                          MAC:mux#8.itm                                         
    MAC:mux#10.itm                          16         Y           Y      MAC:mux#10.itm                                        
                                                                          MAC:mux#7.itm                                         
    MAC:mux#2.itm                           16         Y           Y      MAC:mux#2.itm                                         
    MAC:mux#3.itm                           16         Y           Y      MAC:mux#3.itm                                         
    MAC:mux#4.itm                           16         Y           Y      MAC:mux#4.itm                                         
    MAC:mux#5.itm                           16         Y           Y      MAC:mux#5.itm                                         
    MAC:mux#6.itm                           16         Y           Y      MAC:mux#6.itm                                         
    MAC:mux#9.itm                           16         Y           Y      MAC:mux#9.itm                                         
    MAC:mux.itm                             16         Y           Y      MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:i(5:0).sva                           6         Y           Y      MAC:i(5:0).sva                                        
    MAC-11:acc#2.itm                         5         Y           Y      MAC-11:acc#2.itm                                      
                                                                          MAC-1:acc#2.psp.sva                                   
    MAC-3:acc#2.psp.sva                      5         Y           Y      MAC-3:acc#2.psp.sva                                   
    MAC-4:acc#2.psp.sva                      5         Y           Y      MAC-4:acc#2.psp.sva                                   
    MAC-5:acc#2.psp.sva                      5         Y           Y      MAC-5:acc#2.psp.sva                                   
    MAC-6:acc#2.psp.sva                      5         Y           Y      MAC-6:acc#2.psp.sva                                   
    MAC-7:acc#2.psp.sva                      5         Y           Y      MAC-7:acc#2.psp.sva                                   
    MAC-8:acc#2.psp.sva                      5         Y           Y      MAC-8:acc#2.psp.sva                                   
    MAC-9:acc#2.psp.sva(2:0)                 3         Y           Y      MAC-9:acc#2.psp.sva                                   
                                                                          MAC:i(4:0).sva(4:2)                                   
    MAC-9:acc#2.psp.sva(4:3)                 2         Y           Y      MAC-9:acc#2.psp.sva                                   
                                                                          MAC:i(4:0).sva(4:2)                                   
    MAC:i(4:0).sva(0)                        1         Y           Y      MAC:i(4:0).sva(0)                                     
    MAC:i(4:0).sva(1)                        1         Y           Y      MAC:i(4:0).sva(1)                                     
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1381           1350        1350 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.98) 
    
  Timing Report
    Critical Path
      Max Delay:  10.749493
      Slack:      -0.7494929999999993
      
      Path                                 Startpoint                      Endpoint                Delay   Slack   
      ------------------------------------ ------------------------------- ----------------------- ------- -------
      1                                    fir:core/reg(MAC-8:acc#2.psp)   fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-8:acc#2.psp)      mgc_reg_pos_5_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC-8:acc#2.psp.sva                                                               0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-3:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-3:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      2                                    fir:core/reg(MAC-8:acc#2.psp)   fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-8:acc#2.psp)      mgc_reg_pos_5_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC-8:acc#2.psp.sva                                                               0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      3                                    fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                       0.0000  0.0000  
        fir:core/fsm_output                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(3)#16                                                             0.0000  0.0000  
        fir:core/slc(fsm_output)(3)#16.itm                                                         0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      4                                    fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                       0.0000  0.0000  
        fir:core/fsm_output                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(1)#18                                                             0.0000  0.0000  
        fir:core/slc(fsm_output)(1)#18.itm                                                         0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      5                                    fir:core/reg(MAC-9:acc#2.psp)#1 fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-9:acc#2.psp)#1    mgc_reg_pos_3_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC-9:acc#2.psp.sva(2:0)                                                          0.0000  0.0000  
        fir:core/MAC:i:conc#11                                                                     0.0000  0.0000  
        fir:core/MAC:i:conc#11.itm                                                                 0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      6                                    fir:core/reg(MAC-4:acc#2.psp)   fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-4:acc#2.psp)      mgc_reg_pos_5_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC-4:acc#2.psp.sva                                                               0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      7                                    fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                       0.0000  0.0000  
        fir:core/fsm_output                                                                        0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#26                                                             0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#26.itm                                                         0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      8                                    fir:core/reg(MAC:i(4:0).sva(1)) fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC:i(4:0).sva(1))    mgc_reg_pos_1_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:i(4:0).sva(1)                                                                 0.0000  0.0000  
        fir:core/MAC:i:conc#11                                                                     0.0000  0.0000  
        fir:core/MAC:i:conc#11.itm                                                                 0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      9                                    fir:core/reg(MAC:i(4:0).sva(0)) fir:core/reg(MAC:mux#9) 10.7495 -0.7495 
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC:i(4:0).sva(0))    mgc_reg_pos_1_0_0_1_1_1_1                               0.0000  0.0000  
        fir:core/MAC:i(4:0).sva(0)                                                                 0.0000  0.0000  
        fir:core/MAC:i:conc#11                                                                     0.0000  0.0000  
        fir:core/MAC:i:conc#11.itm                                                                 0.0000  0.0000  
        fir:core/MAC:mux1h#22              mgc_mux1hot_5_3                                         1.4848  1.4848  
        fir:core/MAC:mux1h#22.itm                                                                  0.0000  1.4848  
        fir:core/MAC-1:acc#2:rg            mgc_addc_5_0_1_0_5                                      1.6417  3.1264  
        fir:core/z.out#3                                                                           0.0000  3.1264  
        fir:core/MAC-2:acc#2:rg            mgc_addc_5_0_2_1_5                                      1.6525  4.7789  
        fir:core/z.out#2                                                                           0.0000  4.7789  
        fir:core/MAC-7:acc#2               mgc_addc_5_0_1_0_5                                      1.6417  6.4206  
        fir:core/MAC-7:acc#2.psp.sva:mx0w0                                                         0.0000  6.4206  
        fir:core/MAC:mux1h#20              mgc_mux1hot_5_3                                         1.4848  7.9053  
        fir:core/MAC:mux1h#20.itm                                                                  0.0000  7.9053  
        fir:core/MAC:mux#3:rg              mgc_mux_16_5_32                                         2.8441  10.7495 
        fir:core/z.out#4                                                                           0.0000  10.7495 
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.7495 
                                                                                                                   
      10                                   fir:core/reg(MAC-3:mul)         fir:core/reg(MAC-1:mul) 9.6177  0.3823  
                                                                                                                   
        Instance                           Component                                               Delta   Delay   
        --------                           ---------                                               -----   -----   
        fir:core/reg(MAC-3:mul)            mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  0.0000  
        fir:core/MAC-3:mul.itm                                                                     0.0000  0.0000  
        fir:core/MAC:acc#11                mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#12                                                                        0.0000  2.5484  
        fir:core/MAC:acc#8                 mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#8.itm                                                                     0.0000  5.0969  
        fir:core/MAC:acc                   mgc_addc_30_0_30_0_30                                   2.5484  7.6453  
        fir:core/MAC:acc.itm                                                                       0.0000  7.6453  
        fir:core/MAC:mux1h#13              mgc_mux1hot_30_6                                        1.9724  9.6177  
        fir:core/MAC:mux1h#13.itm                                                                  0.0000  9.6177  
        fir:core/reg(MAC-1:mul)            mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  9.6177  
                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                  Slack (Delay) Messages                
      ------------------------------------ ----------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3).sva#1)(29-14).itm  6.1395  3.8605                         
      fir:core/reg(acc(32:3)#1)            acc:acc:acc:and.itm                  2.3121  7.6879                         
      fir:core/reg(MAC:i(4:0).sva(1))      slc(fsm_output)(13)#14.itm          10.0000  0.0000                         
      fir:core/reg(MAC:i(4:0).sva(0))      MAC:i:MAC:i:MAC:i:and.itm            8.7210  1.2790                         
      fir:core/reg(regs(8))                regs(8).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(19))               regs(19).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(30))               regs(30).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(7))                regs(7).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(18))               regs(18).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(29))               regs(29).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(6))                regs(6).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(17))               regs(17).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(28))               regs(28).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(5))                regs(5).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(16))               regs(16).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(27))               regs(27).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(4))                regs(4).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(15))               regs(15).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(26))               regs(26).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(3))                regs(3).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(14))               regs(14).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(25))               regs(25).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(2))                regs(2).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(13))               regs(13).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(24))               regs(24).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(1))                regs(1).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(12))               regs(12).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(23))               regs(23).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(0))                regs(0).sva#1                        7.1559  2.8441                         
      fir:core/reg(regs(11))               regs(11).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(22))               regs(22).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(0))#1              in1:rsci.idat                       10.0000  0.0000                         
      fir:core/reg(regs(10))               regs(10).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(21))               regs(21).sva#1                      10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                8.7210  1.2790                         
      fir:core/reg(regs(20))               regs(20).sva#1                      10.0000  0.0000                         
      fir:core/reg(regs(9))                regs(9).sva#1                       10.0000  0.0000                         
      fir:core/reg(regs(30))#1             regs(29).sva                         7.1559  2.8441                         
      fir:core/reg(regs(29))#1             regs(28).sva                         7.1559  2.8441                         
      fir:core/reg(regs(28))#1             regs(27).sva                         7.1559  2.8441                         
      fir:core/reg(regs(27))#1             regs(26).sva                         8.0276  1.9724                         
      fir:core/reg(regs(26))#1             regs(25).sva                         7.1559  2.8441                         
      fir:core/reg(regs(25))#1             regs(24).sva                         7.1559  2.8441                         
      fir:core/reg(regs(24))#1             regs(23).sva                         8.0276  1.9724                         
      fir:core/reg(regs(23))#1             regs(22).sva                         8.0276  1.9724                         
      fir:core/reg(regs(22))#1             regs(21).sva                         7.1559  2.8441                         
      fir:core/reg(regs(21))#1             regs(20).sva                         8.0276  1.9724                         
      fir:core/reg(regs(20))#1             regs(19).sva                         7.1559  2.8441                         
      fir:core/reg(regs(19))#1             regs(18).sva                         7.1559  2.8441                         
      fir:core/reg(regs(18))#1             regs(17).sva                         7.1559  2.8441                         
      fir:core/reg(regs(17))#1             regs(16).sva                         7.1559  2.8441                         
      fir:core/reg(regs(16))#1             regs(15).sva                         8.0276  1.9724                         
      fir:core/reg(regs(15))#1             regs(14).sva                         7.1559  2.8441                         
      fir:core/reg(regs(14))#1             regs(13).sva                         7.1559  2.8441                         
      fir:core/reg(regs(13))#1             regs(12).sva                         8.0276  1.9724                         
      fir:core/reg(regs(12))#1             regs(11).sva                         8.0276  1.9724                         
      fir:core/reg(regs(11))#1             regs(10).sva                         7.1559  2.8441                         
      fir:core/reg(regs(10))#1             regs(9).sva                          8.0276  1.9724                         
      fir:core/reg(regs(9))#1              regs(8).sva                          7.1559  2.8441                         
      fir:core/reg(regs(8))#1              regs(7).sva                          7.1559  2.8441                         
      fir:core/reg(regs(7))#1              regs(6).sva                          7.1559  2.8441                         
      fir:core/reg(regs(6))#1              regs(5).sva                          7.1559  2.8441                         
      fir:core/reg(regs(5))#1              regs(4).sva                          8.0276  1.9724                         
      fir:core/reg(regs(4))#1              regs(3).sva                          7.1559  2.8441                         
      fir:core/reg(regs(3))#1              regs(2).sva                          7.1559  2.8441                         
      fir:core/reg(regs(2))#1              regs(1).sva                          8.0276  1.9724                         
      fir:core/reg(regs(1))#1              regs(0).sva                          8.0276  1.9724                         
      fir:core/reg(MAC-9:acc#2.psp)        slc(MAC:MAC:mux.rgt)(4-3).itm        5.5614  4.4386                         
      fir:core/reg(MAC-9:acc#2.psp)#1      slc(MAC:MAC:mux.rgt)(2-0).itm        5.5614  4.4386                         
      fir:core/reg(MAC-4:acc#2.psp)        z.out#1                              0.6149  9.3851                         
      fir:core/reg(MAC:mux#9)              z.out#4                             -0.7495 10.7495 (clock period exceeded) 
      fir:core/reg(MAC-3:acc#2.psp)        MAC-3:acc#2.psp.sva:mx0w0           -0.7495 10.7495 (clock period exceeded) 
      fir:core/reg(MAC:mux#6)              z.out#5                              0.8922  9.1078                         
      fir:core/reg(MAC-11:acc#2)           MAC:MAC:mux#3.itm                    2.2030  7.7970                         
      fir:core/reg(MAC:mux#1)              MAC:MAC:MAC:mux1h.itm                0.7018  9.2982                         
      fir:core/reg(MAC:mux#10)             MAC:mux1h#9.itm                      0.6483  9.3517                         
      fir:core/reg(MAC:mux#3)              z.out#4                             -0.7495 10.7495 (clock period exceeded) 
      fir:core/reg(MAC-7:acc#2.psp)        MAC-7:acc#2.psp.sva:mx0w0           -0.7495 10.7495 (clock period exceeded) 
      fir:core/reg(MAC-8:acc#2.psp)        z.out#1                              0.6149  9.3851                         
      fir:core/reg(MAC:mux)                MAC:mux#17.itm                       7.1559  2.8441                         
      fir:core/reg(MAC-3:mul)              MAC:MAC:mux#2.itm                    1.5079  8.4921                         
      fir:core/reg(MAC:mux#2)              z.out#5                              0.8922  9.1078                         
      fir:core/reg(MAC-5:acc#2.psp)        z.out#3                             -0.7495 10.7495 (clock period exceeded) 
      fir:core/reg(MAC-6:acc#2.psp)        z.out#2                             -0.7495 10.7495 (clock period exceeded) 
      fir:core/reg(MAC:i(5:0))             MAC-10:acc#2.tmp                     0.6483  9.3517                         
      fir:core/reg(MAC:mux#4)              z.out#4                             -0.7495 10.7495 (clock period exceeded) 
      fir:core/reg(MAC:mux#5)              z.out#5                              0.8922  9.1078                         
      fir:core/reg(MAC-10:mul)             MAC:mux1h#12.itm                     0.9759  9.0241                         
      fir:core/reg(MAC-1:mul)              MAC:mux1h#13.itm                     0.3823  9.6177                         
      fir:core/reg(MAC:acc#9)              MAC:acc#9.itm#2                      4.9031  5.0969                         
      fir:core/reg(MAC:acc#4)              z.out                                1.6186  8.3814                         
      fir                                  coeffs:rsc.radr                      2.3223  7.6777                         
      fir                                  coeffs:rsc.triosy.lz                10.0000  0.0000                         
      fir                                  in1:rsc.triosy.lz                   10.0000  0.0000                         
      fir                                  out1:rsc.dat                        10.0000  0.0000                         
      fir                                  out1:rsc.triosy.lz                  10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     6 
    -                   30     7 
    and                          
    -                   30     1 
    -                    3     1 
    -                    1    15 
    mul                          
    -                   30     5 
    mux                          
    -                    5     3 
    -                   30     2 
    -                   16     7 
    mux1h                        
    -                    5     4 
    -                   30     2 
    -                   16     2 
    nand                         
    -                    1     2 
    nor                          
    -                    1    12 
    not                          
    -                    1    40 
    or                           
    -                    1    10 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    6     1 
    -                    5     7 
    -                   30     6 
    -                    3     1 
    -                    2     1 
    -                   16    72 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
