 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : FIR_Fliter
Version: K-2015.06
Date   : Fri Aug  2 23:54:45 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][33]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_113/U1_30/CO (ADDFX2M)                              0.51      16.07 f
  add_113/U1_31/CO (ADDFX2M)                              0.51      16.58 f
  add_113/U1_32/CO (ADDFX2M)                              0.51      17.09 f
  add_113/U1_33/Y (XOR3XLM)                               0.59      17.68 f
  add_113/SUM[33] (FIR_Fliter_DW01_add_3)                 0.00      17.68 f
  sum_1_reg[0][33]/D (DFFQX2M)                            0.00      17.68 f
  data arrival time                                                 17.68

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][33]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                -17.68
  --------------------------------------------------------------------------
  slack (MET)                                                       81.85


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][33]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_114/U1_30/CO (ADDFX2M)                              0.51      16.07 f
  add_114/U1_31/CO (ADDFX2M)                              0.51      16.58 f
  add_114/U1_32/CO (ADDFX2M)                              0.51      17.09 f
  add_114/U1_33/Y (XOR3XLM)                               0.59      17.68 f
  add_114/SUM[33] (FIR_Fliter_DW01_add_2)                 0.00      17.68 f
  sum_1_reg[1][33]/D (DFFQX2M)                            0.00      17.68 f
  data arrival time                                                 17.68

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][33]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                -17.68
  --------------------------------------------------------------------------
  slack (MET)                                                       81.85


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][32]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_113/U1_30/CO (ADDFX2M)                              0.51      16.07 f
  add_113/U1_31/CO (ADDFX2M)                              0.51      16.58 f
  add_113/U1_32/S (ADDFX2M)                               0.51      17.09 r
  add_113/SUM[32] (FIR_Fliter_DW01_add_3)                 0.00      17.09 r
  sum_1_reg[0][32]/D (DFFQX2M)                            0.00      17.09 r
  data arrival time                                                 17.09

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][32]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -17.09
  --------------------------------------------------------------------------
  slack (MET)                                                       82.58


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][32]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_114/U1_30/CO (ADDFX2M)                              0.51      16.07 f
  add_114/U1_31/CO (ADDFX2M)                              0.51      16.58 f
  add_114/U1_32/S (ADDFX2M)                               0.51      17.09 r
  add_114/SUM[32] (FIR_Fliter_DW01_add_2)                 0.00      17.09 r
  sum_1_reg[1][32]/D (DFFQX2M)                            0.00      17.09 r
  data arrival time                                                 17.09

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][32]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -17.09
  --------------------------------------------------------------------------
  slack (MET)                                                       82.58


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_113/U1_30/CO (ADDFX2M)                              0.51      16.07 f
  add_113/U1_31/S (ADDFX2M)                               0.51      16.58 r
  add_113/SUM[31] (FIR_Fliter_DW01_add_3)                 0.00      16.58 r
  sum_1_reg[0][31]/D (DFFQX2M)                            0.00      16.58 r
  data arrival time                                                 16.58

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][31]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -16.58
  --------------------------------------------------------------------------
  slack (MET)                                                       83.08


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_114/U1_30/CO (ADDFX2M)                              0.51      16.07 f
  add_114/U1_31/S (ADDFX2M)                               0.51      16.58 r
  add_114/SUM[31] (FIR_Fliter_DW01_add_2)                 0.00      16.58 r
  sum_1_reg[1][31]/D (DFFQX2M)                            0.00      16.58 r
  data arrival time                                                 16.58

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][31]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -16.58
  --------------------------------------------------------------------------
  slack (MET)                                                       83.08


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_113/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_113/U1_30/S (ADDFX2M)                               0.51      16.07 r
  add_113/SUM[30] (FIR_Fliter_DW01_add_3)                 0.00      16.07 r
  sum_1_reg[0][30]/D (DFFQX2M)                            0.00      16.07 r
  data arrival time                                                 16.07

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][30]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -16.07
  --------------------------------------------------------------------------
  slack (MET)                                                       83.59


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_114/U1_29/CO (ADDFX2M)                              0.51      15.57 f
  add_114/U1_30/S (ADDFX2M)                               0.51      16.07 r
  add_114/SUM[30] (FIR_Fliter_DW01_add_2)                 0.00      16.07 r
  sum_1_reg[1][30]/D (DFFQX2M)                            0.00      16.07 r
  data arrival time                                                 16.07

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][30]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -16.07
  --------------------------------------------------------------------------
  slack (MET)                                                       83.59


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      11.89 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.39 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      12.90 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.40 f
  add_120/U1_26/CO (ADDFX2M)                              0.51      13.91 f
  add_120/U1_27/CO (ADDFX2M)                              0.51      14.42 f
  add_120/U1_28/CO (ADDFX2M)                              0.51      14.92 f
  add_120/U1_29/Y (XOR3XLM)                               0.59      15.51 f
  add_120/SUM[29] (FIR_Fliter_DW01_add_1)                 0.00      15.51 f
  sum_2_reg[0][29]/D (DFFQX2M)                            0.00      15.51 f
  data arrival time                                                 15.51

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][29]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                -15.51
  --------------------------------------------------------------------------
  slack (MET)                                                       84.01


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_114/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_114/U1_29/S (ADDFX2M)                               0.51      15.57 r
  add_114/SUM[29] (FIR_Fliter_DW01_add_2)                 0.00      15.57 r
  sum_1_reg[1][29]/D (DFFQX2M)                            0.00      15.57 r
  data arrival time                                                 15.57

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][29]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -15.57
  --------------------------------------------------------------------------
  slack (MET)                                                       84.09


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_113/U1_28/CO (ADDFX2M)                              0.51      15.06 f
  add_113/U1_29/S (ADDFX2M)                               0.51      15.57 r
  add_113/SUM[29] (FIR_Fliter_DW01_add_3)                 0.00      15.57 r
  sum_1_reg[0][29]/D (DFFQX2M)                            0.00      15.57 r
  data arrival time                                                 15.57

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][29]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -15.57
  --------------------------------------------------------------------------
  slack (MET)                                                       84.09


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_114/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_114/U1_28/S (ADDFX2M)                               0.51      15.06 r
  add_114/SUM[28] (FIR_Fliter_DW01_add_2)                 0.00      15.06 r
  sum_1_reg[1][28]/D (DFFQX2M)                            0.00      15.06 r
  data arrival time                                                 15.06

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][28]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -15.06
  --------------------------------------------------------------------------
  slack (MET)                                                       84.60


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_113/U1_27/CO (ADDFX2M)                              0.51      14.55 f
  add_113/U1_28/S (ADDFX2M)                               0.51      15.06 r
  add_113/SUM[28] (FIR_Fliter_DW01_add_3)                 0.00      15.06 r
  sum_1_reg[0][28]/D (DFFQX2M)                            0.00      15.06 r
  data arrival time                                                 15.06

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][28]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -15.06
  --------------------------------------------------------------------------
  slack (MET)                                                       84.60


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      11.89 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.39 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      12.90 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.40 f
  add_120/U1_26/CO (ADDFX2M)                              0.51      13.91 f
  add_120/U1_27/CO (ADDFX2M)                              0.51      14.42 f
  add_120/U1_28/S (ADDFX2M)                               0.51      14.92 r
  add_120/SUM[28] (FIR_Fliter_DW01_add_1)                 0.00      14.92 r
  sum_2_reg[0][28]/D (DFFQX2M)                            0.00      14.92 r
  data arrival time                                                 14.92

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][28]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -14.92
  --------------------------------------------------------------------------
  slack (MET)                                                       84.74


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_114/U1_27/S (ADDFX2M)                               0.51      14.56 r
  add_114/SUM[27] (FIR_Fliter_DW01_add_2)                 0.00      14.56 r
  sum_1_reg[1][27]/D (DFFQX2M)                            0.00      14.56 r
  data arrival time                                                 14.56

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][27]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -14.56
  --------------------------------------------------------------------------
  slack (MET)                                                       85.11


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/CO (ADDFX2M)                              0.51      14.05 f
  add_113/U1_27/S (ADDFX2M)                               0.51      14.56 r
  add_113/SUM[27] (FIR_Fliter_DW01_add_3)                 0.00      14.56 r
  sum_1_reg[0][27]/D (DFFQX2M)                            0.00      14.56 r
  data arrival time                                                 14.56

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][27]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -14.56
  --------------------------------------------------------------------------
  slack (MET)                                                       85.11


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      11.89 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.39 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      12.90 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.40 f
  add_120/U1_26/CO (ADDFX2M)                              0.51      13.91 f
  add_120/U1_27/S (ADDFX2M)                               0.51      14.42 r
  add_120/SUM[27] (FIR_Fliter_DW01_add_1)                 0.00      14.42 r
  sum_2_reg[0][27]/D (DFFQX2M)                            0.00      14.42 r
  data arrival time                                                 14.42

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][27]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -14.42
  --------------------------------------------------------------------------
  slack (MET)                                                       85.24


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_114/U1_26/S (ADDFX2M)                               0.51      14.05 r
  add_114/SUM[26] (FIR_Fliter_DW01_add_2)                 0.00      14.05 r
  sum_1_reg[1][26]/D (DFFQX2M)                            0.00      14.05 r
  data arrival time                                                 14.05

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][26]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -14.05
  --------------------------------------------------------------------------
  slack (MET)                                                       85.61


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/CO (ADDFX2M)                              0.51      13.54 f
  add_113/U1_26/S (ADDFX2M)                               0.51      14.05 r
  add_113/SUM[26] (FIR_Fliter_DW01_add_3)                 0.00      14.05 r
  sum_1_reg[0][26]/D (DFFQX2M)                            0.00      14.05 r
  data arrival time                                                 14.05

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][26]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -14.05
  --------------------------------------------------------------------------
  slack (MET)                                                       85.61


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      11.89 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.39 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      12.90 f
  add_120/U1_25/CO (ADDFX2M)                              0.51      13.40 f
  add_120/U1_26/S (ADDFX2M)                               0.51      13.91 r
  add_120/SUM[26] (FIR_Fliter_DW01_add_1)                 0.00      13.91 r
  sum_2_reg[0][26]/D (DFFQX2M)                            0.00      13.91 r
  data arrival time                                                 13.91

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][26]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -13.91
  --------------------------------------------------------------------------
  slack (MET)                                                       85.75


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_114/U1_25/S (ADDFX2M)                               0.51      13.54 r
  add_114/SUM[25] (FIR_Fliter_DW01_add_2)                 0.00      13.54 r
  sum_1_reg[1][25]/D (DFFQX2M)                            0.00      13.54 r
  data arrival time                                                 13.54

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][25]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -13.54
  --------------------------------------------------------------------------
  slack (MET)                                                       86.12


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/CO (ADDFX2M)                              0.51      13.04 f
  add_113/U1_25/S (ADDFX2M)                               0.51      13.54 r
  add_113/SUM[25] (FIR_Fliter_DW01_add_3)                 0.00      13.54 r
  sum_1_reg[0][25]/D (DFFQX2M)                            0.00      13.54 r
  data arrival time                                                 13.54

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][25]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -13.54
  --------------------------------------------------------------------------
  slack (MET)                                                       86.12


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      11.89 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.39 f
  add_120/U1_24/CO (ADDFX2M)                              0.51      12.90 f
  add_120/U1_25/S (ADDFX2M)                               0.51      13.41 r
  add_120/SUM[25] (FIR_Fliter_DW01_add_1)                 0.00      13.41 r
  sum_2_reg[0][25]/D (DFFQX2M)                            0.00      13.41 r
  data arrival time                                                 13.41

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][25]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -13.41
  --------------------------------------------------------------------------
  slack (MET)                                                       86.26


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_114/U1_24/S (ADDFX2M)                               0.51      13.04 r
  add_114/SUM[24] (FIR_Fliter_DW01_add_2)                 0.00      13.04 r
  sum_1_reg[1][24]/D (DFFQX2M)                            0.00      13.04 r
  data arrival time                                                 13.04

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][24]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -13.04
  --------------------------------------------------------------------------
  slack (MET)                                                       86.63


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/CO (ADDFX2M)                              0.51      12.53 f
  add_113/U1_24/S (ADDFX2M)                               0.51      13.04 r
  add_113/SUM[24] (FIR_Fliter_DW01_add_3)                 0.00      13.04 r
  sum_1_reg[0][24]/D (DFFQX2M)                            0.00      13.04 r
  data arrival time                                                 13.04

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][24]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -13.04
  --------------------------------------------------------------------------
  slack (MET)                                                       86.63


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      11.89 f
  add_120/U1_23/CO (ADDFX2M)                              0.51      12.39 f
  add_120/U1_24/S (ADDFX2M)                               0.51      12.90 r
  add_120/SUM[24] (FIR_Fliter_DW01_add_1)                 0.00      12.90 r
  sum_2_reg[0][24]/D (DFFQX2M)                            0.00      12.90 r
  data arrival time                                                 12.90

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][24]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -12.90
  --------------------------------------------------------------------------
  slack (MET)                                                       86.76


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_114/U1_23/S (ADDFX2M)                               0.51      12.53 r
  add_114/SUM[23] (FIR_Fliter_DW01_add_2)                 0.00      12.53 r
  sum_1_reg[1][23]/D (DFFQX2M)                            0.00      12.53 r
  data arrival time                                                 12.53

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][23]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                       87.13


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/CO (ADDFX2M)                              0.51      12.02 f
  add_113/U1_23/S (ADDFX2M)                               0.51      12.53 r
  add_113/SUM[23] (FIR_Fliter_DW01_add_3)                 0.00      12.53 r
  sum_1_reg[0][23]/D (DFFQX2M)                            0.00      12.53 r
  data arrival time                                                 12.53

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][23]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                       87.13


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/CO (ADDFX2M)                              0.51      11.89 f
  add_120/U1_23/S (ADDFX2M)                               0.51      12.39 r
  add_120/SUM[23] (FIR_Fliter_DW01_add_1)                 0.00      12.39 r
  sum_2_reg[0][23]/D (DFFQX2M)                            0.00      12.39 r
  data arrival time                                                 12.39

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][23]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -12.39
  --------------------------------------------------------------------------
  slack (MET)                                                       87.27


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_114/U1_22/S (ADDFX2M)                               0.51      12.03 r
  add_114/SUM[22] (FIR_Fliter_DW01_add_2)                 0.00      12.03 r
  sum_1_reg[1][22]/D (DFFQX2M)                            0.00      12.03 r
  data arrival time                                                 12.03

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][22]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -12.03
  --------------------------------------------------------------------------
  slack (MET)                                                       87.64


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/CO (ADDFX2M)                              0.51      11.52 f
  add_113/U1_22/S (ADDFX2M)                               0.51      12.03 r
  add_113/SUM[22] (FIR_Fliter_DW01_add_3)                 0.00      12.03 r
  sum_1_reg[0][22]/D (DFFQX2M)                            0.00      12.03 r
  data arrival time                                                 12.03

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][22]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -12.03
  --------------------------------------------------------------------------
  slack (MET)                                                       87.64


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/CO (ADDFX2M)                              0.51      11.38 f
  add_120/U1_22/S (ADDFX2M)                               0.51      11.89 r
  add_120/SUM[22] (FIR_Fliter_DW01_add_1)                 0.00      11.89 r
  sum_2_reg[0][22]/D (DFFQX2M)                            0.00      11.89 r
  data arrival time                                                 11.89

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][22]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -11.89
  --------------------------------------------------------------------------
  slack (MET)                                                       87.78


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_114/U1_21/S (ADDFX2M)                               0.51      11.52 r
  add_114/SUM[21] (FIR_Fliter_DW01_add_2)                 0.00      11.52 r
  sum_1_reg[1][21]/D (DFFQX2M)                            0.00      11.52 r
  data arrival time                                                 11.52

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][21]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -11.52
  --------------------------------------------------------------------------
  slack (MET)                                                       88.14


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/CO (ADDFX2M)                              0.51      11.01 f
  add_113/U1_21/S (ADDFX2M)                               0.51      11.52 r
  add_113/SUM[21] (FIR_Fliter_DW01_add_3)                 0.00      11.52 r
  sum_1_reg[0][21]/D (DFFQX2M)                            0.00      11.52 r
  data arrival time                                                 11.52

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][21]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -11.52
  --------------------------------------------------------------------------
  slack (MET)                                                       88.14


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/CO (ADDFX2M)                              0.51      10.87 f
  add_120/U1_21/S (ADDFX2M)                               0.51      11.38 r
  add_120/SUM[21] (FIR_Fliter_DW01_add_1)                 0.00      11.38 r
  sum_2_reg[0][21]/D (DFFQX2M)                            0.00      11.38 r
  data arrival time                                                 11.38

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][21]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -11.38
  --------------------------------------------------------------------------
  slack (MET)                                                       88.28


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_114/U1_20/S (ADDFX2M)                               0.51      11.01 r
  add_114/SUM[20] (FIR_Fliter_DW01_add_2)                 0.00      11.01 r
  sum_1_reg[1][20]/D (DFFQX2M)                            0.00      11.01 r
  data arrival time                                                 11.01

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][20]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -11.01
  --------------------------------------------------------------------------
  slack (MET)                                                       88.65


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/CO (ADDFX2M)                              0.51      10.50 f
  add_113/U1_20/S (ADDFX2M)                               0.51      11.01 r
  add_113/SUM[20] (FIR_Fliter_DW01_add_3)                 0.00      11.01 r
  sum_1_reg[0][20]/D (DFFQX2M)                            0.00      11.01 r
  data arrival time                                                 11.01

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][20]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -11.01
  --------------------------------------------------------------------------
  slack (MET)                                                       88.65


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/CO (ADDFX2M)                              0.51      10.37 f
  add_120/U1_20/S (ADDFX2M)                               0.51      10.87 r
  add_120/SUM[20] (FIR_Fliter_DW01_add_1)                 0.00      10.87 r
  sum_2_reg[0][20]/D (DFFQX2M)                            0.00      10.87 r
  data arrival time                                                 10.87

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][20]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -10.87
  --------------------------------------------------------------------------
  slack (MET)                                                       88.79


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_114/U1_19/S (ADDFX2M)                               0.51      10.51 r
  add_114/SUM[19] (FIR_Fliter_DW01_add_2)                 0.00      10.51 r
  sum_1_reg[1][19]/D (DFFQX2M)                            0.00      10.51 r
  data arrival time                                                 10.51

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][19]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                       89.16


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/CO (ADDFX2M)                              0.51      10.00 f
  add_113/U1_19/S (ADDFX2M)                               0.51      10.51 r
  add_113/SUM[19] (FIR_Fliter_DW01_add_3)                 0.00      10.51 r
  sum_1_reg[0][19]/D (DFFQX2M)                            0.00      10.51 r
  data arrival time                                                 10.51

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][19]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                       89.16


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/CO (ADDFX2M)                              0.51       9.86 f
  add_120/U1_19/S (ADDFX2M)                               0.51      10.37 r
  add_120/SUM[19] (FIR_Fliter_DW01_add_1)                 0.00      10.37 r
  sum_2_reg[0][19]/D (DFFQX2M)                            0.00      10.37 r
  data arrival time                                                 10.37

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][19]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -10.37
  --------------------------------------------------------------------------
  slack (MET)                                                       89.29


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_114/U1_18/S (ADDFX2M)                               0.51      10.00 r
  add_114/SUM[18] (FIR_Fliter_DW01_add_2)                 0.00      10.00 r
  sum_1_reg[1][18]/D (DFFQX2M)                            0.00      10.00 r
  data arrival time                                                 10.00

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][18]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                       89.66


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/CO (ADDFX2M)                              0.51       9.49 f
  add_113/U1_18/S (ADDFX2M)                               0.51      10.00 r
  add_113/SUM[18] (FIR_Fliter_DW01_add_3)                 0.00      10.00 r
  sum_1_reg[0][18]/D (DFFQX2M)                            0.00      10.00 r
  data arrival time                                                 10.00

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][18]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                       89.66


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/CO (ADDFX2M)                              0.51       9.35 f
  add_120/U1_18/S (ADDFX2M)                               0.51       9.86 r
  add_120/SUM[18] (FIR_Fliter_DW01_add_1)                 0.00       9.86 r
  sum_2_reg[0][18]/D (DFFQX2M)                            0.00       9.86 r
  data arrival time                                                  9.86

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][18]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                       89.80


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_114/U1_17/S (ADDFX2M)                               0.51       9.49 r
  add_114/SUM[17] (FIR_Fliter_DW01_add_2)                 0.00       9.49 r
  sum_1_reg[1][17]/D (DFFQX2M)                            0.00       9.49 r
  data arrival time                                                  9.49

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][17]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                       90.17


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/CO (ADDFX2M)                              0.51       8.99 f
  add_113/U1_17/S (ADDFX2M)                               0.51       9.49 r
  add_113/SUM[17] (FIR_Fliter_DW01_add_3)                 0.00       9.49 r
  sum_1_reg[0][17]/D (DFFQX2M)                            0.00       9.49 r
  data arrival time                                                  9.49

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][17]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                       90.17


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/CO (ADDFX2M)                              0.51       8.85 f
  add_120/U1_17/S (ADDFX2M)                               0.51       9.36 r
  add_120/SUM[17] (FIR_Fliter_DW01_add_1)                 0.00       9.36 r
  sum_2_reg[0][17]/D (DFFQX2M)                            0.00       9.36 r
  data arrival time                                                  9.36

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][17]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                       90.31


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_114/U1_16/S (ADDFX2M)                               0.51       8.99 r
  add_114/SUM[16] (FIR_Fliter_DW01_add_2)                 0.00       8.99 r
  sum_1_reg[1][16]/D (DFFQX2M)                            0.00       8.99 r
  data arrival time                                                  8.99

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][16]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -8.99
  --------------------------------------------------------------------------
  slack (MET)                                                       90.68


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/CO (ADDFX2M)                              0.51       8.48 f
  add_113/U1_16/S (ADDFX2M)                               0.51       8.99 r
  add_113/SUM[16] (FIR_Fliter_DW01_add_3)                 0.00       8.99 r
  sum_1_reg[0][16]/D (DFFQX2M)                            0.00       8.99 r
  data arrival time                                                  8.99

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][16]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -8.99
  --------------------------------------------------------------------------
  slack (MET)                                                       90.68


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/CO (ADDFX2M)                              0.51       8.34 f
  add_120/U1_16/S (ADDFX2M)                               0.51       8.85 r
  add_120/SUM[16] (FIR_Fliter_DW01_add_1)                 0.00       8.85 r
  sum_2_reg[0][16]/D (DFFQX2M)                            0.00       8.85 r
  data arrival time                                                  8.85

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][16]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -8.85
  --------------------------------------------------------------------------
  slack (MET)                                                       90.81


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_114/U1_15/S (ADDFX2M)                               0.51       8.48 r
  add_114/SUM[15] (FIR_Fliter_DW01_add_2)                 0.00       8.48 r
  sum_1_reg[1][15]/D (DFFQX2M)                            0.00       8.48 r
  data arrival time                                                  8.48

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][15]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                       91.18


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/CO (ADDFX2M)                              0.51       7.97 f
  add_113/U1_15/S (ADDFX2M)                               0.51       8.48 r
  add_113/SUM[15] (FIR_Fliter_DW01_add_3)                 0.00       8.48 r
  sum_1_reg[0][15]/D (DFFQX2M)                            0.00       8.48 r
  data arrival time                                                  8.48

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][15]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -8.48
  --------------------------------------------------------------------------
  slack (MET)                                                       91.18


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/CO (ADDFX2M)                              0.51       7.84 f
  add_120/U1_15/S (ADDFX2M)                               0.51       8.34 r
  add_120/SUM[15] (FIR_Fliter_DW01_add_1)                 0.00       8.34 r
  sum_2_reg[0][15]/D (DFFQX2M)                            0.00       8.34 r
  data arrival time                                                  8.34

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][15]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -8.34
  --------------------------------------------------------------------------
  slack (MET)                                                       91.32


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_114/U1_14/S (ADDFX2M)                               0.51       7.98 r
  add_114/SUM[14] (FIR_Fliter_DW01_add_2)                 0.00       7.98 r
  sum_1_reg[1][14]/D (DFFQX2M)                            0.00       7.98 r
  data arrival time                                                  7.98

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][14]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                       91.69


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/CO (ADDFX2M)                              0.51       7.47 f
  add_113/U1_14/S (ADDFX2M)                               0.51       7.98 r
  add_113/SUM[14] (FIR_Fliter_DW01_add_3)                 0.00       7.98 r
  sum_1_reg[0][14]/D (DFFQX2M)                            0.00       7.98 r
  data arrival time                                                  7.98

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][14]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                       91.69


  Startpoint: sum_1_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_1_reg[0][0]/Q (DFFQX2M)                             0.46       0.46 f
  add_120/A[0] (FIR_Fliter_DW01_add_1)                    0.00       0.46 f
  add_120/U1/Y (AND2X2M)                                  0.31       0.77 f
  add_120/U1_1/CO (ADDFX2M)                               0.49       1.25 f
  add_120/U1_2/CO (ADDFX2M)                               0.51       1.76 f
  add_120/U1_3/CO (ADDFX2M)                               0.51       2.27 f
  add_120/U1_4/CO (ADDFX2M)                               0.51       2.77 f
  add_120/U1_5/CO (ADDFX2M)                               0.51       3.28 f
  add_120/U1_6/CO (ADDFX2M)                               0.51       3.79 f
  add_120/U1_7/CO (ADDFX2M)                               0.51       4.29 f
  add_120/U1_8/CO (ADDFX2M)                               0.51       4.80 f
  add_120/U1_9/CO (ADDFX2M)                               0.51       5.30 f
  add_120/U1_10/CO (ADDFX2M)                              0.51       5.81 f
  add_120/U1_11/CO (ADDFX2M)                              0.51       6.32 f
  add_120/U1_12/CO (ADDFX2M)                              0.51       6.82 f
  add_120/U1_13/CO (ADDFX2M)                              0.51       7.33 f
  add_120/U1_14/S (ADDFX2M)                               0.51       7.84 r
  add_120/SUM[14] (FIR_Fliter_DW01_add_1)                 0.00       7.84 r
  sum_2_reg[0][14]/D (DFFQX2M)                            0.00       7.84 r
  data arrival time                                                  7.84

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_2_reg[0][14]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -7.84
  --------------------------------------------------------------------------
  slack (MET)                                                       91.83


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_114/U1_13/S (ADDFX2M)                               0.51       7.47 r
  add_114/SUM[13] (FIR_Fliter_DW01_add_2)                 0.00       7.47 r
  sum_1_reg[1][13]/D (DFFQX2M)                            0.00       7.47 r
  data arrival time                                                  7.47

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][13]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       92.19


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/CO (ADDFX2M)                              0.51       6.96 f
  add_113/U1_13/S (ADDFX2M)                               0.51       7.47 r
  add_113/SUM[13] (FIR_Fliter_DW01_add_3)                 0.00       7.47 r
  sum_1_reg[0][13]/D (DFFQX2M)                            0.00       7.47 r
  data arrival time                                                  7.47

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][13]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       92.19


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_114/U1_12/S (ADDFX2M)                               0.51       6.96 r
  add_114/SUM[12] (FIR_Fliter_DW01_add_2)                 0.00       6.96 r
  sum_1_reg[1][12]/D (DFFQX2M)                            0.00       6.96 r
  data arrival time                                                  6.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][12]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -6.96
  --------------------------------------------------------------------------
  slack (MET)                                                       92.70


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/CO (ADDFX2M)                              0.51       6.45 f
  add_113/U1_12/S (ADDFX2M)                               0.51       6.96 r
  add_113/SUM[12] (FIR_Fliter_DW01_add_3)                 0.00       6.96 r
  sum_1_reg[0][12]/D (DFFQX2M)                            0.00       6.96 r
  data arrival time                                                  6.96

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][12]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -6.96
  --------------------------------------------------------------------------
  slack (MET)                                                       92.70


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_114/U1_11/S (ADDFX2M)                               0.51       6.46 r
  add_114/SUM[11] (FIR_Fliter_DW01_add_2)                 0.00       6.46 r
  sum_1_reg[1][11]/D (DFFQX2M)                            0.00       6.46 r
  data arrival time                                                  6.46

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][11]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                       93.21


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/CO (ADDFX2M)                              0.51       5.95 f
  add_113/U1_11/S (ADDFX2M)                               0.51       6.46 r
  add_113/SUM[11] (FIR_Fliter_DW01_add_3)                 0.00       6.46 r
  sum_1_reg[0][11]/D (DFFQX2M)                            0.00       6.46 r
  data arrival time                                                  6.46

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][11]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                       93.21


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_114/U1_10/S (ADDFX2M)                               0.51       5.95 r
  add_114/SUM[10] (FIR_Fliter_DW01_add_2)                 0.00       5.95 r
  sum_1_reg[1][10]/D (DFFQX2M)                            0.00       5.95 r
  data arrival time                                                  5.95

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][10]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -5.95
  --------------------------------------------------------------------------
  slack (MET)                                                       93.71


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/CO (ADDFX2M)                               0.51       5.44 f
  add_113/U1_10/S (ADDFX2M)                               0.51       5.95 r
  add_113/SUM[10] (FIR_Fliter_DW01_add_3)                 0.00       5.95 r
  sum_1_reg[0][10]/D (DFFQX2M)                            0.00       5.95 r
  data arrival time                                                  5.95

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][10]/CK (DFFQX2M)                           0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -5.95
  --------------------------------------------------------------------------
  slack (MET)                                                       93.71


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_114/U1_9/S (ADDFX2M)                                0.51       5.44 r
  add_114/SUM[9] (FIR_Fliter_DW01_add_2)                  0.00       5.44 r
  sum_1_reg[1][9]/D (DFFQX2M)                             0.00       5.44 r
  data arrival time                                                  5.44

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][9]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       94.22


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/CO (ADDFX2M)                               0.51       4.94 f
  add_113/U1_9/S (ADDFX2M)                                0.51       5.44 r
  add_113/SUM[9] (FIR_Fliter_DW01_add_3)                  0.00       5.44 r
  sum_1_reg[0][9]/D (DFFQX2M)                             0.00       5.44 r
  data arrival time                                                  5.44

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][9]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       94.22


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_114/U1_8/S (ADDFX2M)                                0.51       4.94 r
  add_114/SUM[8] (FIR_Fliter_DW01_add_2)                  0.00       4.94 r
  sum_1_reg[1][8]/D (DFFQX2M)                             0.00       4.94 r
  data arrival time                                                  4.94

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][8]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -4.94
  --------------------------------------------------------------------------
  slack (MET)                                                       94.73


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/CO (ADDFX2M)                               0.51       4.43 f
  add_113/U1_8/S (ADDFX2M)                                0.51       4.94 r
  add_113/SUM[8] (FIR_Fliter_DW01_add_3)                  0.00       4.94 r
  sum_1_reg[0][8]/D (DFFQX2M)                             0.00       4.94 r
  data arrival time                                                  4.94

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][8]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -4.94
  --------------------------------------------------------------------------
  slack (MET)                                                       94.73


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_114/U1_7/S (ADDFX2M)                                0.51       4.43 r
  add_114/SUM[7] (FIR_Fliter_DW01_add_2)                  0.00       4.43 r
  sum_1_reg[1][7]/D (DFFQX2M)                             0.00       4.43 r
  data arrival time                                                  4.43

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][7]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -4.43
  --------------------------------------------------------------------------
  slack (MET)                                                       95.23


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/CO (ADDFX2M)                               0.51       3.92 f
  add_113/U1_7/S (ADDFX2M)                                0.51       4.43 r
  add_113/SUM[7] (FIR_Fliter_DW01_add_3)                  0.00       4.43 r
  sum_1_reg[0][7]/D (DFFQX2M)                             0.00       4.43 r
  data arrival time                                                  4.43

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][7]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -4.43
  --------------------------------------------------------------------------
  slack (MET)                                                       95.23


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_114/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_114/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_114/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_114/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_114/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_114/U1_6/S (ADDFX2M)                                0.51       3.93 r
  add_114/SUM[6] (FIR_Fliter_DW01_add_2)                  0.00       3.93 r
  sum_1_reg[1][6]/D (DFFQX2M)                             0.00       3.93 r
  data arrival time                                                  3.93

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][6]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       95.74


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U1/Y (AND2X2M)                                  0.35       0.91 f
  add_113/U1_1/CO (ADDFX2M)                               0.49       1.39 f
  add_113/U1_2/CO (ADDFX2M)                               0.51       1.90 f
  add_113/U1_3/CO (ADDFX2M)                               0.51       2.40 f
  add_113/U1_4/CO (ADDFX2M)                               0.51       2.91 f
  add_113/U1_5/CO (ADDFX2M)                               0.51       3.42 f
  add_113/U1_6/S (ADDFX2M)                                0.51       3.93 r
  add_113/SUM[6] (FIR_Fliter_DW01_add_3)                  0.00       3.93 r
  sum_1_reg[0][6]/D (DFFQX2M)                             0.00       3.93 r
  data arrival time                                                  3.93

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][6]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.14      99.66
  data required time                                                99.66
  --------------------------------------------------------------------------
  data required time                                                99.66
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                       95.74


  Startpoint: sum_0_reg[3][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[3][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[3][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 r
  add_114/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       1.96 r
  add_114/U1_3/CO (ADDFX2M)                               0.47       2.43 r
  add_114/U1_4/CO (ADDFX2M)                               0.47       2.90 r
  add_114/U1_5/S (ADDFX2M)                                0.48       3.37 f
  add_114/SUM[5] (FIR_Fliter_DW01_add_2)                  0.00       3.37 f
  sum_1_reg[1][5]/D (DFFQX2M)                             0.00       3.37 f
  data arrival time                                                  3.37

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][5]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                       96.21


  Startpoint: sum_0_reg[1][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[1][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[1][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 r
  add_113/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       1.96 r
  add_113/U1_3/CO (ADDFX2M)                               0.47       2.43 r
  add_113/U1_4/CO (ADDFX2M)                               0.47       2.90 r
  add_113/U1_5/S (ADDFX2M)                                0.48       3.37 f
  add_113/SUM[5] (FIR_Fliter_DW01_add_3)                  0.00       3.37 f
  sum_1_reg[0][5]/D (DFFQX2M)                             0.00       3.37 f
  data arrival time                                                  3.37

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][5]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                       96.21


  Startpoint: sum_0_reg[3][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[3][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[3][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 r
  add_114/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       1.96 r
  add_114/U1_3/CO (ADDFX2M)                               0.47       2.43 r
  add_114/U1_4/S (ADDFX2M)                                0.48       2.91 f
  add_114/SUM[4] (FIR_Fliter_DW01_add_2)                  0.00       2.91 f
  sum_1_reg[1][4]/D (DFFQX2M)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][4]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.67


  Startpoint: sum_0_reg[1][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[1][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[1][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 r
  add_113/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       1.96 r
  add_113/U1_3/CO (ADDFX2M)                               0.47       2.43 r
  add_113/U1_4/S (ADDFX2M)                                0.48       2.91 f
  add_113/SUM[4] (FIR_Fliter_DW01_add_3)                  0.00       2.91 f
  sum_1_reg[0][4]/D (DFFQX2M)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][4]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.67


  Startpoint: sum_0_reg[3][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[3][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[3][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 r
  add_114/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_114/U1_2/CO (ADDFX2M)                               0.47       1.96 r
  add_114/U1_3/S (ADDFX2M)                                0.48       2.44 f
  add_114/SUM[3] (FIR_Fliter_DW01_add_2)                  0.00       2.44 f
  sum_1_reg[1][3]/D (DFFQX2M)                             0.00       2.44 f
  data arrival time                                                  2.44

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][3]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       97.14


  Startpoint: sum_0_reg[1][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[1][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[1][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 r
  add_113/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_113/U1_2/CO (ADDFX2M)                               0.47       1.96 r
  add_113/U1_3/S (ADDFX2M)                                0.48       2.44 f
  add_113/SUM[3] (FIR_Fliter_DW01_add_3)                  0.00       2.44 f
  sum_1_reg[0][3]/D (DFFQX2M)                             0.00       2.44 f
  data arrival time                                                  2.44

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][3]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       97.14


  Startpoint: sum_0_reg[3][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[3][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[3][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 r
  add_114/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_114/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_114/U1_2/S (ADDFX2M)                                0.48       1.97 f
  add_114/SUM[2] (FIR_Fliter_DW01_add_2)                  0.00       1.97 f
  sum_1_reg[1][2]/D (DFFQX2M)                             0.00       1.97 f
  data arrival time                                                  1.97

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][2]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                       97.61


  Startpoint: sum_0_reg[1][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[1][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[1][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 r
  add_113/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_113/U1_1/CO (ADDFX2M)                               0.47       1.49 r
  add_113/U1_2/S (ADDFX2M)                                0.48       1.97 f
  add_113/SUM[2] (FIR_Fliter_DW01_add_3)                  0.00       1.97 f
  sum_1_reg[0][2]/D (DFFQX2M)                             0.00       1.97 f
  data arrival time                                                  1.97

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][2]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                       97.61


  Startpoint: sum_0_reg[3][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[3][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[3][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.66 r
  add_114/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_114/U1_1/S (ADDFX2M)                                0.47       1.50 f
  add_114/SUM[1] (FIR_Fliter_DW01_add_2)                  0.00       1.50 f
  sum_1_reg[1][1]/D (DFFQX2M)                             0.00       1.50 f
  data arrival time                                                  1.50

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][1]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                       98.08


  Startpoint: sum_0_reg[1][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[1][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[1][0]/Q (DFFQX2M)                             0.66       0.66 r
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.66 r
  add_113/U1/Y (AND2X2M)                                  0.37       1.03 r
  add_113/U1_1/S (ADDFX2M)                                0.47       1.50 f
  add_113/SUM[1] (FIR_Fliter_DW01_add_3)                  0.00       1.50 f
  sum_1_reg[0][1]/D (DFFQX2M)                             0.00       1.50 f
  data arrival time                                                  1.50

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][1]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.22      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                       98.08


  Startpoint: sum_0_reg[2][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][0]/Q (DFFQX2M)                             0.65       0.65 r
  add_114/A[0] (FIR_Fliter_DW01_add_2)                    0.00       0.65 r
  add_114/U2/Y (CLKXOR2X2M)                               0.58       1.23 f
  add_114/SUM[0] (FIR_Fliter_DW01_add_2)                  0.00       1.23 f
  sum_1_reg[1][0]/D (DFFQX2M)                             0.00       1.23 f
  data arrival time                                                  1.23

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[1][0]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.24      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                       98.33


  Startpoint: sum_0_reg[0][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][0]/Q (DFFQX2M)                             0.65       0.65 r
  add_113/A[0] (FIR_Fliter_DW01_add_3)                    0.00       0.65 r
  add_113/U2/Y (CLKXOR2X2M)                               0.58       1.23 f
  add_113/SUM[0] (FIR_Fliter_DW01_add_3)                  0.00       1.23 f
  sum_1_reg[0][0]/D (DFFQX2M)                             0.00       1.23 f
  data arrival time                                                  1.23

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00      99.80 r
  library setup time                                     -0.24      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                       98.33


  Startpoint: sum_2_reg[0][29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][29]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][29]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[29]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[29]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][28]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][28]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[28]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[28]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][27]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][27]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[27]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[27]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][26]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][26]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[26]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[26]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][25]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][25]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[25]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[25]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][24]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][24]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[24]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[24]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][23]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][23]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[23]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[23]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][22]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][22]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[22]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[22]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][21]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][21]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[21]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[21]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][20]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][20]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[20]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[20]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][19]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][19]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[19]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[19]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][18]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][18]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[18]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[18]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][17]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][17]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[17]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[17]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][16]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][16]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[16]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[16]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][15]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][15]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[15]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[15]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_2_reg[0][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][14]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][14]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[14]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  sum_3_reg[14]/CK (DFFQX2M)               0.00      99.80 r
  library setup time                      -0.21      99.59
  data required time                                 99.59
  -----------------------------------------------------------
  data required time                                 99.59
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                        99.14


  Startpoint: sum_3_reg[29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[15]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[29]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[29]/Q (DFFQX2M)                0.48       0.48 r
  U200/Y (INVXLM)                          0.47       0.95 f
  U201/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[15] (out)                  0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[14]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[28]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[28]/Q (DFFQX2M)                0.48       0.48 r
  U198/Y (INVXLM)                          0.47       0.95 f
  U199/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[14] (out)                  0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[13]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[27]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[27]/Q (DFFQX2M)                0.48       0.48 r
  U196/Y (INVXLM)                          0.47       0.95 f
  U197/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[13] (out)                  0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[12]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[26]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[26]/Q (DFFQX2M)                0.48       0.48 r
  U194/Y (INVXLM)                          0.47       0.95 f
  U195/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[12] (out)                  0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[11]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[25]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[25]/Q (DFFQX2M)                0.48       0.48 r
  U192/Y (INVXLM)                          0.47       0.95 f
  U193/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[11] (out)                  0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[10]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[24]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[24]/Q (DFFQX2M)                0.48       0.48 r
  U190/Y (INVXLM)                          0.47       0.95 f
  U191/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[10] (out)                  0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[9]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[23]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[23]/Q (DFFQX2M)                0.48       0.48 r
  U188/Y (INVXLM)                          0.47       0.95 f
  U189/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[9] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[8]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[22]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[22]/Q (DFFQX2M)                0.48       0.48 r
  U186/Y (INVXLM)                          0.47       0.95 f
  U187/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[8] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[7]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[21]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[21]/Q (DFFQX2M)                0.48       0.48 r
  U184/Y (INVXLM)                          0.47       0.95 f
  U185/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[7] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[6]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[20]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[20]/Q (DFFQX2M)                0.48       0.48 r
  U182/Y (INVXLM)                          0.47       0.95 f
  U183/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[6] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[5]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[19]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[19]/Q (DFFQX2M)                0.48       0.48 r
  U180/Y (INVXLM)                          0.47       0.95 f
  U181/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[5] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[4]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[18]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[18]/Q (DFFQX2M)                0.48       0.48 r
  U178/Y (INVXLM)                          0.47       0.95 f
  U179/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[4] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[3]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[17]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[17]/Q (DFFQX2M)                0.48       0.48 r
  U176/Y (INVXLM)                          0.47       0.95 f
  U177/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[3] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[2]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[16]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[16]/Q (DFFQX2M)                0.48       0.48 r
  U174/Y (INVXLM)                          0.47       0.95 f
  U175/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[2] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[1]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[15]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[15]/Q (DFFQX2M)                0.48       0.48 r
  U172/Y (INVXLM)                          0.47       0.95 f
  U173/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[1] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


  Startpoint: sum_3_reg[14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[0]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[14]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[14]/Q (DFFQX2M)                0.48       0.48 r
  U170/Y (INVXLM)                          0.47       0.95 f
  U171/Y (INVX8M)                          0.93       1.87 r
  Fliter_Signal[0] (out)                   0.00       1.87 r
  data arrival time                                   1.87

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  output external delay                  -20.00      79.80
  data required time                                 79.80
  -----------------------------------------------------------
  data required time                                 79.80
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                        77.93


1
