<html><body><samp><pre>
<!@TC:1698173954>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Tue Oct 24 19:59:14 2023

#Implementation: processorCore


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1698173960> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1698173960> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v":"C:/Users/Duncan/git/ForthCPU\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInstructionTests.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInstructionTests.v":"C:/Users/Duncan/git/ForthCPU\instructionTestSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module processorCoreInterruptTests
<font color=#A52A2A>@W:<a href="@W:CG730:@XP_HELP">CG730</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:5:7:5:34:@W:CG730:@XP_MSG">processorCoreInterruptTests.v(5)</a><!@TM:1698173960> | Top-level module processorCoreInterruptTests has no ports</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1032:7:1032:10:@N:CG364:@XP_MSG">machxo3l.v(1032)</a><!@TM:1698173960> | Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:494:7:494:10:@N:CG364:@XP_MSG">machxo3l.v(494)</a><!@TM:1698173960> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:3:7:3:30:@N:CG364:@XP_MSG">instructionPhaseDecoder.v(3)</a><!@TM:1698173960> | Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1698173960> | Feedback mux created for signal FETCH. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1698173960> | Feedback mux created for signal EXECUTE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1698173960> | Feedback mux created for signal DECODE. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@A:CL282:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1698173960> | Feedback mux created for signal COMMIT. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v:3:7:3:10:@N:CG364:@XP_MSG">alu.v(3)</a><!@TM:1698173960> | Synthesizing module alu in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v:24:12:24:20:@W:CG360:@XP_MSG">alu.v(24)</a><!@TM:1698173960> | Removing wire w_result, as there is no assignment to it.</font>
Running optimization stage 1 on alu .......
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v:34:3:34:7:@W:CL118:@XP_MSG">alu.v(34)</a><!@TM:1698173960> | Latch generated from always block for signal CARRY; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v:34:3:34:7:@W:CL118:@XP_MSG">alu.v(34)</a><!@TM:1698173960> | Latch generated from always block for signal tmp[15:0]; possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v:6:7:6:14:@N:CG364:@XP_MSG">aluAMux.v(6)</a><!@TM:1698173960> | Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v:6:7:6:14:@N:CG364:@XP_MSG">aluBMux.v(6)</a><!@TM:1698173960> | Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v:9:7:9:14:@N:CG364:@XP_MSG">fullALU.v(9)</a><!@TM:1698173960> | Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1120:7:1120:10:@N:CG364:@XP_MSG">machxo3l.v(1120)</a><!@TM:1698173960> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1291:7:1291:12:@N:CG364:@XP_MSG">machxo3l.v(1291)</a><!@TM:1698173960> | Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1124:7:1124:10:@N:CG364:@XP_MSG">machxo3l.v(1124)</a><!@TM:1698173960> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v:8:7:8:16:@N:CG364:@XP_MSG">registers.v(8)</a><!@TM:1698173960> | Synthesizing module registers in library work.
Running optimization stage 1 on registers .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v:30:8:30:22:@W:CL168:@XP_MSG">registers.v(30)</a><!@TM:1698173960> | Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v:3:7:3:19:@N:CG364:@XP_MSG">registerFile.v(3)</a><!@TM:1698173960> | Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\busController\source\busController.v:9:7:9:20:@N:CG364:@XP_MSG">busController.v(9)</a><!@TM:1698173960> | Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v:16:7:16:21:@N:CG364:@XP_MSG">programCounter.v(16)</a><!@TM:1698173960> | Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v:6:7:6:18:@N:CG364:@XP_MSG">branchLogic.v(6)</a><!@TM:1698173960> | Synthesizing module branchLogic in library work.
Running optimization stage 1 on branchLogic .......
Finished optimization stage 1 on branchLogic (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v:3:7:3:28:@N:CG364:@XP_MSG">interruptStateMachine.v(3)</a><!@TM:1698173960> | Synthesizing module interruptStateMachine in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v:21:4:21:11:@W:CG133:@XP_MSG">interruptStateMachine.v(21)</a><!@TM:1698173960> | Object EI_NEXT is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:34:7:34:22:@N:CG364:@XP_MSG">aluGroupDecoder.v(34)</a><!@TM:1698173960> | Synthesizing module aluGroupDecoder in library work.
Running optimization stage 1 on aluGroupDecoder .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:134:0:134:6:@N:CL189:@XP_MSG">aluGroupDecoder.v(134)</a><!@TM:1698173960> | Register bit REGB_WEN is always 0.
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:59:7:59:28:@N:CG364:@XP_MSG">loadStoreGroupDecoder.v(59)</a><!@TM:1698173960> | Synthesizing module loadStoreGroupDecoder in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:114:11:114:15:@W:CG360:@XP_MSG">loadStoreGroupDecoder.v(114)</a><!@TM:1698173960> | Removing wire ARGA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:115:11:115:15:@W:CG360:@XP_MSG">loadStoreGroupDecoder.v(115)</a><!@TM:1698173960> | Removing wire ARGB, as there is no assignment to it.</font>
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:37:7:37:23:@N:CG364:@XP_MSG">jumpGroupDecoder.v(37)</a><!@TM:1698173960> | Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:12:7:12:26:@N:CG364:@XP_MSG">generalGroupDecoder.v(12)</a><!@TM:1698173960> | Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:33:0:33:6:@W:CL169:@XP_MSG">generalGroupDecoder.v(33)</a><!@TM:1698173960> | Pruning unused register EI. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:33:0:33:6:@W:CL169:@XP_MSG">generalGroupDecoder.v(33)</a><!@TM:1698173960> | Pruning unused register DI. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:33:0:33:6:@W:CL169:@XP_MSG">generalGroupDecoder.v(33)</a><!@TM:1698173960> | Pruning unused register RETI. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:33:0:33:6:@W:CL169:@XP_MSG">generalGroupDecoder.v(33)</a><!@TM:1698173960> | Pruning unused register HALT. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v:7:7:7:21:@N:CG364:@XP_MSG">opxMultiplexer.v(7)</a><!@TM:1698173960> | Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:6:7:6:11:@N:CG364:@XP_MSG">core.v(6)</a><!@TM:1698173960> | Synthesizing module core in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:34:12:34:20:@W:CG360:@XP_MSG">core.v(34)</a><!@TM:1698173960> | Removing wire ALUA_DIN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:37:12:37:20:@W:CG360:@XP_MSG">core.v(37)</a><!@TM:1698173960> | Removing wire ALUB_DIN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:59:12:59:16:@W:CG360:@XP_MSG">core.v(59)</a><!@TM:1698173960> | Removing wire PC_D, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:60:13:60:23:@W:CG360:@XP_MSG">core.v(60)</a><!@TM:1698173960> | Removing wire PC_LD_INT0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:61:13:61:23:@W:CG360:@XP_MSG">core.v(61)</a><!@TM:1698173960> | Removing wire PC_LD_INT1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:85:12:85:25:@W:CG360:@XP_MSG">core.v(85)</a><!@TM:1698173960> | Removing wire ALU_DATA_BUSX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:87:12:87:25:@W:CG360:@XP_MSG">core.v(87)</a><!@TM:1698173960> | Removing wire ALU_REGA_DINX, as there is no assignment to it.</font>
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:5:7:5:34:@N:CG364:@XP_MSG">processorCoreInterruptTests.v(5)</a><!@TM:1698173960> | Synthesizing module processorCoreInterruptTests in library work.
<font color=#A52A2A>@W:<a href="@W:CG294:@XP_HELP">CG294</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:60:0:60:6:@W:CG294:@XP_MSG">processorCoreInterruptTests.v(60)</a><!@TM:1698173960> | always block should contain at least one event control</font>
<font color=#A52A2A>@W:<a href="@W:CG294:@XP_HELP">CG294</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:65:0:65:6:@W:CG294:@XP_MSG">processorCoreInterruptTests.v(65)</a><!@TM:1698173960> | always block should contain at least one event control</font>
<font color=#A52A2A>@W:<a href="@W:CG294:@XP_HELP">CG294</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:70:0:70:6:@W:CG294:@XP_MSG">processorCoreInterruptTests.v(70)</a><!@TM:1698173960> | always block should contain at least one event control</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:76:0:76:7:@W:CG532:@XP_MSG">processorCoreInterruptTests.v(76)</a><!@TM:1698173960> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG204:@XP_HELP">CG204</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:76:0:76:7:@W:CG204:@XP_MSG">processorCoreInterruptTests.v(76)</a><!@TM:1698173960> | Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:51:10:51:12:@W:CG133:@XP_MSG">processorCoreInterruptTests.v(51)</a><!@TM:1698173960> | Object U6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:52:10:52:12:@W:CG133:@XP_MSG">processorCoreInterruptTests.v(52)</a><!@TM:1698173960> | Object U2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:53:10:53:12:@W:CG133:@XP_MSG">processorCoreInterruptTests.v(53)</a><!@TM:1698173960> | Object U4 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on processorCoreInterruptTests .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreInterruptTests.v:25:5:25:17:@W:CL168:@XP_MSG">processorCoreInterruptTests.v(25)</a><!@TM:1698173960> | Removing instance testInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on processorCoreInterruptTests (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on processorCoreInterruptTests .......
Finished optimization stage 2 on processorCoreInterruptTests (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on core .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:85:12:85:25:@W:CL156:@XP_MSG">core.v(85)</a><!@TM:1698173960> | *Input ALU_DATA_BUSX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:87:12:87:25:@W:CL156:@XP_MSG">core.v(87)</a><!@TM:1698173960> | *Input ALU_REGA_DINX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 107MB)
Running optimization stage 2 on opxMultiplexer .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v:11:14:11:25:@W:CL246:@XP_MSG">opxMultiplexer.v(11)</a><!@TM:1698173960> | Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v:10:7:10:12:@N:CL159:@XP_MSG">opxMultiplexer.v(10)</a><!@TM:1698173960> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v:14:7:14:13:@N:CL159:@XP_MSG">opxMultiplexer.v(14)</a><!@TM:1698173960> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v:16:7:16:13:@N:CL159:@XP_MSG">opxMultiplexer.v(16)</a><!@TM:1698173960> | Input COMMIT is unused.
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
Running optimization stage 2 on generalGroupDecoder .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:17:14:17:25:@W:CL246:@XP_MSG">generalGroupDecoder.v(17)</a><!@TM:1698173960> | Input port bits 13 to 11 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:17:14:17:25:@W:CL246:@XP_MSG">generalGroupDecoder.v(17)</a><!@TM:1698173960> | Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:16:7:16:12:@N:CL159:@XP_MSG">generalGroupDecoder.v(16)</a><!@TM:1698173960> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:16:14:16:20:@N:CL159:@XP_MSG">generalGroupDecoder.v(16)</a><!@TM:1698173960> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:16:22:16:29:@N:CL159:@XP_MSG">generalGroupDecoder.v(16)</a><!@TM:1698173960> | Input EXECUTE is unused.
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
Running optimization stage 2 on jumpGroupDecoder .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:41:14:41:25:@W:CL246:@XP_MSG">jumpGroupDecoder.v(41)</a><!@TM:1698173960> | Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:39:7:39:10:@N:CL159:@XP_MSG">jumpGroupDecoder.v(39)</a><!@TM:1698173960> | Input CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:40:7:40:12:@N:CL159:@XP_MSG">jumpGroupDecoder.v(40)</a><!@TM:1698173960> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:43:7:43:12:@N:CL159:@XP_MSG">jumpGroupDecoder.v(43)</a><!@TM:1698173960> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:44:7:44:13:@N:CL159:@XP_MSG">jumpGroupDecoder.v(44)</a><!@TM:1698173960> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:45:7:45:14:@N:CL159:@XP_MSG">jumpGroupDecoder.v(45)</a><!@TM:1698173960> | Input EXECUTE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:46:7:46:13:@N:CL159:@XP_MSG">jumpGroupDecoder.v(46)</a><!@TM:1698173960> | Input COMMIT is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:263:0:263:6:@W:CL177:@XP_MSG">loadStoreGroupDecoder.v(263)</a><!@TM:1698173960> | Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:65:7:65:12:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(65)</a><!@TM:1698173960> | Input FETCH is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
Running optimization stage 2 on aluGroupDecoder .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:37:7:37:12:@N:CL159:@XP_MSG">aluGroupDecoder.v(37)</a><!@TM:1698173960> | Input RESET is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
Running optimization stage 2 on interruptStateMachine .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v:175:0:175:6:@N:CL201:@XP_MSG">interruptStateMachine.v(175)</a><!@TM:1698173960> | Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
Running optimization stage 2 on branchLogic .......
Finished optimization stage 2 on branchLogic (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
Running optimization stage 2 on programCounter .......
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on busController .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\busController\source\busController.v:12:7:12:12:@N:CL159:@XP_MSG">busController.v(12)</a><!@TM:1698173960> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\busController\source\busController.v:13:7:13:12:@N:CL159:@XP_MSG">busController.v(13)</a><!@TM:1698173960> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\busController\source\busController.v:15:7:15:14:@N:CL159:@XP_MSG">busController.v(15)</a><!@TM:1698173960> | Input EXECUTE is unused.
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on aluBMux .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v:13:13:13:20:@N:CL159:@XP_MSG">aluBMux.v(13)</a><!@TM:1698173960> | Input LDSINCF is unused.
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:18:0:18:6:@N:CL201:@XP_MSG">instructionPhaseDecoder.v(18)</a><!@TM:1698173960> | Trying to extract state machine for register PHASE.
Extracted state machine for register PHASE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\processorCore\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 112MB peak: 112MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime

Process completed successfully.
# Tue Oct 24 19:59:20 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1698173960> | Running in 64-bit mode 
File C:\Users\Duncan\git\ForthCPU\processorCore\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 24 19:59:20 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\processorCore\synwork\ForthCPU_processorCore_comp.rt.csv:@XP_FILE">ForthCPU_processorCore_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 29MB peak: 29MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime

Process completed successfully.
# Tue Oct 24 19:59:20 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1698173954>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1698173962> | Running in 64-bit mode 
File C:\Users\Duncan\git\ForthCPU\processorCore\synwork\ForthCPU_processorCore_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 24 19:59:22 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1698173954>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1698173954>
# Tue Oct 24 19:59:22 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1698173964> | No constraint file specified. 
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\processorCore\ForthCPU_processorCore_scck.rpt:@XP_FILE">ForthCPU_processorCore_scck.rpt</a>
See clock summary report "C:\Users\Duncan\git\ForthCPU\processorCore\ForthCPU_processorCore_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1698173964> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1698173964> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1698173964> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1698173964> | Applying syn_allowed_resources blockrams=240 on top level netlist processorCoreInterruptTests  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start     Requested     Requested     Clock     Clock     Clock
Level     Clock     Frequency     Period        Type      Group     Load 
-------------------------------------------------------------------------
=========================================================================



Clock Load Summary
***********************

          Clock     Source     Clock Pin       Non-clock Pin     Non-clock Pin
Clock     Load      Pin        Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------
==============================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1698173964> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 90MB peak: 172MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 24 19:59:24 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1698173954>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1698173954>
# Tue Oct 24 19:59:24 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : processorCore
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1698173967> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1698173967> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1698173967> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 171MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		100000.00ns		   0 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 172MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1698173967> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 172MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\processorCore\synwork\ForthCPU_processorCore_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1698173967> | Writing EDF file: C:\Users\Duncan\git\ForthCPU\processorCore\ForthCPU_processorCore.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1698173967> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 178MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 178MB)



<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Oct 24 19:59:27 2023
#


Top view:               processorCoreInterruptTests
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1698173967> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1698173967> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: NA






<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 178MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 178MB)

---------------------------------------
<a name=resourceUsage13></a>Resource Usage Report</a>
Part: lcmxo3l_6900c-5

Register bits: 0 of 54912 (0%)
PIC Latch:       0
I/O cells:       0


Details:
GSR:            1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 61MB peak: 178MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Oct 24 19:59:27 2023

###########################################################]

</pre></samp></body></html>
