{"vcs1":{"timestamp_begin":1747222168.758603258, "rt":8.03, "ut":8.15, "st":0.58}}
{"vcselab":{"timestamp_begin":1747222176.867595854, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747222177.310088893, "rt":0.43, "ut":0.16, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747222168.116954969}
{"VCS_COMP_START_TIME": 1747222168.116954969}
{"VCS_COMP_END_TIME": 1747222177.887975437}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483052}}
{"vcselab": {"peak_mem": 183888}}
