FIFO Verification using SystemVerilog â€“ Testbench Project

This project implements a class-based SystemVerilog testbench for verifying a parameterized FIFO (First-In First-Out) design. The environment includes clock/reset generation, functional condition testing, and waveform analysis suitable for EDA Playground, Icarus Verilog, or any simulator supporting SystemVerilog.

ğŸ“ Project Structure
fifo_verification/
 â”œâ”€â”€ src/                     # RTL FIFO source files
 â”œâ”€â”€ tb/                      # Testbench classes & modules
 â”‚    â”œâ”€â”€ fifo_tb.sv
 â”‚    â”œâ”€â”€ signals.sv
 â”‚    â”œâ”€â”€ clk_gen.sv
 â”‚    â”œâ”€â”€ reset_gen.sv
 â”‚    â”œâ”€â”€ condition_test.sv
 â”‚    â””â”€â”€ run.sv
 â”œâ”€â”€ waves/                   # Dumped VCD files (optional)
 â”œâ”€â”€ README.md
 â””â”€â”€ eda_playground_link.txt  # Direct link to simulation (optional)

ğŸš€ Features

Parameterized FIFO Verification
Configurable DATA_WIDTH, DEPTH, and ADDR_WIDTH.

Class-Based SystemVerilog Environment
Includes separate classes for:

Clock generation

Reset generation

Condition-based test execution

Simulation controller

Error Detection & Reporting
Detects invalid writes, reads, underflow, overflow, and flag mismatches.

Waveform Dump Support
Generates dump.vcd for waveform viewing in GTKWave.

Clear Console Output
Structured $display messages to trace simulation flow.

ğŸ› ï¸ How to Run
Option 1: Run in EDA Playground

Open the provided link (optional)

Select SystemVerilog / Icarus

Enable VCD Dump (GTKWave)

Click Run

Option 2: Run Locally (Icarus Verilog)
iverilog -g2012 -o fifo_tb tb/*.sv src/*.sv
vvp fifo_tb
gtkwave dump.vcd

ğŸ§ª Verification Scenarios Covered

âœ” FIFO write test
âœ” FIFO read test
âœ” Full flag behavior
âœ” Empty flag behavior
âœ” Almost full / almost empty
âœ” Underflow
âœ” Overflow
âœ” Simultaneous read/write
âœ” Data integrity checks

ğŸ“˜ Testbench Flow

Initialize FIFO signals

Generate clock

Apply reset

Run each verification scenario

Display pass/fail status

Dump waveform

End simulation

ğŸ“¸ Waveform (Optional Screenshot)

You may add a screenshot of your GTKWave output here.

ğŸ“„ Future Enhancements

Add SystemVerilog Assertions (SVA)

Add random stimulus

Add coverage (functional & code)

Add scoreboard/monitor (towards UVM structure)

Convert to full UVM testbench

ğŸ‘©â€ğŸ’» Author

Priyanka S
Chennai Institute of Technology
Electronics and Communication Engineering