Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: dc_fifo_0: "Transforming system: dc_fifo_0"
Info: dc_fifo_0: Running transform generation_view_transform
Info: dc_fifo_0: Running transform generation_view_transform took 0.001s
Info: dc_fifo_0: Running transform generation_view_transform
Info: dc_fifo_0: Running transform generation_view_transform took 0.000s
Info: dc_fifo_0: Running transform interconnect_transform_chooser
Info: dc_fifo_0: Running transform interconnect_transform_chooser took 0.081s
Info: dc_fifo_0: "Naming system components in system: dc_fifo_0"
Info: dc_fifo_0: "Processing generation queue"
Info: dc_fifo_0: "Generating: dc_fifo_0"
Info: dc_fifo_0: "Generating: altera_avalon_dc_fifo"
Info: dc_fifo_0: Done "dc_fifo_0" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0.ip --synthesis=VERILOG --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: dc_fifo_0: "Transforming system: dc_fifo_0"
Info: dc_fifo_0: Running transform generation_view_transform
Info: dc_fifo_0: Running transform generation_view_transform took 0.000s
Info: dc_fifo_0: Running transform generation_view_transform
Info: dc_fifo_0: Running transform generation_view_transform took 0.000s
Info: dc_fifo_0: Running transform interconnect_transform_chooser
Info: dc_fifo_0: Running transform interconnect_transform_chooser took 0.008s
Info: dc_fifo_0: "Naming system components in system: dc_fifo_0"
Info: dc_fifo_0: "Processing generation queue"
Info: dc_fifo_0: "Generating: dc_fifo_0"
Info: dc_fifo_0: "Generating: altera_avalon_dc_fifo"
Info: dc_fifo_0: Done "dc_fifo_0" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/fifo_dcfifo/ip/dc_fifo/dc_fifo_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: Finished: IP-XACT
