(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.3 SW Build 2405991 on Thu Dec  6 23:39:10 MST 2018
# Start time    : Sun Feb 10 17:14:57 -0600 2019
# Command line  : sds++ -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/fir.o -MMD -MP -MFsrc/fir.d -MTsrc/fir.o -o src/fir.o ../src/fir.cpp -sds-hw fir fir.cpp -clkid 2 -sds-end -perf-root main -perf-est swdata.xml -perf-funcs fir -sds-sys-config linux -sds-proc linux -sds-pf zed
# Log file      : C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/reports/sds_fir.log
# Journal file  : C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/reports/sds_fir.jou
# Report file   : C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/reports/sds_fir.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : C:/Users/DustinZhou/Documents/Xilinx/eFIR/Debug/_sds/vhls/fir/solution/syn/report/fir_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.923|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   39|   37|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   17|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    597|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     39|    2145|    650|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    281|
|Register         |        -|      -|    1041|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     39|    3186|   1528|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     17|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |fir_mul_32s_32s_3bkb_U1   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U2   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U3   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U4   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U5   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U6   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U7   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U8   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U9   |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U10  |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U11  |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U12  |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    |fir_mul_32s_32s_3bkb_U13  |fir_mul_32s_32s_3bkb  |        0|      3|  165|  50|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|     39| 2145| 650|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |delay_line_U  |fir_delay_line  |        2|  0|   0|    16|   32|     1|          512|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |        2|  0|   0|    16|   32|     1|          512|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |output_r                       |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_389_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp11_fu_393_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp12_fu_419_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp13_fu_411_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_415_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp1_fu_434_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_341_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_332_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_336_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp5_fu_383_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_374_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_379_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp8_fu_429_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_425_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp_1_1_fu_294_p2              |     +    |      0|  0|  15|           5|           3|
    |tmp_1_fu_256_p2                |     +    |      0|  0|  15|           5|           2|
    |tmp_2_1_fu_305_p2              |     +    |      0|  0|  15|           5|           4|
    |tmp_2_fu_267_p2                |     +    |      0|  0|  15|           5|           3|
    |ap_block_state3                |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_288_p2                |   icmp   |      0|  0|   9|           4|           1|
    |icmp_fu_250_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |ap_predicate_op56_read_state3  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 597|         510|         496|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  121|         26|    1|         26|
    |delay_line_address0  |   56|         13|    4|         52|
    |delay_line_address1  |   56|         13|    4|         52|
    |delay_line_d0        |   21|          4|   32|        128|
    |i_reg_172            |    9|          2|    5|         10|
    |reg_205              |    9|          2|   32|         64|
    |taps_blk_n           |    9|          2|    1|          2|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  281|         62|   79|        334|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  25|   0|   25|          0|
    |delay_line_addr_2_reg_465  |   4|   0|    4|          0|
    |delay_line_addr_3_reg_475  |   4|   0|    4|          0|
    |delay_line_addr_reg_459    |   4|   0|    4|          0|
    |delay_line_load_7_reg_521  |  32|   0|   32|          0|
    |delay_line_load_8_reg_526  |  32|   0|   32|          0|
    |i_cast_reg_450             |  32|   0|   32|          0|
    |i_reg_172                  |   5|   0|    5|          0|
    |icmp1_reg_471              |   1|   0|    1|          0|
    |icmp_reg_455               |   1|   0|    1|          0|
    |reg_184                    |  32|   0|   32|          0|
    |reg_188                    |  32|   0|   32|          0|
    |reg_192                    |  32|   0|   32|          0|
    |reg_197                    |  32|   0|   32|          0|
    |reg_201                    |  32|   0|   32|          0|
    |reg_205                    |  32|   0|   32|          0|
    |reg_228                    |  32|   0|   32|          0|
    |reg_232                    |  32|   0|   32|          0|
    |taps_read_3_reg_491        |  32|   0|   32|          0|
    |taps_read_4_reg_496        |  32|   0|   32|          0|
    |tmp10_reg_561              |  32|   0|   32|          0|
    |tmp11_reg_566              |  32|   0|   32|          0|
    |tmp12_reg_591              |  32|   0|   32|          0|
    |tmp2_reg_516               |  32|   0|   32|          0|
    |tmp5_reg_546               |  32|   0|   32|          0|
    |tmp8_reg_596               |  32|   0|   32|          0|
    |tmp_2_1_reg_481            |   5|   0|    5|          0|
    |tmp_3_11_reg_571           |  32|   0|   32|          0|
    |tmp_3_12_reg_576           |  32|   0|   32|          0|
    |tmp_3_13_reg_581           |  32|   0|   32|          0|
    |tmp_3_14_reg_586           |  32|   0|   32|          0|
    |tmp_3_1_reg_506            |  32|   0|   32|          0|
    |tmp_3_3_reg_511            |  32|   0|   32|          0|
    |tmp_3_4_reg_531            |  32|   0|   32|          0|
    |tmp_3_6_reg_536            |  32|   0|   32|          0|
    |tmp_3_7_reg_541            |  32|   0|   32|          0|
    |tmp_3_8_reg_551            |  32|   0|   32|          0|
    |tmp_3_9_reg_556            |  32|   0|   32|          0|
    |tmp_3_reg_501              |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1041|   0| 1041|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|taps_dout        |  in |   32|   ap_fifo  |     taps     |    pointer   |
|taps_empty_n     |  in |    1|   ap_fifo  |     taps     |    pointer   |
|taps_read        | out |    1|   ap_fifo  |     taps     |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

