
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 431.113 ; gain = 161.598
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/utils_1/imports/synth_1/top_module.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11396
INFO: [Synth 8-11241] undeclared symbol 'CLK_ADC', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:128]
INFO: [Synth 8-11241] undeclared symbol 'adc_data', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:132]
INFO: [Synth 8-11241] undeclared symbol 'adc_dout1', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:133]
INFO: [Synth 8-11241] undeclared symbol 'adc_din1', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:134]
INFO: [Synth 8-11241] undeclared symbol 'adc_clk1', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:135]
INFO: [Synth 8-11241] undeclared symbol 'adc_csn1', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:136]
INFO: [Synth 8-11241] undeclared symbol 'adc_dout2', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:146]
INFO: [Synth 8-11241] undeclared symbol 'adc_din2', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:147]
INFO: [Synth 8-11241] undeclared symbol 'adc_clk2', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:148]
INFO: [Synth 8-11241] undeclared symbol 'adc_csn2', assumed default net type 'wire' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:149]
CRITICAL WARNING: [Synth 8-9339] data object 'rstn' is already declared [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:167]
INFO: [Synth 8-6826] previous declaration of 'rstn' is from here [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:46]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'rstn' is ignored [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:167]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1259.148 ; gain = 410.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'magnet_sensor' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_manager' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/i2c_manager.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/i2c_manager.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/i2c_manager.v:144]
INFO: [Synth 8-6155] done synthesizing module 'i2c_manager' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/i2c_manager.v:1]
INFO: [Synth 8-6155] done synthesizing module 'magnet_sensor' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/clock_div.v:1]
	Parameter FREQ_INPUT bound to: 12000000 - type: integer 
	Parameter FREQ_OUTPUT bound to: 9600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_div__parameterized0' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/clock_div.v:1]
	Parameter FREQ_INPUT bound to: 12000000 - type: integer 
	Parameter FREQ_OUTPUT bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_div__parameterized0' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_div__parameterized1' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/clock_div.v:1]
	Parameter FREQ_INPUT bound to: 500 - type: integer 
	Parameter FREQ_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_div__parameterized1' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.runs/synth_1/.Xil/Vivado-3312-LAPTOP-S0NU6TDL/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.runs/synth_1/.Xil/Vivado-3312-LAPTOP-S0NU6TDL/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'reset_in' of module 'xadc_wiz_0' is unconnected for instance 'ADC1' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:77]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'ADC1' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:77]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'ADC1' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:77]
WARNING: [Synth 8-7023] instance 'ADC1' of module 'xadc_wiz_0' has 19 connections declared, but only 16 given [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:77]
INFO: [Synth 8-6157] synthesizing module 'drv_mcp3202' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202.v:97]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202.v:125]
INFO: [Synth 8-6155] done synthesizing module 'drv_mcp3202' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202.v:40]
WARNING: [Synth 8-689] width (1) of port connection 'data' does not match port width (12) of module 'drv_mcp3202' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:132]
INFO: [Synth 8-6157] synthesizing module 'drv_mcp3202_2' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202_2.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202_2.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202_2.v:81]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202_2.v:109]
INFO: [Synth 8-6155] done synthesizing module 'drv_mcp3202_2' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/drv_mcp3202_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/uart_tx.v:72]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:23]
WARNING: [Synth 8-7137] Register saved_addr_reg in module i2c_manager has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/i2c_manager.v:72]
WARNING: [Synth 8-7137] Register saved_data_reg in module i2c_manager has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/i2c_manager.v:73]
WARNING: [Synth 8-7137] Register enable_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:13]
WARNING: [Synth 8-7137] Register bool_init_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:13]
WARNING: [Synth 8-7137] Register reg_in_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:13]
WARNING: [Synth 8-7137] Register data_in_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:13]
WARNING: [Synth 8-7137] Register rw_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:13]
WARNING: [Synth 8-7137] Register DXR_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:107]
WARNING: [Synth 8-7137] Register DZR_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:109]
WARNING: [Synth 8-7137] Register DYR_reg in module magnet_sensor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/Magnet_Sensor.v:111]
WARNING: [Synth 8-7137] Register cnter_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/uart_tx.v:79]
WARNING: [Synth 8-6014] Unused sequential element out_counter_reg was removed.  [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:197]
WARNING: [Synth 8-3848] Net adc_data1 in module/entity top_module does not have driver. [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:108]
WARNING: [Synth 8-3848] Net CLK_ADC in module/entity top_module does not have driver. [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:128]
WARNING: [Synth 8-3848] Net adc_ready2 in module/entity top_module does not have driver. [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:105]
WARNING: [Synth 8-3848] Net adc_dout2 in module/entity top_module does not have driver. [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:146]
WARNING: [Synth 8-3848] Net adc_ready1 in module/entity top_module does not have driver. [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:104]
WARNING: [Synth 8-3848] Net adc_dout1 in module/entity top_module does not have driver. [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/top_module.v:133]
WARNING: [Synth 8-7129] Port mode[3] in module drv_mcp3202_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode[2] in module drv_mcp3202_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port pio20 in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1354.922 ; gain = 506.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1354.922 ; gain = 506.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1354.922 ; gain = 506.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1354.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'ADC1'
Finished Parsing XDC File [c:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'ADC1'
Parsing XDC File [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/constrs_1/new/seedGen.xdc]
Finished Parsing XDC File [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/constrs_1/new/seedGen.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/constrs_1/new/seedGen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ADC1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_manager'
INFO: [Synth 8-802] inferred FSM for state register 'state_num_reg' in module 'magnet_sensor'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_statu_reg' in module 'drv_mcp3202'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_statu_reg' in module 'drv_mcp3202_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      01000000000 |                             0000
                   START |                      00100000000 |                             0001
                 ADDRESS |                      00001000000 |                             0010
                READ_ACK |                      00000000001 |                             0011
               READ_DATA |                      00000000010 |                             0110
               WRITE_ACK |                      10000000000 |                             0101
               WRITE_REG |                      00000000100 |                             1001
           READ_ACK_INIT |                      00010000000 |                             1010
              WRITE_DATA |                      00000001000 |                             0100
               READ_ACK2 |                      00000100000 |                             0111
                    STOP |                      00000010000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                              000 |                              001
               STATE_CRA |                              001 |                              010
               STATE_CRB |                              010 |                              011
              STATE_IDLE |                              011 |                              000
      STATE_SINGLE_QUERY |                              100 |                              100
         STATE_WAIT_DRDY |                              101 |                              101
         STATE_READ_DATA |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_num_reg' using encoding 'sequential' in module 'magnet_sensor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                               00
                FSM_WRIT |                               01 |                               10
                FSM_READ |                               10 |                               11
                FSM_STOP |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_statu_reg' using encoding 'sequential' in module 'drv_mcp3202'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                               00
                FSM_WRIT |                               01 |                               10
                FSM_READ |                               10 |                               11
                FSM_STOP |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_statu_reg' using encoding 'sequential' in module 'drv_mcp3202_2'
WARNING: [Synth 8-327] inferring latch for variable 'byte_cntr_reg' [C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.srcs/sources_1/new/uart_tx.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	               64 Bit    Wide XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input   24 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 4     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 7     
	  11 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	  11 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP combined_data0, operation Mode is: A2*B2.
DSP Report: register adc_data_mode3_reg is absorbed into DSP combined_data0.
DSP Report: register adc_data_mode2_reg is absorbed into DSP combined_data0.
DSP Report: operator combined_data0 is absorbed into DSP combined_data0.
DSP Report: Generating DSP combined_data0, operation Mode is: A2*B2.
DSP Report: register adc_data_mode1_reg is absorbed into DSP combined_data0.
DSP Report: register adc_data_mode0_reg is absorbed into DSP combined_data0.
DSP Report: operator combined_data0 is absorbed into DSP combined_data0.
WARNING: [Synth 8-7129] Port btnL in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port pio20 in module top_module is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (drv_mcp3202_2_u0/FSM_sequential_fsm_statu_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (drv_mcp3202_2_u0/FSM_sequential_fsm_statu_reg[0]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_module  | A2*B2       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_module  | A2*B2       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ADC1 has unconnected pin reset_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     3|
|3     |CARRY4   |     6|
|4     |LUT1     |     2|
|5     |LUT2     |    41|
|6     |LUT3     |    17|
|7     |LUT4     |    17|
|8     |LUT5     |    28|
|9     |LUT6     |    65|
|10    |MUXF7    |     4|
|11    |MUXF8    |     1|
|12    |FDCE     |    75|
|13    |FDPE     |     6|
|14    |FDRE     |    74|
|15    |LD       |     3|
|16    |IBUF     |    10|
|17    |IOBUF    |     1|
|18    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1451.484 ; gain = 506.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.484 ; gain = 603.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 3 instances

Synth Design complete | Checksum: 79f7be74
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 35 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1451.484 ; gain = 984.082
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator.LAPTOP-S0NU6TDL/OneDrive - Singapore University of Technology and Design/10. Term 6/Digital Systems Lab/seedGen/seedGen.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 20:53:36 2024...
