$date
	Tue Oct  9 23:54:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dm_tb $end
$var wire 32 ! ReadData [31:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 32 $ WriteData [31:0] $end
$var reg 1 % clk $end
$var reg 32 & result [31:0] $end
$var reg 1 ' zero $end
$scope module trial $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 32 ( WriteData [31:0] $end
$var wire 1 % clk $end
$var wire 32 ) result [31:0] $end
$var wire 1 ' zero $end
$var reg 32 * ReadData [31:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 +
bx *
b0 )
b0 (
0'
b0 &
0%
b0 $
0#
0"
bx !
$end
#5
1%
#10
0%
1"
b1 &
b1 )
#15
b1 !
b1 *
1%
#20
0%
0"
1#
b10 &
b10 )
#25
1%
#30
0%
1"
b11 &
b11 )
#35
b0 !
b0 *
1%
#40
0%
0"
0#
b1 $
b1 (
b100 &
b100 )
#45
1%
#50
0%
1"
b101 &
b101 )
#55
b101 !
b101 *
1%
#60
0%
0"
1#
b110 &
b110 )
#65
1%
#70
0%
1"
b111 &
b111 )
#75
b1 !
b1 *
1%
#80
0%
#85
1%
#90
0%
#95
1%
#100
0%
