#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28cb540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28cb6d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28bd2d0 .functor NOT 1, L_0x2923c70, C4<0>, C4<0>, C4<0>;
L_0x2923010 .functor XOR 2, L_0x29239f0, L_0x2923a90, C4<00>, C4<00>;
L_0x2923330 .functor XOR 2, L_0x2923010, L_0x2923b30, C4<00>, C4<00>;
v0x291d0f0_0 .net *"_ivl_10", 1 0, L_0x2923b30;  1 drivers
v0x291d1f0_0 .net *"_ivl_12", 1 0, L_0x2923330;  1 drivers
v0x291d2d0_0 .net *"_ivl_2", 1 0, L_0x2923950;  1 drivers
v0x291d390_0 .net *"_ivl_4", 1 0, L_0x29239f0;  1 drivers
v0x291d470_0 .net *"_ivl_6", 1 0, L_0x2923a90;  1 drivers
v0x291d5a0_0 .net *"_ivl_8", 1 0, L_0x2923010;  1 drivers
v0x291d680_0 .net "a", 0 0, v0x2918a80_0;  1 drivers
v0x291d720_0 .net "b", 0 0, v0x2918b20_0;  1 drivers
v0x291d7c0_0 .net "c", 0 0, v0x2918bc0_0;  1 drivers
v0x291d860_0 .var "clk", 0 0;
v0x291d900_0 .net "d", 0 0, v0x2918d00_0;  1 drivers
v0x291d9a0_0 .net "out_pos_dut", 0 0, L_0x29237c0;  1 drivers
v0x291da40_0 .net "out_pos_ref", 0 0, L_0x291ef70;  1 drivers
v0x291dae0_0 .net "out_sop_dut", 0 0, L_0x2921660;  1 drivers
v0x291db80_0 .net "out_sop_ref", 0 0, L_0x28f3230;  1 drivers
v0x291dc20_0 .var/2u "stats1", 223 0;
v0x291dcc0_0 .var/2u "strobe", 0 0;
v0x291dd60_0 .net "tb_match", 0 0, L_0x2923c70;  1 drivers
v0x291de30_0 .net "tb_mismatch", 0 0, L_0x28bd2d0;  1 drivers
v0x291ded0_0 .net "wavedrom_enable", 0 0, v0x2918fd0_0;  1 drivers
v0x291dfa0_0 .net "wavedrom_title", 511 0, v0x2919070_0;  1 drivers
L_0x2923950 .concat [ 1 1 0 0], L_0x291ef70, L_0x28f3230;
L_0x29239f0 .concat [ 1 1 0 0], L_0x291ef70, L_0x28f3230;
L_0x2923a90 .concat [ 1 1 0 0], L_0x29237c0, L_0x2921660;
L_0x2923b30 .concat [ 1 1 0 0], L_0x291ef70, L_0x28f3230;
L_0x2923c70 .cmp/eeq 2, L_0x2923950, L_0x2923330;
S_0x28cb860 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28cb6d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28bd6b0 .functor AND 1, v0x2918bc0_0, v0x2918d00_0, C4<1>, C4<1>;
L_0x28bda90 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x28bde70 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x28be0f0 .functor AND 1, L_0x28bda90, L_0x28bde70, C4<1>, C4<1>;
L_0x28d61e0 .functor AND 1, L_0x28be0f0, v0x2918bc0_0, C4<1>, C4<1>;
L_0x28f3230 .functor OR 1, L_0x28bd6b0, L_0x28d61e0, C4<0>, C4<0>;
L_0x291e3f0 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x291e460 .functor OR 1, L_0x291e3f0, v0x2918d00_0, C4<0>, C4<0>;
L_0x291e570 .functor AND 1, v0x2918bc0_0, L_0x291e460, C4<1>, C4<1>;
L_0x291e630 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x291e700 .functor OR 1, L_0x291e630, v0x2918b20_0, C4<0>, C4<0>;
L_0x291e770 .functor AND 1, L_0x291e570, L_0x291e700, C4<1>, C4<1>;
L_0x291e8f0 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x291e960 .functor OR 1, L_0x291e8f0, v0x2918d00_0, C4<0>, C4<0>;
L_0x291e880 .functor AND 1, v0x2918bc0_0, L_0x291e960, C4<1>, C4<1>;
L_0x291eaf0 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x291ebf0 .functor OR 1, L_0x291eaf0, v0x2918d00_0, C4<0>, C4<0>;
L_0x291ecb0 .functor AND 1, L_0x291e880, L_0x291ebf0, C4<1>, C4<1>;
L_0x291ee60 .functor XNOR 1, L_0x291e770, L_0x291ecb0, C4<0>, C4<0>;
v0x28bcc00_0 .net *"_ivl_0", 0 0, L_0x28bd6b0;  1 drivers
v0x28bd000_0 .net *"_ivl_12", 0 0, L_0x291e3f0;  1 drivers
v0x28bd3e0_0 .net *"_ivl_14", 0 0, L_0x291e460;  1 drivers
v0x28bd7c0_0 .net *"_ivl_16", 0 0, L_0x291e570;  1 drivers
v0x28bdba0_0 .net *"_ivl_18", 0 0, L_0x291e630;  1 drivers
v0x28bdf80_0 .net *"_ivl_2", 0 0, L_0x28bda90;  1 drivers
v0x28be200_0 .net *"_ivl_20", 0 0, L_0x291e700;  1 drivers
v0x2916ff0_0 .net *"_ivl_24", 0 0, L_0x291e8f0;  1 drivers
v0x29170d0_0 .net *"_ivl_26", 0 0, L_0x291e960;  1 drivers
v0x29171b0_0 .net *"_ivl_28", 0 0, L_0x291e880;  1 drivers
v0x2917290_0 .net *"_ivl_30", 0 0, L_0x291eaf0;  1 drivers
v0x2917370_0 .net *"_ivl_32", 0 0, L_0x291ebf0;  1 drivers
v0x2917450_0 .net *"_ivl_36", 0 0, L_0x291ee60;  1 drivers
L_0x7f73a8607018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2917510_0 .net *"_ivl_38", 0 0, L_0x7f73a8607018;  1 drivers
v0x29175f0_0 .net *"_ivl_4", 0 0, L_0x28bde70;  1 drivers
v0x29176d0_0 .net *"_ivl_6", 0 0, L_0x28be0f0;  1 drivers
v0x29177b0_0 .net *"_ivl_8", 0 0, L_0x28d61e0;  1 drivers
v0x2917890_0 .net "a", 0 0, v0x2918a80_0;  alias, 1 drivers
v0x2917950_0 .net "b", 0 0, v0x2918b20_0;  alias, 1 drivers
v0x2917a10_0 .net "c", 0 0, v0x2918bc0_0;  alias, 1 drivers
v0x2917ad0_0 .net "d", 0 0, v0x2918d00_0;  alias, 1 drivers
v0x2917b90_0 .net "out_pos", 0 0, L_0x291ef70;  alias, 1 drivers
v0x2917c50_0 .net "out_sop", 0 0, L_0x28f3230;  alias, 1 drivers
v0x2917d10_0 .net "pos0", 0 0, L_0x291e770;  1 drivers
v0x2917dd0_0 .net "pos1", 0 0, L_0x291ecb0;  1 drivers
L_0x291ef70 .functor MUXZ 1, L_0x7f73a8607018, L_0x291e770, L_0x291ee60, C4<>;
S_0x2917f50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28cb6d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2918a80_0 .var "a", 0 0;
v0x2918b20_0 .var "b", 0 0;
v0x2918bc0_0 .var "c", 0 0;
v0x2918c60_0 .net "clk", 0 0, v0x291d860_0;  1 drivers
v0x2918d00_0 .var "d", 0 0;
v0x2918df0_0 .var/2u "fail", 0 0;
v0x2918e90_0 .var/2u "fail1", 0 0;
v0x2918f30_0 .net "tb_match", 0 0, L_0x2923c70;  alias, 1 drivers
v0x2918fd0_0 .var "wavedrom_enable", 0 0;
v0x2919070_0 .var "wavedrom_title", 511 0;
E_0x28c9eb0/0 .event negedge, v0x2918c60_0;
E_0x28c9eb0/1 .event posedge, v0x2918c60_0;
E_0x28c9eb0 .event/or E_0x28c9eb0/0, E_0x28c9eb0/1;
S_0x2918280 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2917f50;
 .timescale -12 -12;
v0x29184c0_0 .var/2s "i", 31 0;
E_0x28c9d50 .event posedge, v0x2918c60_0;
S_0x29185c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2917f50;
 .timescale -12 -12;
v0x29187c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x29188a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2917f50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2919250 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28cb6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x291f120 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x291f1b0 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x291f350 .functor AND 1, L_0x291f120, L_0x291f1b0, C4<1>, C4<1>;
L_0x291f460 .functor NOT 1, v0x2918bc0_0, C4<0>, C4<0>, C4<0>;
L_0x291f610 .functor AND 1, L_0x291f350, L_0x291f460, C4<1>, C4<1>;
L_0x291f720 .functor NOT 1, v0x2918d00_0, C4<0>, C4<0>, C4<0>;
L_0x291f8e0 .functor AND 1, L_0x291f610, L_0x291f720, C4<1>, C4<1>;
L_0x291f9f0 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x291fbc0 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x291fc30 .functor AND 1, L_0x291f9f0, L_0x291fbc0, C4<1>, C4<1>;
L_0x291fda0 .functor AND 1, L_0x291fc30, v0x2918bc0_0, C4<1>, C4<1>;
L_0x291fe10 .functor NOT 1, v0x2918d00_0, C4<0>, C4<0>, C4<0>;
L_0x291fef0 .functor AND 1, L_0x291fda0, L_0x291fe10, C4<1>, C4<1>;
L_0x2920000 .functor OR 1, L_0x291f8e0, L_0x291fef0, C4<0>, C4<0>;
L_0x291fe80 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x2920190 .functor AND 1, L_0x291fe80, v0x2918b20_0, C4<1>, C4<1>;
L_0x29202e0 .functor NOT 1, v0x2918bc0_0, C4<0>, C4<0>, C4<0>;
L_0x2920350 .functor AND 1, L_0x2920190, L_0x29202e0, C4<1>, C4<1>;
L_0x2920500 .functor NOT 1, v0x2918d00_0, C4<0>, C4<0>, C4<0>;
L_0x2920570 .functor AND 1, L_0x2920350, L_0x2920500, C4<1>, C4<1>;
L_0x2920730 .functor OR 1, L_0x2920000, L_0x2920570, C4<0>, C4<0>;
L_0x2920840 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x2920970 .functor AND 1, v0x2918a80_0, L_0x2920840, C4<1>, C4<1>;
L_0x2920a30 .functor NOT 1, v0x2918bc0_0, C4<0>, C4<0>, C4<0>;
L_0x2920b70 .functor AND 1, L_0x2920970, L_0x2920a30, C4<1>, C4<1>;
L_0x2920c80 .functor NOT 1, v0x2918d00_0, C4<0>, C4<0>, C4<0>;
L_0x2920dd0 .functor AND 1, L_0x2920b70, L_0x2920c80, C4<1>, C4<1>;
L_0x2920ee0 .functor OR 1, L_0x2920730, L_0x2920dd0, C4<0>, C4<0>;
L_0x29210e0 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x2921150 .functor AND 1, v0x2918a80_0, L_0x29210e0, C4<1>, C4<1>;
L_0x2921310 .functor AND 1, L_0x2921150, v0x2918bc0_0, C4<1>, C4<1>;
L_0x29213d0 .functor NOT 1, v0x2918d00_0, C4<0>, C4<0>, C4<0>;
L_0x2921550 .functor AND 1, L_0x2921310, L_0x29213d0, C4<1>, C4<1>;
L_0x2921660 .functor OR 1, L_0x2920ee0, L_0x2921550, C4<0>, C4<0>;
L_0x29218e0 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x2921b30 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x2921d70 .functor NOT 1, v0x2918d00_0, C4<0>, C4<0>, C4<0>;
L_0x2922010 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x2921c40 .functor NOT 1, v0x2918bc0_0, C4<0>, C4<0>, C4<0>;
L_0x2922520 .functor NOT 1, v0x2918d00_0, C4<0>, C4<0>, C4<0>;
L_0x2922820 .functor NOT 1, v0x2918a80_0, C4<0>, C4<0>, C4<0>;
L_0x2922a80 .functor NOT 1, v0x2918b20_0, C4<0>, C4<0>, C4<0>;
L_0x2922f00 .functor NOT 1, v0x2918bc0_0, C4<0>, C4<0>, C4<0>;
v0x2919410_0 .net *"_ivl_0", 0 0, L_0x291f120;  1 drivers
v0x29194f0_0 .net *"_ivl_10", 0 0, L_0x291f720;  1 drivers
v0x29195d0_0 .net *"_ivl_101", 0 0, L_0x2922990;  1 drivers
v0x29196c0_0 .net *"_ivl_102", 0 0, L_0x2922820;  1 drivers
v0x29197a0_0 .net *"_ivl_104", 0 0, L_0x2922a80;  1 drivers
v0x29198d0_0 .net *"_ivl_106", 0 0, L_0x2922e60;  1 drivers
v0x29199b0_0 .net *"_ivl_108", 0 0, L_0x2922f00;  1 drivers
v0x2919a90_0 .net *"_ivl_110", 0 0, L_0x2923290;  1 drivers
v0x2919b70_0 .net *"_ivl_112", 0 0, L_0x2923440;  1 drivers
v0x2919ce0_0 .net *"_ivl_12", 0 0, L_0x291f8e0;  1 drivers
v0x2919dc0_0 .net *"_ivl_14", 0 0, L_0x291f9f0;  1 drivers
v0x2919ea0_0 .net *"_ivl_16", 0 0, L_0x291fbc0;  1 drivers
v0x2919f80_0 .net *"_ivl_18", 0 0, L_0x291fc30;  1 drivers
v0x291a060_0 .net *"_ivl_2", 0 0, L_0x291f1b0;  1 drivers
v0x291a140_0 .net *"_ivl_20", 0 0, L_0x291fda0;  1 drivers
v0x291a220_0 .net *"_ivl_22", 0 0, L_0x291fe10;  1 drivers
v0x291a300_0 .net *"_ivl_24", 0 0, L_0x291fef0;  1 drivers
v0x291a4f0_0 .net *"_ivl_26", 0 0, L_0x2920000;  1 drivers
v0x291a5d0_0 .net *"_ivl_28", 0 0, L_0x291fe80;  1 drivers
v0x291a6b0_0 .net *"_ivl_30", 0 0, L_0x2920190;  1 drivers
v0x291a790_0 .net *"_ivl_32", 0 0, L_0x29202e0;  1 drivers
v0x291a870_0 .net *"_ivl_34", 0 0, L_0x2920350;  1 drivers
v0x291a950_0 .net *"_ivl_36", 0 0, L_0x2920500;  1 drivers
v0x291aa30_0 .net *"_ivl_38", 0 0, L_0x2920570;  1 drivers
v0x291ab10_0 .net *"_ivl_4", 0 0, L_0x291f350;  1 drivers
v0x291abf0_0 .net *"_ivl_40", 0 0, L_0x2920730;  1 drivers
v0x291acd0_0 .net *"_ivl_42", 0 0, L_0x2920840;  1 drivers
v0x291adb0_0 .net *"_ivl_44", 0 0, L_0x2920970;  1 drivers
v0x291ae90_0 .net *"_ivl_46", 0 0, L_0x2920a30;  1 drivers
v0x291af70_0 .net *"_ivl_48", 0 0, L_0x2920b70;  1 drivers
v0x291b050_0 .net *"_ivl_50", 0 0, L_0x2920c80;  1 drivers
v0x291b130_0 .net *"_ivl_52", 0 0, L_0x2920dd0;  1 drivers
v0x291b210_0 .net *"_ivl_54", 0 0, L_0x2920ee0;  1 drivers
v0x291b500_0 .net *"_ivl_56", 0 0, L_0x29210e0;  1 drivers
v0x291b5e0_0 .net *"_ivl_58", 0 0, L_0x2921150;  1 drivers
v0x291b6c0_0 .net *"_ivl_6", 0 0, L_0x291f460;  1 drivers
v0x291b7a0_0 .net *"_ivl_60", 0 0, L_0x2921310;  1 drivers
v0x291b880_0 .net *"_ivl_62", 0 0, L_0x29213d0;  1 drivers
v0x291b960_0 .net *"_ivl_64", 0 0, L_0x2921550;  1 drivers
v0x291ba40_0 .net *"_ivl_68", 0 0, L_0x2920460;  1 drivers
v0x291bb20_0 .net *"_ivl_70", 0 0, L_0x2921950;  1 drivers
v0x291bc00_0 .net *"_ivl_72", 0 0, L_0x2921a40;  1 drivers
v0x291bce0_0 .net *"_ivl_74", 0 0, L_0x29218e0;  1 drivers
v0x291bdc0_0 .net *"_ivl_76", 0 0, L_0x2921b30;  1 drivers
v0x291bea0_0 .net *"_ivl_78", 0 0, L_0x2921cd0;  1 drivers
v0x291bf80_0 .net *"_ivl_8", 0 0, L_0x291f610;  1 drivers
v0x291c060_0 .net *"_ivl_80", 0 0, L_0x2921e80;  1 drivers
v0x291c140_0 .net *"_ivl_82", 0 0, L_0x2921d70;  1 drivers
v0x291c220_0 .net *"_ivl_84", 0 0, L_0x2921f70;  1 drivers
v0x291c300_0 .net *"_ivl_87", 0 0, L_0x2922160;  1 drivers
v0x291c3e0_0 .net *"_ivl_88", 0 0, L_0x2922010;  1 drivers
v0x291c4c0_0 .net *"_ivl_90", 0 0, L_0x2921ba0;  1 drivers
v0x291c5a0_0 .net *"_ivl_92", 0 0, L_0x2921c40;  1 drivers
v0x291c680_0 .net *"_ivl_94", 0 0, L_0x2922480;  1 drivers
v0x291c760_0 .net *"_ivl_96", 0 0, L_0x2922520;  1 drivers
v0x291c840_0 .net *"_ivl_98", 0 0, L_0x2922780;  1 drivers
v0x291c920_0 .net "a", 0 0, v0x2918a80_0;  alias, 1 drivers
v0x291c9c0_0 .net "b", 0 0, v0x2918b20_0;  alias, 1 drivers
v0x291cab0_0 .net "c", 0 0, v0x2918bc0_0;  alias, 1 drivers
v0x291cba0_0 .net "d", 0 0, v0x2918d00_0;  alias, 1 drivers
v0x291cc90_0 .net "out_pos", 0 0, L_0x29237c0;  alias, 1 drivers
v0x291cd50_0 .net "out_sop", 0 0, L_0x2921660;  alias, 1 drivers
L_0x2920460 .arith/sum 1, v0x2918a80_0, v0x2918b20_0;
L_0x2921950 .arith/sum 1, L_0x2920460, v0x2918bc0_0;
L_0x2921a40 .arith/sum 1, L_0x2921950, v0x2918d00_0;
L_0x2921cd0 .arith/sum 1, L_0x29218e0, L_0x2921b30;
L_0x2921e80 .arith/sum 1, L_0x2921cd0, v0x2918bc0_0;
L_0x2921f70 .arith/sum 1, L_0x2921e80, L_0x2921d70;
L_0x2922160 .arith/mult 1, L_0x2921a40, L_0x2921f70;
L_0x2921ba0 .arith/sum 1, L_0x2922010, v0x2918b20_0;
L_0x2922480 .arith/sum 1, L_0x2921ba0, L_0x2921c40;
L_0x2922780 .arith/sum 1, L_0x2922480, L_0x2922520;
L_0x2922990 .arith/mult 1, L_0x2922160, L_0x2922780;
L_0x2922e60 .arith/sum 1, L_0x2922820, L_0x2922a80;
L_0x2923290 .arith/sum 1, L_0x2922e60, L_0x2922f00;
L_0x2923440 .arith/sum 1, L_0x2923290, v0x2918d00_0;
L_0x29237c0 .arith/mult 1, L_0x2922990, L_0x2923440;
S_0x291ced0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28cb6d0;
 .timescale -12 -12;
E_0x28b29f0 .event anyedge, v0x291dcc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x291dcc0_0;
    %nor/r;
    %assign/vec4 v0x291dcc0_0, 0;
    %wait E_0x28b29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2917f50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2918df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2918e90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2917f50;
T_4 ;
    %wait E_0x28c9eb0;
    %load/vec4 v0x2918f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2918df0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2917f50;
T_5 ;
    %wait E_0x28c9d50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %wait E_0x28c9d50;
    %load/vec4 v0x2918df0_0;
    %store/vec4 v0x2918e90_0, 0, 1;
    %fork t_1, S_0x2918280;
    %jmp t_0;
    .scope S_0x2918280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x29184c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x29184c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28c9d50;
    %load/vec4 v0x29184c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x29184c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x29184c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2917f50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c9eb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2918d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918b20_0, 0;
    %assign/vec4 v0x2918a80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2918df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2918e90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28cb6d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291d860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291dcc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28cb6d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x291d860_0;
    %inv;
    %store/vec4 v0x291d860_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28cb6d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2918c60_0, v0x291de30_0, v0x291d680_0, v0x291d720_0, v0x291d7c0_0, v0x291d900_0, v0x291db80_0, v0x291dae0_0, v0x291da40_0, v0x291d9a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28cb6d0;
T_9 ;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28cb6d0;
T_10 ;
    %wait E_0x28c9eb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x291dc20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291dc20_0, 4, 32;
    %load/vec4 v0x291dd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291dc20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x291dc20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291dc20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x291db80_0;
    %load/vec4 v0x291db80_0;
    %load/vec4 v0x291dae0_0;
    %xor;
    %load/vec4 v0x291db80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291dc20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291dc20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x291da40_0;
    %load/vec4 v0x291da40_0;
    %load/vec4 v0x291d9a0_0;
    %xor;
    %load/vec4 v0x291da40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291dc20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x291dc20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291dc20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter3/response0/top_module.sv";
