use library ieee.std_logic_1164.all

entity negador is 
	port(
	sw1: in std_logic;
	led: out std_logic;)
end negador;

architecture behavioral of negador is
begin
	led<=not(sw1);
end behavioral;
end;