
A3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000019bc  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  08001b68  08001b68  00002b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d10  08001d10  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d10  08001d10  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d10  08001d10  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d10  08001d10  00002d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001d14  08001d14  00002d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001d18  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001d24  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001d24  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000489a  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011c4  00000000  00000000  000078d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005d0  00000000  00000000  00008aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000439  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028281  00000000  00000000  000094a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000604f  00000000  00000000  0003172a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2a10  00000000  00000000  00037779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012a189  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001510  00000000  00000000  0012a1cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0012b6dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001b50 	.word	0x08001b50

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08001b50 	.word	0x08001b50

080001ec <Keypad_Init>:
uint8_t Keypad_CheckKeyPressed(uint8_t column_row_byte);



// Use to initialize Keypad GPIO and other funcitonality of keypad
void Keypad_Init(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	// configure GPIO pins PC0, PC1, PC2, PC3 for:
	// output mode, push-pull, no pull up or pull down, high speed
	RCC->AHB2ENR   |=  (RCC_AHB2ENR_GPIOCEN);
 80001f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000268 <Keypad_Init+0x7c>)
 80001f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001f4:	4a1c      	ldr	r2, [pc, #112]	@ (8000268 <Keypad_Init+0x7c>)
 80001f6:	f043 0304 	orr.w	r3, r3, #4
 80001fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
	GPIOC->MODER   &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3 );
 80001fc:	4b1b      	ldr	r3, [pc, #108]	@ (800026c <Keypad_Init+0x80>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a1a      	ldr	r2, [pc, #104]	@ (800026c <Keypad_Init+0x80>)
 8000202:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000206:	6013      	str	r3, [r2, #0]
	GPIOC->MODER   |=  (GPIO_MODER_MODE0_0 | GPIO_MODER_MODE1_0 | GPIO_MODER_MODE2_0 | GPIO_MODER_MODE3_0);
 8000208:	4b18      	ldr	r3, [pc, #96]	@ (800026c <Keypad_Init+0x80>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a17      	ldr	r2, [pc, #92]	@ (800026c <Keypad_Init+0x80>)
 800020e:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000212:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER  &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT1 | GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 8000214:	4b15      	ldr	r3, [pc, #84]	@ (800026c <Keypad_Init+0x80>)
 8000216:	685b      	ldr	r3, [r3, #4]
 8000218:	4a14      	ldr	r2, [pc, #80]	@ (800026c <Keypad_Init+0x80>)
 800021a:	f023 030f 	bic.w	r3, r3, #15
 800021e:	6053      	str	r3, [r2, #4]
	GPIOC->PUPDR   &= ~(GPIO_PUPDR_PUPD0 | GPIO_PUPDR_PUPD1 | GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000220:	4b12      	ldr	r3, [pc, #72]	@ (800026c <Keypad_Init+0x80>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	4a11      	ldr	r2, [pc, #68]	@ (800026c <Keypad_Init+0x80>)
 8000226:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800022a:	60d3      	str	r3, [r2, #12]
	GPIOC->OSPEEDR |=  ((3 << GPIO_OSPEEDR_OSPEED0_Pos) |
 800022c:	4b0f      	ldr	r3, [pc, #60]	@ (800026c <Keypad_Init+0x80>)
 800022e:	689b      	ldr	r3, [r3, #8]
 8000230:	4a0e      	ldr	r2, [pc, #56]	@ (800026c <Keypad_Init+0x80>)
 8000232:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8000236:	6093      	str	r3, [r2, #8]
							  (3 << GPIO_OSPEEDR_OSPEED1_Pos) |
							  (3 << GPIO_OSPEEDR_OSPEED2_Pos) |
							  (3 << GPIO_OSPEEDR_OSPEED3_Pos));

	// configure GPIO pins PC4, PC5, PC6 for Input, with pull down
	GPIOC->MODER   &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE6 );
 8000238:	4b0c      	ldr	r3, [pc, #48]	@ (800026c <Keypad_Init+0x80>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a0b      	ldr	r2, [pc, #44]	@ (800026c <Keypad_Init+0x80>)
 800023e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000242:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR |= (GPIO_PUPDR_PUPD4_1 | GPIO_PUPDR_PUPD5_1 | GPIO_PUPDR_PUPD6_1);
 8000244:	4b09      	ldr	r3, [pc, #36]	@ (800026c <Keypad_Init+0x80>)
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	4a08      	ldr	r2, [pc, #32]	@ (800026c <Keypad_Init+0x80>)
 800024a:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 800024e:	60d3      	str	r3, [r2, #12]


	 // preset PC0, PC1, PC2, PC3 to 0
	GPIOC->BRR |= (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 );
 8000250:	4b06      	ldr	r3, [pc, #24]	@ (800026c <Keypad_Init+0x80>)
 8000252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000254:	4a05      	ldr	r2, [pc, #20]	@ (800026c <Keypad_Init+0x80>)
 8000256:	f043 030f 	orr.w	r3, r3, #15
 800025a:	6293      	str	r3, [r2, #40]	@ 0x28

}
 800025c:	bf00      	nop
 800025e:	46bd      	mov	sp, r7
 8000260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	40021000 	.word	0x40021000
 800026c:	48000800 	.word	0x48000800

08000270 <Keypad_CheckKeyPressed>:
 *                                  N/A   Row     Column
 *  BEWARNED: Row data is a standard integer, it counts up to 4,
 *  Column data is BITWISE!!!, bit 0 represents column 1, bit 1 column 2, etc
 *  This function returns chars relating to which key is pressed
 */
uint8_t Keypad_CheckKeyPressed(uint8_t column_row_byte){
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]

	uint8_t var;

	switch (column_row_byte) {
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	3b01      	subs	r3, #1
 800027e:	2b1b      	cmp	r3, #27
 8000280:	d85e      	bhi.n	8000340 <Keypad_CheckKeyPressed+0xd0>
 8000282:	a201      	add	r2, pc, #4	@ (adr r2, 8000288 <Keypad_CheckKeyPressed+0x18>)
 8000284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000288:	080002f9 	.word	0x080002f9
 800028c:	080002ff 	.word	0x080002ff
 8000290:	08000341 	.word	0x08000341
 8000294:	08000305 	.word	0x08000305
 8000298:	08000341 	.word	0x08000341
 800029c:	08000341 	.word	0x08000341
 80002a0:	08000341 	.word	0x08000341
 80002a4:	08000341 	.word	0x08000341
 80002a8:	0800030b 	.word	0x0800030b
 80002ac:	08000311 	.word	0x08000311
 80002b0:	08000341 	.word	0x08000341
 80002b4:	08000317 	.word	0x08000317
 80002b8:	08000341 	.word	0x08000341
 80002bc:	08000341 	.word	0x08000341
 80002c0:	08000341 	.word	0x08000341
 80002c4:	08000341 	.word	0x08000341
 80002c8:	0800031d 	.word	0x0800031d
 80002cc:	08000323 	.word	0x08000323
 80002d0:	08000341 	.word	0x08000341
 80002d4:	08000329 	.word	0x08000329
 80002d8:	08000341 	.word	0x08000341
 80002dc:	08000341 	.word	0x08000341
 80002e0:	08000341 	.word	0x08000341
 80002e4:	08000341 	.word	0x08000341
 80002e8:	0800032f 	.word	0x0800032f
 80002ec:	08000335 	.word	0x08000335
 80002f0:	08000341 	.word	0x08000341
 80002f4:	0800033b 	.word	0x0800033b
	  case 0x01: //Column 1, Row 1
		  var = ('1');
 80002f8:	2331      	movs	r3, #49	@ 0x31
 80002fa:	73fb      	strb	r3, [r7, #15]
		  break;
 80002fc:	e023      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>
	  case 0x02: //Column 2, Row 1
		  var = ('2');
 80002fe:	2332      	movs	r3, #50	@ 0x32
 8000300:	73fb      	strb	r3, [r7, #15]
		  break;
 8000302:	e020      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x04: //Column 3, Row 1
		  var = ('3');
 8000304:	2333      	movs	r3, #51	@ 0x33
 8000306:	73fb      	strb	r3, [r7, #15]
		  break;
 8000308:	e01d      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x09: //Column 1, Row 2
		  var = ('4');
 800030a:	2334      	movs	r3, #52	@ 0x34
 800030c:	73fb      	strb	r3, [r7, #15]
		  break;
 800030e:	e01a      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x0a: //Column 2, Row 2
		  var = ('5');
 8000310:	2335      	movs	r3, #53	@ 0x35
 8000312:	73fb      	strb	r3, [r7, #15]
		  break;
 8000314:	e017      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x0c: //Column 3, Row 2
		  var = ('6');
 8000316:	2336      	movs	r3, #54	@ 0x36
 8000318:	73fb      	strb	r3, [r7, #15]
		  break;
 800031a:	e014      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x11: //Column 1, Row 3
		  var = ('7');
 800031c:	2337      	movs	r3, #55	@ 0x37
 800031e:	73fb      	strb	r3, [r7, #15]
		  break;
 8000320:	e011      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x12: //Column 2, Row 3
		  var = ('8');
 8000322:	2338      	movs	r3, #56	@ 0x38
 8000324:	73fb      	strb	r3, [r7, #15]
		  break;
 8000326:	e00e      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x14: //Column 2, Row 3
		  var = ('9');
 8000328:	2339      	movs	r3, #57	@ 0x39
 800032a:	73fb      	strb	r3, [r7, #15]
		  break;
 800032c:	e00b      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x19: //Column 1, Row 4
		  var = ('*');
 800032e:	232a      	movs	r3, #42	@ 0x2a
 8000330:	73fb      	strb	r3, [r7, #15]
		  break;
 8000332:	e008      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x1a: //Column 2, Row 4
		  var = ('0');
 8000334:	2330      	movs	r3, #48	@ 0x30
 8000336:	73fb      	strb	r3, [r7, #15]
		  break;
 8000338:	e005      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  case 0x1c: //Column 3, Row 4
		  var = ('#');
 800033a:	2323      	movs	r3, #35	@ 0x23
 800033c:	73fb      	strb	r3, [r7, #15]
		  break;
 800033e:	e002      	b.n	8000346 <Keypad_CheckKeyPressed+0xd6>

	  default:
		  var = ('.'); //period for no press
 8000340:	232e      	movs	r3, #46	@ 0x2e
 8000342:	73fb      	strb	r3, [r7, #15]
		  break;
 8000344:	bf00      	nop
	}

	return var;
 8000346:	7bfb      	ldrb	r3, [r7, #15]
}
 8000348:	4618      	mov	r0, r3
 800034a:	3714      	adds	r7, #20
 800034c:	46bd      	mov	sp, r7
 800034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000352:	4770      	bx	lr

08000354 <Keypad_Read>:
/* The function Keypad_Read polls through the keypad row pins a total of
 *  DEBOUNCE_ELEMENTS * 3 times, and returns the most recently
 *  consistently pressed key.
 *
 */
uint8_t Keypad_Read(void){
 8000354:	b580      	push	{r7, lr}
 8000356:	b086      	sub	sp, #24
 8000358:	af00      	add	r7, sp, #0
	uint8_t last_key_pressed;
	uint8_t current_key_pressed;


	//Run the polling code DEBOUNCE_ELEMENTS number of times
	for(int debounce_round = 0; debounce_round < DEBOUNCE_ELEMENTS; debounce_round++){
 800035a:	2300      	movs	r3, #0
 800035c:	60fb      	str	r3, [r7, #12]
 800035e:	e033      	b.n	80003c8 <Keypad_Read+0x74>
		// Poll through 4 rows
		for(int polled_row = 0; polled_row < ROWS; polled_row++){
 8000360:	2300      	movs	r3, #0
 8000362:	60bb      	str	r3, [r7, #8]
 8000364:	e02a      	b.n	80003bc <Keypad_Read+0x68>

			//Set current polled row high
			GPIOC->ODR = (1 << polled_row);
 8000366:	2201      	movs	r2, #1
 8000368:	68bb      	ldr	r3, [r7, #8]
 800036a:	409a      	lsls	r2, r3
 800036c:	4b1d      	ldr	r3, [pc, #116]	@ (80003e4 <Keypad_Read+0x90>)
 800036e:	615a      	str	r2, [r3, #20]

			//Get currently pressed key in encoded form
			encoded_key_pressed = (polled_row<<3) | ((GPIOC->IDR >> 4));
 8000370:	68bb      	ldr	r3, [r7, #8]
 8000372:	b2db      	uxtb	r3, r3
 8000374:	00db      	lsls	r3, r3, #3
 8000376:	b2da      	uxtb	r2, r3
 8000378:	4b1a      	ldr	r3, [pc, #104]	@ (80003e4 <Keypad_Read+0x90>)
 800037a:	691b      	ldr	r3, [r3, #16]
 800037c:	091b      	lsrs	r3, r3, #4
 800037e:	b2db      	uxtb	r3, r3
 8000380:	4313      	orrs	r3, r2
 8000382:	71fb      	strb	r3, [r7, #7]

			// if a key was pressed
			if (Keypad_CheckKeyPressed(encoded_key_pressed) != '.'){
 8000384:	79fb      	ldrb	r3, [r7, #7]
 8000386:	4618      	mov	r0, r3
 8000388:	f7ff ff72 	bl	8000270 <Keypad_CheckKeyPressed>
 800038c:	4603      	mov	r3, r0
 800038e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000390:	d005      	beq.n	800039e <Keypad_Read+0x4a>
				// record WHICH key was pressed
				current_key_pressed = Keypad_CheckKeyPressed(encoded_key_pressed);
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	4618      	mov	r0, r3
 8000396:	f7ff ff6b 	bl	8000270 <Keypad_CheckKeyPressed>
 800039a:	4603      	mov	r3, r0
 800039c:	74bb      	strb	r3, [r7, #18]
			}

			//if the last key pressed isn't the same as the current key pressed
			if (last_key_pressed != current_key_pressed){
 800039e:	7cfa      	ldrb	r2, [r7, #19]
 80003a0:	7cbb      	ldrb	r3, [r7, #18]
 80003a2:	429a      	cmp	r2, r3
 80003a4:	d003      	beq.n	80003ae <Keypad_Read+0x5a>
				//Record the change
				number_of_key_changes++;
 80003a6:	697b      	ldr	r3, [r7, #20]
 80003a8:	3301      	adds	r3, #1
 80003aa:	617b      	str	r3, [r7, #20]
 80003ac:	e001      	b.n	80003b2 <Keypad_Read+0x5e>
			}
			//if the last key pressed is the same as the current key pressed,
			else {
				//Reset the change counter
				number_of_key_changes = 0;
 80003ae:	2300      	movs	r3, #0
 80003b0:	617b      	str	r3, [r7, #20]
			}

			//Set the current key pressed to be the last key pressed before polling again
			last_key_pressed = current_key_pressed;
 80003b2:	7cbb      	ldrb	r3, [r7, #18]
 80003b4:	74fb      	strb	r3, [r7, #19]
		for(int polled_row = 0; polled_row < ROWS; polled_row++){
 80003b6:	68bb      	ldr	r3, [r7, #8]
 80003b8:	3301      	adds	r3, #1
 80003ba:	60bb      	str	r3, [r7, #8]
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	2b03      	cmp	r3, #3
 80003c0:	ddd1      	ble.n	8000366 <Keypad_Read+0x12>
	for(int debounce_round = 0; debounce_round < DEBOUNCE_ELEMENTS; debounce_round++){
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	3301      	adds	r3, #1
 80003c6:	60fb      	str	r3, [r7, #12]
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	2b04      	cmp	r3, #4
 80003cc:	ddc8      	ble.n	8000360 <Keypad_Read+0xc>
		}
	}
		//If the last key pressed hasn't changed in DEBOUNCE_ELEMENTS number of polling cycles
		//return the last key pressed, otherwise, return the null character
		return((number_of_key_changes == 0) ? last_key_pressed : '\0');
 80003ce:	697b      	ldr	r3, [r7, #20]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d101      	bne.n	80003d8 <Keypad_Read+0x84>
 80003d4:	7cfb      	ldrb	r3, [r7, #19]
 80003d6:	e000      	b.n	80003da <Keypad_Read+0x86>
 80003d8:	2300      	movs	r3, #0


}
 80003da:	4618      	mov	r0, r3
 80003dc:	3718      	adds	r7, #24
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	48000800 	.word	0x48000800

080003e8 <delay_us>:

// delay in microseconds using SysTick timer to count CPU clock cycles
// do not call with 0 : error, maximum delay.
// careful calling with small nums : results in longer delays than specified:
//	   e.g. @4MHz, delay_us(1) = 10=15 us delay.
void delay_us(const uint32_t time_us) {
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
	// set the counts for the specified delay
	SysTick->LOAD = (uint32_t)((time_us * (SystemCoreClock / 1000000)) - 1);
 80003f0:	4b11      	ldr	r3, [pc, #68]	@ (8000438 <delay_us+0x50>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a11      	ldr	r2, [pc, #68]	@ (800043c <delay_us+0x54>)
 80003f6:	fba2 2303 	umull	r2, r3, r2, r3
 80003fa:	0c9b      	lsrs	r3, r3, #18
 80003fc:	687a      	ldr	r2, [r7, #4]
 80003fe:	fb02 f303 	mul.w	r3, r2, r3
 8000402:	4a0f      	ldr	r2, [pc, #60]	@ (8000440 <delay_us+0x58>)
 8000404:	3b01      	subs	r3, #1
 8000406:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;                                  	 // clear timer count
 8000408:	4b0d      	ldr	r3, [pc, #52]	@ (8000440 <delay_us+0x58>)
 800040a:	2200      	movs	r2, #0
 800040c:	609a      	str	r2, [r3, #8]
	SysTick->CTRL &= ~(SysTick_CTRL_COUNTFLAG_Msk);    	 // clear count flag
 800040e:	4b0c      	ldr	r3, [pc, #48]	@ (8000440 <delay_us+0x58>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a0b      	ldr	r2, [pc, #44]	@ (8000440 <delay_us+0x58>)
 8000414:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000418:	6013      	str	r3, [r2, #0]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); // wait for flag
 800041a:	bf00      	nop
 800041c:	4b08      	ldr	r3, [pc, #32]	@ (8000440 <delay_us+0x58>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000424:	2b00      	cmp	r3, #0
 8000426:	d0f9      	beq.n	800041c <delay_us+0x34>
}
 8000428:	bf00      	nop
 800042a:	bf00      	nop
 800042c:	370c      	adds	r7, #12
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	20000000 	.word	0x20000000
 800043c:	431bde83 	.word	0x431bde83
 8000440:	e000e010 	.word	0xe000e010

08000444 <Lcd_pulse_ENA>:


void Lcd_pulse_ENA( void )  {
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
// ENAble line sends command on falling edge
// set to restore default then clear to trigger
   LCD_PORT->ODR   |= ( LCD_EN );         	// ENABLE = HI
 8000448:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <Lcd_pulse_ENA+0x2c>)
 800044a:	695b      	ldr	r3, [r3, #20]
 800044c:	4a08      	ldr	r2, [pc, #32]	@ (8000470 <Lcd_pulse_ENA+0x2c>)
 800044e:	f043 0302 	orr.w	r3, r3, #2
 8000452:	6153      	str	r3, [r2, #20]
   delay_us( DELAY );                         // TDDR > 320 ns
 8000454:	2032      	movs	r0, #50	@ 0x32
 8000456:	f7ff ffc7 	bl	80003e8 <delay_us>
   LCD_PORT->ODR   &= ~( LCD_EN );        // ENABLE = LOW
 800045a:	4b05      	ldr	r3, [pc, #20]	@ (8000470 <Lcd_pulse_ENA+0x2c>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	4a04      	ldr	r2, [pc, #16]	@ (8000470 <Lcd_pulse_ENA+0x2c>)
 8000460:	f023 0302 	bic.w	r3, r3, #2
 8000464:	6153      	str	r3, [r2, #20]
   delay_us( DELAY );                         // low values flakey, see A3:p.1
 8000466:	2032      	movs	r0, #50	@ 0x32
 8000468:	f7ff ffbe 	bl	80003e8 <delay_us>
}
 800046c:	bf00      	nop
 800046e:	bd80      	pop	{r7, pc}
 8000470:	48000c00 	.word	0x48000c00

08000474 <Lcd_4b_command>:

void Lcd_4b_command( uint8_t command )  {
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	71fb      	strb	r3, [r7, #7]
// LCD command using high nibble only - used for 'wake-up' 0x30 commands
   LCD_PORT->ODR   &= ~( LCD_DATA_BITS ); 	// clear DATA bits
 800047e:	4b0c      	ldr	r3, [pc, #48]	@ (80004b0 <Lcd_4b_command+0x3c>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	4a0b      	ldr	r2, [pc, #44]	@ (80004b0 <Lcd_4b_command+0x3c>)
 8000484:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8000488:	6153      	str	r3, [r2, #20]
   LCD_PORT->ODR   |= ( command >> 4 ) << 3;   // DATA = command
 800048a:	4b09      	ldr	r3, [pc, #36]	@ (80004b0 <Lcd_4b_command+0x3c>)
 800048c:	695a      	ldr	r2, [r3, #20]
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	091b      	lsrs	r3, r3, #4
 8000492:	b2db      	uxtb	r3, r3
 8000494:	00db      	lsls	r3, r3, #3
 8000496:	4906      	ldr	r1, [pc, #24]	@ (80004b0 <Lcd_4b_command+0x3c>)
 8000498:	4313      	orrs	r3, r2
 800049a:	614b      	str	r3, [r1, #20]
   delay_us( DELAY );
 800049c:	2032      	movs	r0, #50	@ 0x32
 800049e:	f7ff ffa3 	bl	80003e8 <delay_us>
   Lcd_pulse_ENA( );
 80004a2:	f7ff ffcf 	bl	8000444 <Lcd_pulse_ENA>
}
 80004a6:	bf00      	nop
 80004a8:	3708      	adds	r7, #8
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	48000c00 	.word	0x48000c00

080004b4 <Lcd_command>:

void Lcd_command( uint8_t command )  {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	71fb      	strb	r3, [r7, #7]
// send command to LCD in 4-bit instruction mode
// HIGH nibble then LOW nibble, timing sensitive
   LCD_PORT->ODR   &= ~( LCD_DATA_BITS );               // isolate cmd bits
 80004be:	4b17      	ldr	r3, [pc, #92]	@ (800051c <Lcd_command+0x68>)
 80004c0:	695b      	ldr	r3, [r3, #20]
 80004c2:	4a16      	ldr	r2, [pc, #88]	@ (800051c <Lcd_command+0x68>)
 80004c4:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80004c8:	6153      	str	r3, [r2, #20]
   LCD_PORT->ODR   |= ( (command>>4)<<3 & LCD_DATA_BITS ); // HIGH shifted low
 80004ca:	4b14      	ldr	r3, [pc, #80]	@ (800051c <Lcd_command+0x68>)
 80004cc:	695a      	ldr	r2, [r3, #20]
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	091b      	lsrs	r3, r3, #4
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	00db      	lsls	r3, r3, #3
 80004d6:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80004da:	4910      	ldr	r1, [pc, #64]	@ (800051c <Lcd_command+0x68>)
 80004dc:	4313      	orrs	r3, r2
 80004de:	614b      	str	r3, [r1, #20]
   delay_us( DELAY );
 80004e0:	2032      	movs	r0, #50	@ 0x32
 80004e2:	f7ff ff81 	bl	80003e8 <delay_us>
   Lcd_pulse_ENA( );                                    // latch HIGH NIBBLE
 80004e6:	f7ff ffad 	bl	8000444 <Lcd_pulse_ENA>

   LCD_PORT->ODR   &= ~( LCD_DATA_BITS );               // isolate cmd bits
 80004ea:	4b0c      	ldr	r3, [pc, #48]	@ (800051c <Lcd_command+0x68>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	4a0b      	ldr	r2, [pc, #44]	@ (800051c <Lcd_command+0x68>)
 80004f0:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80004f4:	6153      	str	r3, [r2, #20]
   LCD_PORT->ODR   |= ( command<<3 & LCD_DATA_BITS );      // LOW nibble
 80004f6:	4b09      	ldr	r3, [pc, #36]	@ (800051c <Lcd_command+0x68>)
 80004f8:	695a      	ldr	r2, [r3, #20]
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	00db      	lsls	r3, r3, #3
 80004fe:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8000502:	4906      	ldr	r1, [pc, #24]	@ (800051c <Lcd_command+0x68>)
 8000504:	4313      	orrs	r3, r2
 8000506:	614b      	str	r3, [r1, #20]
   delay_us( DELAY );
 8000508:	2032      	movs	r0, #50	@ 0x32
 800050a:	f7ff ff6d 	bl	80003e8 <delay_us>
   Lcd_pulse_ENA( );                                    // latch LOW NIBBLE
 800050e:	f7ff ff99 	bl	8000444 <Lcd_pulse_ENA>
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	48000c00 	.word	0x48000c00

08000520 <Lcd_write_char>:

void Lcd_write_char( uint8_t letter )  {
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	71fb      	strb	r3, [r7, #7]
// calls LCD_command() w/char data; assumes all ctrl bits set LO in LCD_init()
   LCD_PORT->ODR   |= (LCD_RS);       // RS = HI for data to address
 800052a:	4b0b      	ldr	r3, [pc, #44]	@ (8000558 <Lcd_write_char+0x38>)
 800052c:	695b      	ldr	r3, [r3, #20]
 800052e:	4a0a      	ldr	r2, [pc, #40]	@ (8000558 <Lcd_write_char+0x38>)
 8000530:	f043 0304 	orr.w	r3, r3, #4
 8000534:	6153      	str	r3, [r2, #20]
   delay_us( DELAY );
 8000536:	2032      	movs	r0, #50	@ 0x32
 8000538:	f7ff ff56 	bl	80003e8 <delay_us>
   Lcd_command( letter );             // character to print
 800053c:	79fb      	ldrb	r3, [r7, #7]
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff ffb8 	bl	80004b4 <Lcd_command>
   LCD_PORT->ODR   &= ~(LCD_RS);      // RS = LO
 8000544:	4b04      	ldr	r3, [pc, #16]	@ (8000558 <Lcd_write_char+0x38>)
 8000546:	695b      	ldr	r3, [r3, #20]
 8000548:	4a03      	ldr	r2, [pc, #12]	@ (8000558 <Lcd_write_char+0x38>)
 800054a:	f023 0304 	bic.w	r3, r3, #4
 800054e:	6153      	str	r3, [r2, #20]
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	48000c00 	.word	0x48000c00

0800055c <Lcd_write_string>:


void Lcd_write_string( char *text , uint8_t row){
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	460b      	mov	r3, r1
 8000566:	70fb      	strb	r3, [r7, #3]
	if (row == 0){
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d103      	bne.n	8000576 <Lcd_write_string+0x1a>
		Lcd_command(0x80); //Row 1
 800056e:	2080      	movs	r0, #128	@ 0x80
 8000570:	f7ff ffa0 	bl	80004b4 <Lcd_command>
 8000574:	e002      	b.n	800057c <Lcd_write_string+0x20>
	}
	else {
		Lcd_command(0xC0); //Row 2
 8000576:	20c0      	movs	r0, #192	@ 0xc0
 8000578:	f7ff ff9c 	bl	80004b4 <Lcd_command>
	}
	for (int idx = 0; idx < 17; idx++){
 800057c:	2300      	movs	r3, #0
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	e013      	b.n	80005aa <Lcd_write_string+0x4e>
		if (text[idx] == '\0'){
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	4413      	add	r3, r2
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d103      	bne.n	8000596 <Lcd_write_string+0x3a>
			Lcd_write_char(' ');
 800058e:	2020      	movs	r0, #32
 8000590:	f7ff ffc6 	bl	8000520 <Lcd_write_char>
 8000594:	e006      	b.n	80005a4 <Lcd_write_string+0x48>
		}
		else{
			Lcd_write_char(text[idx]);
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	4413      	add	r3, r2
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f7ff ffbe 	bl	8000520 <Lcd_write_char>
	for (int idx = 0; idx < 17; idx++){
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	3301      	adds	r3, #1
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	2b10      	cmp	r3, #16
 80005ae:	dde8      	ble.n	8000582 <Lcd_write_string+0x26>
		}
	}
}
 80005b0:	bf00      	nop
 80005b2:	bf00      	nop
 80005b4:	3710      	adds	r7, #16
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
	...

080005bc <Lcd_backlight_on>:


void Lcd_backlight_on(void){
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	 LCD_PORT->ODR |= LCD_BL;
 80005c0:	4b05      	ldr	r3, [pc, #20]	@ (80005d8 <Lcd_backlight_on+0x1c>)
 80005c2:	695b      	ldr	r3, [r3, #20]
 80005c4:	4a04      	ldr	r2, [pc, #16]	@ (80005d8 <Lcd_backlight_on+0x1c>)
 80005c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005ca:	6153      	str	r3, [r2, #20]
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	48000c00 	.word	0x48000c00

080005dc <Lcd_backlight_off>:

void Lcd_backlight_off(void){
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
	 LCD_PORT->ODR &= ~LCD_BL;
 80005e0:	4b05      	ldr	r3, [pc, #20]	@ (80005f8 <Lcd_backlight_off+0x1c>)
 80005e2:	695b      	ldr	r3, [r3, #20]
 80005e4:	4a04      	ldr	r2, [pc, #16]	@ (80005f8 <Lcd_backlight_off+0x1c>)
 80005e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80005ea:	6153      	str	r3, [r2, #20]
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	48000c00 	.word	0x48000c00

080005fc <Lcd_Init>:


void Lcd_Init(void){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
	// configure GPIO pins PD0, PD1, PD2, PD3, PD4, PD5, PD6, PD7 for:
	// output mode, push-pull, no pull up or pull down, high speed
	RCC->AHB2ENR   |=  (RCC_AHB2ENR_GPIODEN);
 8000602:	4b36      	ldr	r3, [pc, #216]	@ (80006dc <Lcd_Init+0xe0>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	4a35      	ldr	r2, [pc, #212]	@ (80006dc <Lcd_Init+0xe0>)
 8000608:	f043 0308 	orr.w	r3, r3, #8
 800060c:	64d3      	str	r3, [r2, #76]	@ 0x4c
	GPIOD->MODER   &= ~(GPIO_MODER_MODE0
 800060e:	4b34      	ldr	r3, [pc, #208]	@ (80006e0 <Lcd_Init+0xe4>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a33      	ldr	r2, [pc, #204]	@ (80006e0 <Lcd_Init+0xe4>)
 8000614:	0c1b      	lsrs	r3, r3, #16
 8000616:	041b      	lsls	r3, r3, #16
 8000618:	6013      	str	r3, [r2, #0]
							| GPIO_MODER_MODE4
							| GPIO_MODER_MODE5
							| GPIO_MODER_MODE6
							| GPIO_MODER_MODE7);

	GPIOD->MODER   |=  (GPIO_MODER_MODE0_0
 800061a:	4b31      	ldr	r3, [pc, #196]	@ (80006e0 <Lcd_Init+0xe4>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a30      	ldr	r2, [pc, #192]	@ (80006e0 <Lcd_Init+0xe4>)
 8000620:	f443 43aa 	orr.w	r3, r3, #21760	@ 0x5500
 8000624:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000628:	6013      	str	r3, [r2, #0]
							| GPIO_MODER_MODE4_0
							| GPIO_MODER_MODE5_0
							| GPIO_MODER_MODE6_0
							| GPIO_MODER_MODE7_0);

	GPIOD->OTYPER  &= ~(GPIO_OTYPER_OT0
 800062a:	4b2d      	ldr	r3, [pc, #180]	@ (80006e0 <Lcd_Init+0xe4>)
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	4a2c      	ldr	r2, [pc, #176]	@ (80006e0 <Lcd_Init+0xe4>)
 8000630:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000634:	6053      	str	r3, [r2, #4]
							| GPIO_OTYPER_OT4
							| GPIO_OTYPER_OT5
							| GPIO_OTYPER_OT6
							| GPIO_OTYPER_OT7);

	GPIOD->PUPDR   &= ~(GPIO_PUPDR_PUPD0
 8000636:	4b2a      	ldr	r3, [pc, #168]	@ (80006e0 <Lcd_Init+0xe4>)
 8000638:	68db      	ldr	r3, [r3, #12]
 800063a:	4a29      	ldr	r2, [pc, #164]	@ (80006e0 <Lcd_Init+0xe4>)
 800063c:	0c1b      	lsrs	r3, r3, #16
 800063e:	041b      	lsls	r3, r3, #16
 8000640:	60d3      	str	r3, [r2, #12]
							| GPIO_PUPDR_PUPD4
							| GPIO_PUPDR_PUPD5
							| GPIO_PUPDR_PUPD6
							| GPIO_PUPDR_PUPD7);

	GPIOD->OSPEEDR |=  ((3 << GPIO_OSPEEDR_OSPEED0_Pos) |
 8000642:	4b27      	ldr	r3, [pc, #156]	@ (80006e0 <Lcd_Init+0xe4>)
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	4a26      	ldr	r2, [pc, #152]	@ (80006e0 <Lcd_Init+0xe4>)
 8000648:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 800064c:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8000650:	6093      	str	r3, [r2, #8]
							  (3 << GPIO_OSPEEDR_OSPEED5_Pos) |
							  (3 << GPIO_OSPEEDR_OSPEED6_Pos) |
							  (3 << GPIO_OSPEEDR_OSPEED7_Pos) );

	 // preset PC0 thru PC7 to 0
	GPIOD->BRR |= (GPIO_PIN_0
 8000652:	4b23      	ldr	r3, [pc, #140]	@ (80006e0 <Lcd_Init+0xe4>)
 8000654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000656:	4a22      	ldr	r2, [pc, #136]	@ (80006e0 <Lcd_Init+0xe4>)
 8000658:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 800065c:	6293      	str	r3, [r2, #40]	@ 0x28
					 | GPIO_PIN_5
					 | GPIO_PIN_6
					 | GPIO_PIN_7);

	//Turn on Backlight
	GPIOD->BSRR |= GPIO_PIN_7;
 800065e:	4b20      	ldr	r3, [pc, #128]	@ (80006e0 <Lcd_Init+0xe4>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	4a1f      	ldr	r2, [pc, #124]	@ (80006e0 <Lcd_Init+0xe4>)
 8000664:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000668:	6193      	str	r3, [r2, #24]



   delay_us( 40000 );                     // power-up wait 40 ms
 800066a:	f649 4040 	movw	r0, #40000	@ 0x9c40
 800066e:	f7ff febb 	bl	80003e8 <delay_us>
   for ( int idx = 0; idx < 3; idx++ ) {  // wake up 1,2,3: DATA = 0011 XXXX
 8000672:	2300      	movs	r3, #0
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	e008      	b.n	800068a <Lcd_Init+0x8e>
      Lcd_4b_command( 0x30 );             // HI 4b of 8b cmd, low nibble = X
 8000678:	2030      	movs	r0, #48	@ 0x30
 800067a:	f7ff fefb 	bl	8000474 <Lcd_4b_command>
      delay_us( 200 );
 800067e:	20c8      	movs	r0, #200	@ 0xc8
 8000680:	f7ff feb2 	bl	80003e8 <delay_us>
   for ( int idx = 0; idx < 3; idx++ ) {  // wake up 1,2,3: DATA = 0011 XXXX
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3301      	adds	r3, #1
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b02      	cmp	r3, #2
 800068e:	ddf3      	ble.n	8000678 <Lcd_Init+0x7c>
   }
   Lcd_4b_command( 0x20 ); // fcn set #4: 4b cmd set 4b mode - next 0x28:2-line
 8000690:	2020      	movs	r0, #32
 8000692:	f7ff feef 	bl	8000474 <Lcd_4b_command>
   delay_us( 40 );         // remainder of LCD init removed - see LCD datasheets
 8000696:	2028      	movs	r0, #40	@ 0x28
 8000698:	f7ff fea6 	bl	80003e8 <delay_us>


   Lcd_command( 0x28 );
 800069c:	2028      	movs	r0, #40	@ 0x28
 800069e:	f7ff ff09 	bl	80004b4 <Lcd_command>
   delay_us( 40 );
 80006a2:	2028      	movs	r0, #40	@ 0x28
 80006a4:	f7ff fea0 	bl	80003e8 <delay_us>
   Lcd_command( 0x10 ); //Set cursor
 80006a8:	2010      	movs	r0, #16
 80006aa:	f7ff ff03 	bl	80004b4 <Lcd_command>
   delay_us( 40 );
 80006ae:	2028      	movs	r0, #40	@ 0x28
 80006b0:	f7ff fe9a 	bl	80003e8 <delay_us>
   Lcd_command( 0x0D ); //Display ON; Blinking cursor
 80006b4:	200d      	movs	r0, #13
 80006b6:	f7ff fefd 	bl	80004b4 <Lcd_command>
   delay_us( 40 );
 80006ba:	2028      	movs	r0, #40	@ 0x28
 80006bc:	f7ff fe94 	bl	80003e8 <delay_us>
   Lcd_command( 0x06 ); //Entry mode set
 80006c0:	2006      	movs	r0, #6
 80006c2:	f7ff fef7 	bl	80004b4 <Lcd_command>
   delay_us( 40 );
 80006c6:	2028      	movs	r0, #40	@ 0x28
 80006c8:	f7ff fe8e 	bl	80003e8 <delay_us>
   delay_us( 40 );
 80006cc:	2028      	movs	r0, #40	@ 0x28
 80006ce:	f7ff fe8b 	bl	80003e8 <delay_us>


}
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000
 80006e0:	48000c00 	.word	0x48000c00

080006e4 <main>:
#include "ctype.h"

void SystemClock_Config(void);

int main(void)
{
 80006e4:	b5b0      	push	{r4, r5, r7, lr}
 80006e6:	b086      	sub	sp, #24
 80006e8:	af00      	add	r7, sp, #0


  HAL_Init();
 80006ea:	f000 fa40 	bl	8000b6e <HAL_Init>

  SystemClock_Config();
 80006ee:	f000 f961 	bl	80009b4 <SystemClock_Config>
  Keypad_Init();
 80006f2:	f7ff fd7b 	bl	80001ec <Keypad_Init>
  Lcd_Init();
 80006f6:	f7ff ff81 	bl	80005fc <Lcd_Init>


  Lcd_write_string("EE 329 A3 TIMER", 0);
 80006fa:	2100      	movs	r1, #0
 80006fc:	48a1      	ldr	r0, [pc, #644]	@ (8000984 <main+0x2a0>)
 80006fe:	f7ff ff2d 	bl	800055c <Lcd_write_string>
  char bottom_string[] = "*=SET #=GO 00:00";
 8000702:	4ba1      	ldr	r3, [pc, #644]	@ (8000988 <main+0x2a4>)
 8000704:	463c      	mov	r4, r7
 8000706:	461d      	mov	r5, r3
 8000708:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800070a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800070c:	682b      	ldr	r3, [r5, #0]
 800070e:	7023      	strb	r3, [r4, #0]


  uint8_t state = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	75fb      	strb	r3, [r7, #23]
  uint8_t time_idx;

  uint8_t current_input;
  uint8_t last_input = '\0';
 8000714:	2300      	movs	r3, #0
 8000716:	757b      	strb	r3, [r7, #21]


  while (1)
  {
	  //Get currently pressed key
	  current_input = Keypad_Read();
 8000718:	f7ff fe1c 	bl	8000354 <Keypad_Read>
 800071c:	4603      	mov	r3, r0
 800071e:	74bb      	strb	r3, [r7, #18]

	  //Check every cycle if '*' is pressed, and if so, send us to reset state
	  if (last_input != current_input){
 8000720:	7d7a      	ldrb	r2, [r7, #21]
 8000722:	7cbb      	ldrb	r3, [r7, #18]
 8000724:	429a      	cmp	r2, r3
 8000726:	d004      	beq.n	8000732 <main+0x4e>
		  if(current_input == '*'){
 8000728:	7cbb      	ldrb	r3, [r7, #18]
 800072a:	2b2a      	cmp	r3, #42	@ 0x2a
 800072c:	d101      	bne.n	8000732 <main+0x4e>
			  state = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	75fb      	strb	r3, [r7, #23]
		  }
	  }

	  // Print the string on row 2 every cycle
	  Lcd_write_string(bottom_string, 1);
 8000732:	463b      	mov	r3, r7
 8000734:	2101      	movs	r1, #1
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff10 	bl	800055c <Lcd_write_string>

	  //debug: prints the current state on the bottom row just before the count
//	  bottom_string[10] = state | 0x30;

	  switch (state){
 800073c:	7dfb      	ldrb	r3, [r7, #23]
 800073e:	2b04      	cmp	r3, #4
 8000740:	f200 811c 	bhi.w	800097c <main+0x298>
 8000744:	a201      	add	r2, pc, #4	@ (adr r2, 800074c <main+0x68>)
 8000746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800074a:	bf00      	nop
 800074c:	08000761 	.word	0x08000761
 8000750:	080007a9 	.word	0x080007a9
 8000754:	08000869 	.word	0x08000869
 8000758:	08000883 	.word	0x08000883
 800075c:	0800093f 	.word	0x0800093f

	  case 0: //Idle or 'Reset' state

		  Lcd_backlight_on();
 8000760:	f7ff ff2c 	bl	80005bc <Lcd_backlight_on>
		  //Let user know what this is
		  Lcd_write_string("EE 329 A3 TIMER", 0);
 8000764:	2100      	movs	r1, #0
 8000766:	4887      	ldr	r0, [pc, #540]	@ (8000984 <main+0x2a0>)
 8000768:	f7ff fef8 	bl	800055c <Lcd_write_string>
		  //Reset everything
		  bottom_string[11] = '0';
 800076c:	2330      	movs	r3, #48	@ 0x30
 800076e:	72fb      	strb	r3, [r7, #11]
		  bottom_string[12] = '0';
 8000770:	2330      	movs	r3, #48	@ 0x30
 8000772:	733b      	strb	r3, [r7, #12]
		  bottom_string[14] = '0';
 8000774:	2330      	movs	r3, #48	@ 0x30
 8000776:	73bb      	strb	r3, [r7, #14]
		  bottom_string[15] = '0';
 8000778:	2330      	movs	r3, #48	@ 0x30
 800077a:	73fb      	strb	r3, [r7, #15]
		  minutes = 0;
 800077c:	2300      	movs	r3, #0
 800077e:	753b      	strb	r3, [r7, #20]
		  seconds = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	74fb      	strb	r3, [r7, #19]
		  time_idx = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	75bb      	strb	r3, [r7, #22]

		  //Delay for '*' reset
		  delay_us(500000);
 8000788:	4880      	ldr	r0, [pc, #512]	@ (800098c <main+0x2a8>)
 800078a:	f7ff fe2d 	bl	80003e8 <delay_us>
		  if (last_input != current_input){
 800078e:	7d7a      	ldrb	r2, [r7, #21]
 8000790:	7cbb      	ldrb	r3, [r7, #18]
 8000792:	429a      	cmp	r2, r3
 8000794:	f000 80ed 	beq.w	8000972 <main+0x28e>
		  		  if(current_input == '*'){
 8000798:	7cbb      	ldrb	r3, [r7, #18]
 800079a:	2b2a      	cmp	r3, #42	@ 0x2a
 800079c:	f040 80e9 	bne.w	8000972 <main+0x28e>
		  			  state++;
 80007a0:	7dfb      	ldrb	r3, [r7, #23]
 80007a2:	3301      	adds	r3, #1
 80007a4:	75fb      	strb	r3, [r7, #23]
		  			  break;
 80007a6:	e0e9      	b.n	800097c <main+0x298>
		  }
		  break;
	  case 1:

		  // Let user know that they can input now
		  Lcd_write_string("Enter a time:", 0);
 80007a8:	2100      	movs	r1, #0
 80007aa:	4879      	ldr	r0, [pc, #484]	@ (8000990 <main+0x2ac>)
 80007ac:	f7ff fed6 	bl	800055c <Lcd_write_string>

		  //If the current input is a number
		  if (isdigit(current_input) && current_input != '\0' && current_input != '#'){
 80007b0:	7cbb      	ldrb	r3, [r7, #18]
 80007b2:	3301      	adds	r3, #1
 80007b4:	4a77      	ldr	r2, [pc, #476]	@ (8000994 <main+0x2b0>)
 80007b6:	4413      	add	r3, r2
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	f003 0304 	and.w	r3, r3, #4
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d01e      	beq.n	8000800 <main+0x11c>
 80007c2:	7cbb      	ldrb	r3, [r7, #18]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d01b      	beq.n	8000800 <main+0x11c>
 80007c8:	7cbb      	ldrb	r3, [r7, #18]
 80007ca:	2b23      	cmp	r3, #35	@ 0x23
 80007cc:	d018      	beq.n	8000800 <main+0x11c>
			  //And if there is an input delta
			  if (last_input != current_input){
 80007ce:	7d7a      	ldrb	r2, [r7, #21]
 80007d0:	7cbb      	ldrb	r3, [r7, #18]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d014      	beq.n	8000800 <main+0x11c>
				  //if the index is at the first 2 digits
				  if(time_idx < 2){
 80007d6:	7dbb      	ldrb	r3, [r7, #22]
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d807      	bhi.n	80007ec <main+0x108>
					  bottom_string[time_idx + 11] = current_input;
 80007dc:	7dbb      	ldrb	r3, [r7, #22]
 80007de:	330b      	adds	r3, #11
 80007e0:	3318      	adds	r3, #24
 80007e2:	443b      	add	r3, r7
 80007e4:	7cba      	ldrb	r2, [r7, #18]
 80007e6:	f803 2c18 	strb.w	r2, [r3, #-24]
 80007ea:	e006      	b.n	80007fa <main+0x116>
				  }
				  //if the index is at the last 2 digits
				  else{
					  bottom_string[time_idx + 12] = current_input;
 80007ec:	7dbb      	ldrb	r3, [r7, #22]
 80007ee:	330c      	adds	r3, #12
 80007f0:	3318      	adds	r3, #24
 80007f2:	443b      	add	r3, r7
 80007f4:	7cba      	ldrb	r2, [r7, #18]
 80007f6:	f803 2c18 	strb.w	r2, [r3, #-24]
				  }
				  //Add to time digit index
				  time_idx++;
 80007fa:	7dbb      	ldrb	r3, [r7, #22]
 80007fc:	3301      	adds	r3, #1
 80007fe:	75bb      	strb	r3, [r7, #22]
			  }

		  }
		  //Check if we have reached the 4th digit
		  if (time_idx >= 4) {
 8000800:	7dbb      	ldrb	r3, [r7, #22]
 8000802:	2b03      	cmp	r3, #3
 8000804:	f240 80b7 	bls.w	8000976 <main+0x292>
			  //Jump to state 2
			  state++;
 8000808:	7dfb      	ldrb	r3, [r7, #23]
 800080a:	3301      	adds	r3, #1
 800080c:	75fb      	strb	r3, [r7, #23]
			  //Limiting times to be only up to 59 minutes and 59 seconds
			  if( ((int)bottom_string[11] & 0x0f) > 5){
 800080e:	7afb      	ldrb	r3, [r7, #11]
 8000810:	f003 030f 	and.w	r3, r3, #15
 8000814:	2b05      	cmp	r3, #5
 8000816:	dd01      	ble.n	800081c <main+0x138>
				  bottom_string[11] = '5';
 8000818:	2335      	movs	r3, #53	@ 0x35
 800081a:	72fb      	strb	r3, [r7, #11]
			  }
			  if( ((int)bottom_string[14] & 0x0f) > 5){
 800081c:	7bbb      	ldrb	r3, [r7, #14]
 800081e:	f003 030f 	and.w	r3, r3, #15
 8000822:	2b05      	cmp	r3, #5
 8000824:	dd01      	ble.n	800082a <main+0x146>
				  bottom_string[14] = '5';
 8000826:	2335      	movs	r3, #53	@ 0x35
 8000828:	73bb      	strb	r3, [r7, #14]
			  }

			  //recording what time was entered as an integer
			  minutes = ((bottom_string[11] & 0x0f) * 10) + (bottom_string[12] & 0x0f);
 800082a:	7afb      	ldrb	r3, [r7, #11]
 800082c:	f003 030f 	and.w	r3, r3, #15
 8000830:	b2db      	uxtb	r3, r3
 8000832:	461a      	mov	r2, r3
 8000834:	0092      	lsls	r2, r2, #2
 8000836:	4413      	add	r3, r2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	b2da      	uxtb	r2, r3
 800083c:	7b3b      	ldrb	r3, [r7, #12]
 800083e:	f003 030f 	and.w	r3, r3, #15
 8000842:	b2db      	uxtb	r3, r3
 8000844:	4413      	add	r3, r2
 8000846:	753b      	strb	r3, [r7, #20]
			  seconds = ((bottom_string[14] & 0x0f) * 10) + (bottom_string[15] & 0x0f);
 8000848:	7bbb      	ldrb	r3, [r7, #14]
 800084a:	f003 030f 	and.w	r3, r3, #15
 800084e:	b2db      	uxtb	r3, r3
 8000850:	461a      	mov	r2, r3
 8000852:	0092      	lsls	r2, r2, #2
 8000854:	4413      	add	r3, r2
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	b2da      	uxtb	r2, r3
 800085a:	7bfb      	ldrb	r3, [r7, #15]
 800085c:	f003 030f 	and.w	r3, r3, #15
 8000860:	b2db      	uxtb	r3, r3
 8000862:	4413      	add	r3, r2
 8000864:	74fb      	strb	r3, [r7, #19]
			  break;
 8000866:	e089      	b.n	800097c <main+0x298>
		  }
		  break;

	  case 2:
		  //Prompt user to start the count down
		  Lcd_write_string("'#' to start", 0);
 8000868:	2100      	movs	r1, #0
 800086a:	484b      	ldr	r0, [pc, #300]	@ (8000998 <main+0x2b4>)
 800086c:	f7ff fe76 	bl	800055c <Lcd_write_string>
		  if(Keypad_Read() == '#'){
 8000870:	f7ff fd70 	bl	8000354 <Keypad_Read>
 8000874:	4603      	mov	r3, r0
 8000876:	2b23      	cmp	r3, #35	@ 0x23
 8000878:	d17f      	bne.n	800097a <main+0x296>
			  state++;
 800087a:	7dfb      	ldrb	r3, [r7, #23]
 800087c:	3301      	adds	r3, #1
 800087e:	75fb      	strb	r3, [r7, #23]
		  }


		  break;
 8000880:	e07b      	b.n	800097a <main+0x296>
	  case 3:
		  //Let user know that count down has begun
		  Lcd_write_string("Counting down!", 0);
 8000882:	2100      	movs	r1, #0
 8000884:	4845      	ldr	r0, [pc, #276]	@ (800099c <main+0x2b8>)
 8000886:	f7ff fe69 	bl	800055c <Lcd_write_string>

		  //When count down is complete, move to next state
		  if (minutes == 0 && seconds == 0){
 800088a:	7d3b      	ldrb	r3, [r7, #20]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d106      	bne.n	800089e <main+0x1ba>
 8000890:	7cfb      	ldrb	r3, [r7, #19]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d103      	bne.n	800089e <main+0x1ba>
			  state++;
 8000896:	7dfb      	ldrb	r3, [r7, #23]
 8000898:	3301      	adds	r3, #1
 800089a:	75fb      	strb	r3, [r7, #23]
			  break;
 800089c:	e06e      	b.n	800097c <main+0x298>

		  }
		  //If we've counted down on the seconds timer, roll us over and subtract from minutes
		  else if(seconds == 0){
 800089e:	7cfb      	ldrb	r3, [r7, #19]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d105      	bne.n	80008b0 <main+0x1cc>
			  seconds = 59;
 80008a4:	233b      	movs	r3, #59	@ 0x3b
 80008a6:	74fb      	strb	r3, [r7, #19]
			  --minutes;
 80008a8:	7d3b      	ldrb	r3, [r7, #20]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	753b      	strb	r3, [r7, #20]
 80008ae:	e002      	b.n	80008b6 <main+0x1d2>
		  }
		  //Otherwise, tick a second down
		  else{
			  seconds = seconds - 1;
 80008b0:	7cfb      	ldrb	r3, [r7, #19]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	74fb      	strb	r3, [r7, #19]
		  }

		  //Update string for the count down to be displayed
		  bottom_string[11] = (minutes / 10) | 0x30;
 80008b6:	7d3b      	ldrb	r3, [r7, #20]
 80008b8:	4a39      	ldr	r2, [pc, #228]	@ (80009a0 <main+0x2bc>)
 80008ba:	fba2 2303 	umull	r2, r3, r2, r3
 80008be:	08db      	lsrs	r3, r3, #3
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	72fb      	strb	r3, [r7, #11]
		  bottom_string[12] = (minutes - (minutes / 10)*10) | 0x30;
 80008ca:	7d3b      	ldrb	r3, [r7, #20]
 80008cc:	4a34      	ldr	r2, [pc, #208]	@ (80009a0 <main+0x2bc>)
 80008ce:	fba2 2303 	umull	r2, r3, r2, r3
 80008d2:	08db      	lsrs	r3, r3, #3
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	461a      	mov	r2, r3
 80008d8:	0152      	lsls	r2, r2, #5
 80008da:	1ad2      	subs	r2, r2, r3
 80008dc:	0092      	lsls	r2, r2, #2
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	7d3b      	ldrb	r3, [r7, #20]
 80008e6:	4413      	add	r3, r2
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	b25b      	sxtb	r3, r3
 80008ec:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80008f0:	b25b      	sxtb	r3, r3
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	733b      	strb	r3, [r7, #12]


		  bottom_string[14] = (seconds / 10) | 0x30;
 80008f6:	7cfb      	ldrb	r3, [r7, #19]
 80008f8:	4a29      	ldr	r2, [pc, #164]	@ (80009a0 <main+0x2bc>)
 80008fa:	fba2 2303 	umull	r2, r3, r2, r3
 80008fe:	08db      	lsrs	r3, r3, #3
 8000900:	b2db      	uxtb	r3, r3
 8000902:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000906:	b2db      	uxtb	r3, r3
 8000908:	73bb      	strb	r3, [r7, #14]
		  bottom_string[15] = (seconds - (seconds / 10)*10) | 0x30;
 800090a:	7cfb      	ldrb	r3, [r7, #19]
 800090c:	4a24      	ldr	r2, [pc, #144]	@ (80009a0 <main+0x2bc>)
 800090e:	fba2 2303 	umull	r2, r3, r2, r3
 8000912:	08db      	lsrs	r3, r3, #3
 8000914:	b2db      	uxtb	r3, r3
 8000916:	461a      	mov	r2, r3
 8000918:	0152      	lsls	r2, r2, #5
 800091a:	1ad2      	subs	r2, r2, r3
 800091c:	0092      	lsls	r2, r2, #2
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	b2da      	uxtb	r2, r3
 8000924:	7cfb      	ldrb	r3, [r7, #19]
 8000926:	4413      	add	r3, r2
 8000928:	b2db      	uxtb	r3, r3
 800092a:	b25b      	sxtb	r3, r3
 800092c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000930:	b25b      	sxtb	r3, r3
 8000932:	b2db      	uxtb	r3, r3
 8000934:	73fb      	strb	r3, [r7, #15]

		  // One seconds delay (Theoretically)
		  delay_us(1000000);
 8000936:	481b      	ldr	r0, [pc, #108]	@ (80009a4 <main+0x2c0>)
 8000938:	f7ff fd56 	bl	80003e8 <delay_us>
		  break;
 800093c:	e01e      	b.n	800097c <main+0x298>
	  case 4:
		  //Let user know that count down is finished, flash back light
		  Lcd_write_string("Timer done!!", 0);
 800093e:	2100      	movs	r1, #0
 8000940:	4819      	ldr	r0, [pc, #100]	@ (80009a8 <main+0x2c4>)
 8000942:	f7ff fe0b 	bl	800055c <Lcd_write_string>
		  Lcd_backlight_off();
 8000946:	f7ff fe49 	bl	80005dc <Lcd_backlight_off>
		  delay_us(250000);
 800094a:	4818      	ldr	r0, [pc, #96]	@ (80009ac <main+0x2c8>)
 800094c:	f7ff fd4c 	bl	80003e8 <delay_us>
		  Lcd_backlight_on();
 8000950:	f7ff fe34 	bl	80005bc <Lcd_backlight_on>
		  delay_us(125000);
 8000954:	4816      	ldr	r0, [pc, #88]	@ (80009b0 <main+0x2cc>)
 8000956:	f7ff fd47 	bl	80003e8 <delay_us>
		  Lcd_backlight_off();
 800095a:	f7ff fe3f 	bl	80005dc <Lcd_backlight_off>
		  delay_us(125000/2);
 800095e:	f24f 4024 	movw	r0, #62500	@ 0xf424
 8000962:	f7ff fd41 	bl	80003e8 <delay_us>
		  Lcd_backlight_on();
 8000966:	f7ff fe29 	bl	80005bc <Lcd_backlight_on>
		  delay_us(250000);
 800096a:	4810      	ldr	r0, [pc, #64]	@ (80009ac <main+0x2c8>)
 800096c:	f7ff fd3c 	bl	80003e8 <delay_us>
		  break;
 8000970:	e004      	b.n	800097c <main+0x298>
		  break;
 8000972:	bf00      	nop
 8000974:	e002      	b.n	800097c <main+0x298>
		  break;
 8000976:	bf00      	nop
 8000978:	e000      	b.n	800097c <main+0x298>
		  break;
 800097a:	bf00      	nop


	  }

	  //Record last known input for checking delta later
	  last_input = current_input;
 800097c:	7cbb      	ldrb	r3, [r7, #18]
 800097e:	757b      	strb	r3, [r7, #21]
	  current_input = Keypad_Read();
 8000980:	e6ca      	b.n	8000718 <main+0x34>
 8000982:	bf00      	nop
 8000984:	08001b68 	.word	0x08001b68
 8000988:	08001bb8 	.word	0x08001bb8
 800098c:	0007a120 	.word	0x0007a120
 8000990:	08001b78 	.word	0x08001b78
 8000994:	08001c0c 	.word	0x08001c0c
 8000998:	08001b88 	.word	0x08001b88
 800099c:	08001b98 	.word	0x08001b98
 80009a0:	cccccccd 	.word	0xcccccccd
 80009a4:	000f4240 	.word	0x000f4240
 80009a8:	08001ba8 	.word	0x08001ba8
 80009ac:	0003d090 	.word	0x0003d090
 80009b0:	0001e848 	.word	0x0001e848

080009b4 <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b096      	sub	sp, #88	@ 0x58
 80009b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	2244      	movs	r2, #68	@ 0x44
 80009c0:	2100      	movs	r1, #0
 80009c2:	4618      	mov	r0, r3
 80009c4:	f001 f898 	bl	8001af8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c8:	463b      	mov	r3, r7
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
 80009d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009da:	f000 fa31 	bl	8000e40 <HAL_PWREx_ControlVoltageScaling>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009e4:	f000 f82d 	bl	8000a42 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009e8:	2310      	movs	r3, #16
 80009ea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009ec:	2301      	movs	r3, #1
 80009ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009f4:	2360      	movs	r3, #96	@ 0x60
 80009f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fa73 	bl	8000eec <HAL_RCC_OscConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000a0c:	f000 f819 	bl	8000a42 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a10:	230f      	movs	r3, #15
 8000a12:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a14:	2300      	movs	r3, #0
 8000a16:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a26:	463b      	mov	r3, r7
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f000 fe78 	bl	8001720 <HAL_RCC_ClockConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000a36:	f000 f804 	bl	8000a42 <Error_Handler>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	3758      	adds	r7, #88	@ 0x58
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <Error_Handler>:
    ITM_SendChar(ch);
    return ch;
}

void Error_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a46:	b672      	cpsid	i
}
 8000a48:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4a:	bf00      	nop
 8000a4c:	e7fd      	b.n	8000a4a <Error_Handler+0x8>
	...

08000a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a56:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <HAL_MspInit+0x44>)
 8000a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a94 <HAL_MspInit+0x44>)
 8000a5c:	f043 0301 	orr.w	r3, r3, #1
 8000a60:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a62:	4b0c      	ldr	r3, [pc, #48]	@ (8000a94 <HAL_MspInit+0x44>)
 8000a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a6e:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <HAL_MspInit+0x44>)
 8000a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a72:	4a08      	ldr	r2, [pc, #32]	@ (8000a94 <HAL_MspInit+0x44>)
 8000a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a78:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_MspInit+0x44>)
 8000a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a82:	603b      	str	r3, [r7, #0]
 8000a84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	40021000 	.word	0x40021000

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <NMI_Handler+0x4>

08000aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <MemManage_Handler+0x4>

08000ab0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <BusFault_Handler+0x4>

08000ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <UsageFault_Handler+0x4>

08000ac0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aee:	f000 f893 	bl	8000c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <SystemInit+0x20>)
 8000afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b02:	4a05      	ldr	r2, [pc, #20]	@ (8000b18 <SystemInit+0x20>)
 8000b04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b54 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b20:	f7ff ffea 	bl	8000af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b24:	480c      	ldr	r0, [pc, #48]	@ (8000b58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b26:	490d      	ldr	r1, [pc, #52]	@ (8000b5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b28:	4a0d      	ldr	r2, [pc, #52]	@ (8000b60 <LoopForever+0xe>)
  movs r3, #0
 8000b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b2c:	e002      	b.n	8000b34 <LoopCopyDataInit>

08000b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b32:	3304      	adds	r3, #4

08000b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b38:	d3f9      	bcc.n	8000b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b68 <LoopForever+0x16>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b40:	e001      	b.n	8000b46 <LoopFillZerobss>

08000b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b44:	3204      	adds	r2, #4

08000b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b48:	d3fb      	bcc.n	8000b42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b4a:	f000 ffdd 	bl	8001b08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b4e:	f7ff fdc9 	bl	80006e4 <main>

08000b52 <LoopForever>:

LoopForever:
    b LoopForever
 8000b52:	e7fe      	b.n	8000b52 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b54:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000b58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b5c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b60:	08001d18 	.word	0x08001d18
  ldr r2, =_sbss
 8000b64:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b68:	2000002c 	.word	0x2000002c

08000b6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b6c:	e7fe      	b.n	8000b6c <ADC1_2_IRQHandler>

08000b6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b082      	sub	sp, #8
 8000b72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b74:	2300      	movs	r3, #0
 8000b76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b78:	2003      	movs	r0, #3
 8000b7a:	f000 f91f 	bl	8000dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b7e:	2000      	movs	r0, #0
 8000b80:	f000 f80e 	bl	8000ba0 <HAL_InitTick>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d002      	beq.n	8000b90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	71fb      	strb	r3, [r7, #7]
 8000b8e:	e001      	b.n	8000b94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b90:	f7ff ff5e 	bl	8000a50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b94:	79fb      	ldrb	r3, [r7, #7]
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
	...

08000ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bac:	4b17      	ldr	r3, [pc, #92]	@ (8000c0c <HAL_InitTick+0x6c>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d023      	beq.n	8000bfc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bb4:	4b16      	ldr	r3, [pc, #88]	@ (8000c10 <HAL_InitTick+0x70>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <HAL_InitTick+0x6c>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f000 f91d 	bl	8000e0a <HAL_SYSTICK_Config>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d10f      	bne.n	8000bf6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2b0f      	cmp	r3, #15
 8000bda:	d809      	bhi.n	8000bf0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	6879      	ldr	r1, [r7, #4]
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be4:	f000 f8f5 	bl	8000dd2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000be8:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <HAL_InitTick+0x74>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6013      	str	r3, [r2, #0]
 8000bee:	e007      	b.n	8000c00 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	73fb      	strb	r3, [r7, #15]
 8000bf4:	e004      	b.n	8000c00 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	73fb      	strb	r3, [r7, #15]
 8000bfa:	e001      	b.n	8000c00 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	20000000 	.word	0x20000000
 8000c14:	20000004 	.word	0x20000004

08000c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <HAL_IncTick+0x20>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	461a      	mov	r2, r3
 8000c22:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x24>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4413      	add	r3, r2
 8000c28:	4a04      	ldr	r2, [pc, #16]	@ (8000c3c <HAL_IncTick+0x24>)
 8000c2a:	6013      	str	r3, [r2, #0]
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	20000008 	.word	0x20000008
 8000c3c:	20000028 	.word	0x20000028

08000c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  return uwTick;
 8000c44:	4b03      	ldr	r3, [pc, #12]	@ (8000c54 <HAL_GetTick+0x14>)
 8000c46:	681b      	ldr	r3, [r3, #0]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	20000028 	.word	0x20000028

08000c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c68:	4b0c      	ldr	r3, [pc, #48]	@ (8000c9c <__NVIC_SetPriorityGrouping+0x44>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c6e:	68ba      	ldr	r2, [r7, #8]
 8000c70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c74:	4013      	ands	r3, r2
 8000c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8a:	4a04      	ldr	r2, [pc, #16]	@ (8000c9c <__NVIC_SetPriorityGrouping+0x44>)
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	60d3      	str	r3, [r2, #12]
}
 8000c90:	bf00      	nop
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca4:	4b04      	ldr	r3, [pc, #16]	@ (8000cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	0a1b      	lsrs	r3, r3, #8
 8000caa:	f003 0307 	and.w	r3, r3, #7
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	e000ed00 	.word	0xe000ed00

08000cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	6039      	str	r1, [r7, #0]
 8000cc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	db0a      	blt.n	8000ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	490c      	ldr	r1, [pc, #48]	@ (8000d08 <__NVIC_SetPriority+0x4c>)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	0112      	lsls	r2, r2, #4
 8000cdc:	b2d2      	uxtb	r2, r2
 8000cde:	440b      	add	r3, r1
 8000ce0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce4:	e00a      	b.n	8000cfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	4908      	ldr	r1, [pc, #32]	@ (8000d0c <__NVIC_SetPriority+0x50>)
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	f003 030f 	and.w	r3, r3, #15
 8000cf2:	3b04      	subs	r3, #4
 8000cf4:	0112      	lsls	r2, r2, #4
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	440b      	add	r3, r1
 8000cfa:	761a      	strb	r2, [r3, #24]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000e100 	.word	0xe000e100
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b089      	sub	sp, #36	@ 0x24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	f1c3 0307 	rsb	r3, r3, #7
 8000d2a:	2b04      	cmp	r3, #4
 8000d2c:	bf28      	it	cs
 8000d2e:	2304      	movcs	r3, #4
 8000d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	3304      	adds	r3, #4
 8000d36:	2b06      	cmp	r3, #6
 8000d38:	d902      	bls.n	8000d40 <NVIC_EncodePriority+0x30>
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	3b03      	subs	r3, #3
 8000d3e:	e000      	b.n	8000d42 <NVIC_EncodePriority+0x32>
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4e:	43da      	mvns	r2, r3
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	401a      	ands	r2, r3
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d62:	43d9      	mvns	r1, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d68:	4313      	orrs	r3, r2
         );
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3724      	adds	r7, #36	@ 0x24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d88:	d301      	bcc.n	8000d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e00f      	b.n	8000dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000db8 <SysTick_Config+0x40>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d96:	210f      	movs	r1, #15
 8000d98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d9c:	f7ff ff8e 	bl	8000cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da0:	4b05      	ldr	r3, [pc, #20]	@ (8000db8 <SysTick_Config+0x40>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000da6:	4b04      	ldr	r3, [pc, #16]	@ (8000db8 <SysTick_Config+0x40>)
 8000da8:	2207      	movs	r2, #7
 8000daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	e000e010 	.word	0xe000e010

08000dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff ff47 	bl	8000c58 <__NVIC_SetPriorityGrouping>
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b086      	sub	sp, #24
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	4603      	mov	r3, r0
 8000dda:	60b9      	str	r1, [r7, #8]
 8000ddc:	607a      	str	r2, [r7, #4]
 8000dde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000de0:	2300      	movs	r3, #0
 8000de2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000de4:	f7ff ff5c 	bl	8000ca0 <__NVIC_GetPriorityGrouping>
 8000de8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	68b9      	ldr	r1, [r7, #8]
 8000dee:	6978      	ldr	r0, [r7, #20]
 8000df0:	f7ff ff8e 	bl	8000d10 <NVIC_EncodePriority>
 8000df4:	4602      	mov	r2, r0
 8000df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ff5d 	bl	8000cbc <__NVIC_SetPriority>
}
 8000e02:	bf00      	nop
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b082      	sub	sp, #8
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ffb0 	bl	8000d78 <SysTick_Config>
 8000e18:	4603      	mov	r3, r0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e28:	4b04      	ldr	r3, [pc, #16]	@ (8000e3c <HAL_PWREx_GetVoltageRange+0x18>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	40007000 	.word	0x40007000

08000e40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e4e:	d130      	bne.n	8000eb2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e50:	4b23      	ldr	r3, [pc, #140]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e5c:	d038      	beq.n	8000ed0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000e66:	4a1e      	ldr	r2, [pc, #120]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e6c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2232      	movs	r2, #50	@ 0x32
 8000e74:	fb02 f303 	mul.w	r3, r2, r3
 8000e78:	4a1b      	ldr	r2, [pc, #108]	@ (8000ee8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7e:	0c9b      	lsrs	r3, r3, #18
 8000e80:	3301      	adds	r3, #1
 8000e82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e84:	e002      	b.n	8000e8c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	3b01      	subs	r3, #1
 8000e8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e8c:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e8e:	695b      	ldr	r3, [r3, #20]
 8000e90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e98:	d102      	bne.n	8000ea0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d1f2      	bne.n	8000e86 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ea2:	695b      	ldr	r3, [r3, #20]
 8000ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000eac:	d110      	bne.n	8000ed0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e00f      	b.n	8000ed2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ebe:	d007      	beq.n	8000ed0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ec0:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ec8:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ece:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	40007000 	.word	0x40007000
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	431bde83 	.word	0x431bde83

08000eec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b088      	sub	sp, #32
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d102      	bne.n	8000f00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	f000 bc08 	b.w	8001710 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f00:	4b96      	ldr	r3, [pc, #600]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	f003 030c 	and.w	r3, r3, #12
 8000f08:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f0a:	4b94      	ldr	r3, [pc, #592]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f0c:	68db      	ldr	r3, [r3, #12]
 8000f0e:	f003 0303 	and.w	r3, r3, #3
 8000f12:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 0310 	and.w	r3, r3, #16
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	f000 80e4 	beq.w	80010ea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f22:	69bb      	ldr	r3, [r7, #24]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d007      	beq.n	8000f38 <HAL_RCC_OscConfig+0x4c>
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	2b0c      	cmp	r3, #12
 8000f2c:	f040 808b 	bne.w	8001046 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	f040 8087 	bne.w	8001046 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f38:	4b88      	ldr	r3, [pc, #544]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d005      	beq.n	8000f50 <HAL_RCC_OscConfig+0x64>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d101      	bne.n	8000f50 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e3df      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6a1a      	ldr	r2, [r3, #32]
 8000f54:	4b81      	ldr	r3, [pc, #516]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 0308 	and.w	r3, r3, #8
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d004      	beq.n	8000f6a <HAL_RCC_OscConfig+0x7e>
 8000f60:	4b7e      	ldr	r3, [pc, #504]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000f68:	e005      	b.n	8000f76 <HAL_RCC_OscConfig+0x8a>
 8000f6a:	4b7c      	ldr	r3, [pc, #496]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f70:	091b      	lsrs	r3, r3, #4
 8000f72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d223      	bcs.n	8000fc2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6a1b      	ldr	r3, [r3, #32]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fd5a 	bl	8001a38 <RCC_SetFlashLatencyFromMSIRange>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e3c0      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f8e:	4b73      	ldr	r3, [pc, #460]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a72      	ldr	r2, [pc, #456]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f94:	f043 0308 	orr.w	r3, r3, #8
 8000f98:	6013      	str	r3, [r2, #0]
 8000f9a:	4b70      	ldr	r3, [pc, #448]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a1b      	ldr	r3, [r3, #32]
 8000fa6:	496d      	ldr	r1, [pc, #436]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fac:	4b6b      	ldr	r3, [pc, #428]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	69db      	ldr	r3, [r3, #28]
 8000fb8:	021b      	lsls	r3, r3, #8
 8000fba:	4968      	ldr	r1, [pc, #416]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	604b      	str	r3, [r1, #4]
 8000fc0:	e025      	b.n	800100e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fc2:	4b66      	ldr	r3, [pc, #408]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a65      	ldr	r2, [pc, #404]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fc8:	f043 0308 	orr.w	r3, r3, #8
 8000fcc:	6013      	str	r3, [r2, #0]
 8000fce:	4b63      	ldr	r3, [pc, #396]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6a1b      	ldr	r3, [r3, #32]
 8000fda:	4960      	ldr	r1, [pc, #384]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fe0:	4b5e      	ldr	r3, [pc, #376]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	69db      	ldr	r3, [r3, #28]
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	495b      	ldr	r1, [pc, #364]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d109      	bne.n	800100e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6a1b      	ldr	r3, [r3, #32]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 fd1a 	bl	8001a38 <RCC_SetFlashLatencyFromMSIRange>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	e380      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800100e:	f000 fc87 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 8001012:	4602      	mov	r2, r0
 8001014:	4b51      	ldr	r3, [pc, #324]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	091b      	lsrs	r3, r3, #4
 800101a:	f003 030f 	and.w	r3, r3, #15
 800101e:	4950      	ldr	r1, [pc, #320]	@ (8001160 <HAL_RCC_OscConfig+0x274>)
 8001020:	5ccb      	ldrb	r3, [r1, r3]
 8001022:	f003 031f 	and.w	r3, r3, #31
 8001026:	fa22 f303 	lsr.w	r3, r2, r3
 800102a:	4a4e      	ldr	r2, [pc, #312]	@ (8001164 <HAL_RCC_OscConfig+0x278>)
 800102c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800102e:	4b4e      	ldr	r3, [pc, #312]	@ (8001168 <HAL_RCC_OscConfig+0x27c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fdb4 	bl	8000ba0 <HAL_InitTick>
 8001038:	4603      	mov	r3, r0
 800103a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d052      	beq.n	80010e8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	e364      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	699b      	ldr	r3, [r3, #24]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d032      	beq.n	80010b4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800104e:	4b43      	ldr	r3, [pc, #268]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a42      	ldr	r2, [pc, #264]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800105a:	f7ff fdf1 	bl	8000c40 <HAL_GetTick>
 800105e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001060:	e008      	b.n	8001074 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001062:	f7ff fded 	bl	8000c40 <HAL_GetTick>
 8001066:	4602      	mov	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b02      	cmp	r3, #2
 800106e:	d901      	bls.n	8001074 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001070:	2303      	movs	r3, #3
 8001072:	e34d      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001074:	4b39      	ldr	r3, [pc, #228]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0f0      	beq.n	8001062 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001080:	4b36      	ldr	r3, [pc, #216]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a35      	ldr	r2, [pc, #212]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001086:	f043 0308 	orr.w	r3, r3, #8
 800108a:	6013      	str	r3, [r2, #0]
 800108c:	4b33      	ldr	r3, [pc, #204]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	4930      	ldr	r1, [pc, #192]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 800109a:	4313      	orrs	r3, r2
 800109c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800109e:	4b2f      	ldr	r3, [pc, #188]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	492b      	ldr	r1, [pc, #172]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 80010ae:	4313      	orrs	r3, r2
 80010b0:	604b      	str	r3, [r1, #4]
 80010b2:	e01a      	b.n	80010ea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80010b4:	4b29      	ldr	r3, [pc, #164]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a28      	ldr	r2, [pc, #160]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 80010ba:	f023 0301 	bic.w	r3, r3, #1
 80010be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80010c0:	f7ff fdbe 	bl	8000c40 <HAL_GetTick>
 80010c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80010c6:	e008      	b.n	80010da <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010c8:	f7ff fdba 	bl	8000c40 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e31a      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80010da:	4b20      	ldr	r3, [pc, #128]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d1f0      	bne.n	80010c8 <HAL_RCC_OscConfig+0x1dc>
 80010e6:	e000      	b.n	80010ea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d073      	beq.n	80011de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	2b08      	cmp	r3, #8
 80010fa:	d005      	beq.n	8001108 <HAL_RCC_OscConfig+0x21c>
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	2b0c      	cmp	r3, #12
 8001100:	d10e      	bne.n	8001120 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	2b03      	cmp	r3, #3
 8001106:	d10b      	bne.n	8001120 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001108:	4b14      	ldr	r3, [pc, #80]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d063      	beq.n	80011dc <HAL_RCC_OscConfig+0x2f0>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d15f      	bne.n	80011dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e2f7      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001128:	d106      	bne.n	8001138 <HAL_RCC_OscConfig+0x24c>
 800112a:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a0b      	ldr	r2, [pc, #44]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001134:	6013      	str	r3, [r2, #0]
 8001136:	e025      	b.n	8001184 <HAL_RCC_OscConfig+0x298>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001140:	d114      	bne.n	800116c <HAL_RCC_OscConfig+0x280>
 8001142:	4b06      	ldr	r3, [pc, #24]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a05      	ldr	r2, [pc, #20]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001148:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800114c:	6013      	str	r3, [r2, #0]
 800114e:	4b03      	ldr	r3, [pc, #12]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a02      	ldr	r2, [pc, #8]	@ (800115c <HAL_RCC_OscConfig+0x270>)
 8001154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	e013      	b.n	8001184 <HAL_RCC_OscConfig+0x298>
 800115c:	40021000 	.word	0x40021000
 8001160:	08001bcc 	.word	0x08001bcc
 8001164:	20000000 	.word	0x20000000
 8001168:	20000004 	.word	0x20000004
 800116c:	4ba0      	ldr	r3, [pc, #640]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a9f      	ldr	r2, [pc, #636]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b9d      	ldr	r3, [pc, #628]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a9c      	ldr	r2, [pc, #624]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 800117e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d013      	beq.n	80011b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800118c:	f7ff fd58 	bl	8000c40 <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001194:	f7ff fd54 	bl	8000c40 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b64      	cmp	r3, #100	@ 0x64
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e2b4      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011a6:	4b92      	ldr	r3, [pc, #584]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d0f0      	beq.n	8001194 <HAL_RCC_OscConfig+0x2a8>
 80011b2:	e014      	b.n	80011de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b4:	f7ff fd44 	bl	8000c40 <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011bc:	f7ff fd40 	bl	8000c40 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b64      	cmp	r3, #100	@ 0x64
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e2a0      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011ce:	4b88      	ldr	r3, [pc, #544]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1f0      	bne.n	80011bc <HAL_RCC_OscConfig+0x2d0>
 80011da:	e000      	b.n	80011de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d060      	beq.n	80012ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	d005      	beq.n	80011fc <HAL_RCC_OscConfig+0x310>
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	2b0c      	cmp	r3, #12
 80011f4:	d119      	bne.n	800122a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d116      	bne.n	800122a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011fc:	4b7c      	ldr	r3, [pc, #496]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001204:	2b00      	cmp	r3, #0
 8001206:	d005      	beq.n	8001214 <HAL_RCC_OscConfig+0x328>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e27d      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001214:	4b76      	ldr	r3, [pc, #472]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	691b      	ldr	r3, [r3, #16]
 8001220:	061b      	lsls	r3, r3, #24
 8001222:	4973      	ldr	r1, [pc, #460]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001224:	4313      	orrs	r3, r2
 8001226:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001228:	e040      	b.n	80012ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d023      	beq.n	800127a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001232:	4b6f      	ldr	r3, [pc, #444]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a6e      	ldr	r2, [pc, #440]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800123c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123e:	f7ff fcff 	bl	8000c40 <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001244:	e008      	b.n	8001258 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001246:	f7ff fcfb 	bl	8000c40 <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d901      	bls.n	8001258 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001254:	2303      	movs	r3, #3
 8001256:	e25b      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001258:	4b65      	ldr	r3, [pc, #404]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001260:	2b00      	cmp	r3, #0
 8001262:	d0f0      	beq.n	8001246 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001264:	4b62      	ldr	r3, [pc, #392]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	691b      	ldr	r3, [r3, #16]
 8001270:	061b      	lsls	r3, r3, #24
 8001272:	495f      	ldr	r1, [pc, #380]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001274:	4313      	orrs	r3, r2
 8001276:	604b      	str	r3, [r1, #4]
 8001278:	e018      	b.n	80012ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800127a:	4b5d      	ldr	r3, [pc, #372]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a5c      	ldr	r2, [pc, #368]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001280:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001284:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001286:	f7ff fcdb 	bl	8000c40 <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800128c:	e008      	b.n	80012a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800128e:	f7ff fcd7 	bl	8000c40 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b02      	cmp	r3, #2
 800129a:	d901      	bls.n	80012a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e237      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012a0:	4b53      	ldr	r3, [pc, #332]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d1f0      	bne.n	800128e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0308 	and.w	r3, r3, #8
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d03c      	beq.n	8001332 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d01c      	beq.n	80012fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012c0:	4b4b      	ldr	r3, [pc, #300]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80012c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012c6:	4a4a      	ldr	r2, [pc, #296]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d0:	f7ff fcb6 	bl	8000c40 <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012d8:	f7ff fcb2 	bl	8000c40 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e212      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012ea:	4b41      	ldr	r3, [pc, #260]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80012ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0ef      	beq.n	80012d8 <HAL_RCC_OscConfig+0x3ec>
 80012f8:	e01b      	b.n	8001332 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012fa:	4b3d      	ldr	r3, [pc, #244]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80012fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001300:	4a3b      	ldr	r2, [pc, #236]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001302:	f023 0301 	bic.w	r3, r3, #1
 8001306:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800130a:	f7ff fc99 	bl	8000c40 <HAL_GetTick>
 800130e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001312:	f7ff fc95 	bl	8000c40 <HAL_GetTick>
 8001316:	4602      	mov	r2, r0
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e1f5      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001324:	4b32      	ldr	r3, [pc, #200]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001326:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1ef      	bne.n	8001312 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0304 	and.w	r3, r3, #4
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 80a6 	beq.w	800148c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001340:	2300      	movs	r3, #0
 8001342:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001344:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001348:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d10d      	bne.n	800136c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001350:	4b27      	ldr	r3, [pc, #156]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001354:	4a26      	ldr	r2, [pc, #152]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 8001356:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800135a:	6593      	str	r3, [r2, #88]	@ 0x58
 800135c:	4b24      	ldr	r3, [pc, #144]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 800135e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001360:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001368:	2301      	movs	r3, #1
 800136a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800136c:	4b21      	ldr	r3, [pc, #132]	@ (80013f4 <HAL_RCC_OscConfig+0x508>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001374:	2b00      	cmp	r3, #0
 8001376:	d118      	bne.n	80013aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001378:	4b1e      	ldr	r3, [pc, #120]	@ (80013f4 <HAL_RCC_OscConfig+0x508>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a1d      	ldr	r2, [pc, #116]	@ (80013f4 <HAL_RCC_OscConfig+0x508>)
 800137e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001382:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001384:	f7ff fc5c 	bl	8000c40 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800138c:	f7ff fc58 	bl	8000c40 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e1b8      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800139e:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <HAL_RCC_OscConfig+0x508>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d0f0      	beq.n	800138c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d108      	bne.n	80013c4 <HAL_RCC_OscConfig+0x4d8>
 80013b2:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80013b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013b8:	4a0d      	ldr	r2, [pc, #52]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013c2:	e029      	b.n	8001418 <HAL_RCC_OscConfig+0x52c>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2b05      	cmp	r3, #5
 80013ca:	d115      	bne.n	80013f8 <HAL_RCC_OscConfig+0x50c>
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80013ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013d2:	4a07      	ldr	r2, [pc, #28]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80013d4:	f043 0304 	orr.w	r3, r3, #4
 80013d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013dc:	4b04      	ldr	r3, [pc, #16]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80013de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013e2:	4a03      	ldr	r2, [pc, #12]	@ (80013f0 <HAL_RCC_OscConfig+0x504>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80013ec:	e014      	b.n	8001418 <HAL_RCC_OscConfig+0x52c>
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40007000 	.word	0x40007000
 80013f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80013fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013fe:	4a9c      	ldr	r2, [pc, #624]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001400:	f023 0301 	bic.w	r3, r3, #1
 8001404:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001408:	4b99      	ldr	r3, [pc, #612]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 800140a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800140e:	4a98      	ldr	r2, [pc, #608]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001410:	f023 0304 	bic.w	r3, r3, #4
 8001414:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d016      	beq.n	800144e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001420:	f7ff fc0e 	bl	8000c40 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001426:	e00a      	b.n	800143e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001428:	f7ff fc0a 	bl	8000c40 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001436:	4293      	cmp	r3, r2
 8001438:	d901      	bls.n	800143e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	e168      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800143e:	4b8c      	ldr	r3, [pc, #560]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0ed      	beq.n	8001428 <HAL_RCC_OscConfig+0x53c>
 800144c:	e015      	b.n	800147a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800144e:	f7ff fbf7 	bl	8000c40 <HAL_GetTick>
 8001452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001454:	e00a      	b.n	800146c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001456:	f7ff fbf3 	bl	8000c40 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001464:	4293      	cmp	r3, r2
 8001466:	d901      	bls.n	800146c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001468:	2303      	movs	r3, #3
 800146a:	e151      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800146c:	4b80      	ldr	r3, [pc, #512]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 800146e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1ed      	bne.n	8001456 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800147a:	7ffb      	ldrb	r3, [r7, #31]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d105      	bne.n	800148c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001480:	4b7b      	ldr	r3, [pc, #492]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001484:	4a7a      	ldr	r2, [pc, #488]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800148a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0320 	and.w	r3, r3, #32
 8001494:	2b00      	cmp	r3, #0
 8001496:	d03c      	beq.n	8001512 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149c:	2b00      	cmp	r3, #0
 800149e:	d01c      	beq.n	80014da <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80014a0:	4b73      	ldr	r3, [pc, #460]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80014a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014a6:	4a72      	ldr	r2, [pc, #456]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014b0:	f7ff fbc6 	bl	8000c40 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014b8:	f7ff fbc2 	bl	8000c40 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e122      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014ca:	4b69      	ldr	r3, [pc, #420]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80014cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d0ef      	beq.n	80014b8 <HAL_RCC_OscConfig+0x5cc>
 80014d8:	e01b      	b.n	8001512 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80014da:	4b65      	ldr	r3, [pc, #404]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80014dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014e0:	4a63      	ldr	r2, [pc, #396]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80014e2:	f023 0301 	bic.w	r3, r3, #1
 80014e6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014ea:	f7ff fba9 	bl	8000c40 <HAL_GetTick>
 80014ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014f2:	f7ff fba5 	bl	8000c40 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e105      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001504:	4b5a      	ldr	r3, [pc, #360]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001506:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1ef      	bne.n	80014f2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001516:	2b00      	cmp	r3, #0
 8001518:	f000 80f9 	beq.w	800170e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001520:	2b02      	cmp	r3, #2
 8001522:	f040 80cf 	bne.w	80016c4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001526:	4b52      	ldr	r3, [pc, #328]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	f003 0203 	and.w	r2, r3, #3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001536:	429a      	cmp	r2, r3
 8001538:	d12c      	bne.n	8001594 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001544:	3b01      	subs	r3, #1
 8001546:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001548:	429a      	cmp	r2, r3
 800154a:	d123      	bne.n	8001594 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001556:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001558:	429a      	cmp	r2, r3
 800155a:	d11b      	bne.n	8001594 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001566:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001568:	429a      	cmp	r2, r3
 800156a:	d113      	bne.n	8001594 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001576:	085b      	lsrs	r3, r3, #1
 8001578:	3b01      	subs	r3, #1
 800157a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800157c:	429a      	cmp	r2, r3
 800157e:	d109      	bne.n	8001594 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158a:	085b      	lsrs	r3, r3, #1
 800158c:	3b01      	subs	r3, #1
 800158e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001590:	429a      	cmp	r2, r3
 8001592:	d071      	beq.n	8001678 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	2b0c      	cmp	r3, #12
 8001598:	d068      	beq.n	800166c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800159a:	4b35      	ldr	r3, [pc, #212]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d105      	bne.n	80015b2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80015a6:	4b32      	ldr	r3, [pc, #200]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e0ac      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80015b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80015bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015c0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80015c2:	f7ff fb3d 	bl	8000c40 <HAL_GetTick>
 80015c6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ca:	f7ff fb39 	bl	8000c40 <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e099      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015dc:	4b24      	ldr	r3, [pc, #144]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d1f0      	bne.n	80015ca <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015e8:	4b21      	ldr	r3, [pc, #132]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 80015ea:	68da      	ldr	r2, [r3, #12]
 80015ec:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <HAL_RCC_OscConfig+0x788>)
 80015ee:	4013      	ands	r3, r2
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80015f8:	3a01      	subs	r2, #1
 80015fa:	0112      	lsls	r2, r2, #4
 80015fc:	4311      	orrs	r1, r2
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001602:	0212      	lsls	r2, r2, #8
 8001604:	4311      	orrs	r1, r2
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800160a:	0852      	lsrs	r2, r2, #1
 800160c:	3a01      	subs	r2, #1
 800160e:	0552      	lsls	r2, r2, #21
 8001610:	4311      	orrs	r1, r2
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001616:	0852      	lsrs	r2, r2, #1
 8001618:	3a01      	subs	r2, #1
 800161a:	0652      	lsls	r2, r2, #25
 800161c:	4311      	orrs	r1, r2
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001622:	06d2      	lsls	r2, r2, #27
 8001624:	430a      	orrs	r2, r1
 8001626:	4912      	ldr	r1, [pc, #72]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001628:	4313      	orrs	r3, r2
 800162a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800162c:	4b10      	ldr	r3, [pc, #64]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a0f      	ldr	r2, [pc, #60]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001632:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001636:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001638:	4b0d      	ldr	r3, [pc, #52]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	4a0c      	ldr	r2, [pc, #48]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 800163e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001642:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001644:	f7ff fafc 	bl	8000c40 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800164c:	f7ff faf8 	bl	8000c40 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e058      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800165e:	4b04      	ldr	r3, [pc, #16]	@ (8001670 <HAL_RCC_OscConfig+0x784>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d0f0      	beq.n	800164c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800166a:	e050      	b.n	800170e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e04f      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
 8001670:	40021000 	.word	0x40021000
 8001674:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001678:	4b27      	ldr	r3, [pc, #156]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d144      	bne.n	800170e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001684:	4b24      	ldr	r3, [pc, #144]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a23      	ldr	r2, [pc, #140]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 800168a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800168e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001690:	4b21      	ldr	r3, [pc, #132]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	4a20      	ldr	r2, [pc, #128]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 8001696:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800169a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800169c:	f7ff fad0 	bl	8000c40 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a4:	f7ff facc 	bl	8000c40 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e02c      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016b6:	4b18      	ldr	r3, [pc, #96]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCC_OscConfig+0x7b8>
 80016c2:	e024      	b.n	800170e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	2b0c      	cmp	r3, #12
 80016c8:	d01f      	beq.n	800170a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 80016d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d6:	f7ff fab3 	bl	8000c40 <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016de:	f7ff faaf 	bl	8000c40 <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e00f      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016f0:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1f0      	bne.n	80016de <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80016fc:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 80016fe:	68da      	ldr	r2, [r3, #12]
 8001700:	4905      	ldr	r1, [pc, #20]	@ (8001718 <HAL_RCC_OscConfig+0x82c>)
 8001702:	4b06      	ldr	r3, [pc, #24]	@ (800171c <HAL_RCC_OscConfig+0x830>)
 8001704:	4013      	ands	r3, r2
 8001706:	60cb      	str	r3, [r1, #12]
 8001708:	e001      	b.n	800170e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e000      	b.n	8001710 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3720      	adds	r7, #32
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40021000 	.word	0x40021000
 800171c:	feeefffc 	.word	0xfeeefffc

08001720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0e7      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001734:	4b75      	ldr	r3, [pc, #468]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0307 	and.w	r3, r3, #7
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d910      	bls.n	8001764 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001742:	4b72      	ldr	r3, [pc, #456]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f023 0207 	bic.w	r2, r3, #7
 800174a:	4970      	ldr	r1, [pc, #448]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	4313      	orrs	r3, r2
 8001750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001752:	4b6e      	ldr	r3, [pc, #440]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	429a      	cmp	r2, r3
 800175e:	d001      	beq.n	8001764 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e0cf      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0302 	and.w	r3, r3, #2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d010      	beq.n	8001792 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	4b66      	ldr	r3, [pc, #408]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800177c:	429a      	cmp	r2, r3
 800177e:	d908      	bls.n	8001792 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001780:	4b63      	ldr	r3, [pc, #396]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	4960      	ldr	r1, [pc, #384]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 800178e:	4313      	orrs	r3, r2
 8001790:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d04c      	beq.n	8001838 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d107      	bne.n	80017b6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017a6:	4b5a      	ldr	r3, [pc, #360]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d121      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e0a6      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017be:	4b54      	ldr	r3, [pc, #336]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d115      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e09a      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d107      	bne.n	80017e6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d109      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e08e      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e086      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80017f6:	4b46      	ldr	r3, [pc, #280]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f023 0203 	bic.w	r2, r3, #3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	4943      	ldr	r1, [pc, #268]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 8001804:	4313      	orrs	r3, r2
 8001806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001808:	f7ff fa1a 	bl	8000c40 <HAL_GetTick>
 800180c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180e:	e00a      	b.n	8001826 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001810:	f7ff fa16 	bl	8000c40 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181e:	4293      	cmp	r3, r2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e06e      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001826:	4b3a      	ldr	r3, [pc, #232]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 020c 	and.w	r2, r3, #12
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	429a      	cmp	r2, r3
 8001836:	d1eb      	bne.n	8001810 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d010      	beq.n	8001866 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	4b31      	ldr	r3, [pc, #196]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001850:	429a      	cmp	r2, r3
 8001852:	d208      	bcs.n	8001866 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001854:	4b2e      	ldr	r3, [pc, #184]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	492b      	ldr	r1, [pc, #172]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001866:	4b29      	ldr	r3, [pc, #164]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	429a      	cmp	r2, r3
 8001872:	d210      	bcs.n	8001896 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001874:	4b25      	ldr	r3, [pc, #148]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f023 0207 	bic.w	r2, r3, #7
 800187c:	4923      	ldr	r1, [pc, #140]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	4313      	orrs	r3, r2
 8001882:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001884:	4b21      	ldr	r3, [pc, #132]	@ (800190c <HAL_RCC_ClockConfig+0x1ec>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	429a      	cmp	r2, r3
 8001890:	d001      	beq.n	8001896 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e036      	b.n	8001904 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d008      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	4918      	ldr	r1, [pc, #96]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0308 	and.w	r3, r3, #8
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d009      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	4910      	ldr	r1, [pc, #64]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80018d0:	4313      	orrs	r3, r2
 80018d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018d4:	f000 f824 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 80018d8:	4602      	mov	r2, r0
 80018da:	4b0d      	ldr	r3, [pc, #52]	@ (8001910 <HAL_RCC_ClockConfig+0x1f0>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	091b      	lsrs	r3, r3, #4
 80018e0:	f003 030f 	and.w	r3, r3, #15
 80018e4:	490b      	ldr	r1, [pc, #44]	@ (8001914 <HAL_RCC_ClockConfig+0x1f4>)
 80018e6:	5ccb      	ldrb	r3, [r1, r3]
 80018e8:	f003 031f 	and.w	r3, r3, #31
 80018ec:	fa22 f303 	lsr.w	r3, r2, r3
 80018f0:	4a09      	ldr	r2, [pc, #36]	@ (8001918 <HAL_RCC_ClockConfig+0x1f8>)
 80018f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018f4:	4b09      	ldr	r3, [pc, #36]	@ (800191c <HAL_RCC_ClockConfig+0x1fc>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff f951 	bl	8000ba0 <HAL_InitTick>
 80018fe:	4603      	mov	r3, r0
 8001900:	72fb      	strb	r3, [r7, #11]

  return status;
 8001902:	7afb      	ldrb	r3, [r7, #11]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40022000 	.word	0x40022000
 8001910:	40021000 	.word	0x40021000
 8001914:	08001bcc 	.word	0x08001bcc
 8001918:	20000000 	.word	0x20000000
 800191c:	20000004 	.word	0x20000004

08001920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001920:	b480      	push	{r7}
 8001922:	b089      	sub	sp, #36	@ 0x24
 8001924:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
 800192a:	2300      	movs	r3, #0
 800192c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800192e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f003 030c 	and.w	r3, r3, #12
 8001936:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001938:	4b3b      	ldr	r3, [pc, #236]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d005      	beq.n	8001954 <HAL_RCC_GetSysClockFreq+0x34>
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	2b0c      	cmp	r3, #12
 800194c:	d121      	bne.n	8001992 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d11e      	bne.n	8001992 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001954:	4b34      	ldr	r3, [pc, #208]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0308 	and.w	r3, r3, #8
 800195c:	2b00      	cmp	r3, #0
 800195e:	d107      	bne.n	8001970 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001960:	4b31      	ldr	r3, [pc, #196]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001966:	0a1b      	lsrs	r3, r3, #8
 8001968:	f003 030f 	and.w	r3, r3, #15
 800196c:	61fb      	str	r3, [r7, #28]
 800196e:	e005      	b.n	800197c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001970:	4b2d      	ldr	r3, [pc, #180]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	091b      	lsrs	r3, r3, #4
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800197c:	4a2b      	ldr	r2, [pc, #172]	@ (8001a2c <HAL_RCC_GetSysClockFreq+0x10c>)
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001984:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d10d      	bne.n	80019a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001990:	e00a      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	2b04      	cmp	r3, #4
 8001996:	d102      	bne.n	800199e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001998:	4b25      	ldr	r3, [pc, #148]	@ (8001a30 <HAL_RCC_GetSysClockFreq+0x110>)
 800199a:	61bb      	str	r3, [r7, #24]
 800199c:	e004      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	2b08      	cmp	r3, #8
 80019a2:	d101      	bne.n	80019a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80019a4:	4b23      	ldr	r3, [pc, #140]	@ (8001a34 <HAL_RCC_GetSysClockFreq+0x114>)
 80019a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	2b0c      	cmp	r3, #12
 80019ac:	d134      	bne.n	8001a18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80019ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	f003 0303 	and.w	r3, r3, #3
 80019b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d003      	beq.n	80019c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	2b03      	cmp	r3, #3
 80019c2:	d003      	beq.n	80019cc <HAL_RCC_GetSysClockFreq+0xac>
 80019c4:	e005      	b.n	80019d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80019c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <HAL_RCC_GetSysClockFreq+0x110>)
 80019c8:	617b      	str	r3, [r7, #20]
      break;
 80019ca:	e005      	b.n	80019d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80019cc:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <HAL_RCC_GetSysClockFreq+0x114>)
 80019ce:	617b      	str	r3, [r7, #20]
      break;
 80019d0:	e002      	b.n	80019d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	617b      	str	r3, [r7, #20]
      break;
 80019d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019d8:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	091b      	lsrs	r3, r3, #4
 80019de:	f003 0307 	and.w	r3, r3, #7
 80019e2:	3301      	adds	r3, #1
 80019e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80019e6:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	0a1b      	lsrs	r3, r3, #8
 80019ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019f0:	697a      	ldr	r2, [r7, #20]
 80019f2:	fb03 f202 	mul.w	r2, r3, r2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	0e5b      	lsrs	r3, r3, #25
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	3301      	adds	r3, #1
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001a18:	69bb      	ldr	r3, [r7, #24]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3724      	adds	r7, #36	@ 0x24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	08001bdc 	.word	0x08001bdc
 8001a30:	00f42400 	.word	0x00f42400
 8001a34:	007a1200 	.word	0x007a1200

08001a38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001a40:	2300      	movs	r3, #0
 8001a42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001a44:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d003      	beq.n	8001a58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001a50:	f7ff f9e8 	bl	8000e24 <HAL_PWREx_GetVoltageRange>
 8001a54:	6178      	str	r0, [r7, #20]
 8001a56:	e014      	b.n	8001a82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a58:	4b25      	ldr	r3, [pc, #148]	@ (8001af0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5c:	4a24      	ldr	r2, [pc, #144]	@ (8001af0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a62:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a64:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001a70:	f7ff f9d8 	bl	8000e24 <HAL_PWREx_GetVoltageRange>
 8001a74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001a76:	4b1e      	ldr	r3, [pc, #120]	@ (8001af0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001af0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a80:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a88:	d10b      	bne.n	8001aa2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b80      	cmp	r3, #128	@ 0x80
 8001a8e:	d919      	bls.n	8001ac4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2ba0      	cmp	r3, #160	@ 0xa0
 8001a94:	d902      	bls.n	8001a9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a96:	2302      	movs	r3, #2
 8001a98:	613b      	str	r3, [r7, #16]
 8001a9a:	e013      	b.n	8001ac4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	e010      	b.n	8001ac4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2b80      	cmp	r3, #128	@ 0x80
 8001aa6:	d902      	bls.n	8001aae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	e00a      	b.n	8001ac4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b80      	cmp	r3, #128	@ 0x80
 8001ab2:	d102      	bne.n	8001aba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	e004      	b.n	8001ac4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b70      	cmp	r3, #112	@ 0x70
 8001abe:	d101      	bne.n	8001ac4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8001af4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f023 0207 	bic.w	r2, r3, #7
 8001acc:	4909      	ldr	r1, [pc, #36]	@ (8001af4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0307 	and.w	r3, r3, #7
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d001      	beq.n	8001ae6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e000      	b.n	8001ae8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40021000 	.word	0x40021000
 8001af4:	40022000 	.word	0x40022000

08001af8 <memset>:
 8001af8:	4402      	add	r2, r0
 8001afa:	4603      	mov	r3, r0
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d100      	bne.n	8001b02 <memset+0xa>
 8001b00:	4770      	bx	lr
 8001b02:	f803 1b01 	strb.w	r1, [r3], #1
 8001b06:	e7f9      	b.n	8001afc <memset+0x4>

08001b08 <__libc_init_array>:
 8001b08:	b570      	push	{r4, r5, r6, lr}
 8001b0a:	4d0d      	ldr	r5, [pc, #52]	@ (8001b40 <__libc_init_array+0x38>)
 8001b0c:	4c0d      	ldr	r4, [pc, #52]	@ (8001b44 <__libc_init_array+0x3c>)
 8001b0e:	1b64      	subs	r4, r4, r5
 8001b10:	10a4      	asrs	r4, r4, #2
 8001b12:	2600      	movs	r6, #0
 8001b14:	42a6      	cmp	r6, r4
 8001b16:	d109      	bne.n	8001b2c <__libc_init_array+0x24>
 8001b18:	4d0b      	ldr	r5, [pc, #44]	@ (8001b48 <__libc_init_array+0x40>)
 8001b1a:	4c0c      	ldr	r4, [pc, #48]	@ (8001b4c <__libc_init_array+0x44>)
 8001b1c:	f000 f818 	bl	8001b50 <_init>
 8001b20:	1b64      	subs	r4, r4, r5
 8001b22:	10a4      	asrs	r4, r4, #2
 8001b24:	2600      	movs	r6, #0
 8001b26:	42a6      	cmp	r6, r4
 8001b28:	d105      	bne.n	8001b36 <__libc_init_array+0x2e>
 8001b2a:	bd70      	pop	{r4, r5, r6, pc}
 8001b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b30:	4798      	blx	r3
 8001b32:	3601      	adds	r6, #1
 8001b34:	e7ee      	b.n	8001b14 <__libc_init_array+0xc>
 8001b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b3a:	4798      	blx	r3
 8001b3c:	3601      	adds	r6, #1
 8001b3e:	e7f2      	b.n	8001b26 <__libc_init_array+0x1e>
 8001b40:	08001d10 	.word	0x08001d10
 8001b44:	08001d10 	.word	0x08001d10
 8001b48:	08001d10 	.word	0x08001d10
 8001b4c:	08001d14 	.word	0x08001d14

08001b50 <_init>:
 8001b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b52:	bf00      	nop
 8001b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b56:	bc08      	pop	{r3}
 8001b58:	469e      	mov	lr, r3
 8001b5a:	4770      	bx	lr

08001b5c <_fini>:
 8001b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b5e:	bf00      	nop
 8001b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b62:	bc08      	pop	{r3}
 8001b64:	469e      	mov	lr, r3
 8001b66:	4770      	bx	lr
