module myasynchro(clk,in_d,out_q,out_qt,clr);//异步清零，清零端低电平有效，时钟下降沿设置
	input clk;
	input in_d;
	input clr;
	output reg out_q;
	output reg out_qt;
	always@(negedge clk or negedge clr)
		if(clr) begin
			out_q <= in_d;
			out_qt <= ~out_q;
		end
		else begin
			out_q <= 0;
			out_qt <= 1;
		end
endmodule
