{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709218938949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709218938949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 10:02:18 2024 " "Processing started: Thu Feb 29 10:02:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709218938949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709218938949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu2 -c cpu2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu2 -c cpu2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709218938949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709218939584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709218939584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tutorial_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tutorial_tb " "Found entity 1: tutorial_tb" {  } { { "tutorial_tb.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/tutorial_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mdrReg.v(10) " "Verilog HDL information at mdrReg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "mdrReg.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/mdrReg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709218948396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdrReg " "Found entity 1: mdrReg" {  } { { "mdrReg.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/mdrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbmdr.v 1 1 " "Found 1 design units, including 1 entities, in source file tbmdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbmdr " "Found entity 1: tbmdr" {  } { { "tbmdr.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/tbmdr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbalu.v 1 1 " "Found 1 design units, including 1 entities, in source file tbalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbalu " "Found entity 1: tbalu" {  } { { "tbalu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/tbalu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948410 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND " "Entity \"AND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/AND.v" 2 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1709218948415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 1 1 " "Found 1 design units, including 1 entities, in source file and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/ADD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948419 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR " "Entity \"OR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/OR.v" 2 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1709218948424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.v 1 1 " "Found 1 design units, including 1 entities, in source file or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948425 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOT " "Entity \"NOT\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NOT.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/NOT.v" 2 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1709218948430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.v 1 1 " "Found 1 design units, including 1 entities, in source file not.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg.v 1 1 " "Found 1 design units, including 1 entities, in source file neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEG " "Found entity 1: NEG" {  } { { "NEG.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/NEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/SHL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/SHR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHRA " "Found entity 1: SHRA" {  } { { "SHRA.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/SHRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbtestalu.v 1 1 " "Found 1 design units, including 1 entities, in source file tbtestalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbtestalu " "Found entity 1: tbtestalu" {  } { { "tbtestalu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/tbtestalu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file and_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_mod " "Found entity 1: AND_mod" {  } { { "AND_mod.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/AND_mod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file or_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_mod " "Found entity 1: OR_mod" {  } { { "OR_mod.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/OR_mod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROL " "Found entity 1: ROL" {  } { { "ROL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/ROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROR " "Found entity 1: ROR" {  } { { "ROR.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/ROR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file not_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_mod " "Found entity 1: NOT_mod" {  } { { "NOT_mod.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/NOT_mod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/SUB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709218948495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709218948495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegisterAImmediate DataPath.v(20) " "Verilog HDL Implicit Net warning at DataPath.v(20): created implicit net for \"RegisterAImmediate\"" {  } { { "DataPath.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DataPath.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709218948495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInIR DataPath.v(42) " "Verilog HDL Implicit Net warning at DataPath.v(42): created implicit net for \"BusMuxInIR\"" {  } { { "DataPath.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DataPath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709218948495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709218948540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:RA " "Elaborating entity \"register\" for hierarchy \"register:RA\"" {  } { { "DataPath.v" "RA" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdrReg mdrReg:MDR " "Elaborating entity \"mdrReg\" for hierarchy \"mdrReg:MDR\"" {  } { { "DataPath.v" "MDR" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DataPath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DataPath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948564 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(37) " "Verilog HDL Case Statement warning at alu.v(37): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zregin alu.v(37) " "Verilog HDL Always Construct warning at alu.v(37): inferring latch(es) for variable \"Zregin\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[0\] alu.v(37) " "Inferred latch for \"Zregin\[0\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[1\] alu.v(37) " "Inferred latch for \"Zregin\[1\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[2\] alu.v(37) " "Inferred latch for \"Zregin\[2\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[3\] alu.v(37) " "Inferred latch for \"Zregin\[3\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[4\] alu.v(37) " "Inferred latch for \"Zregin\[4\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[5\] alu.v(37) " "Inferred latch for \"Zregin\[5\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[6\] alu.v(37) " "Inferred latch for \"Zregin\[6\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[7\] alu.v(37) " "Inferred latch for \"Zregin\[7\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[8\] alu.v(37) " "Inferred latch for \"Zregin\[8\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[9\] alu.v(37) " "Inferred latch for \"Zregin\[9\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[10\] alu.v(37) " "Inferred latch for \"Zregin\[10\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[11\] alu.v(37) " "Inferred latch for \"Zregin\[11\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[12\] alu.v(37) " "Inferred latch for \"Zregin\[12\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[13\] alu.v(37) " "Inferred latch for \"Zregin\[13\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[14\] alu.v(37) " "Inferred latch for \"Zregin\[14\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[15\] alu.v(37) " "Inferred latch for \"Zregin\[15\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948568 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[16\] alu.v(37) " "Inferred latch for \"Zregin\[16\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[17\] alu.v(37) " "Inferred latch for \"Zregin\[17\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[18\] alu.v(37) " "Inferred latch for \"Zregin\[18\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[19\] alu.v(37) " "Inferred latch for \"Zregin\[19\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[20\] alu.v(37) " "Inferred latch for \"Zregin\[20\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[21\] alu.v(37) " "Inferred latch for \"Zregin\[21\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[22\] alu.v(37) " "Inferred latch for \"Zregin\[22\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[23\] alu.v(37) " "Inferred latch for \"Zregin\[23\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[24\] alu.v(37) " "Inferred latch for \"Zregin\[24\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[25\] alu.v(37) " "Inferred latch for \"Zregin\[25\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[26\] alu.v(37) " "Inferred latch for \"Zregin\[26\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[27\] alu.v(37) " "Inferred latch for \"Zregin\[27\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[28\] alu.v(37) " "Inferred latch for \"Zregin\[28\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[29\] alu.v(37) " "Inferred latch for \"Zregin\[29\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[30\] alu.v(37) " "Inferred latch for \"Zregin\[30\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[31\] alu.v(37) " "Inferred latch for \"Zregin\[31\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[32\] alu.v(37) " "Inferred latch for \"Zregin\[32\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[33\] alu.v(37) " "Inferred latch for \"Zregin\[33\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[34\] alu.v(37) " "Inferred latch for \"Zregin\[34\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[35\] alu.v(37) " "Inferred latch for \"Zregin\[35\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[36\] alu.v(37) " "Inferred latch for \"Zregin\[36\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[37\] alu.v(37) " "Inferred latch for \"Zregin\[37\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[38\] alu.v(37) " "Inferred latch for \"Zregin\[38\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[39\] alu.v(37) " "Inferred latch for \"Zregin\[39\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[40\] alu.v(37) " "Inferred latch for \"Zregin\[40\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[41\] alu.v(37) " "Inferred latch for \"Zregin\[41\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[42\] alu.v(37) " "Inferred latch for \"Zregin\[42\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948569 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[43\] alu.v(37) " "Inferred latch for \"Zregin\[43\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[44\] alu.v(37) " "Inferred latch for \"Zregin\[44\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[45\] alu.v(37) " "Inferred latch for \"Zregin\[45\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[46\] alu.v(37) " "Inferred latch for \"Zregin\[46\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[47\] alu.v(37) " "Inferred latch for \"Zregin\[47\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[48\] alu.v(37) " "Inferred latch for \"Zregin\[48\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[49\] alu.v(37) " "Inferred latch for \"Zregin\[49\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[50\] alu.v(37) " "Inferred latch for \"Zregin\[50\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[51\] alu.v(37) " "Inferred latch for \"Zregin\[51\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[52\] alu.v(37) " "Inferred latch for \"Zregin\[52\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[53\] alu.v(37) " "Inferred latch for \"Zregin\[53\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[54\] alu.v(37) " "Inferred latch for \"Zregin\[54\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[55\] alu.v(37) " "Inferred latch for \"Zregin\[55\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[56\] alu.v(37) " "Inferred latch for \"Zregin\[56\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[57\] alu.v(37) " "Inferred latch for \"Zregin\[57\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[58\] alu.v(37) " "Inferred latch for \"Zregin\[58\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[59\] alu.v(37) " "Inferred latch for \"Zregin\[59\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[60\] alu.v(37) " "Inferred latch for \"Zregin\[60\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[61\] alu.v(37) " "Inferred latch for \"Zregin\[61\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[62\] alu.v(37) " "Inferred latch for \"Zregin\[62\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zregin\[63\] alu.v(37) " "Inferred latch for \"Zregin\[63\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948570 "|DataPath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD alu:alu\|ADD:ADD " "Elaborating entity \"ADD\" for hierarchy \"alu:alu\|ADD:ADD\"" {  } { { "alu.v" "ADD" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_mod alu:alu\|AND_mod:AND_mod " "Elaborating entity \"AND_mod\" for hierarchy \"alu:alu\|AND_mod:AND_mod\"" {  } { { "alu.v" "AND_mod" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_mod alu:alu\|OR_mod:OR_mod " "Elaborating entity \"OR_mod\" for hierarchy \"alu:alu\|OR_mod:OR_mod\"" {  } { { "alu.v" "OR_mod" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_mod alu:alu\|NOT_mod:NOT_mod " "Elaborating entity \"NOT_mod\" for hierarchy \"alu:alu\|NOT_mod:NOT_mod\"" {  } { { "alu.v" "NOT_mod" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEG alu:alu\|NEG:NEG " "Elaborating entity \"NEG\" for hierarchy \"alu:alu\|NEG:NEG\"" {  } { { "alu.v" "NEG" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL alu:alu\|MUL:MUL " "Elaborating entity \"MUL\" for hierarchy \"alu:alu\|MUL:MUL\"" {  } { { "alu.v" "MUL" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948587 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "MUL.v(59) " "Verilog HDL Case Statement warning at MUL.v(59): case item expression never matches the case expression" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709218948593 "|DataPath|alu:alu|MUL:MUL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 MUL.v(59) " "Verilog HDL assignment warning at MUL.v(59): truncated value with size 33 to match size of target (32)" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709218948593 "|DataPath|alu:alu|MUL:MUL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "MUL.v(61) " "Verilog HDL Case Statement warning at MUL.v(61): case item expression never matches the case expression" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709218948593 "|DataPath|alu:alu|MUL:MUL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 MUL.v(63) " "Verilog HDL assignment warning at MUL.v(63): truncated value with size 33 to match size of target (32)" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709218948593 "|DataPath|alu:alu|MUL:MUL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "MUL.v(65) " "Verilog HDL Case Statement warning at MUL.v(65): case item expression never matches the case expression" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709218948593 "|DataPath|alu:alu|MUL:MUL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 MUL.v(65) " "Verilog HDL assignment warning at MUL.v(65): truncated value with size 34 to match size of target (32)" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709218948593 "|DataPath|alu:alu|MUL:MUL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 MUL.v(61) " "Verilog HDL assignment warning at MUL.v(61): truncated value with size 33 to match size of target (32)" {  } { { "MUL.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/MUL.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709218948593 "|DataPath|alu:alu|MUL:MUL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROR alu:alu\|ROR:ROR " "Elaborating entity \"ROR\" for hierarchy \"alu:alu\|ROR:ROR\"" {  } { { "alu.v" "ROR" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROL alu:alu\|ROL:ROL " "Elaborating entity \"ROL\" for hierarchy \"alu:alu\|ROL:ROL\"" {  } { { "alu.v" "ROL" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL alu:alu\|SHL:SHL " "Elaborating entity \"SHL\" for hierarchy \"alu:alu\|SHL:SHL\"" {  } { { "alu.v" "SHL" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR alu:alu\|SHR:SHR " "Elaborating entity \"SHR\" for hierarchy \"alu:alu\|SHR:SHR\"" {  } { { "alu.v" "SHR" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHRA alu:alu\|SHRA:SHRA " "Elaborating entity \"SHRA\" for hierarchy \"alu:alu\|SHRA:SHRA\"" {  } { { "alu.v" "SHRA" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948606 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "SHRA.v(10) " "Verilog HDL warning at SHRA.v(10): converting signed shift amount to unsigned" {  } { { "SHRA.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/SHRA.v" 10 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1709218948607 "|DataPath|alu:alu|SHRA:SHRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB alu:alu\|SUB:SUB " "Elaborating entity \"SUB\" for hierarchy \"alu:alu\|SUB:SUB\"" {  } { { "alu.v" "SUB" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV alu:alu\|DIV:DIV " "Elaborating entity \"DIV\" for hierarchy \"alu:alu\|DIV:DIV\"" {  } { { "alu.v" "DIV" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/DataPath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709218948617 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(15) " "Verilog HDL Always Construct warning at Bus.v(15): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709218948620 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(39) " "Inferred latch for \"q\[0\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948620 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(39) " "Inferred latch for \"q\[1\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948620 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(39) " "Inferred latch for \"q\[2\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948620 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(39) " "Inferred latch for \"q\[3\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948620 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(39) " "Inferred latch for \"q\[4\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948620 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(39) " "Inferred latch for \"q\[5\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(39) " "Inferred latch for \"q\[6\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(39) " "Inferred latch for \"q\[7\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Bus.v(39) " "Inferred latch for \"q\[8\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Bus.v(39) " "Inferred latch for \"q\[9\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Bus.v(39) " "Inferred latch for \"q\[10\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Bus.v(39) " "Inferred latch for \"q\[11\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Bus.v(39) " "Inferred latch for \"q\[12\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Bus.v(39) " "Inferred latch for \"q\[13\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Bus.v(39) " "Inferred latch for \"q\[14\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Bus.v(39) " "Inferred latch for \"q\[15\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Bus.v(39) " "Inferred latch for \"q\[16\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Bus.v(39) " "Inferred latch for \"q\[17\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Bus.v(39) " "Inferred latch for \"q\[18\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Bus.v(39) " "Inferred latch for \"q\[19\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Bus.v(39) " "Inferred latch for \"q\[20\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Bus.v(39) " "Inferred latch for \"q\[21\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Bus.v(39) " "Inferred latch for \"q\[22\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Bus.v(39) " "Inferred latch for \"q\[23\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Bus.v(39) " "Inferred latch for \"q\[24\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Bus.v(39) " "Inferred latch for \"q\[25\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Bus.v(39) " "Inferred latch for \"q\[26\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Bus.v(39) " "Inferred latch for \"q\[27\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Bus.v(39) " "Inferred latch for \"q\[28\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Bus.v(39) " "Inferred latch for \"q\[29\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Bus.v(39) " "Inferred latch for \"q\[30\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Bus.v(39) " "Inferred latch for \"q\[31\]\" at Bus.v(39)" {  } { { "Bus.v" "" { Text "C:/Users/20mvdp/Downloads/newproject/newproject/Bus.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709218948621 "|DataPath|Bus:bus"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709218948837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/20mvdp/Downloads/newproject/newproject/output_files/cpu2.map.smsg " "Generated suppressed messages file C:/Users/20mvdp/Downloads/newproject/newproject/output_files/cpu2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709218948876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709218948889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 10:02:28 2024 " "Processing ended: Thu Feb 29 10:02:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709218948889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709218948889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709218948889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709218948889 ""}
