
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv Cov: 98.5% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Flash Phy Core Module</pre>
<pre style="margin:0; padding:0 ">   6: //</pre>
<pre style="margin:0; padding:0 ">   7: //</pre>
<pre style="margin:0; padding:0 ">   8: // This module wraps every single flash bank and contains most of the region attribute,</pre>
<pre style="margin:0; padding:0 ">   9: // scramble, ECC, security and arbitration logic.</pre>
<pre style="margin:0; padding:0 ">  10: // Most of the items are TODO, at the moment only arbitration logic exists.</pre>
<pre style="margin:0; padding:0 ">  11: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12: module flash_phy_core import flash_phy_pkg::*; #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   parameter bit SkipInit     = 1   // this is an option to reset flash to all F's at reset</pre>
<pre style="margin:0; padding:0 ">  14: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   input                        clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input                        rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input                        host_req_i, // host request - read only</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input [BankAddrW-1:0]        host_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input                        req_i,      // controller request</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   input                        rd_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input                        prog_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   input                        pg_erase_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input                        bk_erase_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input [BankAddrW-1:0]        addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   input [BusWidth-1:0]         prog_data_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   output logic                 host_req_rdy_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   output logic                 host_req_done_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   output logic                 rd_done_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   output logic                 prog_done_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   output logic                 erase_done_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   output logic [BusWidth-1:0]  rd_data_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   output logic                 init_busy_o</pre>
<pre style="margin:0; padding:0 ">  33: );</pre>
<pre style="margin:0; padding:0 ">  34: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:     StIdle,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:     StHostRead,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:     StCtrlRead,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:     StCtrl</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   } arb_state_e;</pre>
<pre style="margin:0; padding:0 ">  41: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   arb_state_e state_q, state_d;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="margin:0; padding:0 ">  44:   // request signals to flash macro</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   logic [PhyOps-1:0] reqs;</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="margin:0; padding:0 ">  47:   // host select for address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   logic host_sel;</pre>
<pre style="margin:0; padding:0 ">  49: </pre>
<pre style="margin:0; padding:0 ">  50:   // qualifier for host responses</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   logic host_rsp;</pre>
<pre style="margin:0; padding:0 ">  52: </pre>
<pre style="margin:0; padding:0 ">  53:   // controller response valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   logic ctrl_rsp_vld;</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:   // ack to phy operations from flash macro</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:   logic ack;</pre>
<pre style="margin:0; padding:0 ">  58: </pre>
<pre style="margin:0; padding:0 ">  59:   // interface with flash macro</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   logic [BankAddrW-1:0] muxed_addr;</pre>
<pre style="margin:0; padding:0 ">  61: </pre>
<pre style="margin:0; padding:0 ">  62:   // entire read stage is idle, inclusive of all stages</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:   logic rd_stage_idle;</pre>
<pre style="margin:0; padding:0 ">  64: </pre>
<pre style="margin:0; padding:0 ">  65:   // the read stage is ready to accept a new transaction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   logic rd_stage_rdy;</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="margin:0; padding:0 ">  68:   // the read stage has valid data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   logic rd_stage_data_valid;</pre>
<pre style="margin:0; padding:0 ">  70: </pre>
<pre style="margin:0; padding:0 ">  71: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   assign host_req_done_o = host_rsp & rd_stage_data_valid;</pre>
<pre style="margin:0; padding:0 ">  73: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:       state_q <= StIdle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:       state_q <= state_d;</pre>
<pre style="margin:0; padding:0 ">  79:     end</pre>
<pre style="margin:0; padding:0 ">  80:   end</pre>
<pre style="margin:0; padding:0 ">  81: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:     state_d = state_q;</pre>
<pre style="margin:0; padding:0 ">  84: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:     reqs = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:     host_sel = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:     host_rsp = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:     ctrl_rsp_vld = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:     host_req_rdy_o = 1'b0;</pre>
<pre style="margin:0; padding:0 ">  90: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:     unique case (state_q)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:       StIdle: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:         if (host_req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:           reqs[PhyRead] = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:           host_sel = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:           host_req_rdy_o = rd_stage_rdy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:           state_d = host_req_rdy_o ? StHostRead : state_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:         end else if (req_i && rd_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:           reqs[PhyRead] = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:           state_d = rd_stage_rdy ? StCtrlRead : state_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:         end else if (req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:           reqs[PhyProg] = prog_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:           reqs[PhyPgErase] = pg_erase_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:           reqs[PhyBkErase] = bk_erase_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:           state_d = StCtrl;</pre>
<pre style="margin:0; padding:0 "> 106:         end</pre>
<pre style="margin:0; padding:0 "> 107:       end</pre>
<pre style="margin:0; padding:0 "> 108: </pre>
<pre style="margin:0; padding:0 "> 109:       // The host priority may be dangerous, as it could lock-out controller initiated</pre>
<pre style="margin:0; padding:0 "> 110:       // operations. Need to think about whether this should be made round-robin.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:       StHostRead: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:         host_rsp = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:         if (host_req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:           reqs[PhyRead] = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:           host_sel = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:           host_req_rdy_o = rd_stage_rdy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:         end else if (rd_stage_idle) begin</pre>
<pre style="margin:0; padding:0 "> 118:           // once in pipelined reads, need to wait for the entire pipeline</pre>
<pre style="margin:0; padding:0 "> 119:           // to drain before returning to perform other operations</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:           state_d = StIdle;</pre>
<pre style="margin:0; padding:0 "> 121:         end</pre>
<pre style="margin:0; padding:0 "> 122:       end</pre>
<pre style="margin:0; padding:0 "> 123: </pre>
<pre style="margin:0; padding:0 "> 124:       // Controller reads are very slow.</pre>
<pre style="margin:0; padding:0 "> 125:       // Need to update controller end to take advantage of read pipeline.</pre>
<pre style="margin:0; padding:0 "> 126:       // Once that is done, the two read states can merge.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:       StCtrlRead: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:         if (rd_stage_data_valid) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:           ctrl_rsp_vld = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:           state_d = StIdle;</pre>
<pre style="margin:0; padding:0 "> 131:         end</pre>
<pre style="margin:0; padding:0 "> 132:       end</pre>
<pre style="margin:0; padding:0 "> 133: </pre>
<pre style="margin:0; padding:0 "> 134:       // other controller operations directly interface with flash</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:       StCtrl: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:         if (ack) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:           ctrl_rsp_vld = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:           state_d = StIdle;</pre>
<pre style="margin:0; padding:0 "> 139:         end</pre>
<pre style="margin:0; padding:0 "> 140:       end</pre>
<pre style="margin:0; padding:0 "> 141: </pre>
<pre style="margin:0; padding:0 "> 142:       // state is terminal, no flash transactions are ever accepted again</pre>
<pre style="margin:0; padding:0 "> 143:       // until reboot</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:       default:;</pre>
<pre style="margin:0; padding:0 "> 145:     endcase // unique case (state_q)</pre>
<pre style="margin:0; padding:0 "> 146:   end</pre>
<pre style="margin:0; padding:0 "> 147: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   assign muxed_addr = host_sel ? host_addr_i : addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   assign rd_done_o = ctrl_rsp_vld & rd_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   assign prog_done_o = ctrl_rsp_vld & prog_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   assign erase_done_o = ctrl_rsp_vld & (pg_erase_i | bk_erase_i);</pre>
<pre style="margin:0; padding:0 "> 152: </pre>
<pre style="margin:0; padding:0 "> 153:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 154:   // read pipeline</pre>
<pre style="margin:0; padding:0 "> 155:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 156: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic flash_rd_req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic [DataWidth-1:0] flash_rdata;</pre>
<pre style="margin:0; padding:0 "> 159: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   flash_phy_rd i_rd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:     .req_i(reqs[PhyRead]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:     .prog_i(reqs[PhyProg]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:     .pg_erase_i(reqs[PhyPgErase]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:     .bk_erase_i(reqs[PhyBkErase]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:     .addr_i(muxed_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:     .rdy_o(rd_stage_rdy),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:     .data_valid_o(rd_stage_data_valid),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:     .data_o(rd_data_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:     .idle_o(rd_stage_idle),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:     .req_o(flash_rd_req),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:     .ack_i(ack),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:     .data_i(flash_rdata)</pre>
<pre style="margin:0; padding:0 "> 175:     );</pre>
<pre style="margin:0; padding:0 "> 176: </pre>
<pre style="margin:0; padding:0 "> 177:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 178:   // program pipeline</pre>
<pre style="margin:0; padding:0 "> 179:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 180: </pre>
<pre style="margin:0; padding:0 "> 181:   // Below code is temporary and does not account for scrambling</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic [DataWidth-1:0] prog_data;</pre>
<pre style="margin:0; padding:0 "> 183: </pre>
<pre id="id184" style="background-color: #FFB6C1; margin:0; padding:0 "> 184:   if (WidthMultiple == 1) begin : gen_single_prog_data</pre>
<pre id="id185" style="background-color: #FFB6C1; margin:0; padding:0 "> 185:     assign prog_data = prog_data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   end else begin : gen_prog_data</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:     logic [WidthMultiple-1:0][BusWidth-1:0] prog_data_packed;</pre>
<pre style="margin:0; padding:0 "> 188: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:     always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:       prog_data_packed = {DataWidth{1'b1}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:       for (int i = 0; i < WidthMultiple; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:         if (addr_i[0 +: WordSelW] == i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:           prog_data_packed[i] = prog_data_i;</pre>
<pre style="margin:0; padding:0 "> 194:         end</pre>
<pre style="margin:0; padding:0 "> 195:       end</pre>
<pre style="margin:0; padding:0 "> 196:     end</pre>
<pre style="margin:0; padding:0 "> 197: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:     assign prog_data = prog_data_packed;</pre>
<pre style="margin:0; padding:0 "> 199:   end</pre>
<pre style="margin:0; padding:0 "> 200: </pre>
<pre style="margin:0; padding:0 "> 201:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 202:   // scrambling / de-scrambling primitive</pre>
<pre style="margin:0; padding:0 "> 203:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 204: </pre>
<pre style="margin:0; padding:0 "> 205: </pre>
<pre style="margin:0; padding:0 "> 206:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 207:   // Actual connection to flash phy</pre>
<pre style="margin:0; padding:0 "> 208:   ////////////////////////</pre>
<pre style="margin:0; padding:0 "> 209: </pre>
<pre style="margin:0; padding:0 "> 210:   // The actual flash macro wrapper</pre>
<pre style="margin:0; padding:0 "> 211:   // The size of a page is fixed.  However, depending on the sizing of the word,</pre>
<pre style="margin:0; padding:0 "> 212:   // the number of words within a page will change.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   prim_flash #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:     .PagesPerBank(PagesPerBank),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:     .WordsPerPage(WordsPerPage / WidthMultiple),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:     .DataWidth(DataWidth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:     .SkipInit(SkipInit)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   ) i_flash (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:     .rd_i(flash_rd_req),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:     .prog_i(reqs[PhyProg]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:     .pg_erase_i(reqs[PhyPgErase]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:     .bk_erase_i(reqs[PhyBkErase]),</pre>
<pre style="margin:0; padding:0 "> 225:     //.addr_i(muxed_addr[0 +: PageW + WordW]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:     .addr_i(muxed_addr[BankAddrW-1:LsbAddrBit]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:     .prog_data_i(prog_data),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:     .ack_o(ack),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:     .rd_data_o(flash_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:     .init_busy_o // TBD this needs to be looked at later. What init do we need to do,</pre>
<pre style="margin:0; padding:0 "> 231:                  // and where does it make the most sense?</pre>
<pre style="margin:0; padding:0 "> 232:   );</pre>
<pre style="margin:0; padding:0 "> 233: </pre>
<pre style="margin:0; padding:0 "> 234:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 235:   // Assertions</pre>
<pre style="margin:0; padding:0 "> 236:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 237: </pre>
<pre style="margin:0; padding:0 "> 238:   // requests to flash must always be one hot</pre>
<pre style="margin:0; padding:0 "> 239:   `ASSERT(OneHotReqs_A, $onehot0(reqs))</pre>
<pre style="margin:0; padding:0 "> 240:   `ASSERT_INIT(NoRemainder_A, AddrBitsRemain == 0)</pre>
<pre style="margin:0; padding:0 "> 241:   `ASSERT_INIT(Pow2Multiple_A, $onehot(WidthMultiple))</pre>
<pre style="margin:0; padding:0 "> 242: </pre>
<pre style="margin:0; padding:0 "> 243: endmodule // flash_phy_core</pre>
<pre style="margin:0; padding:0 "> 244: </pre>
</body>
</html>
