;redcode
;assert 1
	SPL 0, <-20
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB @121, 103
	SUB 12, @10
	DJN -1, @-20
	ADD 10, 0
	SLT 19, @20
	SPL -7, <-2
	SUB @121, 103
	SUB @121, 103
	ADD @130, 9
	SUB -7, <-420
	JMP -1, @-20
	ADD 270, 0
	ADD 270, 0
	SLT -1, -20
	SUB @127, 106
	ADD 270, 0
	SUB @13, 0
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 0, @42
	SUB @121, 106
	SUB 12, @10
	DJN 800, <-22
	SUB #12, @200
	SUB @121, 103
	SLT 721, 0
	SLT 721, 0
	ADD @121, 103
	SUB 12, @10
	SUB 12, @10
	SUB @121, 103
	SUB #72, @200
	DJN -1, @-20
	ADD 210, 30
	ADD 270, 1
	DJN 0, <-22
	SUB 12, @10
	CMP -7, <-420
	SPL 0, <-22
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
