(module SN74LVC1G14_SOT_23_DBV (layer F.Cu) (tedit 5342FC56)
  (descr "Schmitt-Trigger Inverter")
  (tags "Logic Gate")
  (fp_text reference DBV (at 0 0) (layer F.SilkS)
    (effects (font (size 0.50038 0.50038) (thickness 0.0762)))
  )
  (fp_text value VAL (at 0 -2.4) (layer F.SilkS) hide
    (effects (font (size 0.50038 0.50038) (thickness 0.0762)))
  )
  (fp_line (start -1.3 0.1) (end -0.7 0.7) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.3 0.2) (end -0.8 0.7) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.3 0.35) (end -0.95 0.7) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.3 0.5) (end -1.1 0.7) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.3 0.6) (end -1.2 0.7) (layer F.SilkS) (width 0.15))
  (fp_line (start 1.27 0.762) (end -1.3335 0.762) (layer F.SilkS) (width 0.127))
  (fp_line (start -1.3335 0.762) (end -1.3335 -0.762) (layer F.SilkS) (width 0.127))
  (fp_line (start -1.3335 -0.762) (end 1.27 -0.762) (layer F.SilkS) (width 0.127))
  (fp_line (start 1.27 -0.762) (end 1.27 0.762) (layer F.SilkS) (width 0.127))
  (pad 5 smd oval (at -0.9525 -1.35) (size 0.65 1.00076) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.01) (clearance 0.1))
  (pad 4 smd oval (at 0.9525 -1.35) (size 0.65 1.00076) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.01) (clearance 0.1))
  (pad 3 smd oval (at 0.9525 1.35) (size 0.65 1.00076) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.01) (clearance 0.1))
  (pad 2 smd oval (at 0 1.35) (size 0.65 1.00076) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.01) (clearance 0.1))
  (pad 1 smd oval (at -0.9525 1.35) (size 0.65 1.00076) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.01) (clearance 0.1))
  (model 74xx/3D_View/74LVC_1G14_SOT753.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)
