{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634939679057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634939679058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 06:54:37 2021 " "Processing started: Sat Oct 23 06:54:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634939679058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939679058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939679058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634939679445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634939679446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_virtual_rom_controller " "Found entity 1: wts_virtual_rom_controller" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_tone_generator " "Found entity 1: wts_tone_generator" {  } { { "../rtl/wts_tone_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_timer " "Found entity 1: wts_timer" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687204 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1443) " "Verilog HDL Expression warning at wts_register.v(1443): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1443 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1634939687207 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1444) " "Verilog HDL Expression warning at wts_register.v(1444): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1444 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1634939687207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_register " "Found entity 1: wts_register" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_ram " "Found entity 1: wts_ram" {  } { { "../rtl/wts_ram.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_noise_generator " "Found entity 1: wts_noise_generator" {  } { { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_core " "Found entity 1: wts_core" {  } { { "../rtl/wts_core.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_volume " "Found entity 1: wts_channel_volume" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_part " "Found entity 1: wts_channel_part" {  } { { "../rtl/wts_channel_part.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687216 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_channel_mixer.v(811) " "Verilog HDL warning at wts_channel_mixer.v(811): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 811 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634939687219 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_channel_mixer.v(831) " "Verilog HDL warning at wts_channel_mixer.v(831): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 831 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634939687219 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_channel_mixer.v(851) " "Verilog HDL warning at wts_channel_mixer.v(851): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 851 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634939687219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_mixer " "Found entity 1: wts_channel_mixer" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_adsr_envelope_generator " "Found entity 1: wts_adsr_envelope_generator" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687221 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_for_cartridge.v(60) " "Verilog HDL warning at wts_for_cartridge.v(60): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634939687222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_for_cartridge " "Found entity 1: wts_for_cartridge" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939687223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_bank_en wts_virtual_rom_controller.v(108) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(108): created implicit net for \"w_bank_en\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_rom_mode wts_virtual_rom_controller.v(112) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(112): created implicit net for \"w_rom_mode\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_sram_we00 wts_channel_mixer.v(876) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(876): created implicit net for \"w_sram_we00\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 876 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_sram_we01 wts_channel_mixer.v(877) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(877): created implicit net for \"w_sram_we01\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 877 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_sram_we10 wts_channel_mixer.v(878) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(878): created implicit net for \"w_sram_we10\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 878 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_sram_we11 wts_channel_mixer.v(879) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(879): created implicit net for \"w_sram_we11\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 879 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wts_for_cartridge " "Elaborating entity \"wts_for_cartridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634939687300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_core wts_core:u_wts_core " "Elaborating entity \"wts_core\" for hierarchy \"wts_core:u_wts_core\"" {  } { { "../rtl/wts_for_cartridge.v" "u_wts_core" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_mixer wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer " "Elaborating entity \"wts_channel_mixer\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\"" {  } { { "../rtl/wts_core.v" "u_wts_channel_mixer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_sram_id_d wts_channel_mixer.v(298) " "Verilog HDL or VHDL warning at wts_channel_mixer.v(298): object \"ff_sram_id_d\" assigned a value but never read" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634939687314 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wts_channel_mixer.v(804) " "Verilog HDL Case Statement information at wts_channel_mixer.v(804): all case item expressions in this case statement are onehot" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 804 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1634939687314 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wts_channel_mixer.v(824) " "Verilog HDL Case Statement information at wts_channel_mixer.v(824): all case item expressions in this case statement are onehot" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 824 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1634939687314 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wts_channel_mixer.v(844) " "Verilog HDL Case Statement information at wts_channel_mixer.v(844): all case item expressions in this case statement are onehot" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 844 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1634939687314 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_part wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0 " "Elaborating entity \"wts_channel_part\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_ch_a0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_noise_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_noise_generator:u_noise_generator " "Elaborating entity \"wts_noise_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_noise_generator:u_noise_generator\"" {  } { { "../rtl/wts_channel_part.v" "u_noise_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_adsr_envelope_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator " "Elaborating entity \"wts_adsr_envelope_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\"" {  } { { "../rtl/wts_channel_part.v" "u_adsr_envelope_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 wts_adsr_envelope_generator.v(80) " "Verilog HDL assignment warning at wts_adsr_envelope_generator.v(80): truncated value with size 10 to match size of target (9)" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634939687318 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a0|wts_adsr_envelope_generator:u_adsr_envelope_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 wts_adsr_envelope_generator.v(83) " "Verilog HDL assignment warning at wts_adsr_envelope_generator.v(83): truncated value with size 10 to match size of target (9)" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634939687318 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a0|wts_adsr_envelope_generator:u_adsr_envelope_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_tone_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_tone_generator:u_tone_generator " "Elaborating entity \"wts_tone_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_tone_generator:u_tone_generator\"" {  } { { "../rtl/wts_channel_part.v" "u_tone_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_ram wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00 " "Elaborating entity \"wts_ram\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\"" {  } { { "../rtl/wts_channel_mixer.v" "u_ram00" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_volume wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0 " "Elaborating entity \"wts_channel_volume\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_channel_volume0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_timer wts_core:u_wts_core\|wts_timer:u_wts_timer " "Elaborating entity \"wts_timer\" for hierarchy \"wts_core:u_wts_core\|wts_timer:u_wts_timer\"" {  } { { "../rtl/wts_core.v" "u_wts_timer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_register wts_core:u_wts_core\|wts_register:u_wts_register " "Elaborating entity \"wts_register\" for hierarchy \"wts_core:u_wts_core\|wts_register:u_wts_register\"" {  } { { "../rtl/wts_core.v" "u_wts_register" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939687358 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_ar_d0 wts_register.v(600) " "Verilog HDL Always Construct warning at wts_register.v(600): inferring latch(es) for variable \"reg_ar_d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[0\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[0\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[1\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[1\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[2\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[2\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[3\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[3\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[4\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[4\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[5\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[5\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[6\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[6\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[7\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[7\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[8\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[8\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[9\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[9\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687374 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[10\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[10\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687375 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[11\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[11\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687375 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[12\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[12\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687375 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[13\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[13\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687375 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[14\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[14\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687375 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[15\] wts_register.v(600) " "Inferred latch for \"reg_ar_d0\[15\]\" at wts_register.v(600)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 600 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939687375 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1634939688577 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1634939688577 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram01\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram01\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1634939688577 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram11\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram11\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1634939688577 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 384 " "Parameter NUMWORDS_A set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 384 " "Parameter NUMWORDS_B set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 384 " "Parameter NUMWORDS_A set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 384 " "Parameter NUMWORDS_B set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram01\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram01\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 384 " "Parameter NUMWORDS_A set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 384 " "Parameter NUMWORDS_B set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram11\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram11\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 384 " "Parameter NUMWORDS_A set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 384 " "Parameter NUMWORDS_B set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1634939690196 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1634939690196 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634939690196 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_f1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_f1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_f0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_f0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939690199 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634939690199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939690251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 384 " "Parameter \"NUMWORDS_A\" = \"384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 384 " "Parameter \"NUMWORDS_B\" = \"384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690251 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634939690251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4d1 " "Found entity 1: altsyncram_s4d1" {  } { { "db/altsyncram_s4d1.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/altsyncram_s4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939690290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939690290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939690337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690337 ""}  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634939690337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nds " "Found entity 1: mult_nds" {  } { { "db/mult_nds.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/mult_nds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939690373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939690373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939690383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690383 ""}  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634939690383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vds " "Found entity 1: mult_vds" {  } { { "db/mult_vds.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/mult_vds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939690421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939690421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939690452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634939690452 ""}  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634939690452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_39i " "Found entity 1: add_sub_39i" {  } { { "db/add_sub_39i.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/add_sub_39i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634939690489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939690489 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 34 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 522 -1 0 } } { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 963 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 38 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 39 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 47 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 45 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 48 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 46 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 303 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 320 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 371 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 354 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 337 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 388 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 71 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 51 -1 0 } } { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 527 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 304 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 300 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 321 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 317 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 372 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 368 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 355 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 351 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 338 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 334 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 389 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 385 -1 0 } } { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 60 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 386 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 369 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 318 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 335 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 352 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 301 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 387 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 370 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 319 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 336 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 353 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 302 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634939690897 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634939690897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634939691941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg " "Generated suppressed messages file C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939696435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634939696699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634939696699 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slot_a\[15\] " "No output dependent on input pin \"slot_a\[15\]\"" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939697006 "|wts_for_cartridge|slot_a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slot_nmerq " "No output dependent on input pin \"slot_nmerq\"" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634939697006 "|wts_for_cartridge|slot_nmerq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634939697006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5158 " "Implemented 5158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634939697006 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634939697006 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1634939697006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5057 " "Implemented 5057 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634939697006 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1634939697006 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1634939697006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634939697006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634939697049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 06:54:57 2021 " "Processing ended: Sat Oct 23 06:54:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634939697049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634939697049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634939697049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634939697049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634939700220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634939700220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 06:54:57 2021 " "Processing started: Sat Oct 23 06:54:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634939700220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634939700220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634939700220 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634939700321 ""}
{ "Info" "0" "" "Project  = wave_table_sound" {  } {  } 0 0 "Project  = wave_table_sound" 0 0 "Fitter" 0 0 1634939700321 ""}
{ "Info" "0" "" "Revision = wave_table_sound" {  } {  } 0 0 "Revision = wave_table_sound" 0 0 "Fitter" 0 0 1634939700321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634939700448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634939700449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wave_table_sound 10M04SAE144C8G " "Selected device 10M04SAE144C8G for design \"wave_table_sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634939700490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634939700525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634939700526 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634939700652 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634939700660 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1634939700821 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634939700833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634939700833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634939700833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634939700833 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634939700833 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634939700841 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634939700841 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634939700842 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634939700842 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634939700842 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634939700842 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_136 IOPAD_X3_Y10_N14 " "Can't place multiple pins assigned to pin location Pin_136 (IOPAD_X3_Y10_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "slot_nreset Pin_136 IOPAD_X3_Y10_N14 " "Pin slot_nreset is assigned to pin location Pin_136 (IOPAD_X3_Y10_N14)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { slot_nreset } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "slot_nreset" } } } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1634939700844 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_nSTATUS~ Pin_136 IOPAD_X3_Y10_N14 " "Pin ~ALTERA_nSTATUS~ is assigned to pin location Pin_136 (IOPAD_X3_Y10_N14)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1634939700844 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1634939700844 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_138 IOPAD_X3_Y10_N21 " "Can't place multiple pins assigned to pin location Pin_138 (IOPAD_X3_Y10_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "slot_nsltsl Pin_138 IOPAD_X3_Y10_N21 " "Pin slot_nsltsl is assigned to pin location Pin_138 (IOPAD_X3_Y10_N21)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { slot_nsltsl } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "slot_nsltsl" } } } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1634939700844 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_CONF_DONE~ Pin_138 IOPAD_X3_Y10_N21 " "Pin ~ALTERA_CONF_DONE~ is assigned to pin location Pin_138 (IOPAD_X3_Y10_N21)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 8747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1634939700844 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1634939700844 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634939700844 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1634939702829 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634939703570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 23 06:55:03 2021 " "Processing ended: Sat Oct 23 06:55:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634939703570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634939703570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634939703570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634939703570 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634939704213 ""}
