
GSM MODULE INTERFACING.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003a0  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000538  08000538  00010538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800055c  0800055c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800055c  0800055c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800055c  0800055c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800055c  0800055c  0001055c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000560  08000560  00010560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000564  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000408  20000004  08000568  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000040c  08000568  0002040c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001537  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005bc  00000000  00000000  0002156b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000208  00000000  00000000  00021b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001d8  00000000  00000000  00021d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013f12  00000000  00000000  00021f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001ff3  00000000  00000000  00035e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080617  00000000  00000000  00037e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b8424  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000660  00000000  00000000  000b8474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000520 	.word	0x08000520

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000520 	.word	0x08000520

080001d8 <cmd1>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate);
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);

void cmd1(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0

	 uart_str_wr("AT\n\r");
 80001de:	4810      	ldr	r0, [pc, #64]	; (8000220 <cmd1+0x48>)
 80001e0:	f000 f8e4 	bl	80003ac <uart_str_wr>
	 //c = uart1_read();
	 while (1)
	 	{
	 		 int i=0;
 80001e4:	2300      	movs	r3, #0
 80001e6:	607b      	str	r3, [r7, #4]
	 		 // Check if there is data available to read
	 		  if (USART1->SR & USART_SR_RXNE)
 80001e8:	4b0e      	ldr	r3, [pc, #56]	; (8000224 <cmd1+0x4c>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	f003 0320 	and.w	r3, r3, #32
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d007      	beq.n	8000204 <cmd1+0x2c>
	 		  c[i] = USART1->DR & 0xFF; 	    // Read the data
 80001f4:	4b0b      	ldr	r3, [pc, #44]	; (8000224 <cmd1+0x4c>)
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	b2d9      	uxtb	r1, r3
 80001fa:	4a0b      	ldr	r2, [pc, #44]	; (8000228 <cmd1+0x50>)
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	4413      	add	r3, r2
 8000200:	460a      	mov	r2, r1
 8000202:	701a      	strb	r2, [r3, #0]

	 		  // Check if we've reached the end of the buffer
	 		  if (c[i] == '\n')  // Null-terminate the string
 8000204:	4a08      	ldr	r2, [pc, #32]	; (8000228 <cmd1+0x50>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4413      	add	r3, r2
 800020a:	781b      	ldrb	r3, [r3, #0]
 800020c:	2b0a      	cmp	r3, #10
 800020e:	d003      	beq.n	8000218 <cmd1+0x40>
	 		  {
	 		      return;
	 		  }

	 		 // Increment the buffer index
	 		 i++;
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	3301      	adds	r3, #1
 8000214:	607b      	str	r3, [r7, #4]
	 	{
 8000216:	e7e5      	b.n	80001e4 <cmd1+0xc>
	 		      return;
 8000218:	bf00      	nop
	 	}
}
 800021a:	3708      	adds	r7, #8
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	08000538 	.word	0x08000538
 8000224:	40011000 	.word	0x40011000
 8000228:	20000020 	.word	0x20000020

0800022c <cmd2>:

void cmd2(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0

	uart_str_wr("AT+CMGF=1\n\r");
 8000230:	4802      	ldr	r0, [pc, #8]	; (800023c <cmd2+0x10>)
 8000232:	f000 f8bb 	bl	80003ac <uart_str_wr>
	//c = uart1_read();
}
 8000236:	bf00      	nop
 8000238:	bd80      	pop	{r7, pc}
 800023a:	bf00      	nop
 800023c:	08000540 	.word	0x08000540

08000240 <cmd3>:

void cmd3(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0

	uart_str_wr("AT+CMGL=\"ALL\"\n\r");
 8000244:	4802      	ldr	r0, [pc, #8]	; (8000250 <cmd3+0x10>)
 8000246:	f000 f8b1 	bl	80003ac <uart_str_wr>
	//c = uart1_read();
}
 800024a:	bf00      	nop
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	0800054c 	.word	0x0800054c

08000254 <main>:


int main()
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
	uart1_init();
 800025a:	f000 f821 	bl	80002a0 <uart1_init>
	cmd1();
 800025e:	f7ff ffbb 	bl	80001d8 <cmd1>
	for (int i = 0; i < 1000000; i++)
 8000262:	2300      	movs	r3, #0
 8000264:	607b      	str	r3, [r7, #4]
 8000266:	e002      	b.n	800026e <main+0x1a>
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	3301      	adds	r3, #1
 800026c:	607b      	str	r3, [r7, #4]
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4a0a      	ldr	r2, [pc, #40]	; (800029c <main+0x48>)
 8000272:	4293      	cmp	r3, r2
 8000274:	ddf8      	ble.n	8000268 <main+0x14>
				; // Delay for a short period
	cmd2();
 8000276:	f7ff ffd9 	bl	800022c <cmd2>
	for (int i = 0; i < 1000000; i++)
 800027a:	2300      	movs	r3, #0
 800027c:	603b      	str	r3, [r7, #0]
 800027e:	e002      	b.n	8000286 <main+0x32>
 8000280:	683b      	ldr	r3, [r7, #0]
 8000282:	3301      	adds	r3, #1
 8000284:	603b      	str	r3, [r7, #0]
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	4a04      	ldr	r2, [pc, #16]	; (800029c <main+0x48>)
 800028a:	4293      	cmp	r3, r2
 800028c:	ddf8      	ble.n	8000280 <main+0x2c>
				; // Delay for a short period
	cmd3();
 800028e:	f7ff ffd7 	bl	8000240 <cmd3>
//        if(int i =0; str[i]!='\0';i++)
//        {
//            c[i] = uart1_read();
//        }

    return 0;
 8000292:	2300      	movs	r3, #0
}
 8000294:	4618      	mov	r0, r3
 8000296:	3708      	adds	r7, #8
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}
 800029c:	000f423f 	.word	0x000f423f

080002a0 <uart1_init>:



void uart1_init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0

    /**Configure uart gpio pin***/
        /*Enable clock access to gpioa */
        RCC->AHB1ENR |= GPIOAEN;
 80002a4:	4b1e      	ldr	r3, [pc, #120]	; (8000320 <uart1_init+0x80>)
 80002a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a8:	4a1d      	ldr	r2, [pc, #116]	; (8000320 <uart1_init+0x80>)
 80002aa:	f043 0301 	orr.w	r3, r3, #1
 80002ae:	6313      	str	r3, [r2, #48]	; 0x30

        //Set PA9 mode to alternate function mode/
        GPIOA->MODER  |= PA9MOD;
 80002b0:	4b1c      	ldr	r3, [pc, #112]	; (8000324 <uart1_init+0x84>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a1b      	ldr	r2, [pc, #108]	; (8000324 <uart1_init+0x84>)
 80002b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80002ba:	6013      	str	r3, [r2, #0]

        //Set PA10 mode to alternate function mode/
        GPIOA->MODER  |= PA10MOD;
 80002bc:	4b19      	ldr	r3, [pc, #100]	; (8000324 <uart1_init+0x84>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a18      	ldr	r2, [pc, #96]	; (8000324 <uart1_init+0x84>)
 80002c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80002c6:	6013      	str	r3, [r2, #0]

        //Set PA9 alternate function type to UART_TX (AF07)/
        GPIOA->AFR[1] |= PA9AF;
 80002c8:	4b16      	ldr	r3, [pc, #88]	; (8000324 <uart1_init+0x84>)
 80002ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002cc:	4a15      	ldr	r2, [pc, #84]	; (8000324 <uart1_init+0x84>)
 80002ce:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80002d2:	6253      	str	r3, [r2, #36]	; 0x24

        //Set PA10 alternate function type to UART_RX (AF07)/
        GPIOA->AFR[1] |= PA10AF;
 80002d4:	4b13      	ldr	r3, [pc, #76]	; (8000324 <uart1_init+0x84>)
 80002d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002d8:	4a12      	ldr	r2, [pc, #72]	; (8000324 <uart1_init+0x84>)
 80002da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80002de:	6253      	str	r3, [r2, #36]	; 0x24

        /**Configure uart module ***/
        /*Enable clock access to uart1 */
         RCC->APB2ENR |= APB2EN;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <uart1_init+0x80>)
 80002e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002e4:	4a0e      	ldr	r2, [pc, #56]	; (8000320 <uart1_init+0x80>)
 80002e6:	f043 0310 	orr.w	r3, r3, #16
 80002ea:	6453      	str	r3, [r2, #68]	; 0x44

        //Configure baudrate/
        uart_set_baudrate(USART1,APB2_CLK,UART_BAUDRATE);
 80002ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002f0:	490d      	ldr	r1, [pc, #52]	; (8000328 <uart1_init+0x88>)
 80002f2:	480e      	ldr	r0, [pc, #56]	; (800032c <uart1_init+0x8c>)
 80002f4:	f000 f81c 	bl	8000330 <uart_set_baudrate>

        //Configure the transfer direction/
        USART1->CR1 |= USART1_TX;
 80002f8:	4b0c      	ldr	r3, [pc, #48]	; (800032c <uart1_init+0x8c>)
 80002fa:	68db      	ldr	r3, [r3, #12]
 80002fc:	4a0b      	ldr	r2, [pc, #44]	; (800032c <uart1_init+0x8c>)
 80002fe:	f043 0308 	orr.w	r3, r3, #8
 8000302:	60d3      	str	r3, [r2, #12]

        //Configure the transfer direction/
        USART1->CR1 |= USART1_RX;
 8000304:	4b09      	ldr	r3, [pc, #36]	; (800032c <uart1_init+0x8c>)
 8000306:	68db      	ldr	r3, [r3, #12]
 8000308:	4a08      	ldr	r2, [pc, #32]	; (800032c <uart1_init+0x8c>)
 800030a:	f043 0304 	orr.w	r3, r3, #4
 800030e:	60d3      	str	r3, [r2, #12]

        //Enable uart module/
        USART1->CR1 |= USART1EN;
 8000310:	4b06      	ldr	r3, [pc, #24]	; (800032c <uart1_init+0x8c>)
 8000312:	68db      	ldr	r3, [r3, #12]
 8000314:	4a05      	ldr	r2, [pc, #20]	; (800032c <uart1_init+0x8c>)
 8000316:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800031a:	60d3      	str	r3, [r2, #12]

}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40023800 	.word	0x40023800
 8000324:	40020000 	.word	0x40020000
 8000328:	00f42400 	.word	0x00f42400
 800032c:	40011000 	.word	0x40011000

08000330 <uart_set_baudrate>:




static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b084      	sub	sp, #16
 8000334:	af00      	add	r7, sp, #0
 8000336:	60f8      	str	r0, [r7, #12]
 8000338:	60b9      	str	r1, [r7, #8]
 800033a:	607a      	str	r2, [r7, #4]
    USARTx->BRR =  compute_uart_bd(PeriphClk,BaudRate);
 800033c:	6879      	ldr	r1, [r7, #4]
 800033e:	68b8      	ldr	r0, [r7, #8]
 8000340:	f000 f808 	bl	8000354 <compute_uart_bd>
 8000344:	4603      	mov	r3, r0
 8000346:	461a      	mov	r2, r3
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	609a      	str	r2, [r3, #8]
}
 800034c:	bf00      	nop
 800034e:	3710      	adds	r7, #16
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}

08000354 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	085a      	lsrs	r2, r3, #1
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	441a      	add	r2, r3
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	fbb2 f3f3 	udiv	r3, r2, r3
 800036c:	b29b      	uxth	r3, r3
}
 800036e:	4618      	mov	r0, r3
 8000370:	370c      	adds	r7, #12
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
	...

0800037c <uart1_write>:
}



void uart1_write(int ch)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  //Make sure the transmit data register is empty/
	while(!(USART1->SR & SR_TXE)){}
 8000384:	bf00      	nop
 8000386:	4b08      	ldr	r3, [pc, #32]	; (80003a8 <uart1_write+0x2c>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800038e:	2b00      	cmp	r3, #0
 8000390:	d0f9      	beq.n	8000386 <uart1_write+0xa>

  //Write to transmit data register/
	USART1->DR	=  (ch & 0xFF);
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4a04      	ldr	r2, [pc, #16]	; (80003a8 <uart1_write+0x2c>)
 8000396:	b2db      	uxtb	r3, r3
 8000398:	6053      	str	r3, [r2, #4]

}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40011000 	.word	0x40011000

080003ac <uart_str_wr>:

void uart_str_wr(char *str)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b084      	sub	sp, #16
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
	for(int i =0; str[i]!='\0';i++)
 80003b4:	2300      	movs	r3, #0
 80003b6:	60fb      	str	r3, [r7, #12]
 80003b8:	e009      	b.n	80003ce <uart_str_wr+0x22>
	{
		uart1_write(str[i]);
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	687a      	ldr	r2, [r7, #4]
 80003be:	4413      	add	r3, r2
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ffda 	bl	800037c <uart1_write>
	for(int i =0; str[i]!='\0';i++)
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	3301      	adds	r3, #1
 80003cc:	60fb      	str	r3, [r7, #12]
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	687a      	ldr	r2, [r7, #4]
 80003d2:	4413      	add	r3, r2
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d1ef      	bne.n	80003ba <uart_str_wr+0xe>
	}
}
 80003da:	bf00      	nop
 80003dc:	bf00      	nop
 80003de:	3710      	adds	r7, #16
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003e8:	e7fe      	b.n	80003e8 <NMI_Handler+0x4>

080003ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ea:	b480      	push	{r7}
 80003ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ee:	e7fe      	b.n	80003ee <HardFault_Handler+0x4>

080003f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f4:	e7fe      	b.n	80003f4 <MemManage_Handler+0x4>

080003f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f6:	b480      	push	{r7}
 80003f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003fa:	e7fe      	b.n	80003fa <BusFault_Handler+0x4>

080003fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000400:	e7fe      	b.n	8000400 <UsageFault_Handler+0x4>

08000402 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000402:	b480      	push	{r7}
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000406:	bf00      	nop
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr

0800041e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800041e:	b480      	push	{r7}
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000422:	bf00      	nop
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr

0800042c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000430:	f000 f83e 	bl	80004b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000434:	bf00      	nop
 8000436:	bd80      	pop	{r7, pc}

08000438 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800043c:	4b06      	ldr	r3, [pc, #24]	; (8000458 <SystemInit+0x20>)
 800043e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000442:	4a05      	ldr	r2, [pc, #20]	; (8000458 <SystemInit+0x20>)
 8000444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800044c:	bf00      	nop
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop
 8000458:	e000ed00 	.word	0xe000ed00

0800045c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800045c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000494 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000460:	480d      	ldr	r0, [pc, #52]	; (8000498 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000462:	490e      	ldr	r1, [pc, #56]	; (800049c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000464:	4a0e      	ldr	r2, [pc, #56]	; (80004a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000468:	e002      	b.n	8000470 <LoopCopyDataInit>

0800046a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800046a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800046c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046e:	3304      	adds	r3, #4

08000470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000474:	d3f9      	bcc.n	800046a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000476:	4a0b      	ldr	r2, [pc, #44]	; (80004a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000478:	4c0b      	ldr	r4, [pc, #44]	; (80004a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800047c:	e001      	b.n	8000482 <LoopFillZerobss>

0800047e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000480:	3204      	adds	r2, #4

08000482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000484:	d3fb      	bcc.n	800047e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000486:	f7ff ffd7 	bl	8000438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800048a:	f000 f825 	bl	80004d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800048e:	f7ff fee1 	bl	8000254 <main>
  bx  lr    
 8000492:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000494:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800049c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004a0:	08000564 	.word	0x08000564
  ldr r2, =_sbss
 80004a4:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004a8:	2000040c 	.word	0x2000040c

080004ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004ac:	e7fe      	b.n	80004ac <ADC_IRQHandler>
	...

080004b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004b4:	4b06      	ldr	r3, [pc, #24]	; (80004d0 <HAL_IncTick+0x20>)
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	461a      	mov	r2, r3
 80004ba:	4b06      	ldr	r3, [pc, #24]	; (80004d4 <HAL_IncTick+0x24>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4413      	add	r3, r2
 80004c0:	4a04      	ldr	r2, [pc, #16]	; (80004d4 <HAL_IncTick+0x24>)
 80004c2:	6013      	str	r3, [r2, #0]
}
 80004c4:	bf00      	nop
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop
 80004d0:	20000000 	.word	0x20000000
 80004d4:	20000408 	.word	0x20000408

080004d8 <__libc_init_array>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	4d0d      	ldr	r5, [pc, #52]	; (8000510 <__libc_init_array+0x38>)
 80004dc:	4c0d      	ldr	r4, [pc, #52]	; (8000514 <__libc_init_array+0x3c>)
 80004de:	1b64      	subs	r4, r4, r5
 80004e0:	10a4      	asrs	r4, r4, #2
 80004e2:	2600      	movs	r6, #0
 80004e4:	42a6      	cmp	r6, r4
 80004e6:	d109      	bne.n	80004fc <__libc_init_array+0x24>
 80004e8:	4d0b      	ldr	r5, [pc, #44]	; (8000518 <__libc_init_array+0x40>)
 80004ea:	4c0c      	ldr	r4, [pc, #48]	; (800051c <__libc_init_array+0x44>)
 80004ec:	f000 f818 	bl	8000520 <_init>
 80004f0:	1b64      	subs	r4, r4, r5
 80004f2:	10a4      	asrs	r4, r4, #2
 80004f4:	2600      	movs	r6, #0
 80004f6:	42a6      	cmp	r6, r4
 80004f8:	d105      	bne.n	8000506 <__libc_init_array+0x2e>
 80004fa:	bd70      	pop	{r4, r5, r6, pc}
 80004fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000500:	4798      	blx	r3
 8000502:	3601      	adds	r6, #1
 8000504:	e7ee      	b.n	80004e4 <__libc_init_array+0xc>
 8000506:	f855 3b04 	ldr.w	r3, [r5], #4
 800050a:	4798      	blx	r3
 800050c:	3601      	adds	r6, #1
 800050e:	e7f2      	b.n	80004f6 <__libc_init_array+0x1e>
 8000510:	0800055c 	.word	0x0800055c
 8000514:	0800055c 	.word	0x0800055c
 8000518:	0800055c 	.word	0x0800055c
 800051c:	08000560 	.word	0x08000560

08000520 <_init>:
 8000520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000522:	bf00      	nop
 8000524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000526:	bc08      	pop	{r3}
 8000528:	469e      	mov	lr, r3
 800052a:	4770      	bx	lr

0800052c <_fini>:
 800052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052e:	bf00      	nop
 8000530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000532:	bc08      	pop	{r3}
 8000534:	469e      	mov	lr, r3
 8000536:	4770      	bx	lr
