INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rdrah/Desktop/project_1/project_1.srcs/sources_1/new/anode_picker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'anode_picker'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rdrah/Desktop/project_1/project_1.srcs/sources_1/new/clk_1hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_1hz'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rdrah/Desktop/project_1/project_1.srcs/sources_1/new/clk_1khz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_1khz'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rdrah/Desktop/project_1/project_1.srcs/sources_1/new/clock_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rdrah/Desktop/project_1/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rdrah/Desktop/project_1/project_1.srcs/sources_1/new/mod6counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod6counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rdrah/Desktop/project_1/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
