*********************************************************************

  Operator    [gopRAM16X1DQ]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopRAM16X1DQ
{
    parameter
    (
        string GRS_EN      = "FALSE",           // "TRUE" "FALSE"
        string LRS_EN      = "FALSE",           // "TRUE"   "FALSE"    
        bit    INIT[31:0]  = 32'h0000_0000,     
        string FG_MODE     = "RAM",                // "LUT5" "ROM" "MUX4" "ARITH"
        string QXMUX_SEL   = "YX"  ,              // Q0: "YX" --> "Y0" "FF" --> "SHIFTIN" "MX" --> "M0"  
                                                   // Q1: "YX" --> "Y1" "FF" -->   "FFAB"  "MX" --> "M2" 
                                                   // Q2: "YX" --> "Y2" "FF" -->   "FF1"   "MX" --> "M1" 
                                                   // Q3: "YX" --> "Y3" "FF" -->  "FFCD"   "MX" --> "M3"         
        string CEMUX_SEL   = "LOCAL",                 // "CE" "CEIN" 
        string RSMUX_SEL   = "LOCAL",                 // "RS" "RSIN"
        string CLK_POS     = "FALSE",                // 1'b0: "CLK"; 1'b1: "CLK_B      
        string CLK_SEL     = "SCLK",               // "SCLK" "ACLK"
        string CE_POS      = "FALSE",                // 1'b0: "CE";  1'b1: "CE_B"      
        string RS_POS      = "FALSE",                // 1'b0: "RS";  1'b1: "RS_B"  
        string CE_USED     = "UNUSED",               // "USED"  "UNUSED"  
        string RS_USED     = "UNUSED",      
        string SYNC_MODE   = "SYNC",               // "SYNC" "ASYNC"
        string FF_SET      = "RESET"               // "RESET" "SET"    
    );

    port
    (
        input  RAD0, RAD1, RAD2, RAD3, 
        input  WADM0, WADM1, WADM2, WADM3,
        input  WD,
        input  WCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|IOCLK"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  WE /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output RD,    
        output RDQ
    );
};

/*****************************************************************************************

  Author    []

  Abstract  [Using gate devARAM16X1DQ to Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devARAM16X1DQ of gopRAM16X1DQ
{
    string MODE            = "RAM";   // "LUT5" "MUX4" "ARITH"  
    string Q0MUX_SEL; 
    
    if (QXMUX_SEL == "YX")
    {
        Q0MUX_SEL = "Y0";
    }
    else if (QXMUX_SEL == "MX")
    {
        Q0MUX_SEL = "M0";
    }
    else
    {
        error("Illegal configuration value with gopRAM16X1DQ.");
    }
    
    device devARAM16X1DQ gatedev
        parameter map 
        ( 
            CP_GRS_EN    => GRS_EN,
            CP_LRS_EN    => RS_USED == "USED" ? "TRUE" : "FALSE",
            CP_LCE_EN    => CE_USED == "USED" ? "TRUE" : "FALSE",
            CP_INITA     => INIT,     
            CP_MODEA     => MODE,                                  // "LUT5" "ROM" "MUX4" "ARITH"
            CP_Q0MUX_SEL => Q0MUX_SEL ,                            // "Y0" "SHIFTIN" "M0"        
            CP_CEMUX_SEL => CEMUX_SEL,
            CP_RSMUX_SEL => RSMUX_SEL,
            CP_CLK_POL   => CLK_POS,                               // "CLK" "CLK_B"
            //CLK_SEL     => CLK_SEL,                               // "SCLK" "ACLK"
            CP_LRS_POL   => RS_POS,                                // "RS"  "RS_B"  
            CP_LCE_POL   => (CE_USED == "USED" ) ? CE_POS : "FALSE",      
            CP_RS_MODE   => SYNC_MODE,                             // "SYNC" "ASYNC"
            CP_FF0_RS    => FF_SET                                 // "RESET" "SET"
        )                                     
        port map                              
        (                                     
            A0    => RAD0,                   
            A1    => RAD1,                   
            A2    => RAD2,
            A3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,
            
            AD    => WD,
            
            RS    => WE,
            CE    => ( CE_USED == "USED" ) ? CE : 1'bz,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            WCLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,

            Y0    => RD,
            Q0    => RDQ
        );
}; // end of implementation impl_devARAM16X1DQ of gopRAM16X1DQ

/*****************************************************************************************

  Author    []

  Abstract  [Using gate devBRAM16X1DQ to Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devBRAM16X1DQ of gopRAM16X1DQ
{
    string MODE            = "RAM";   // "LUT5" "MUX4" "ARITH"    
    string Q1MUX_SEL; 
    
    if (QXMUX_SEL == "YX")
    {
        Q1MUX_SEL = "Y1";
    }
    else if (QXMUX_SEL == "MX")
    {
        Q1MUX_SEL = "M2";
    }
    else
    {
        error("Illegal configuration value with gopRAM16X1DQ.");
    }
    
    device devBRAM16X1DQ gatedev
        parameter map 
        ( 
            CP_GRS_EN    => GRS_EN,
            CP_LRS_EN    => RS_USED == "USED" ? "TRUE" : "FALSE",
            CP_LCE_EN    => CE_USED == "USED" ? "TRUE" : "FALSE",
            CP_INITB     => INIT,     
            CP_MODEB     => MODE,                                  // "LUT5" "ROM" "MUX4" "ARITH"
            CP_Q1MUX_SEL => Q1MUX_SEL,                             // "Y1"   "FFAB" "M2"        
            CP_CEMUX_SEL => CEMUX_SEL,
            CP_RSMUX_SEL => RSMUX_SEL,
            CP_CLK_POL   => CLK_POS,                               // "CLK" "CLK_B" 
            //CLK_SEL     => CLK_SEL,                               // "SCLK" "ACLK"  
            CP_LRS_POL   => RS_POS,                                // "RS"  "RS_B"  
            CP_LCE_POL   => (CE_USED == "USED" ) ? CE_POS : "FALSE",      
            CP_RS_MODE   => SYNC_MODE,                              // "SYNC" "ASYNC"
            CP_FF1_RS    => FF_SET                                  // "RESET" "SET"  
        )                                     
        port map                              
        (                                     
            B0    => RAD0, 
            B1    => RAD1,
            B2    => RAD2,
            B3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,

            BD    => WD,
            
            RS    => WE,
            CE    => ( CE_USED == "USED" ) ? CE : 1'bz,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            WCLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,

            Y1    => RD,
            Q1    => RDQ

        );
}; // end of implementation impl_devBRAM16X1DQ of gopRAM16X1DQ


/*****************************************************************************************

  Author    []

  Abstract  [Using gate devCRAM16X1DQ to Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devCRAM16X1DQ of gopRAM16X1DQ
{
    string MODE            = "RAM";   // "LUT5" "MUX4" "ARITH" 
    string Q2MUX_SEL; 
    
    if (QXMUX_SEL == "YX")
    {
        Q2MUX_SEL = "Y2";
    }
    else if (QXMUX_SEL == "MX")
    {
        Q2MUX_SEL = "M1";
    }
    else
    {
        error("Illegal configuration value with gopRAM16X1DQ.");
    }    
       
    device devCRAM16X1DQ gatedev
        parameter map 
        ( 
            CP_GRS_EN    => GRS_EN,
            CP_LRS_EN    => RS_USED == "USED" ? "TRUE" : "FALSE",
            CP_LCE_EN    => CE_USED == "USED" ? "TRUE" : "FALSE",
            CP_INITC     => INIT,   
            CP_MODEC     => MODE,                                  // "LUT5" "ROM" "MUX4" "ARITH"
            CP_Q2MUX_SEL  => Q2MUX_SEL,                             // "Y2"   "FF1" "M1"    
            CP_CEMUX_SEL  => CEMUX_SEL,
            CP_RSMUX_SEL  => RSMUX_SEL,
            CP_CLK_POL    => CLK_POS,                               // "CLK" "CLK_B" 
            //CLK_SEL     => CLK_SEL,                               // "SCLK" "ACLK"  
            CP_LRS_POL    => RS_POS,                                // "RS"  "RS_B"  
            CP_LCE_POL    => (CE_USED == "USED" ) ? CE_POS : "FALSE",      
            CP_RS_MODE    => SYNC_MODE,                              // "SYNC" "ASYNC"
            CP_FF2_RS     => FF_SET                                 // "RESET" "SET"
        )                                     
        port map                              
        (                                     
            C0    => RAD0, 
            C1    => RAD1,
            C2    => RAD2,
            C3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,
            CD    => WD,
            
            RS    => WE,
            CE    => ( CE_USED == "USED" ) ? CE : 1'bz,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            WCLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,

            Y2    => RD,
            Q2    => RDQ 
        );
}; // end of implementation impl_devCRAM16X1DQ of gopRAM16X1DQ


/*****************************************************************************************

  Author    []

  Abstract  [Using gate devDRAM16X1DQ to Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devDRAM16X1DQ of gopRAM16X1DQ
{
    string MODE            = "RAM";   // "LUT5" "MUX4" "ARITH" 
    string Q3MUX_SEL;     
    if (QXMUX_SEL == "YX")
    {
        Q3MUX_SEL = "Y3";
    }
    else if (QXMUX_SEL == "MX")
    {
        Q3MUX_SEL = "M3";
    }
    else
    {
        error("Illegal configuration value with gopRAM16X1DQ.");
    }  
       
    device devDRAM16X1DQ gatedev
        parameter map 
        ( 
            CP_GRS_EN    => GRS_EN,
            CP_LRS_EN    => RS_USED == "USED" ? "TRUE" : "FALSE",
            CP_LCE_EN    => CE_USED == "USED" ? "TRUE" : "FALSE",
            CP_INITD     => INIT, 
            CP_MODED     => MODE,                                  // "LUT5" "ROM" "MUX4" "ARITH"
            CP_Q3MUX_SEL  => Q3MUX_SEL,                             // "Y3"  "FFCD" "M3"   
            CP_CEMUX_SEL  => CEMUX_SEL,
            CP_RSMUX_SEL  => RSMUX_SEL,
            CP_CLK_POL    => CLK_POS,                               // "CLK" "CLK_B"  
            //CLK_SEL     => CLK_SEL,                               // "SCLK" "ACLK" 
            CP_LRS_POL    => RS_POS,                                // "RS"  "RS_B"  
            CP_LCE_POL    => (CE_USED == "USED" ) ? CE_POS : "FALSE",      
            CP_RS_MODE    => SYNC_MODE,                              // "SYNC" "ASYNC"
            CP_FF3_RS     => FF_SET                                  // "RESET" "SET"    
        )                                     
        port map                              
        (                                     
            D0    => RAD0, 
            D1    => RAD1,
            D2    => RAD2,
            D3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,

            DD    => WD,
            
            RS    => WE,
            CE    => ( CE_USED == "USED" ) ? CE : 1'bz,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            WCLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,
            
            Y3    => RD,
            Q3    => RDQ 
        );
}; // end of implementation impl_devDRAM16X1DQ of gopRAM16X1DQ
