#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000170ed3b4d70 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v00000170ed4413b0_0 .var "CLK", 0 0;
v00000170ed440ff0_0 .net "INSTRUCTION", 31 0, L_00000170ed440d70;  1 drivers
v00000170ed43ff10_0 .net "PC", 31 0, v00000170ed4405f0_0;  1 drivers
v00000170ed43fab0_0 .var "RESET", 0 0;
v00000170ed43f790_0 .net *"_ivl_0", 7 0, L_00000170ed4411d0;  1 drivers
v00000170ed4409b0_0 .net *"_ivl_10", 31 0, L_00000170ed43ffb0;  1 drivers
v00000170ed441310_0 .net *"_ivl_12", 7 0, L_00000170ed4414f0;  1 drivers
L_00000170ed470118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000170ed440730_0 .net/2u *"_ivl_14", 31 0, L_00000170ed470118;  1 drivers
v00000170ed441270_0 .net *"_ivl_16", 31 0, L_00000170ed440af0;  1 drivers
v00000170ed43fb50_0 .net *"_ivl_18", 7 0, L_00000170ed440cd0;  1 drivers
L_00000170ed470088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000170ed4404b0_0 .net/2u *"_ivl_2", 31 0, L_00000170ed470088;  1 drivers
v00000170ed440550_0 .net *"_ivl_4", 31 0, L_00000170ed4407d0;  1 drivers
v00000170ed441090_0 .net *"_ivl_6", 7 0, L_00000170ed43fdd0;  1 drivers
L_00000170ed4700d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000170ed43fc90_0 .net/2u *"_ivl_8", 31 0, L_00000170ed4700d0;  1 drivers
v00000170ed43fd30 .array "instr_mem", 0 1023, 7 0;
L_00000170ed4411d0 .array/port v00000170ed43fd30, L_00000170ed4407d0;
L_00000170ed4407d0 .arith/sum 32, v00000170ed4405f0_0, L_00000170ed470088;
L_00000170ed43fdd0 .array/port v00000170ed43fd30, L_00000170ed43ffb0;
L_00000170ed43ffb0 .arith/sum 32, v00000170ed4405f0_0, L_00000170ed4700d0;
L_00000170ed4414f0 .array/port v00000170ed43fd30, L_00000170ed440af0;
L_00000170ed440af0 .arith/sum 32, v00000170ed4405f0_0, L_00000170ed470118;
L_00000170ed440cd0 .array/port v00000170ed43fd30, v00000170ed4405f0_0;
L_00000170ed440d70 .delay 32 (2,2,2) L_00000170ed440d70/d;
L_00000170ed440d70/d .concat [ 8 8 8 8], L_00000170ed440cd0, L_00000170ed4414f0, L_00000170ed43fdd0, L_00000170ed4411d0;
S_00000170ed3e0d40 .scope module, "mycpu" "cpu" 2 44, 3 8 0, S_00000170ed3b4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v00000170ed4402d0_0 .net "ALUOP", 2 0, v00000170ed43c900_0;  1 drivers
v00000170ed441630_0 .net "ALURESULT", 7 0, v00000170ed43c9a0_0;  1 drivers
v00000170ed4400f0_0 .net "CLK", 0 0, v00000170ed4413b0_0;  1 drivers
v00000170ed43f970_0 .net "IMM", 0 0, v00000170ed43c540_0;  1 drivers
v00000170ed441590_0 .net "IMMEDIATE", 7 0, L_00000170ed452a70;  1 drivers
v00000170ed440870_0 .net "INSTRUCTION", 31 0, L_00000170ed440d70;  alias, 1 drivers
v00000170ed440b90_0 .net "OPCODE", 7 0, L_00000170ed451ad0;  1 drivers
v00000170ed43f830_0 .net "OUT2_S", 7 0, L_00000170ed4522f0;  1 drivers
v00000170ed440190_0 .net "OUT_IMM", 7 0, v00000170ed43b280_0;  1 drivers
v00000170ed440230_0 .net "OUT_SIGN", 7 0, v00000170ed43ca40_0;  1 drivers
v00000170ed4405f0_0 .var "PC", 31 0;
v00000170ed440910_0 .net "READREG1", 2 0, L_00000170ed451fd0;  1 drivers
v00000170ed441450_0 .net "READREG2", 2 0, L_00000170ed452b10;  1 drivers
v00000170ed440370_0 .net "REGOUT1", 7 0, L_00000170ed3da8b0;  1 drivers
v00000170ed440690_0 .net "REGOUT2", 7 0, L_00000170ed3db100;  1 drivers
v00000170ed43fa10_0 .net "RESET", 0 0, v00000170ed43fab0_0;  1 drivers
v00000170ed440410_0 .net "SIGN", 0 0, v00000170ed43b1e0_0;  1 drivers
v00000170ed440eb0_0 .net "WRITEENABLE", 0 0, v00000170ed43ace0_0;  1 drivers
v00000170ed43fe70_0 .net "WRITEREG", 2 0, L_00000170ed452750;  1 drivers
v00000170ed43fbf0_0 .net *"_ivl_11", 7 0, L_00000170ed453010;  1 drivers
v00000170ed440f50_0 .net *"_ivl_3", 7 0, L_00000170ed452cf0;  1 drivers
v00000170ed440e10_0 .net *"_ivl_7", 7 0, L_00000170ed451a30;  1 drivers
L_00000170ed451ad0 .part L_00000170ed440d70, 24, 8;
L_00000170ed452cf0 .part L_00000170ed440d70, 8, 8;
L_00000170ed451fd0 .part L_00000170ed452cf0, 0, 3;
L_00000170ed451a30 .part L_00000170ed440d70, 16, 8;
L_00000170ed452750 .part L_00000170ed451a30, 0, 3;
L_00000170ed453010 .part L_00000170ed440d70, 0, 8;
L_00000170ed452b10 .part L_00000170ed453010, 0, 3;
L_00000170ed452a70 .part L_00000170ed440d70, 0, 8;
S_00000170ed3cc770 .scope module, "alu_inst" "alu" 3 59, 4 43 0, S_00000170ed3e0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000170ed43b6e0_0 .net "DATA1", 7 0, L_00000170ed3da8b0;  alias, 1 drivers
v00000170ed43ae20_0 .net "DATA2", 7 0, v00000170ed43b280_0;  alias, 1 drivers
v00000170ed43c9a0_0 .var "RESULT", 7 0;
v00000170ed43b780_0 .net "SELECT", 2 0, v00000170ed43c900_0;  alias, 1 drivers
v00000170ed43c400_0 .net "add_out", 7 0, L_00000170ed451d50;  1 drivers
v00000170ed43b8c0_0 .net "and_out", 7 0, L_00000170ed3db330;  1 drivers
v00000170ed43c360_0 .net "forward_out", 7 0, L_00000170ed3db020;  1 drivers
v00000170ed43c860_0 .net "or_out", 7 0, L_00000170ed3dae60;  1 drivers
E_00000170ed3e4080/0 .event anyedge, v00000170ed43b780_0, v00000170ed43c7c0_0, v00000170ed43bfa0_0, v00000170ed43c4a0_0;
E_00000170ed3e4080/1 .event anyedge, v00000170ed43ba00_0;
E_00000170ed3e4080 .event/or E_00000170ed3e4080/0, E_00000170ed3e4080/1;
S_00000170ed3cc900 .scope module, "add" "addunit" 4 50, 4 11 0, S_00000170ed3cc770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000170ed3b2da0_0 .net "DATA1", 7 0, L_00000170ed3da8b0;  alias, 1 drivers
v00000170ed3b3660_0 .net "DATA2", 7 0, v00000170ed43b280_0;  alias, 1 drivers
v00000170ed43c4a0_0 .net "RESULT", 7 0, L_00000170ed451d50;  alias, 1 drivers
L_00000170ed451d50 .delay 8 (2,2,2) L_00000170ed451d50/d;
L_00000170ed451d50/d .arith/sum 8, L_00000170ed3da8b0, v00000170ed43b280_0;
S_00000170ed43cc00 .scope module, "andg" "andunit" 4 51, 4 27 0, S_00000170ed3cc770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000170ed3db330/d .functor AND 8, L_00000170ed3da8b0, v00000170ed43b280_0, C4<11111111>, C4<11111111>;
L_00000170ed3db330 .delay 8 (1,1,1) L_00000170ed3db330/d;
v00000170ed43b000_0 .net "DATA1", 7 0, L_00000170ed3da8b0;  alias, 1 drivers
v00000170ed43b140_0 .net "DATA2", 7 0, v00000170ed43b280_0;  alias, 1 drivers
v00000170ed43bfa0_0 .net "RESULT", 7 0, L_00000170ed3db330;  alias, 1 drivers
S_00000170ed43cd90 .scope module, "fwd" "forward" 4 49, 4 19 0, S_00000170ed3cc770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000170ed3db020/d .functor BUFZ 8, v00000170ed43b280_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000170ed3db020 .delay 8 (1,1,1) L_00000170ed3db020/d;
v00000170ed43be60_0 .net "DATA2", 7 0, v00000170ed43b280_0;  alias, 1 drivers
v00000170ed43ba00_0 .net "RESULT", 7 0, L_00000170ed3db020;  alias, 1 drivers
S_00000170ed3c3c50 .scope module, "org" "orunit" 4 52, 4 35 0, S_00000170ed3cc770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000170ed3dae60/d .functor OR 8, L_00000170ed3da8b0, v00000170ed43b280_0, C4<00000000>, C4<00000000>;
L_00000170ed3dae60 .delay 8 (1,1,1) L_00000170ed3dae60/d;
v00000170ed43b0a0_0 .net "DATA1", 7 0, L_00000170ed3da8b0;  alias, 1 drivers
v00000170ed43ac40_0 .net "DATA2", 7 0, v00000170ed43b280_0;  alias, 1 drivers
v00000170ed43c7c0_0 .net "RESULT", 7 0, L_00000170ed3dae60;  alias, 1 drivers
S_00000170ed3c3de0 .scope module, "control_inst" "control_unit" 3 66, 5 1 0, S_00000170ed3e0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "IMM";
    .port_info 2 /OUTPUT 1 "SIGN";
    .port_info 3 /OUTPUT 1 "WRITEENABLE";
    .port_info 4 /OUTPUT 3 "ALUOP";
v00000170ed43c900_0 .var "ALUOP", 2 0;
v00000170ed43c540_0 .var "IMM", 0 0;
v00000170ed43b460_0 .net "OPCODE", 7 0, L_00000170ed451ad0;  alias, 1 drivers
v00000170ed43b1e0_0 .var "SIGN", 0 0;
v00000170ed43ace0_0 .var "WRITEENABLE", 0 0;
E_00000170ed3e4240 .event anyedge, v00000170ed43b460_0;
S_00000170ed3be1b0 .scope module, "mux1" "mux" 3 40, 6 1 0, S_00000170ed3e0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000170ed43bb40_0 .net "DATA1", 7 0, L_00000170ed4522f0;  alias, 1 drivers
v00000170ed43b500_0 .net "DATA2", 7 0, L_00000170ed3db100;  alias, 1 drivers
v00000170ed43ca40_0 .var "OUTPUT", 7 0;
v00000170ed43b3c0_0 .net "SELECT", 0 0, v00000170ed43b1e0_0;  alias, 1 drivers
E_00000170ed3e42c0 .event anyedge, v00000170ed43b1e0_0, v00000170ed43b500_0, v00000170ed43bb40_0;
S_00000170ed3be340 .scope module, "mux2" "mux" 3 52, 6 1 0, S_00000170ed3e0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000170ed43c040_0 .net "DATA1", 7 0, L_00000170ed452a70;  alias, 1 drivers
v00000170ed43bc80_0 .net "DATA2", 7 0, v00000170ed43ca40_0;  alias, 1 drivers
v00000170ed43b280_0 .var "OUTPUT", 7 0;
v00000170ed43bd20_0 .net "SELECT", 0 0, v00000170ed43c540_0;  alias, 1 drivers
E_00000170ed3e3300 .event anyedge, v00000170ed43c540_0, v00000170ed43ca40_0, v00000170ed43c040_0;
S_00000170ed3c29e0 .scope module, "reg_file_inst" "reg_file" 3 28, 7 8 0, S_00000170ed3e0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000170ed3da8b0/d .functor BUFZ 8, L_00000170ed451850, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000170ed3da8b0 .delay 8 (2,2,2) L_00000170ed3da8b0/d;
L_00000170ed3db100/d .functor BUFZ 8, L_00000170ed452930, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000170ed3db100 .delay 8 (2,2,2) L_00000170ed3db100/d;
v00000170ed43b960_0 .net "CLK", 0 0, v00000170ed4413b0_0;  alias, 1 drivers
v00000170ed43b5a0_0 .net "IN", 7 0, v00000170ed43c9a0_0;  alias, 1 drivers
v00000170ed43b820_0 .net "INADDRESS", 2 0, L_00000170ed452750;  alias, 1 drivers
v00000170ed43cae0_0 .net "OUT1", 7 0, L_00000170ed3da8b0;  alias, 1 drivers
v00000170ed43c0e0_0 .net "OUT1ADDRESS", 2 0, L_00000170ed451fd0;  alias, 1 drivers
v00000170ed43c180_0 .net "OUT2", 7 0, L_00000170ed3db100;  alias, 1 drivers
v00000170ed43baa0_0 .net "OUT2ADDRESS", 2 0, L_00000170ed452b10;  alias, 1 drivers
v00000170ed43ad80 .array "REGISTER", 0 7, 7 0;
v00000170ed43aec0_0 .net "RESET", 0 0, v00000170ed43fab0_0;  alias, 1 drivers
v00000170ed43b640_0 .net "WRITE", 0 0, v00000170ed43ace0_0;  alias, 1 drivers
v00000170ed43af60_0 .net *"_ivl_0", 7 0, L_00000170ed451850;  1 drivers
v00000170ed43b320_0 .net *"_ivl_10", 4 0, L_00000170ed4529d0;  1 drivers
L_00000170ed4701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000170ed43bbe0_0 .net *"_ivl_13", 1 0, L_00000170ed4701a8;  1 drivers
v00000170ed43bdc0_0 .net *"_ivl_2", 4 0, L_00000170ed4517b0;  1 drivers
L_00000170ed470160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000170ed43c220_0 .net *"_ivl_5", 1 0, L_00000170ed470160;  1 drivers
v00000170ed43c2c0_0 .net *"_ivl_8", 7 0, L_00000170ed452930;  1 drivers
E_00000170ed3e3380 .event posedge, v00000170ed43b960_0;
L_00000170ed451850 .array/port v00000170ed43ad80, L_00000170ed4517b0;
L_00000170ed4517b0 .concat [ 3 2 0 0], L_00000170ed451fd0, L_00000170ed470160;
L_00000170ed452930 .array/port v00000170ed43ad80, L_00000170ed4529d0;
L_00000170ed4529d0 .concat [ 3 2 0 0], L_00000170ed452b10, L_00000170ed4701a8;
S_00000170ed3c2b70 .scope module, "twos_inst" "two_s_comple" 3 47, 8 1 0, S_00000170ed3e0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_00000170ed3db560 .functor NOT 8, L_00000170ed3db100, C4<00000000>, C4<00000000>, C4<00000000>;
v00000170ed43c5e0_0 .net "DATA2", 7 0, L_00000170ed3db100;  alias, 1 drivers
v00000170ed43c680_0 .net "OUTPUT", 7 0, L_00000170ed4522f0;  alias, 1 drivers
v00000170ed43c720_0 .net *"_ivl_0", 7 0, L_00000170ed3db560;  1 drivers
L_00000170ed4701f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000170ed440050_0 .net/2u *"_ivl_2", 7 0, L_00000170ed4701f0;  1 drivers
L_00000170ed4522f0 .delay 8 (1,1,1) L_00000170ed4522f0/d;
L_00000170ed4522f0/d .arith/sum 8, L_00000170ed3db560, L_00000170ed4701f0;
S_00000170ed3e0bb0 .scope module, "pc" "pc" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "PC";
o00000170ed3eb358 .functor BUFZ 1, C4<z>; HiZ drive
v00000170ed43f8d0_0 .net "CLK", 0 0, o00000170ed3eb358;  0 drivers
v00000170ed440a50_0 .var "PC", 31 0;
v00000170ed441130_0 .var "PCreg", 31 0;
o00000170ed3eb3e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000170ed440c30_0 .net "RESET", 0 0, o00000170ed3eb3e8;  0 drivers
E_00000170ed3e35c0 .event anyedge, v00000170ed440a50_0;
E_00000170ed3e3600 .event posedge, v00000170ed43f8d0_0;
    .scope S_00000170ed3c29e0;
T_0 ;
    %wait E_00000170ed3e3380;
    %load/vec4 v00000170ed43aec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000170ed43ad80, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000170ed43b640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v00000170ed43b5a0_0;
    %load/vec4 v00000170ed43b820_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000170ed43ad80, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000170ed3c29e0;
T_1 ;
    %vpi_call 7 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v00000170ed43ad80, 0>, &A<v00000170ed43ad80, 1>, &A<v00000170ed43ad80, 2>, &A<v00000170ed43ad80, 3>, &A<v00000170ed43ad80, 4>, &A<v00000170ed43ad80, 5>, &A<v00000170ed43ad80, 6>, &A<v00000170ed43ad80, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000170ed3be1b0;
T_2 ;
    %wait E_00000170ed3e42c0;
    %load/vec4 v00000170ed43b3c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000170ed43bb40_0;
    %store/vec4 v00000170ed43ca40_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000170ed43b500_0;
    %store/vec4 v00000170ed43ca40_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000170ed3be340;
T_3 ;
    %wait E_00000170ed3e3300;
    %load/vec4 v00000170ed43bd20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000170ed43c040_0;
    %store/vec4 v00000170ed43b280_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000170ed43bc80_0;
    %store/vec4 v00000170ed43b280_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000170ed3cc770;
T_4 ;
    %wait E_00000170ed3e4080;
    %load/vec4 v00000170ed43b780_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000170ed43c360_0;
    %store/vec4 v00000170ed43c9a0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000170ed43b780_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000170ed43c400_0;
    %store/vec4 v00000170ed43c9a0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000170ed43b780_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00000170ed43b8c0_0;
    %store/vec4 v00000170ed43c9a0_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000170ed43b780_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000170ed43c860_0;
    %store/vec4 v00000170ed43c9a0_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000170ed3c3de0;
T_5 ;
    %wait E_00000170ed3e4240;
    %delay 1, 0;
    %load/vec4 v00000170ed43b460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43ace0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000170ed43c900_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43ace0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000170ed43c900_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43ace0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000170ed43c900_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43c540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43ace0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000170ed43c900_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43ace0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000170ed43c900_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43ace0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000170ed43c900_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000170ed3b4d70;
T_6 ;
    %vpi_call 2 36 "$readmemb", "instr_mem.mem", v00000170ed43fd30 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000170ed3b4d70;
T_7 ;
    %vpi_call 2 50 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000170ed3b4d70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed4413b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43fab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170ed43fab0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170ed43fab0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000170ed3b4d70;
T_8 ;
    %delay 4, 0;
    %load/vec4 v00000170ed4413b0_0;
    %inv;
    %store/vec4 v00000170ed4413b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00000170ed3e0bb0;
T_9 ;
    %wait E_00000170ed3e3600;
    %load/vec4 v00000170ed440c30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170ed440a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170ed441130_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v00000170ed441130_0;
    %store/vec4 v00000170ed440a50_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000170ed3e0bb0;
T_10 ;
    %wait E_00000170ed3e35c0;
    %delay 1, 0;
    %load/vec4 v00000170ed441130_0;
    %addi 4, 0, 32;
    %store/vec4 v00000170ed441130_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./mux.v";
    "./reg_file.v";
    "./two_s_comple.v";
    "./pc.v";
