# ADLD_course
This repo is dedicated to a course on Advance Digital Logic Design course that I took in the 5th Semester of my engineering course.
This will contain all Assignments and code that I think is cool. I want to try to more advanced topics and modelling in Verilog. This will help me achieve the same
Any interesting code I find will be stacked up here!
