;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB #3, 10
	ADD #270, <60
	JMN -650, #0
	CMP #182, -102
	SPL <-127, 106
	JMN 0, <805
	SUB @-121, 106
	DJN -1, @-20
	MOV -1, <-720
	MOV -207, <-120
	SUB @121, 106
	SUB 820, 22
	MOV -207, <-120
	SUB -0, 1
	SUB #0, -80
	SUB 210, 360
	SLT 820, 22
	CMP @121, 106
	SLT @127, 120
	CMP @121, 106
	SUB @-127, 100
	JMN -657, #1
	CMP 90, 3
	ADD 30, 29
	SLT 820, 22
	SLT 17, <108
	ADD 210, 60
	DJN 0, #440
	ADD -207, <-120
	SLT @230, <801
	SUB @-127, 106
	SUB #0, -80
	SUB @-127, 100
	CMP @-0, @2
	ADD 0, 440
	MOV -207, <-120
	CMP #0, -80
	SPL @90, 3
	ADD @230, <801
	MOV -1, <-20
	ADD -207, <-120
	ADD -207, <-120
	ADD -207, <-120
	JMN -47, @-120
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB #3, 10
	ADD #270, <60
	SUB @-207, <-621
	CMP #182, -102
