
---------- Begin Simulation Statistics ----------
final_tick                               182520088437                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142673                       # Simulator instruction rate (inst/s)
host_mem_usage                                4386644                       # Number of bytes of host memory used
host_op_rate                                   270668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   700.90                       # Real time elapsed on the host
host_tick_rate                              260406843                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     189712230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.182520                       # Number of seconds simulated
sim_ticks                                182520088437                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  118                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               113                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               193                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               91                       # Number of indirect misses.
system.cpu.branchPred.lookups                     193                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     189712230                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.736433                       # CPI: cycles per instruction
system.cpu.discardedOps                      42506940                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    29708315                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          3737                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    17164322                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1453                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                212                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3204274                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.365439                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    42676032                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           228                       # TLB misses on write requests
system.cpu.numCycles                        273643311                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              370332      0.20%      0.20% # Class of committed instruction
system.cpu.op_class_0::IntAlu               148225156     78.13%     78.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                 185530      0.10%     78.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  367166      0.19%     78.62% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                189685      0.10%     78.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   176      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   7752      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 123986      0.07%     78.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     78.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                  55348      0.03%     78.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 91096      0.05%     78.86% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.86% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.86% # Class of committed instruction
system.cpu.op_class_0::SimdShift                 1297      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              9519      0.01%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                20      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 9      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult               43      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::MemRead               23591886     12.44%     91.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15260098      8.04%     99.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            651252      0.34%     99.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           581873      0.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                189712230                       # Class of committed instruction
system.cpu.process.numSyscalls                    113                       # Number of system calls
system.cpu.tickCycles                       270439037                       # Number of cycles that the object actually ticked
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        25908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          604                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          52840                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              604                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1792                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8843                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8495                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10577                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        48779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        48779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1335296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1335296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1335296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19072                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24595625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           70525226                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17620                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11901                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24893                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               9312                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              9312                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17620                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7948                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        71824                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   79772                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       180480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2190144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2370624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10886                       # Total snoops (count)
system.l2bus.snoopTraffic                      114688                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              37818                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.016315                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.126686                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    37201     98.37%     98.37% # Request fanout histogram
system.l2bus.snoop_fanout::1                      617      1.63%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                37818                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            48248112                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             48729686                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5642820                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           667                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    182520088437                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42673212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42673212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42673212                       # number of overall hits
system.cpu.icache.overall_hits::total        42673212                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2820                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2820                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2820                       # number of overall misses
system.cpu.icache.overall_misses::total          2820                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185554731                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185554731                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185554731                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185554731                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42676032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42676032                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42676032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42676032                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65799.550000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65799.550000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65799.550000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65799.550000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2820                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    183673791                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    183673791                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    183673791                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    183673791                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65132.550000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65132.550000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65132.550000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65132.550000                       # average overall mshr miss latency
system.cpu.icache.replacements                   2308                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42673212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42673212                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2820                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2820                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185554731                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185554731                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42676032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42676032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65799.550000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65799.550000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    183673791                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    183673791                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65132.550000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65132.550000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.878254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42676032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15133.344681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.878254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         341411076                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        341411076                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          10672                       # Clock period in ticks
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45334902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45334902                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45334925                       # number of overall hits
system.cpu.dcache.overall_hits::total        45334925                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30543                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30543                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30562                       # number of overall misses
system.cpu.dcache.overall_misses::total         30562                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2211852040                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2211852040                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2211852040                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2211852040                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45365445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45365445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45365487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45365487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72417.642013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72417.642013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72372.620902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72372.620902                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10109                       # number of writebacks
system.cpu.dcache.writebacks::total             10109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6450                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24093                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24112                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1626851686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1626851686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1627159840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1627159840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67523.832067                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67523.832067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67483.404114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67483.404114                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29507908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29507908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    905679947                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    905679947                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29523470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29523470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58198.171636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58198.171636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14781                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14781                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    841224402                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    841224402                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56912.550030                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56912.550030                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15826994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15826994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1306172093                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1306172093                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15841975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15841975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87188.578399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87188.578399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5669                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5669                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    785627284                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    785627284                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84367.191151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84367.191151                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           42                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           42                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.452381                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.452381                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       308154                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       308154                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.452381                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.452381                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 16218.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 16218.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.830577                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45359037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24112                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1881.181030                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184092                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.830577                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         362948008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        362948008                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.l2cache.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             691                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7169                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7860                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            691                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7169                       # number of overall hits
system.l2cache.overall_hits::total               7860                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2129                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         16943                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             19072                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2129                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        16943                       # number of overall misses
system.l2cache.overall_misses::total            19072                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    170230406                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1478348138                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1648578544                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    170230406                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1478348138                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1648578544                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2820                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        24112                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           26932                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2820                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        24112                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          26932                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.754965                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.702679                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.708154                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.754965                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.702679                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.708154                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 79957.917332                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 87254.213421                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86439.730705                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 79957.917332                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 87254.213421                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86439.730705                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1792                       # number of writebacks
system.l2cache.writebacks::total                 1792                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2129                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        16943                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        19072                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2129                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        16943                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        19072                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    141829546                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1252328518                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1394158064                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    141829546                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1252328518                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1394158064                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.754965                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.702679                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.708154                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.754965                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.702679                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.708154                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66617.917332                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 73914.213421                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73099.730705                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66617.917332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 73914.213421                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73099.730705                       # average overall mshr miss latency
system.l2cache.replacements                     10886                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        10109                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        10109                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        10109                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        10109                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          817                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              817                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         8495                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           8495                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    755535579                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    755535579                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9312                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9312                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.912264                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.912264                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 88938.855680                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 88938.855680                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         8495                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         8495                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    642212279                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    642212279                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.912264                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.912264                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75598.855680                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75598.855680                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          691                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         6352                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7043                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2129                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8448                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10577                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    170230406                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    722812559                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    893042965                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2820                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        14800                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17620                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.754965                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.570811                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.600284                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 79957.917332                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85560.198745                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84432.539000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2129                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8448                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10577                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    141829546                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    610116239                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    751945785                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.754965                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.570811                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.600284                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66617.917332                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72220.198745                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71092.539000                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             8140.892667                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  52474                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                19078                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.750498                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74704                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     5.430993                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1079.230878                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7056.230796                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000663                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.131742                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.861356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.993761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         7932                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               864310                       # Number of tag accesses
system.l2cache.tags.data_accesses              864310                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 182520088437                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          136256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1084352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1220608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       136256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         136256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       114688                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           114688                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2129                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            16943                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                19072                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1792                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1792                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             746526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5941001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                6687527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        746526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            746526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          628358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                628358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          628358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            746526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5941001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7315885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2129.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     16937.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.060052690050                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           101                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           101                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                86755                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1668                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        19072                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1792                       # Number of write requests accepted
system.mem_ctrl.readBursts                      19072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1027                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1069                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1061                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                971                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1199                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1556                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1531                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1297                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1084                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1054                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 13                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 32                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 76                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                108                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                120                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                223                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                136                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               131                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               261                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               311                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               145                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                38                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                97                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.41                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     254016046                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    95330000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                611503546                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13322.99                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32072.99                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      7274                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     1337                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  38.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 74.61                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  19072                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1792                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    18417                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      629                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       20                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     103                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     101                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        12222                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     109.091147                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     81.846145                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    147.528688                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          9812     80.28%     80.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1515     12.40%     92.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          351      2.87%     95.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          146      1.19%     96.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           87      0.71%     97.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           72      0.59%     98.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           45      0.37%     98.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           21      0.17%     98.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          173      1.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         12222                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          101                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      188.485149                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     105.134587                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     727.275541                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255             97     96.04%     96.04% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            3      2.97%     99.01% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.99%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            101                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          101                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.495050                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.471240                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.901374                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                26     25.74%     25.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.99%     26.73% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                72     71.29%     98.02% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      1.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            101                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1220224                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   113088                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1220608                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                114688                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          6.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       6.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.05                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   182503420107                       # Total gap between requests
system.mem_ctrl.avgGap                     8747288.16                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       136256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1083968                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       113088                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 746526.046348214149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5938896.968999390490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 619592.073225596221                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2129                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        16943                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         1792                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     54095698                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    557407848                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 4204858549472                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25408.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32899.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 2346461244.12                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     41.28                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              46995480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              24978690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             72228240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             7005240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      14407776240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       10897962240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       60910482720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         86367428850                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         473.194099                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 158236490891                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   6094660000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  18188937546                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              40269600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              21403800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             63903000                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             2218500                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      14407776240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        8881887630                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       62608229760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         86025688530                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         471.321756                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 162672285387                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   6094660000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  13753143050                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
