<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element adc_fifo_mem
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element adc_fifo_sc
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element fifo_rst
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="adc_fifo_mem_clk_in"
   internal="adc_fifo_mem.clk_in"
   type="clock"
   dir="end" />
 <interface
   name="adc_fifo_mem_clk_out"
   internal="adc_fifo_mem.clk_out"
   type="clock"
   dir="end" />
 <interface
   name="adc_fifo_mem_out"
   internal="adc_fifo_mem.out"
   type="avalon"
   dir="end" />
 <interface
   name="adc_fifo_mem_out_csr"
   internal="adc_fifo_mem.out_csr"
   type="avalon"
   dir="end" />
 <interface
   name="adc_fifo_mem_reset_in"
   internal="adc_fifo_mem.reset_in"
   type="reset"
   dir="end" />
 <interface
   name="adc_fifo_mem_reset_out"
   internal="adc_fifo_mem.reset_out"
   type="reset"
   dir="end" />
 <interface
   name="adc_fifo_sc_clk"
   internal="adc_fifo_sc.clk"
   type="clock"
   dir="end" />
 <interface
   name="adc_fifo_sc_clk_reset"
   internal="adc_fifo_sc.clk_reset"
   type="reset"
   dir="end" />
 <interface
   name="adc_fifo_sc_csr"
   internal="adc_fifo_sc.csr"
   type="avalon"
   dir="end" />
 <interface
   name="adc_fifo_sc_in"
   internal="adc_fifo_sc.in"
   type="avalon_streaming"
   dir="end" />
 <interface name="fifo_rst_clk" internal="fifo_rst.clk" type="clock" dir="end" />
 <interface
   name="fifo_rst_in_reset"
   internal="fifo_rst.in_reset"
   type="reset"
   dir="end" />
 <interface
   name="fifo_rst_out_reset"
   internal="fifo_rst.out_reset"
   type="reset"
   dir="start" />
 <module
   name="adc_fifo_mem"
   kind="altera_avalon_fifo"
   version="16.1"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="8192" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="false" />
 </module>
 <module
   name="adc_fifo_sc"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="EMPTY_LATENCY" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="131072" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="USE_FILL_LEVEL" value="1" />
  <parameter name="USE_MEMORY_BLOCKS" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
 </module>
 <module name="fifo_rst" kind="altera_reset_bridge" version="16.1" enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <connection
   kind="avalon_streaming"
   version="16.1"
   start="adc_fifo_sc.out"
   end="adc_fifo_mem.in" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
