// Seed: 3315651843
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  tri1  id_4
);
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wire id_2,
    input uwire id_3,
    output supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7,
    output supply1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = 1;
  tri0 id_11, id_12, id_13, id_14, id_15;
  assign id_11 = -1;
endmodule
