

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_Prc1'
================================================================
* Date:           Sat Jan 14 22:16:07 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    1|    1|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     43|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     97|
|Register         |        -|      -|     35|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     35|    140|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i0_4_fu_175_p2    |     +    |      0|  0|  32|          32|           1|
    |tmp_16_fu_182_p2  |   icmp   |      0|  0|  11|          32|           7|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  43|          64|           8|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   1|          3|    1|          3|
    |i0_2_phi_fu_147_p6  |  32|          3|   32|         96|
    |i0_3_phi_fu_161_p4  |  32|          3|   32|         96|
    |i0_reg_132          |  32|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  97|         11|   97|        259|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   3|   0|    3|          0|
    |i0_reg_132  |  32|   0|   32|          0|
    +------------+----+----+-----+-----------+
    |Total       |  35|   0|   35|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::Prc1 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::Prc1 | return value |
|sync                       |  in |    1|   ap_none  |        sync       |    pointer   |
|error                      | out |    1|   ap_vld   |       error       |    pointer   |
|error_ap_vld               | out |    1|   ap_vld   |       error       |    pointer   |
|din                        |  in |    8|   ap_none  |        din        |    pointer   |
|s_start                    | out |    1|   ap_vld   |      s_start      |    pointer   |
|s_start_ap_vld             | out |    1|   ap_vld   |      s_start      |    pointer   |
|s_working                  |  in |    1|   ap_none  |     s_working     |    pointer   |
|sc_FIFO_DCT_mA_V_address0  | out |    6|  ap_memory |  sc_FIFO_DCT_mA_V |     array    |
|sc_FIFO_DCT_mA_V_ce0       | out |    1|  ap_memory |  sc_FIFO_DCT_mA_V |     array    |
|sc_FIFO_DCT_mA_V_we0       | out |    1|  ap_memory |  sc_FIFO_DCT_mA_V |     array    |
|sc_FIFO_DCT_mA_V_d0        | out |   18|  ap_memory |  sc_FIFO_DCT_mA_V |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

