{"Carlo H. Sequin": [0, ["Codar: a congestion-directed general area router", ["Pin-San Tzeng", "Carlo H. Sequin"], "https://doi.org/10.1109/ICCAD.1988.122456", 4, "iccad", 1988]], "Jochen A. G. Jess": [0, ["Technology mapping for standard-cell generators", ["Michel R. C. M. Berkelaar", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1988.122551", 4, "iccad", 1988]], "Massoud Pedram": [0, ["Hierarchical placement for macrocells: a 'meet in the middle' approach", ["Bernhard Eschermann", "Wayne Wei-Ming Dai", "Ernest S. Kuh", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1988.122549", 4, "iccad", 1988]], "Timothy N. Trick": [0, ["iEDISON: an interactive statistical design tool for MOS VLSI circuits", ["Tat-Kwan Yu", "Sung-Mo Kang", "Ibrahim N. Hajj", "Timothy N. Trick"], "https://doi.org/10.1109/ICCAD.1988.122454", 4, "iccad", 1988]], "Saburo Muroga": [0, ["Input assignment algorithm for decoded-PLAs with multi-input decoders", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1109/ICCAD.1988.122552", 4, "iccad", 1988]], "Yusuf Leblebici": [0, ["An efficient method for circuit sensitivity calculation using piecewise linear waveform models", ["Sung-Mo Kang", "Yusuf Leblebici"], "https://doi.org/10.1109/ICCAD.1988.122455", 4, "iccad", 1988]], "William R. Martin": [0, ["Logic simulation on vector processors", ["Ram Raghavan", "John P. Hayes", "William R. Martin"], "https://doi.org/10.1109/ICCAD.1988.122508", 4, "iccad", 1988]], "L. Richard Carley": [0, ["Analog circuit synthesis for performance in OASYS", ["Ramesh Harjani", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1988.122556", 4, "iccad", 1988], ["CLANS: a high-level synthesis tool for high resolution data converters", ["John G. Kenney", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1988.122557", 4, "iccad", 1988], ["Automatic layout of custom analog cells in ANAGRAM", ["David J. Garrod", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1988.122567", 4, "iccad", 1988]], "Ping Yang": [4.002356581622735e-05, ["A submicron MOSFET model for simulation of analog circuits", ["Abhijit Chatterjee", "Charles F. Machala III", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1988.122476", 4, "iccad", 1988], ["A dormant subcircuit model for maximizing iteration latency", ["Paul F. Cox", "Richard Burch", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1988.122544", 4, "iccad", 1988]], "Fur-Shing Tsai": [0, ["A detailed router based on simulated evolution", ["Youn-Long Lin", "Yu-Chin Hsu", "Fur-Shing Tsai"], "https://doi.org/10.1109/ICCAD.1988.122458", 4, "iccad", 1988]], "Jeffrey S. Salowe": [0, ["A linear-time Steiner tree routing algorithm for terminals on the boundary of a rectangle", ["James P. Cohoon", "Dana S. Richards", "Jeffrey S. Salowe"], "https://doi.org/10.1109/ICCAD.1988.122537", 4, "iccad", 1988]], "Don Stark": [0, ["Bisim: a simulator for custom ECL circuits", ["Russell Kao", "Bob Alverson", "Mark Horowitz", "Don Stark"], "https://doi.org/10.1109/ICCAD.1988.122463", 4, "iccad", 1988]], "Niraj K. Jha": [0, ["On the design of robust multiple fault testable CMOS combinational logic circuits", ["Sandip Kundu", "Sudhakar M. Reddy", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1988.122502", 4, "iccad", 1988]], "Jacob A. Abraham": [0, ["NCUBE: an automatic test generation program for iterative logic arrays", ["Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1988.122542", 4, "iccad", 1988]], "K. S. Yoon": [0.5, ["A table look-up MOSFET model for analog applications", ["P. E. Allen", "K. S. Yoon"], "https://doi.org/10.1109/ICCAD.1988.122477", 4, "iccad", 1988]], "Ibrahim N. Hajj": [0, ["A tabular macromodeling approach to fast timing simulation including parasitics", ["David Overhauser", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1988.122465", 4, "iccad", 1988], ["CREST-a current estimator for CMOS circuits", ["Farid N. Najm", "Richard Burch", "Ping Yang", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1988.122494", 4, "iccad", 1988], ["iPRIDE: a parallel integrated circuit simulator using direct method", ["Mi-Chang Chang", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1988.122516", 4, "iccad", 1988]], "Wolfgang Fichtner": [0, ["A symbolic analysis tool for analog circuit design automation", ["Steven J. Seda", "Marc G. R. Degrauwe", "Wolfgang Fichtner"], "https://doi.org/10.1109/ICCAD.1988.122555", 4, "iccad", 1988]], "Paul R. Gray": [0, ["Automatic layout generation for CMOS operational amplifiers", ["Han Young Koh", "Carlo H. Sequin", "Paul R. Gray"], "https://doi.org/10.1109/ICCAD.1988.122568", 4, "iccad", 1988]], "Bryan Preas": [0, ["A new algorithm for standard cell global routing", ["Jinepheng Cong", "Bryan Preas"], "https://doi.org/10.1109/ICCAD.1988.122488", 4, "iccad", 1988]], "Gaetano Borriello": [0, ["Combining event and data-flow graphs in behavioral synthesis", ["Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1988.122462", 4, "iccad", 1988]], "Nicholas C. Rumin": [0, ["Delay computation in switch-level models of non-treelike MOS circuits", ["Denis Martin", "Nicholas C. Rumin"], "https://doi.org/10.1109/ICCAD.1988.122528", 4, "iccad", 1988]], "Vishwani D. Agrawal": [0, ["Automatic test generation using neural networks", ["Srimat T. Chakradhar", "Michael L. Bushnell", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1988.122540", 4, "iccad", 1988]], "Donald S. Fussell": [0, ["Topological channel routing", ["Shinichiro Haruyama", "Martin D. F. Wong", "Donald S. Fussell"], "https://doi.org/10.1109/ICCAD.1988.122538", 4, "iccad", 1988]], "S. Y. Lin": [0, ["Cbase 1.0: a CAD database for VLSI circuits using object oriented technology", ["Melvin A. Breuer", "Wesley H. Cheng", "Rajiv Gupta", "Ido Hardonag", "Ellis Horowitz", "S. Y. Lin"], "https://doi.org/10.1109/ICCAD.1988.122535", 4, "iccad", 1988]], "A. Richard Newton": [0, ["Decomposition and factorization of sequential finite state machines", ["Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1988.122482", 4, "iccad", 1988]], "Dana Richards": [0, ["Floorplan design using distributed genetic algorithms", ["James P. Cohoon", "Shailesh U. Hegde", "Worthy N. Martin", "Dana Richards"], "https://doi.org/10.1109/ICCAD.1988.122547", 4, "iccad", 1988]], "Robert K. Brayton": [0, ["XPSim: a MOS VLSI simulator", ["Romy L. Bauer", "Jiayuan Fang", "Antony P.-C. Ng", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1988.122464", 4, "iccad", 1988]], "Daniel Brand": [0, ["Hill climbing with reduced search space (logic optimization)", ["Daniel Brand"], "https://doi.org/10.1109/ICCAD.1988.122514", 4, "iccad", 1988]], "Carl Sechen": [0, ["A new global router for row-based layout", ["Kai-Win Lee", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1988.122489", 4, "iccad", 1988]], "Sung-Mo Kang": [0.8804949820041656, ["iCOACH: a circuit optimization aid for CMOS high-performance circuits", ["H. Y. Chen", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1988.122531", 4, "iccad", 1988]], "Jon A. Solworth": [0, ["Expanded rectangles: a new VLSI data structure", ["Michael Quayle", "Jon A. Solworth"], "https://doi.org/10.1109/ICCAD.1988.122566", 4, "iccad", 1988]], "Vasant B. Rao": [0, ["Partitioning issues in circuit simulation on multiprocessors", ["David C. Yeh", "Vasant B. Rao"], "https://doi.org/10.1109/ICCAD.1988.122515", 4, "iccad", 1988]], "Chin-Fu Chen": [0, ["M/sup 3/-a multilevel mixed-mode mixed D/A simulator", ["Rakesh Chadha", "Chin-Fu Chen"], "https://doi.org/10.1109/ICCAD.1988.122506", 4, "iccad", 1988]], "T. Sakurai": [0, ["CMOS inverter delay and other formulas using alpha -power law MOS model", ["T. Sakurai"], "https://doi.org/10.1109/ICCAD.1988.122466", 4, "iccad", 1988]], "Akihisa Maruyama": [0, ["A grid generation system for process and device simulation", ["Akio Yajima", "Hirofumi Jonishi", "Akihisa Maruyama"], "https://doi.org/10.1109/ICCAD.1988.122475", 4, "iccad", 1988]], "Pradip Bose": [0, ["Parallel logic/fault simulation of VLSI array logic", ["Pradip Bose"], "https://doi.org/10.1109/ICCAD.1988.122491", 4, "iccad", 1988]], "Manuel A. dAbreu": [0, ["Constrained conditional resource sharing in pipeline synthesis", ["Ki Soo Hwang", "Albert E. Casavant", "M. Dragomirecky", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1988.122461", 4, "iccad", 1988], ["Flexible module generation in the FACE design environment", ["William D. Smith", "Jeffrey R. Jasica", "Michael J. Hartman", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1988.122536", 4, "iccad", 1988]], "Martin D. F. Wong": [0, ["Channel routing order for building-block layout with rectilinear modules", ["Mohankumar Guruswamy", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.1988.122490", 4, "iccad", 1988]], "Phil Nigh": [0, ["Built-in current testing-feasibility study", ["Wojciech Maly", "Phil Nigh"], "https://doi.org/10.1109/ICCAD.1988.122524", 4, "iccad", 1988], ["Testing oriented analysis of CMOS ICs with opens", ["Wojciech Maly", "Pranab K. Nag", "Phil Nigh"], "https://doi.org/10.1109/ICCAD.1988.122525", 4, "iccad", 1988]], "Prithviraj Banerjee": [0, ["PACE: a parallel VLSI extractor on the Intel hypercube multiprocessor", ["Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1988.122521", 4, "iccad", 1988]], "Randal E. Bryant": [0, ["Data parallel switch-level simulation", ["Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1988.122527", 4, "iccad", 1988]], "Deepak K. Goel": [0, ["Built-in self-test for large embedded CMOS folded PLAs", ["Ramaswami Dandapani", "Ravi K. Gulati", "Deepak K. Goel"], "https://doi.org/10.1109/ICCAD.1988.122501", 4, "iccad", 1988], ["An efficient compaction algorithm for test vectors of microprocessors and microcontrollers", ["Ravi K. Gulati", "Deepak K. Goel"], "https://doi.org/10.1109/ICCAD.1988.122532", 4, "iccad", 1988]], "Xiao-Ming Xiong": [0, ["A new algorithm for topological routing and via minimization", ["Xiao-Ming Xiong"], "https://doi.org/10.1109/ICCAD.1988.122539", 4, "iccad", 1988]], "Gershon Kedem": [0, ["Taking advantage of optimal on-chip parallelism for parallel discrete-event simulation", ["Jack V. Briner Jr.", "John L. Ellis", "Gershon Kedem"], "https://doi.org/10.1109/ICCAD.1988.122518", 4, "iccad", 1988]], "Chun-Ping George Chi": [0, ["A method for net representation with polygon decomposition", ["Chun-Ping George Chi"], "https://doi.org/10.1109/ICCAD.1988.122498", 4, "iccad", 1988]], "Janusz Rajski": [0, ["A fault simulation method based on stem regions", ["Fadi Maamari", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.1988.122487", 4, "iccad", 1988]], "J. Kuban": [0, ["Modeling and enhancing virtual memory performance in logic simulation", ["S. P. Smith", "J. Kuban"], "https://doi.org/10.1109/ICCAD.1988.122507", 4, "iccad", 1988]], "Omar Wing": [0, ["Gate matrix partitioning", ["Shuo Huang", "Omar Wing"], "https://doi.org/10.1109/ICCAD.1988.122478", 4, "iccad", 1988], ["PYRAMID-a hierarchical waveform relaxation-based circuit simulation program", ["Peter Saviz", "Omar Wing"], "https://doi.org/10.1109/ICCAD.1988.122545", 4, "iccad", 1988]], "Joseph T. Rahmeh": [0, ["CHAMP: concurrent hierarchical and multilevel program for simulation of VLSI circuits", ["Daniel G. Saab", "Robert B. Mueller-Thuns", "David T. Blaauw", "Jacob A. Abraham", "Joseph T. Rahmeh"], "https://doi.org/10.1109/ICCAD.1988.122503", 4, "iccad", 1988]], "Daniel Dure": [0, ["The logic automation approach to accurate and efficient gate and functional level simulation", ["Michel Heydemann", "Daniel Dure"], "https://doi.org/10.1109/ICCAD.1988.122504", 4, "iccad", 1988]], "Anne-Marie Tagant": [0, ["Carioca-A 'smart' and flexible switch-box router", ["Pierre-Francois Dubois", "Alain Puissochet", "Anne-Marie Tagant"], "https://doi.org/10.1109/ICCAD.1988.122457", 4, "iccad", 1988]], "Jose M. Quintana": [0, ["A new method for the efficient state-assignment of PLA-based sequential machines", ["Jose L. Huertas", "Jose M. Quintana"], "https://doi.org/10.1109/ICCAD.1988.122484", 4, "iccad", 1988]], "Donald O. Pederson": [0, ["CODECS: a fixed mixed-level device and circuit simulator", ["Kartikeya Mayaram", "Donald O. Pederson"], "https://doi.org/10.1109/ICCAD.1988.122474", 4, "iccad", 1988]], "Mark A. Franklin": [0, ["Discrete-event simulation on hypercube architectures", ["Roger D. Chamberlain", "Mark A. Franklin"], "https://doi.org/10.1109/ICCAD.1988.122509", 4, "iccad", 1988]], "Shozo Saito": [0, ["Stick diagram extraction program SKELETON", ["Masayuki Sato", "Noriaki Ohba", "Hiromi Watanabe", "Shozo Saito"], "https://doi.org/10.1109/ICCAD.1988.122519", 4, "iccad", 1988]], "John MacDonald": [0, ["Simulating mixed analog-digital circuits on a digital simulator", ["Donald Thelen", "John MacDonald"], "https://doi.org/10.1109/ICCAD.1988.122505", 4, "iccad", 1988]], "Kevin Gardiner": [0, ["Two-layer quad trees: a data structure for high-speed interactive layout tools", ["Wanhao Li", "Scott Legendre", "Kevin Gardiner"], "https://doi.org/10.1109/ICCAD.1988.122564", 4, "iccad", 1988]], "Nobuaki Kawato": [0, ["Evaluation and improvement of Boolean comparison method based on binary decision diagrams", ["Masahiro Fujita", "Hisanori Fujisawa", "Nobuaki Kawato"], "https://doi.org/10.1109/ICCAD.1988.122450", 4, "iccad", 1988]], "Jean-Marc Delosme": [0, ["Simulated annealing: a fast heuristic for some generic layout problems", ["Jimmy Lam", "Jean-Marc Delosme"], "https://doi.org/10.1109/ICCAD.1988.122560", 4, "iccad", 1988]], "Resve A. Saleh": [0, ["Compaction of ATPG-generated test sequences for sequential circuits", ["Rabindra K. Roy", "Thomas M. Niermann", "Janak H. Patel", "Jacob A. Abraham", "Resve A. Saleh"], "https://doi.org/10.1109/ICCAD.1988.122533", 4, "iccad", 1988]], "Miron Abramovici": [0, ["Critical path tracing in sequential circuits", ["Premachandran R. Menon", "Ytzhak H. Levendel", "Miron Abramovici"], "https://doi.org/10.1109/ICCAD.1988.122485", 4, "iccad", 1988]], "Christopher R. Morrison": [0, ["Performance enhancements in BOLD using 'implications'", ["Gary D. Hachtel", "Reily M. Jacoby", "P. Moceyunas", "Christopher R. Morrison"], "https://doi.org/10.1109/ICCAD.1988.122470", 4, "iccad", 1988]], "Randy H. Katz": [0, ["Combining circuit level changes with electrical optimization", ["Fred W. Obermeier", "Randy H. Katz"], "https://doi.org/10.1109/ICCAD.1988.122497", 4, "iccad", 1988], ["PLA optimization using output encoding", ["Alexander Saldanha", "Randy H. Katz"], "https://doi.org/10.1109/ICCAD.1988.122553", 4, "iccad", 1988]], "K.-H. Loh": [0, ["Time domain current waveform simulation of CMOS circuits", ["An-Chang Deng", "Yan-Chyuan Shiau", "K.-H. Loh"], "https://doi.org/10.1109/ICCAD.1988.122495", 4, "iccad", 1988]], "Daniel P. Siewiorek": [0, ["Automatically extracting structure from a logical design", ["Mark Hirsch", "Daniel P. Siewiorek"], "https://doi.org/10.1109/ICCAD.1988.122548", 4, "iccad", 1988]], "Alice C. Parker": [0, ["Area-time model for synthesis of non-pipelined designs", ["Rajiv Jain", "Mitch J. Mlinar", "Alice C. Parker"], "https://doi.org/10.1109/ICCAD.1988.122460", 4, "iccad", 1988]], "Shinichi Murai": [0, ["Test generation for sequential circuits using individual initial value propagation", ["Takuji Ogihara", "Shuichi Saruyama", "Shinichi Murai"], "https://doi.org/10.1109/ICCAD.1988.122573", 6, "iccad", 1988]], "Raja Daoud": [0, ["Vectorized fault simulation on the Cray X-MP supercomputer", ["Fusun Ozguner", "Raja Daoud"], "https://doi.org/10.1109/ICCAD.1988.122493", 4, "iccad", 1988]], "Louise Trevillyan": [0, ["Improved logic optimization using global flow analysis", ["C. Leonard Berman", "Louise Trevillyan"], "https://doi.org/10.1109/ICCAD.1988.122472", 4, "iccad", 1988]], "Cliff Yungchin Hou": [0, ["A new algorithm for CMOS gate matrix layout", ["C. Y. Roger Chen", "Cliff Yungchin Hou"], "https://doi.org/10.1109/ICCAD.1988.122480", 4, "iccad", 1988], ["A new layout optimization methodology for CMOS complex gates", ["C. Y. Roger Chen", "Cliff Yungchin Hou"], "https://doi.org/10.1109/ICCAD.1988.122530", 4, "iccad", 1988]], "Frank M. Johannes": [0, ["GORDIAN: a new global optimization/rectangle dissection method for cell placement", ["Jurgen M. Kleinhans", "Georg Sigl", "Frank M. Johannes"], "https://doi.org/10.1109/ICCAD.1988.122559", 4, "iccad", 1988]], "Jos A. H. C. M. Brouwers": [0, ["Doubly folded transistor matrix layout", ["Lukas P. P. P. van Genneken", "Jos T. J. van Eijndhoven", "Jos A. H. C. M. Brouwers"], "https://doi.org/10.1109/ICCAD.1988.122479", 4, "iccad", 1988]], "Mohamed I. Elmasry": [0, ["Automatic synthesis of a multi-bus architecture for DSP", ["Baher Haroun", "Mohamed I. Elmasry"], "https://doi.org/10.1109/ICCAD.1988.122459", 4, "iccad", 1988]], "Dahe Chen": [0, ["An improved objective function for mincut circuit partitioning", ["Carl Sechen", "Dahe Chen"], "https://doi.org/10.1109/ICCAD.1988.122558", 4, "iccad", 1988]], "Bill Nye": [0, ["First order nonlinear device bypass in circuit simulation", ["Bill Nye"], "https://doi.org/10.1109/ICCAD.1988.122543", 4, "iccad", 1988]], "N. Potter": [0, ["CLAY: a malleable-cell multi-cell transistor matrix approach for CMOS LAYout synthesis", ["P. W. Kollaritsch", "S. Lusky", "S. C. Prasad", "N. Potter"], "https://doi.org/10.1109/ICCAD.1988.122481", 4, "iccad", 1988]], "C. L. Liu": [0, ["Over-the-cell channel routing", ["Jingsheng Cong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1988.122467", 4, "iccad", 1988], ["A new formulation of yield enhancement problems for reconfigurable chips", ["Nany Hasan", "Jason Cong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1988.122562", 4, "iccad", 1988]], "Reinaldo A. Bergamaschi": [0, ["Automatic synthesis and technology mapping of combinational logic", ["Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1988.122550", 4, "iccad", 1988]], "E. A. Trachtenberg": [0, ["A fast algorithm for the optimal state assignment of large finite state machines", ["Devadas Varma", "E. A. Trachtenberg"], "https://doi.org/10.1109/ICCAD.1988.122483", 4, "iccad", 1988]], "J. Murzin": [0, ["NOISY: an electrical noise checker for ULSI", ["F. Gourdy", "Alain Greiner", "M. Guillemet", "Roland Marbot", "J. Murzin"], "https://doi.org/10.1109/ICCAD.1988.122499", 4, "iccad", 1988]], "Carl Ebeling": [0, ["GeminiII: a second generation layout validation program", ["Carl Ebeling"], "https://doi.org/10.1109/ICCAD.1988.122520", 4, "iccad", 1988]], "Kjell O. Jeppson": [0, ["The use of inverse layout trees for hierarchical design verification", ["Nils Hedenstierna", "Kjell O. Jeppson"], "https://doi.org/10.1109/ICCAD.1988.122565", 4, "iccad", 1988]], "Robert H. Fujii": [0, ["Net characterization based channel router: FT router", ["H. Zhu", "Robert H. Fujii"], "https://doi.org/10.1109/ICCAD.1988.122468", 4, "iccad", 1988]], "Y. U. Yu": [0.5, ["An efficient sequential range query model for minimum width/space verification (circuit analysis)", ["J. C. Jeong", "S. Y. Shin", "C. D. Lee", "Y. U. Yu"], "https://doi.org/10.1109/ICCAD.1988.122522", 4, "iccad", 1988]], "Bhargab B. Bhattacharya": [0, ["A fast fault simulation algorithm for combinational circuits", ["Wuudiann Ke", "Sharad C. Seth", "Bhargab B. Bhattacharya"], "https://doi.org/10.1109/ICCAD.1988.122486", 4, "iccad", 1988]], "Tom Kronmiller": [0, ["Efficient handling of large wiring data in TANGATE", ["Tom Kronmiller"], "https://doi.org/10.1109/ICCAD.1988.122534", 4, "iccad", 1988]], "L. Setiono": [0, ["BEATNP: a tool for partitioning Boolean networks", ["Hyunwoo Cho", "Gary D. Hachtel", "M. Nash", "L. Setiono"], "https://doi.org/10.1109/ICCAD.1988.122452", 4, "iccad", 1988]], "Stephen W. Director": [0, ["An efficient macromodeling approach for statistical IC process design", ["K. K. Low", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1988.122453", 4, "iccad", 1988], ["Predictive subset testing for IC performance", ["Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1988.122523", 4, "iccad", 1988]], "Jurgen Wolf": [0, ["Temperature measurement of simulated annealing placements", ["Jonathan Rose", "Wolfgang Klebsch", "Jurgen Wolf"], "https://doi.org/10.1109/ICCAD.1988.122561", 4, "iccad", 1988]], "Janak H. Patel": [0, ["Diagnosis and repair of memory with coupling faults", ["Ming-Feng Chang", "W. Kent Fuchs", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1988.122563", 4, "iccad", 1988]], "Thomas G. Szymanski": [0, ["Automatic modeling of switch-level networks using partial orders", ["Prathima Agrawal", "Scott H. Robinson", "Thomas G. Szymanski"], "https://doi.org/10.1109/ICCAD.1988.122526", 4, "iccad", 1988]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Logic verification using binary decision diagrams in a logic synthesis environment", ["Sharad Malik", "Albert R. Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122451", 4, "iccad", 1988], ["MulCh: a multi-layer channel router using one, two, and three layer partitions", ["Ronald I. Greenberg", "Alexander T. Ishii", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122469", 4, "iccad", 1988], ["A modified approach to two-level logic minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122473", 4, "iccad", 1988], ["Timing optimization of combinational logic", ["Kanwar Jit Singh", "Albert R. Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122511", 4, "iccad", 1988], ["Boolean decomposition in multi-level logic optimization", ["Srinivas Devadas", "Albert R. Wang", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122513", 4, "iccad", 1988], ["A band relaxation algorithm for reliable and parallelizable circuit simulation", ["Andrew Lumsdaine", "Jacob White", "Donald M. Webber", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122517", 4, "iccad", 1988], ["An envelope-following method for the efficient transient simulation of switching power and filter circuits", ["Kenneth S. Kundert", "Jacob White", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122546", 4, "iccad", 1988], ["ECSTASY: a new environment for IC design optimization", ["Jyuo-Min Shyu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1988.122554", 4, "iccad", 1988]], "Fabio Somenzi": [0, ["Don't cares and global flow analysis of Boolean networks", ["Robert K. Brayton", "Ellen M. Sentovich", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1988.122471", 4, "iccad", 1988]], "R. Nair": [0, ["Optimal CMOS cell transistor placement: a relaxation approach", ["A. Stauffer", "R. Nair"], "https://doi.org/10.1109/ICCAD.1988.122529", 4, "iccad", 1988]], "Vinod K. Agarwal": [0, ["Aliasing probability of non-exhaustive randomized syndrome tests", ["Robert C. Aitken", "Vinod K. Agarwal"], "https://doi.org/10.1109/ICCAD.1988.122500", 4, "iccad", 1988]], "Kenny Ferguson": [0, ["Parallel polygon operations using loosely coupled workstations", ["Rod D. W. Widdowson", "Kenny Ferguson"], "https://doi.org/10.1109/ICCAD.1988.122510", 4, "iccad", 1988]], "Markus Robinson": [0, ["Parallel PLA fault simulation based on Boolean vector operations", ["Eli Chiprout", "Janusz Rajski", "Markus Robinson"], "https://doi.org/10.1109/ICCAD.1988.122492", 4, "iccad", 1988]], "Wayne H. Wolf": [0, ["Experiments in logic optimization", ["Michael R. Lightner", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1988.122512", 4, "iccad", 1988]], "J. S. Barkatullah": [0, ["Current estimation in MOS IC logic circuits", ["S. Chowdhury", "J. S. Barkatullah"], "https://doi.org/10.1109/ICCAD.1988.122496", 4, "iccad", 1988]], "Gerd Kruger": [0, ["A tool for hierarchical test generation", ["Gerd Kruger"], "https://doi.org/10.1109/ICCAD.1988.122541", 4, "iccad", 1988]]}