library IEEE;
use IEEE.STD_LOGIC_1164.all; 
use IEEE.NUMERIC_STD.ALL;



-- mux_1
entity mux_1 is 
port(a, b: in STD_LOGIC_VECTOR (31 downto 0);
selector: in STD_LOGIC;
c: out STD_LOGIC_VECTOR (31 downto 0));
end mux_1;

-- Architecture of mux_1
architecture mux_1_arch of mux_1 is
begin
c <= a when (selector = '0') else b;
end mux_1_arch;