{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724868742574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724868742574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 19:12:22 2024 " "Processing started: Wed Aug 28 19:12:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724868742574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868742574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_CPU -c Basic_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868742574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724868742768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724868742768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724868746434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868746434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724868746435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868746435 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.v(21) " "Verilog HDL warning at memory.v(21): extended using \"x\" or \"z\"" {  } { { "memory.v" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/memory.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1724868746436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724868746436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868746436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724868746458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(21) " "Verilog HDL assignment warning at memory.v(21): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/memory.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724868746459 "|memory"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memory_rtl_0 " "Inferred dual-clock RAM node \"memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1724868746528 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724868746531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1724868746531 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724868746531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724868746558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:memory_rtl_0 " "Instantiated megafunction \"altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724868746558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724868746558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ced1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ced1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ced1 " "Found entity 1: altsyncram_ced1" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724868746584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868746584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724868746607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868746607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/mux_12b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724868746629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868746629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724868746749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/output_files/Basic_CPU.map.smsg " "Generated suppressed messages file C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/output_files/Basic_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868746990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724868747046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724868747046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724868747072 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724868747072 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1724868747072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724868747072 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724868747072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724868747072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724868747079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 19:12:27 2024 " "Processing ended: Wed Aug 28 19:12:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724868747079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724868747079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724868747079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724868747079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724868747992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724868747992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 19:12:27 2024 " "Processing started: Wed Aug 28 19:12:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724868747992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724868747992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724868747992 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724868748052 ""}
{ "Info" "0" "" "Project  = Basic_CPU" {  } {  } 0 0 "Project  = Basic_CPU" 0 0 "Fitter" 0 0 1724868748052 ""}
{ "Info" "0" "" "Revision = Basic_CPU" {  } {  } 0 0 "Revision = Basic_CPU" 0 0 "Fitter" 0 0 1724868748052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724868748092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724868748092 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_CPU 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"Basic_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724868748098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724868748113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724868748113 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724868748163 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724868748166 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724868748229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724868748229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724868748229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724868748229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724868748229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724868748229 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724868748229 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724868748230 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724868748230 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724868748230 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724868748230 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724868748230 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724868748230 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724868748230 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1724868748232 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1724868748294 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Basic_CPU.sdc " "Synopsys Design Constraints File file not found: 'Basic_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724868748482 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724868748482 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724868748485 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1724868748485 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724868748485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724868748503 ""}  } { { "memory.v" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/memory.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724868748503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724868748688 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724868748688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724868748688 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724868748689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724868748689 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724868748689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724868748689 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724868748689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724868748699 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724868748700 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724868748700 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 18 0 8 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 18 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1724868748701 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1724868748701 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1724868748701 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724868748701 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1724868748701 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1724868748701 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724868748720 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724868748722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724868748974 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "42 M9K " "Selected device has 42 RAM location(s) of type M9K.  However, the current design needs more than 42 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a24 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 768 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a25 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 798 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a26 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 828 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a27 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 858 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a28 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 888 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a29 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 918 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a30 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 948 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a31 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 978 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a8 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 288 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a9 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 318 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a10 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 348 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a11 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 378 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a12 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 408 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a13 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 438 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a14 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 468 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a15 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 498 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a16 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 528 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a17 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 558 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a18 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 588 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a19 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 618 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a20 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 648 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a21 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 678 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a22 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 708 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a23 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 738 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a0 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 48 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a1 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 78 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a2 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 108 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a3 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 138 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a4 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 168 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a5 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 198 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a6 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 228 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a7 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 258 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a56 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1728 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a57 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1758 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a58 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1788 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a59 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1818 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a60 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1848 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a61 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1878 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a62 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1908 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a63 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1938 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a40 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1248 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a41 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1278 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a42 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1308 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a43 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1338 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a44 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1368 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a45 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1398 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a46 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1428 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a47 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1458 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a48 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1488 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a49 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1518 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a50 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1548 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a51 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1578 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a52 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1608 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a53 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1638 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a54 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1668 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a55 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1698 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a32 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1008 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a33 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1038 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a34 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1068 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a35 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1098 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a36 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1128 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a37 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1158 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a38 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1188 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a39 " "Node \"altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ced1.tdf" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/db/altsyncram_ced1.tdf" 1218 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altsyncram:memory_rtl_0\|altsyncram_ced1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724868748979 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1724868748979 ""}  } { { "c:/intelfpga_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1724868748979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724868748980 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724868748981 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1724868749217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/output_files/Basic_CPU.fit.smsg " "Generated suppressed messages file C:/Users/ShmarvDogg/Documents/Quartus_Projects/Basic_CPU/output_files/Basic_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724868749287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5898 " "Peak virtual memory: 5898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724868749307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 28 19:12:29 2024 " "Processing ended: Wed Aug 28 19:12:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724868749307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724868749307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724868749307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724868749307 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724868749975 ""}
