
*** Running vivado
    with args -log Superior.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Superior.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Superior.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 484.699 ; gain = 200.961
Command: read_checkpoint -auto_incremental -incremental C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/utils_1/imports/synth_1/Superior.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/utils_1/imports/synth_1/Superior.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Superior -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.414 ; gain = 411.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Superior' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:16]
INFO: [Synth 8-3491] module 'Presenta' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:4' bound to instance 'u0' of component 'Presenta' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Presenta' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:12]
INFO: [Synth 8-3491] module 'Mux4a1' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Mux4a1.vhd:4' bound to instance 'u1' of component 'Mux4a1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Mux4a1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Mux4a1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux4a1' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Mux4a1.vhd:13]
INFO: [Synth 8-3491] module 'ModuloDisplay' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/ModuloDisplay.vhd:4' bound to instance 'u2' of component 'ModuloDisplay' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ModuloDisplay' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/ModuloDisplay.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'ModuloDisplay' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/ModuloDisplay.vhd:9]
INFO: [Synth 8-3491] module 'Cuenta1' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/cuenta1.vhd:5' bound to instance 'u3' of component 'Cuenta1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Cuenta1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/cuenta1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Cuenta1' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/cuenta1.vhd:11]
INFO: [Synth 8-3491] module 'negacion' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/negacion.vhd:4' bound to instance 'u4' of component 'negacion' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:55]
INFO: [Synth 8-638] synthesizing module 'negacion' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'negacion' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-3491] module 'divide1' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/divide1.vhd:4' bound to instance 'u5' of component 'divide1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:56]
INFO: [Synth 8-638] synthesizing module 'divide1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/divide1.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'divide1' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/divide1.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Presenta' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/presenta.vhd:12]
INFO: [Synth 8-3491] module 'Temp1s' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Temp1s.vhd:4' bound to instance 'u1' of component 'Temp1s' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Temp1s' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Temp1s.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Temp1s' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Temp1s.vhd:11]
INFO: [Synth 8-3491] module 'Temp5s' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Temp5s.vhd:4' bound to instance 'u2' of component 'Temp5s' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Temp5s' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Temp5s.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Temp5s' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Temp5s.vhd:11]
INFO: [Synth 8-3491] module 'SupRebote1' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote1.vhd:5' bound to instance 'u3' of component 'SupRebote1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:88]
INFO: [Synth 8-638] synthesizing module 'SupRebote1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote1.vhd:12]
INFO: [Synth 8-3491] module 'TempReb1' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb1.vhd:4' bound to instance 'u0' of component 'TempReb1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote1.vhd:34]
INFO: [Synth 8-638] synthesizing module 'TempReb1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'TempReb1' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb1.vhd:11]
INFO: [Synth 8-3491] module 'Maq_estadoReb1' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb1.vhd:4' bound to instance 'u1' of component 'Maq_estadoReb1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Maq_estadoReb1' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Maq_estadoReb1' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SupRebote1' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote1.vhd:12]
INFO: [Synth 8-3491] module 'SupRebote2' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote2.vhd:5' bound to instance 'u4' of component 'SupRebote2' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:89]
INFO: [Synth 8-638] synthesizing module 'SupRebote2' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote2.vhd:12]
INFO: [Synth 8-3491] module 'TempReb2' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb2.vhd:4' bound to instance 'u0' of component 'TempReb2' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote2.vhd:34]
INFO: [Synth 8-638] synthesizing module 'TempReb2' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb2.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'TempReb2' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb2.vhd:11]
INFO: [Synth 8-3491] module 'Maq_estadoReb2' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb2.vhd:4' bound to instance 'u1' of component 'Maq_estadoReb2' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote2.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Maq_estadoReb2' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Maq_estadoReb2' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SupRebote2' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote2.vhd:12]
INFO: [Synth 8-3491] module 'SupRebote5' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote5.vhd:5' bound to instance 'u5' of component 'SupRebote5' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SupRebote5' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote5.vhd:12]
INFO: [Synth 8-3491] module 'TempReb5' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb5.vhd:4' bound to instance 'u0' of component 'TempReb5' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote5.vhd:34]
INFO: [Synth 8-638] synthesizing module 'TempReb5' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb5.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'TempReb5' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/TempReb5.vhd:11]
INFO: [Synth 8-3491] module 'Maq_estadoReb5' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb5.vhd:4' bound to instance 'u1' of component 'Maq_estadoReb5' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote5.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Maq_estadoReb5' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb5.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Maq_estadoReb5' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Maq_estadoReb5.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SupRebote5' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/SupRebote5.vhd:12]
INFO: [Synth 8-3491] module 'MaqEstados' declared at 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:4' bound to instance 'u6' of component 'MaqEstados' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:91]
INFO: [Synth 8-638] synthesizing module 'MaqEstados' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:18]
WARNING: [Synth 8-614] signal 'In_fin1s' is read in the process but is not in the sensitivity list [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:33]
WARNING: [Synth 8-614] signal 'In_fin5s' is read in the process but is not in the sensitivity list [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MaqEstados' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Superior' (0#1) [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/Superior.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.086 ; gain = 505.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.086 ; gain = 505.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1393.086 ; gain = 505.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1393.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/constrs_1/new/pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Superior_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Superior_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1493.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1493.137 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estadoActual_reg' in module 'Maq_estadoReb1'
INFO: [Synth 8-802] inferred FSM for state register 'estadoActual_reg' in module 'Maq_estadoReb2'
INFO: [Synth 8-802] inferred FSM for state register 'estadoActual_reg' in module 'Maq_estadoReb5'
INFO: [Synth 8-802] inferred FSM for state register 'estadoActual_reg' in module 'MaqEstados'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                      s0 |                               01 |                               01
                      s1 |                               10 |                               10
                      s2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estadoActual_reg' using encoding 'sequential' in module 'Maq_estadoReb1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                      s0 |                               01 |                               01
                      s1 |                               10 |                               10
                      s2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estadoActual_reg' using encoding 'sequential' in module 'Maq_estadoReb2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                      s0 |                               01 |                               01
                      s1 |                               10 |                               10
                      s2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estadoActual_reg' using encoding 'sequential' in module 'Maq_estadoReb5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |         000000000000000000000001 |                            00000
                    s100 |         000000000000000000000010 |                            00001
                    s200 |         000000000000000000000100 |                            00010
                    s300 |         000000000000000000001000 |                            00011
                    s400 |         000000000000000000010000 |                            00100
                    s500 |         000000000000000000100000 |                            00101
                    s600 |         000000000000000001000000 |                            00110
                    s700 |         000000000000000010000000 |                            00111
                    s800 |         000000000000000100000000 |                            01000
                    s900 |         000000000000001000000000 |                            01001
                   s1000 |         000000000000010000000000 |                            01010
                   s1100 |         000000000000100000000000 |                            01011
                   s1200 |         000000000001000000000000 |                            01100
                   s1300 |         000000000010000000000000 |                            01101
                   s1800 |         000000000100000000000000 |                            10010
                   v1800 |         000000001000000000000000 |                            10110
                   s1400 |         000000010000000000000000 |                            01110
                   s1600 |         000000100000000000000000 |                            10000
                   v1600 |         000001000000000000000000 |                            10100
                   s1900 |         000010000000000000000000 |                            10011
                   v1900 |         000100000000000000000000 |                            10111
                   s1700 |         001000000000000000000000 |                            10001
                   v1700 |         010000000000000000000000 |                            10101
                   s1500 |         100000000000000000000000 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estadoActual_reg' using encoding 'one-hot' in module 'MaqEstados'
WARNING: [Synth 8-327] inferring latch for variable 'LEDS_reg' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:272]
WARNING: [Synth 8-327] inferring latch for variable 'Ce1s_reg' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'Ce5s_reg' [C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.srcs/sources_1/new/MaqEstados.vhd:317]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 60    
	  24 Input   24 Bit        Muxes := 1     
	  24 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  24 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 6     
	  24 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u6/Ce1s_reg) is unused and will be removed from module Superior.
WARNING: [Synth 8-3332] Sequential element (u6/Ce5s_reg) is unused and will be removed from module Superior.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     5|
|4     |LUT2   |    19|
|5     |LUT3   |     7|
|6     |LUT4   |    96|
|7     |LUT5   |    30|
|8     |LUT6   |   133|
|9     |FDCE   |   165|
|10    |FDPE   |     1|
|11    |FDRE   |    20|
|12    |LD     |     4|
|13    |IBUF   |     5|
|14    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 1493.137 ; gain = 505.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1493.137 ; gain = 605.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1493.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1493.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete | Checksum: 47e413af
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1493.137 ; gain = 983.582
INFO: [Common 17-1381] The checkpoint 'C:/Repo-Asus-2024/ExpndioConCambio/retoCorteUno.runs/synth_1/Superior.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Superior_utilization_synth.rpt -pb Superior_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 15:24:42 2025...
