git clone --depth 1 --no-tags https://github.com/itsramazain/testcode.git f:/verilog_sva_gh_scraper/data/full_repos/710015011
git clone --depth 1 --no-tags https://github.com/prax-1/Ds_lab.git f:/verilog_sva_gh_scraper/data/full_repos/710782610
git clone --depth 1 --no-tags https://github.com/diananerd/first-steps.git f:/verilog_sva_gh_scraper/data/full_repos/715209079
git clone --depth 1 --no-tags https://github.com/dlmiles/tt05-i2c-bert.git f:/verilog_sva_gh_scraper/data/full_repos/710222442
git clone --depth 1 --no-tags https://github.com/MarkEScheidker/DE1_SOC_gcd_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/715252424
git clone --depth 1 --no-tags https://github.com/emm312/smolproc-emm-edition.git f:/verilog_sva_gh_scraper/data/full_repos/714461766
git clone --depth 1 --no-tags https://github.com/abdallah8tarek/Pipelined-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/708558955
git clone --depth 1 --no-tags https://github.com/Tharal-Pius/Some-General-RTL-modules.git f:/verilog_sva_gh_scraper/data/full_repos/713737479
git clone --depth 1 --no-tags https://github.com/TunaFish-1/Arkanoid.git f:/verilog_sva_gh_scraper/data/full_repos/707942631
git clone --depth 1 --no-tags https://github.com/mordecaimaic/fpga_projects.git f:/verilog_sva_gh_scraper/data/full_repos/710733667
git clone --depth 1 --no-tags https://github.com/mole99/leosoc-gfmpw-1.git f:/verilog_sva_gh_scraper/data/full_repos/714603813
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK10.git f:/verilog_sva_gh_scraper/data/full_repos/714800329
git clone --depth 1 --no-tags https://github.com/shwet638/sa.git f:/verilog_sva_gh_scraper/data/full_repos/711047049
git clone --depth 1 --no-tags https://github.com/psjsptcoder/Delay_comparison_B-W_RCA-LACA_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/711198205
git clone --depth 1 --no-tags https://github.com/prat-jain/Rubik-s-Cube-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/711008227
git clone --depth 1 --no-tags https://github.com/nrgser/MultyCycleMips.git f:/verilog_sva_gh_scraper/data/full_repos/709738807
git clone --depth 1 --no-tags https://github.com/davidparent/QIF_Test.git f:/verilog_sva_gh_scraper/data/full_repos/714398557
git clone --depth 1 --no-tags https://github.com/whshw/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/714174301
git clone --depth 1 --no-tags https://github.com/czlucius/tt05_alu.git f:/verilog_sva_gh_scraper/data/full_repos/714307172
git clone --depth 1 --no-tags https://github.com/Magicula/CodSoft.git f:/verilog_sva_gh_scraper/data/full_repos/714298743
git clone --depth 1 --no-tags https://github.com/Razi-720/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/715765327
git clone --depth 1 --no-tags https://github.com/usman1515/caravel_huffman_encoder_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/715522732
git clone --depth 1 --no-tags https://github.com/mohos455/Lorenz-by-Euler-integrator.git f:/verilog_sva_gh_scraper/data/full_repos/715580769
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/709650284
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/16x8-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/711566407
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/51_byte_hdr_sidewinder_rdma.git f:/verilog_sva_gh_scraper/data/full_repos/711428258
git clone --depth 1 --no-tags https://github.com/Sheng08/SoC-Lab-FIR.git f:/verilog_sva_gh_scraper/data/full_repos/708321947
git clone --depth 1 --no-tags https://github.com/jc3310/Mux4.git f:/verilog_sva_gh_scraper/data/full_repos/708357613
git clone --depth 1 --no-tags https://github.com/yaoenliu/Project-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/711123924
git clone --depth 1 --no-tags https://github.com/emshao/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/711384149
git clone --depth 1 --no-tags https://github.com/Kai-Dun/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/712253479
git clone --depth 1 --no-tags https://github.com/Kai-Dun/asy_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/712261322
git clone --depth 1 --no-tags https://github.com/kevin127lam/ECE128-Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/712216690
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2300_GF180_MPW1.git f:/verilog_sva_gh_scraper/data/full_repos/713472557
git clone --depth 1 --no-tags https://github.com/dOwOb1212/NCU_VLSI_Design_2023_HW.git f:/verilog_sva_gh_scraper/data/full_repos/707986323
git clone --depth 1 --no-tags https://github.com/jaiabhiram/risc.git f:/verilog_sva_gh_scraper/data/full_repos/707985374
git clone --depth 1 --no-tags https://github.com/Prthm-G/Noise-Filter-Simulink.git f:/verilog_sva_gh_scraper/data/full_repos/709025810
git clone --depth 1 --no-tags https://github.com/AndreiStanoiu/maze-right-hand-rule-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/708939438
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/Soc_design_Lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/713277123
git clone --depth 1 --no-tags https://github.com/AnshumatDinesh/Learn-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/713353958
git clone --depth 1 --no-tags https://github.com/yanrun000/MPRTA.git f:/verilog_sva_gh_scraper/data/full_repos/713308841
git clone --depth 1 --no-tags https://github.com/Wevel/GFMPW_ExperiarSoC.git f:/verilog_sva_gh_scraper/data/full_repos/713599820
git clone --depth 1 --no-tags https://github.com/harshini-20-05/DDS-MINI-PROJECT-23-24.git f:/verilog_sva_gh_scraper/data/full_repos/708159844
git clone --depth 1 --no-tags https://github.com/IgordaRosa/HDL_ProjetoFinal.git f:/verilog_sva_gh_scraper/data/full_repos/712642921
git clone --depth 1 --no-tags https://github.com/chms7/Modules.git f:/verilog_sva_gh_scraper/data/full_repos/709214487
git clone --depth 1 --no-tags https://github.com/Tinnaung/2PlayerPong-HWLAB.git f:/verilog_sva_gh_scraper/data/full_repos/713837327
git clone --depth 1 --no-tags https://github.com/midiareshadi/systolic_array_RTL_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/715238687
git clone --depth 1 --no-tags https://github.com/endothermiic/space-invaders.git f:/verilog_sva_gh_scraper/data/full_repos/714475554
git clone --depth 1 --no-tags https://github.com/NikhilRout/doubledabble_8bit-3BCD.git f:/verilog_sva_gh_scraper/data/full_repos/714369798
git clone --depth 1 --no-tags https://github.com/Pa1mantri/TCL_Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/713386382
git clone --depth 1 --no-tags https://github.com/BOSC-Heterogeneous-System-Group/MPU.git f:/verilog_sva_gh_scraper/data/full_repos/715372450
git clone --depth 1 --no-tags https://github.com/lav1510/cluster-lvl-switch-uvm-tb.git f:/verilog_sva_gh_scraper/data/full_repos/715048228
git clone --depth 1 --no-tags https://github.com/joerdsonsilva/tt05-multimode-modem.git f:/verilog_sva_gh_scraper/data/full_repos/710976513
git clone --depth 1 --no-tags https://github.com/its224/ece128_lab8.git f:/verilog_sva_gh_scraper/data/full_repos/712591306
git clone --depth 1 --no-tags https://github.com/AnirudhDasari23/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/707934461
git clone --depth 1 --no-tags https://github.com/GorakhiyaDrashti/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/708040984
git clone --depth 1 --no-tags https://github.com/rogeermv/PRUEBA_UABC.git f:/verilog_sva_gh_scraper/data/full_repos/715428348
git clone --depth 1 --no-tags https://github.com/nicepunn/SynLabProjPong.git f:/verilog_sva_gh_scraper/data/full_repos/715429434
git clone --depth 1 --no-tags https://github.com/zaid2046/16-bit-MIPS-based-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/715446100
git clone --depth 1 --no-tags https://github.com/kennythecat/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/708897121
git clone --depth 1 --no-tags https://github.com/AlirezaSgh/FPGA-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/712557186
git clone --depth 1 --no-tags https://github.com/Ashborn-SM/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/709406674
git clone --depth 1 --no-tags https://github.com/m7md5303/ALSU-SV-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/711618417
git clone --depth 1 --no-tags https://github.com/atomicdog/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/711333968
git clone --depth 1 --no-tags https://github.com/explorarhema/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/712986848
git clone --depth 1 --no-tags https://github.com/jc3310/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/713164142
git clone --depth 1 --no-tags https://github.com/Imaryanjha/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/713606697
git clone --depth 1 --no-tags https://github.com/PoignardAzur/my_blinky_to_risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/711950641
git clone --depth 1 --no-tags https://github.com/Vishviru07/HYDRO-SURE.git f:/verilog_sva_gh_scraper/data/full_repos/710208207
git clone --depth 1 --no-tags https://github.com/duyhieubui/unic-cass-ic4.git f:/verilog_sva_gh_scraper/data/full_repos/711857743
git clone --depth 1 --no-tags https://github.com/MoonGrt/FPGA-videoScaler.git f:/verilog_sva_gh_scraper/data/full_repos/710393289
git clone --depth 1 --no-tags https://github.com/knowingwhatwant/Risc-V_Study_Proj_1.git f:/verilog_sva_gh_scraper/data/full_repos/710127191
git clone --depth 1 --no-tags https://github.com/kkmlyle/s2p_1105.git f:/verilog_sva_gh_scraper/data/full_repos/714624112
git clone --depth 1 --no-tags https://github.com/vascoluz/test.git f:/verilog_sva_gh_scraper/data/full_repos/714443506
git clone --depth 1 --no-tags https://github.com/V-Pranathi/FPU_PICORV32.git f:/verilog_sva_gh_scraper/data/full_repos/714568977
git clone --depth 1 --no-tags https://github.com/RoyMears/361vga.git f:/verilog_sva_gh_scraper/data/full_repos/715216409
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/715258085
git clone --depth 1 --no-tags https://github.com/Chelqq/adders.git f:/verilog_sva_gh_scraper/data/full_repos/713601073
git clone --depth 1 --no-tags https://github.com/jaehyukk/Hex-to-ASCII_Code_Converter.git f:/verilog_sva_gh_scraper/data/full_repos/711480377
git clone --depth 1 --no-tags https://github.com/rajdeep988/PWM_Shift_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/713227162
git clone --depth 1 --no-tags https://github.com/Tarta56/SODS_Project.git f:/verilog_sva_gh_scraper/data/full_repos/713289174
git clone --depth 1 --no-tags https://github.com/kaveri307/Gray-to-Binary-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/710628624
git clone --depth 1 --no-tags https://github.com/Suns-Caar/FPGA_Based_N-bit_Multiplier_Using_Double_Dabble_Method.git f:/verilog_sva_gh_scraper/data/full_repos/710946410
git clone --depth 1 --no-tags https://github.com/raveena222/AES_verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/710902325
git clone --depth 1 --no-tags https://github.com/mirianthis/DIT207-ACA.git f:/verilog_sva_gh_scraper/data/full_repos/709173774
git clone --depth 1 --no-tags https://github.com/jc3310/counter.git f:/verilog_sva_gh_scraper/data/full_repos/714167339
git clone --depth 1 --no-tags https://github.com/lazyleung/18545.git f:/verilog_sva_gh_scraper/data/full_repos/714167655
git clone --depth 1 --no-tags https://github.com/Pizza73/uart.git f:/verilog_sva_gh_scraper/data/full_repos/714322066
git clone --depth 1 --no-tags https://github.com/chaozhuIP/IREControlBoardPro.git f:/verilog_sva_gh_scraper/data/full_repos/714296486
git clone --depth 1 --no-tags https://github.com/shehab2020556/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/714061852
git clone --depth 1 --no-tags https://github.com/aep227/MIPS_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/714884380
git clone --depth 1 --no-tags https://github.com/samuel355082/ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/714924311
git clone --depth 1 --no-tags https://github.com/nguyenducthe/CTMT.git f:/verilog_sva_gh_scraper/data/full_repos/715105014
git clone --depth 1 --no-tags https://github.com/KunSheng-Liu/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/713513134
git clone --depth 1 --no-tags https://github.com/efabless/usb_cdc_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/715700416
git clone --depth 1 --no-tags https://github.com/NadSafwat/Arch-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/714969004
git clone --depth 1 --no-tags https://github.com/SlimeVRS/proyecto-taller.git f:/verilog_sva_gh_scraper/data/full_repos/713071403
git clone --depth 1 --no-tags https://github.com/SreeDakshinya/S1-T18-Small-Scale-DES-Algorithm-Hardware-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/708676388
git clone --depth 1 --no-tags https://github.com/875keshav/Design-and-Implementation-of-UART-communication-protocol-.git f:/verilog_sva_gh_scraper/data/full_repos/710930391
git clone --depth 1 --no-tags https://github.com/xixihahahha/digitalcircuit.git f:/verilog_sva_gh_scraper/data/full_repos/708010298
