#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Jan 22 09:15:38 2026
# Process ID         : 26880
# Current directory  : C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1
# Command line       : vivado.exe -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file           : C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper.vdi
# Journal file       : C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1\vivado.jou
# Running On         : DESKTOP-E8CT5SI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 5 125U
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 14
# Host memory        : 16605 MB
# Swap memory        : 15569 MB
# Total Virtual      : 32174 MB
# Available Virtual  : 10309 MB
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 702.891 ; gain = 329.207
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 801.973 ; gain = 99.082
Command: link_design -top design_2_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1.dcp' for cell 'design_2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2.dcp' for cell 'design_2_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.dcp' for cell 'design_2_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.dcp' for cell 'design_2_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_axi_intc_1/design_2_microblaze_riscv_0_axi_intc_1.dcp' for cell 'design_2_i/microblaze_riscv_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0.dcp' for cell 'design_2_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/design_2_system_ila_0_0.dcp' for cell 'design_2_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_axi_periph_upgraded_ipi_imp_xbar_0/design_2_microblaze_riscv_0_axi_periph_upgraded_ipi_imp_xbar_0.dcp' for cell 'design_2_i/microblaze_riscv_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_1/design_2_dlmb_bram_if_cntlr_1.dcp' for cell 'design_2_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_v10_1/design_2_dlmb_v10_1.dcp' for cell 'design_2_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_1/design_2_ilmb_bram_if_cntlr_1.dcp' for cell 'design_2_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_v10_1/design_2_ilmb_v10_1.dcp' for cell 'design_2_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_lmb_bram_1/design_2_lmb_bram_1.dcp' for cell 'design_2_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1108.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 780 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_2_i/system_ila_0/U0/ila_lib UUID: 4b3ce664-e276-5957-b9aa-f87f9382a547 
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc] for cell 'design_2_i/microblaze_riscv_0/U0'
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:4]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:4]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:4]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:4]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:7]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:7]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:7]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:7]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:10]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:10]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:10]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:10]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:13]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:13]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:13]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:13]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:16]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:16]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:16]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-1' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:16]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:19]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:19]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:19]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-2' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:19]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:22]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:22]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:22]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:22]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:25]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:25]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:25]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:25]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:28]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:28]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:28]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:28]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:31]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:31]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:31]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:31]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:34]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:34]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:34]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:34]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:37]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:37]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:37]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.RV32_MUL.Using_DSP48_Architectures.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc:37]
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/design_2_microblaze_riscv_0_1.xdc] for cell 'design_2_i/microblaze_riscv_0/U0'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_axi_intc_1/design_2_microblaze_riscv_0_axi_intc_1.xdc] for cell 'design_2_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_axi_intc_1/design_2_microblaze_riscv_0_axi_intc_1.xdc] for cell 'design_2_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/system_ila_0/U0/ila_lib/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/system_ila_0/U0/ila_lib/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_1/design_2_axi_gpio_0_1_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2.xdc] for cell 'design_2_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1824.805 ; gain = 571.594
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.srcs/constrs_1/new/const.xdc]
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_axi_intc_1/design_2_microblaze_riscv_0_axi_intc_1_clocks.xdc] for cell 'design_2_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_axi_intc_1/design_2_microblaze_riscv_0_axi_intc_1_clocks.xdc] for cell 'design_2_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc] for cell 'design_2_i/mdm_1/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:30]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:31]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-2' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:39]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-7' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:40]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:41]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:42]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:46]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:48]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc:49]
Finished Parsing XDC File [c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_1/design_2_mdm_1_1.xdc] for cell 'design_2_i/mdm_1/U0'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_2_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_riscv_0_1/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1824.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 352 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 224 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

30 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1824.805 ; gain = 1022.832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1824.805 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1edbdcfb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.931 . Memory (MB): peak = 1824.805 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 7b4b7dd2421206d9.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2282.727 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2282.727 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1cba44f3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918
Phase 1.1 Core Generation And Design Setup | Checksum: 1cba44f3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cba44f3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918
Phase 1 Initialization | Checksum: 1cba44f3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 1cba44f3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 1cba44f3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 1cba44f3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cba44f3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.727 ; gain = 19.918

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 69 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 156550cd1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 2282.727 ; gain = 19.918
Retarget | Checksum: 156550cd1
INFO: [Opt 31-389] Phase Retarget created 135 cells and removed 263 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19a565591

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2282.727 ; gain = 19.918
Constant propagation | Checksum: 19a565591
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 49 cells
INFO: [Opt 31-1021] In phase Constant propagation, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2282.727 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2282.727 ; gain = 0.000
Phase 5 Sweep | Checksum: 15d17c1dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 2282.727 ; gain = 19.918
Sweep | Checksum: 15d17c1dc
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 139 cells
INFO: [Opt 31-1021] In phase Sweep, 1338 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_2_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net design_2_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1904e00ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2282.727 ; gain = 19.918
BUFG optimization | Checksum: 1904e00ca
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1904e00ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2282.727 ; gain = 19.918
Shift Register Optimization | Checksum: 1904e00ca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19d459859

Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2282.727 ; gain = 19.918
Post Processing Netlist | Checksum: 19d459859
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 159f40b0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2282.727 ; gain = 19.918

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2282.727 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 159f40b0e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2282.727 ; gain = 19.918
Phase 9 Finalization | Checksum: 159f40b0e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2282.727 ; gain = 19.918
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             135  |             263  |                                             67  |
|  Constant propagation         |              16  |              49  |                                             48  |
|  Sweep                        |              10  |             139  |                                           1338  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 159f40b0e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2282.727 ; gain = 19.918

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 135 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 270
Ending PowerOpt Patch Enables Task | Checksum: 13ccd007e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.648 . Memory (MB): peak = 2332.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13ccd007e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2332.691 ; gain = 49.965

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13ccd007e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2332.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:17 . Memory (MB): peak = 2332.691 ; gain = 507.887
INFO: [Vivado 12-24828] Executing command : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2332.691 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2332.691 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2332.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8fbc9803

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2332.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1148f20de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13cf92654

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13cf92654

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13cf92654

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1591d8840

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 126112834

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 126112834

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1f89e48cf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 296a8eb49

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 79 LUTNM shape to break, 300 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 32, two critical 47, total 70, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 194 nets or LUTs. Breaked 70 LUTs, combined 124 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[0]_repN_2 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M_i_32/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[0]_repN_2 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M_i_32/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[0]_repN_1 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-782] Net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[0] was not replicated
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[1]_repN_1 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M_i_31/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[1]_repN_2 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][189]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-782] Net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[1] was not replicated
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[3]_repN_1 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M_i_29/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[3]_repN_2 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][191]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-782] Net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[3] was not replicated
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[4]_repN_1 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M_i_28/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[4]_repN_2 and pin design_2_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][192]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchical instance between driver and loads.
INFO: [Physopt 32-782] Net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[4] was not replicated
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance design_2_i/system_ila_0/U0/ila_lib/U0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 13 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2332.691 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           70  |            124  |                   194  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |          12  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           70  |            124  |                   194  |          12  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 179b69580

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1b3190b15

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b3190b15

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145d6df38

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d19e4db6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 163a19778

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a58f7230

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17054cb3b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a988d08a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 91d28612

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16adc1865

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13878bbe1

Time (s): cpu = 00:01:38 ; elapsed = 00:01:13 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13878bbe1

Time (s): cpu = 00:01:38 ; elapsed = 00:01:13 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b41eaf35

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.387 | TNS=-135.537 |
Phase 1 Physical Synthesis Initialization | Checksum: 18d783cb5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 165cb4162

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b41eaf35

Time (s): cpu = 00:01:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.777. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22688365f

Time (s): cpu = 00:02:43 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000

Time (s): cpu = 00:02:43 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22688365f

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22688365f

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22688365f

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22688365f

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2332.691 ; gain = 0.000

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2395fa88c

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000
Ending Placer Task | Checksum: 166cf80a6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:14 . Memory (MB): peak = 2332.691 ; gain = 0.000
144 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:18 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.691 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2332.691 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.659 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2332.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.796 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.00s |  WALL: 3.50s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2332.691 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-48.256 |
Phase 1 Physical Synthesis Initialization | Checksum: 1257771b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-48.256 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1257771b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-48.256 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.746 | TNS=-46.918 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[27].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[27].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.712 | TNS=-46.624 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[26].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[26].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-43.237 |
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.683 | TNS=-41.325 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[29].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[29].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.677 | TNS=-40.521 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[25].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[25].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.613 | TNS=-38.087 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[21].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[21].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-37.374 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[18].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[18].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.554 | TNS=-35.654 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[11].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[24].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_4__6
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.552 | TNS=-32.506 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[24]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_4__6_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-22.043 |
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.485 | TNS=-21.055 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-20.821 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-20.486 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[1].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-20.147 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg_0. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__6_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-19.633 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/D[4]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.424 | TNS=-19.261 |
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[19].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[19].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.418 | TNS=-18.592 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[31].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[31].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-18.402 |
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20].  Re-placed instance design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.403 | TNS=-18.092 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[17].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[17].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.391 | TNS=-17.214 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[15].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[15].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[15].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.380 | TNS=-16.672 |
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-15.605 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[2].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[2].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[2].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-14.591 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/cur_data_i_reg[31]_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/O5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-14.405 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[6].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[6].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[6].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-13.556 |
INFO: [Physopt 32-81] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.339 | TNS=-12.798 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[1].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[1].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_1__5
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.334 | TNS=-12.783 |
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[1].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[1].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-12.498 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[13].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[13].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[13].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-12.353 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.303 | TNS=-12.181 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/cur_data_i_reg[31]_0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/O5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-11.781 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[16]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_3__6_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-10.298 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/D[8]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-10.017 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/D[6]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-9.735 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_2.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-9.611 |
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/data_buffer_reg[2][29]_srl3_n_0.  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/data_buffer_reg[2][29]_srl3
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/data_buffer_reg[2][29]_srl3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.267 | TNS=-9.463 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/O5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20].  Re-placed instance design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-8.961 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-8.885 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[21].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-8.774 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[14].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.241 | TNS=-7.984 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[15].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]_repN_1.  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_2__6_replica_1
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.227 | TNS=-7.291 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.221 | TNS=-7.285 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Using_3Stage.Op1_Mux[30].Op1_Mux4/Using_FPGA.MB_LUT6_1/D[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Using_3Stage.Op1_Mux[30].Op1_Mux4/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[30].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.221 | TNS=-7.092 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.221 | TNS=-7.003 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[13].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-6.832 |
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[23].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[23].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.207 | TNS=-6.621 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_REM_FPGA.New_R_Handle[4].New_R_MUXCY_XOR/D[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_REM_FPGA.New_R_Handle[4].New_R_MUXCY_XOR/Q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I/Using_FPGA.Native_I2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-6.413 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[10].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-5.692 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-5.483 |
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-5.467 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[9].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.197 | TNS=-5.296 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[0].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.188 | TNS=-4.702 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.181 | TNS=-4.589 |
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/status_reg[MIE]_0.  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/status_reg[MIE]
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/status_reg[MIE]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.181 | TNS=-4.408 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/D[2]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[16]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.181 | TNS=-4.237 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[5]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.181 | TNS=-4.070 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/cur_data_i_reg[31]_0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/O5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.169 | TNS=-3.767 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[8].MUXCY_XOR_I/ex_is_rem_instr_i_reg[1]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[8].MUXCY_XOR_I/Q[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[8].MUXCY_XOR_I/Q[22]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.167 | TNS=-3.598 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[6].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[6].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[6].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-3.431 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/D[9]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-3.274 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[8].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-3.145 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[21].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.143 | TNS=-3.116 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.132 | TNS=-3.018 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.129 | TNS=-3.001 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Branch_Compare_1/Using_FPGA.MUXCY_L_I1/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Branch_Compare_1/Using_FPGA.The_Compare[12].MUXCY_L_I1/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Branch_Compare_1/Using_FPGA.The_Compare[8].MUXCY_L_I1/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Branch_Compare_1/Using_FPGA.The_Compare[4].MUXCY_L_I1/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Branch_Compare_1/Using_FPGA.The_Compare[0].MUXCY_L_I1/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 38 pins.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/S42_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.128 | TNS=-2.640 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]_repN. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_2__6_replica_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-1.937 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_REM_FPGA.New_R_Handle[7].New_R_MUXCY_XOR/D[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_REM_FPGA.New_R_Handle[7].New_R_MUXCY_XOR/Q[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I/Using_FPGA.Native_I2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-1.815 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[30].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[30].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[6].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.115 | TNS=-1.408 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[3].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[3].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_1__3
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.111 | TNS=-1.360 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/D[5]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.103 | TNS=-1.249 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[8]_repN_1. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_2__6_replica_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.102 | TNS=-1.064 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I/Using_FPGA.Native_I2_2. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I/R[33]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I/Using_FPGA.Native_I2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.967 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/D[3]. Critical path length was reduced through logic transformation on cell design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Impl1.D_Handle[1].MUXCY_XOR_I/Q[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.079 | TNS=-0.883 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[31].  Re-placed instance design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_FPGA.Native_i_4
INFO: [Physopt 32-735] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/WB_DataBus_Read_Data[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.768 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[11].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/cascadelata_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[11].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.768 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1257771b8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.768 |
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[11].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/cascadelata_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Area_EX_FWD.EX3_FWD_Mux[11].Mux4_1/Using_FPGA.MB_LUT6_1/DID[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/microblaze_riscv_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DOUTA[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.768 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2332.691 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1257771b8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2332.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.073 | TNS=-0.768 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.704  |         47.489  |            2  |              0  |                    74  |           0  |           2  |  00:00:23  |
|  Total          |          0.704  |         47.489  |            2  |              0  |                    74  |           0  |           3  |  00:00:23  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2332.691 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d85ef1f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
474 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.691 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2332.691 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.657 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2332.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2332.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.791 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7cc0cd2c ConstDB: 0 ShapeSum: 4a447bb8 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 26bc394a | NumContArr: 91e00e1c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23dee3ca0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23dee3ca0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23dee3ca0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2332.691 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 223b7cfb4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.066 | WHS=-0.272 | THS=-152.546|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 20be43b79

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2332.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.859 | WHS=-0.250 | THS=-2.791 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2a9ea80e1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2332.691 ; gain = 0.000

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 2a9ea80e1

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2347.785 ; gain = 15.094

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00243347 %
  Global Horizontal Routing Utilization  = 0.0025355 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10115
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10115
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 204e5545a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2347.785 ; gain = 15.094

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 204e5545a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2347.785 ; gain = 15.094

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2513ede29

Time (s): cpu = 00:02:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2621.355 ; gain = 288.664
Phase 4 Initial Routing | Checksum: 2513ede29

Time (s): cpu = 00:02:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1565
 Number of Nodes with overlaps = 475
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-11.743| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 222b20fae

Time (s): cpu = 00:04:11 ; elapsed = 00:02:59 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.372 | TNS=-6.452 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 28e875c65

Time (s): cpu = 00:04:34 ; elapsed = 00:03:17 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.391 | TNS=-2.335 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 217302962

Time (s): cpu = 00:05:07 ; elapsed = 00:03:44 . Memory (MB): peak = 2621.355 ; gain = 288.664
Phase 5 Rip-up And Reroute | Checksum: 217302962

Time (s): cpu = 00:05:07 ; elapsed = 00:03:44 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3bc8f68

Time (s): cpu = 00:05:08 ; elapsed = 00:03:44 . Memory (MB): peak = 2621.355 ; gain = 288.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.257 | TNS=-2.921 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 279d68ee1

Time (s): cpu = 00:05:09 ; elapsed = 00:03:45 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 279d68ee1

Time (s): cpu = 00:05:09 ; elapsed = 00:03:45 . Memory (MB): peak = 2621.355 ; gain = 288.664
Phase 6 Delay and Skew Optimization | Checksum: 279d68ee1

Time (s): cpu = 00:05:09 ; elapsed = 00:03:45 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.227 | TNS=-2.132 | WHS=0.044  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 284e8cf92

Time (s): cpu = 00:05:10 ; elapsed = 00:03:45 . Memory (MB): peak = 2621.355 ; gain = 288.664
Phase 7 Post Hold Fix | Checksum: 284e8cf92

Time (s): cpu = 00:05:10 ; elapsed = 00:03:46 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.8716 %
  Global Horizontal Routing Utilization  = 5.28761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 284e8cf92

Time (s): cpu = 00:05:10 ; elapsed = 00:03:46 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 284e8cf92

Time (s): cpu = 00:05:11 ; elapsed = 00:03:46 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 30c0c57f7

Time (s): cpu = 00:05:13 ; elapsed = 00:03:48 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 30c0c57f7

Time (s): cpu = 00:05:13 ; elapsed = 00:03:48 . Memory (MB): peak = 2621.355 ; gain = 288.664

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.227 | TNS=-2.132 | WHS=0.044  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 30c0c57f7

Time (s): cpu = 00:05:13 ; elapsed = 00:03:48 . Memory (MB): peak = 2621.355 ; gain = 288.664
Total Elapsed time in route_design: 228.163 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 154867405

Time (s): cpu = 00:05:13 ; elapsed = 00:03:48 . Memory (MB): peak = 2621.355 ; gain = 288.664
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 154867405

Time (s): cpu = 00:05:13 ; elapsed = 00:03:48 . Memory (MB): peak = 2621.355 ; gain = 288.664

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
491 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:14 ; elapsed = 00:03:49 . Memory (MB): peak = 2621.355 ; gain = 288.664
INFO: [Vivado 12-24828] Executing command : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2621.355 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
508 Infos, 62 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2621.355 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.355 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.355 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2621.355 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2621.355 ; gain = 0.000
Wrote PlaceStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.690 . Memory (MB): peak = 2621.355 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2621.355 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2621.355 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/MahmoudHc/Desktop/ptech/Projet/project_1/project_1.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
522 Infos, 62 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2747.656 ; gain = 126.301
INFO: [Common 17-206] Exiting Vivado at Thu Jan 22 09:26:34 2026...
