--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 1356407887 paths analyzed, 5139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.569ns.
--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpA[32]_dff_24_22 (SLICE_X39Y144.D6), 7687615 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.569ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_22 (FF)
  Data Path Delay:      9.238ns (Levels of Logic = 7)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P13      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X35Y157.A6     net (fanout=6)        0.667   Core0/uALU/uMultiplier.auxRes<47>
    SLICE_X35Y157.A      Tilo                  0.043   N725
                                                       Core0/Mmux_ID_ExOpA_FW72
    SLICE_X38Y153.A5     net (fanout=2)        0.388   Core0/ID_ExOpA_FW<15>
    SLICE_X38Y153.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.D6     net (fanout=16)       0.553   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA601
                                                       Core0/EX_OpA[32]_dff_24_22
    -------------------------------------------------  ---------------------------
    Total                                      9.238ns (6.748ns logic, 2.490ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.569ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_22 (FF)
  Data Path Delay:      9.238ns (Levels of Logic = 7)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P13      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X35Y157.A6     net (fanout=6)        0.667   Core0/uALU/uMultiplier.auxRes<47>
    SLICE_X35Y157.A      Tilo                  0.043   N725
                                                       Core0/Mmux_ID_ExOpA_FW72
    SLICE_X38Y153.A5     net (fanout=2)        0.388   Core0/ID_ExOpA_FW<15>
    SLICE_X38Y153.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.D6     net (fanout=16)       0.553   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA601
                                                       Core0/EX_OpA[32]_dff_24_22
    -------------------------------------------------  ---------------------------
    Total                                      9.238ns (6.748ns logic, 2.490ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.569ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_22 (FF)
  Data Path Delay:      9.238ns (Levels of Logic = 7)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P13      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X35Y157.A6     net (fanout=6)        0.667   Core0/uALU/uMultiplier.auxRes<47>
    SLICE_X35Y157.A      Tilo                  0.043   N725
                                                       Core0/Mmux_ID_ExOpA_FW72
    SLICE_X38Y153.A5     net (fanout=2)        0.388   Core0/ID_ExOpA_FW<15>
    SLICE_X38Y153.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.D6     net (fanout=16)       0.553   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA601
                                                       Core0/EX_OpA[32]_dff_24_22
    -------------------------------------------------  ---------------------------
    Total                                      9.238ns (6.748ns logic, 2.490ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpA[32]_dff_24_21 (SLICE_X39Y144.C6), 7687615 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.566ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_21 (FF)
  Data Path Delay:      9.235ns (Levels of Logic = 7)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P13      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X35Y157.A6     net (fanout=6)        0.667   Core0/uALU/uMultiplier.auxRes<47>
    SLICE_X35Y157.A      Tilo                  0.043   N725
                                                       Core0/Mmux_ID_ExOpA_FW72
    SLICE_X38Y153.A5     net (fanout=2)        0.388   Core0/ID_ExOpA_FW<15>
    SLICE_X38Y153.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.C6     net (fanout=16)       0.550   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA561
                                                       Core0/EX_OpA[32]_dff_24_21
    -------------------------------------------------  ---------------------------
    Total                                      9.235ns (6.748ns logic, 2.487ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.566ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_21 (FF)
  Data Path Delay:      9.235ns (Levels of Logic = 7)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P13      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X35Y157.A6     net (fanout=6)        0.667   Core0/uALU/uMultiplier.auxRes<47>
    SLICE_X35Y157.A      Tilo                  0.043   N725
                                                       Core0/Mmux_ID_ExOpA_FW72
    SLICE_X38Y153.A5     net (fanout=2)        0.388   Core0/ID_ExOpA_FW<15>
    SLICE_X38Y153.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.C6     net (fanout=16)       0.550   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA561
                                                       Core0/EX_OpA[32]_dff_24_21
    -------------------------------------------------  ---------------------------
    Total                                      9.235ns (6.748ns logic, 2.487ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.566ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_21 (FF)
  Data Path Delay:      9.235ns (Levels of Logic = 7)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P13      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X35Y157.A6     net (fanout=6)        0.667   Core0/uALU/uMultiplier.auxRes<47>
    SLICE_X35Y157.A      Tilo                  0.043   N725
                                                       Core0/Mmux_ID_ExOpA_FW72
    SLICE_X38Y153.A5     net (fanout=2)        0.388   Core0/ID_ExOpA_FW<15>
    SLICE_X38Y153.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.C6     net (fanout=16)       0.550   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA561
                                                       Core0/EX_OpA[32]_dff_24_21
    -------------------------------------------------  ---------------------------
    Total                                      9.235ns (6.748ns logic, 2.487ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpA[32]_dff_24_20 (SLICE_X39Y144.A2), 3923425 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.530ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_20 (FF)
  Data Path Delay:      9.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P18      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X37Y144.A6     net (fanout=3)        1.080   Core0/uALU/uMultiplier.auxRes<52>
    SLICE_X37Y144.A      Tilo                  0.043   N859
                                                       Core0/Mmux_ID_ExOpA_FW131
    SLICE_X39Y144.A2     net (fanout=1)        0.532   Core0/Mmux_ID_ExOpA_FW13
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA521
                                                       Core0/EX_OpA[32]_dff_24_20
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (6.705ns logic, 2.494ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.530ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_20 (FF)
  Data Path Delay:      9.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P18      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X37Y144.A6     net (fanout=3)        1.080   Core0/uALU/uMultiplier.auxRes<52>
    SLICE_X37Y144.A      Tilo                  0.043   N859
                                                       Core0/Mmux_ID_ExOpA_FW131
    SLICE_X39Y144.A2     net (fanout=1)        0.532   Core0/Mmux_ID_ExOpA_FW13
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA521
                                                       Core0/EX_OpA[32]_dff_24_20
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (6.705ns logic, 2.494ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.530ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_13 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_20 (FF)
  Data Path Delay:      9.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.296ns (0.960 - 1.256)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_13 to Core0/EX_OpA[32]_dff_24_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y165.CQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_26<13>
                                                       Core0/EX_OpB[32]_dff_26_13
    DSP48_X1Y59.A13      net (fanout=3)        0.882   Core0/EX_OpB[32]_dff_26<13>
    DSP48_X1Y59.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y60.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y60.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y61.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y61.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y62.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y62.P18      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X37Y144.A6     net (fanout=3)        1.080   Core0/uALU/uMultiplier.auxRes<52>
    SLICE_X37Y144.A      Tilo                  0.043   N859
                                                       Core0/Mmux_ID_ExOpA_FW131
    SLICE_X39Y144.A2     net (fanout=1)        0.532   Core0/Mmux_ID_ExOpA_FW13
    SLICE_X39Y144.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<22>
                                                       Core0/uDecoder/Mmux_ExOpA521
                                                       Core0/EX_OpA[32]_dff_24_20
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (6.705ns logic, 2.494ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpB[32]_dff_26_0_1 (SLICE_X21Y151.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/ID_STAGE_ENABLE (FF)
  Destination:          Core0/EX_OpB[32]_dff_26_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.298ns (0.771 - 0.473)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/ID_STAGE_ENABLE to Core0/EX_OpB[32]_dff_26_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y148.AQ     Tcko                  0.100   Core0/ID_STAGE_ENABLE
                                                       Core0/ID_STAGE_ENABLE
    SLICE_X21Y151.CE     net (fanout=105)      0.208   Core0/ID_STAGE_ENABLE
    SLICE_X21Y151.CLK    Tckce       (-Th)     0.010   Core0/EX_OpB[32]_dff_26_0_1
                                                       Core0/EX_OpB[32]_dff_26_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.090ns logic, 0.208ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_ExResult[31]_dff_59_29 (SLICE_X39Y153.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_36_29 (FF)
  Destination:          Core0/WB_ExResult[31]_dff_59_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.758 - 0.462)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_36_29 to Core0/WB_ExResult[31]_dff_59_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.BQ     Tcko                  0.118   Core0/MEM_ExResult[31]_dff_36<29>
                                                       Core0/MEM_ExResult[31]_dff_36_29
    SLICE_X39Y153.BX     net (fanout=5)        0.218   Core0/MEM_ExResult[31]_dff_36<29>
    SLICE_X39Y153.CLK    Tckdi       (-Th)     0.038   Core0/WB_ExResult[31]_dff_59<31>
                                                       Core0/WB_ExResult[31]_dff_59_29
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.080ns logic, 0.218ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y31.DIADI0), 23 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/WB_StoreData[31]_dff_61_2 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.296ns (0.801 - 0.505)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_2 to CoreMem0/Mram_RAM14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y149.CMUX       Tshcko                0.127   Core0/Mmux_MemWriteData161
                                                          Core0/WB_StoreData[31]_dff_61_2
    SLICE_X6Y156.A3         net (fanout=4)        0.262   Core0/WB_StoreData[31]_dff_61<2>
    SLICE_X6Y156.A          Tilo                  0.028   MemWData_26_OBUF
                                                          Core0/Mmux_MemWriteData38
    RAMB36_X0Y31.DIADI0     net (fanout=2)        0.218   MemWData_26_OBUF
    RAMB36_X0Y31.CLKARDCLKL Trckd_DIA   (-Th)     0.296   CoreMem0/Mram_RAM14
                                                          CoreMem0/Mram_RAM14
    ----------------------------------------------------  ---------------------------
    Total                                         0.339ns (-0.141ns logic, 0.480ns route)
                                                          (-41.6% logic, 141.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/WB_StoreData[31]_dff_61_10 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 2)
  Clock Path Skew:      0.044ns (0.108 - 0.064)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_10 to CoreMem0/Mram_RAM14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y159.CQ         Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<11>
                                                          Core0/WB_StoreData[31]_dff_61_10
    SLICE_X8Y156.D2         net (fanout=2)        0.288   Core0/WB_StoreData[31]_dff_61<10>
    SLICE_X8Y156.D          Tilo                  0.028   N14
                                                          Core0/Mmux_MemWriteData38_SW0
    SLICE_X6Y156.A6         net (fanout=1)        0.192   N14
    SLICE_X6Y156.A          Tilo                  0.028   MemWData_26_OBUF
                                                          Core0/Mmux_MemWriteData38
    RAMB36_X0Y31.DIADI0     net (fanout=2)        0.218   MemWData_26_OBUF
    RAMB36_X0Y31.CLKARDCLKL Trckd_DIA   (-Th)     0.296   CoreMem0/Mram_RAM14
                                                          CoreMem0/Mram_RAM14
    ----------------------------------------------------  ---------------------------
    Total                                         0.558ns (-0.140ns logic, 0.698ns route)
                                                          (-25.1% logic, 125.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/WB_StoreData[31]_dff_61_26 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.359 - 0.292)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_26 to CoreMem0/Mram_RAM14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y155.CQ        Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<27>
                                                          Core0/WB_StoreData[31]_dff_61_26
    SLICE_X8Y156.D5         net (fanout=1)        0.404   Core0/WB_StoreData[31]_dff_61<26>
    SLICE_X8Y156.D          Tilo                  0.028   N14
                                                          Core0/Mmux_MemWriteData38_SW0
    SLICE_X6Y156.A6         net (fanout=1)        0.192   N14
    SLICE_X6Y156.A          Tilo                  0.028   MemWData_26_OBUF
                                                          Core0/Mmux_MemWriteData38
    RAMB36_X0Y31.DIADI0     net (fanout=2)        0.218   MemWData_26_OBUF
    RAMB36_X0Y31.CLKARDCLKL Trckd_DIA   (-Th)     0.296   CoreMem0/Mram_RAM14
                                                          CoreMem0/Mram_RAM14
    ----------------------------------------------------  ---------------------------
    Total                                         0.674ns (-0.140ns logic, 0.814ns route)
                                                          (-20.8% logic, 120.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 573039 paths analyzed, 3424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.985ns.
--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_13 (SLICE_X12Y164.CIN), 49468 paths
--------------------------------------------------------------------------------
Offset (setup paths):   8.985ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.727ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.BMUX   Tilo                  0.148   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I91
    SLICE_X8Y123.A5      net (fanout=248)      0.658   Core0/ID_I<17>
    SLICE_X8Y123.A       Tilo                  0.043   Core0/uRF/Mmux_DoutA_843
                                                       Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.C3     net (fanout=1)        0.448   Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.089   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_13
    -------------------------------------------------  ---------------------------
    Total                                     12.727ns (1.846ns logic, 10.881ns route)
                                                       (14.5% logic, 85.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.918ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.660ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.B      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I81
    SLICE_X8Y123.A6      net (fanout=248)      0.696   Core0/ID_I<16>
    SLICE_X8Y123.A       Tilo                  0.043   Core0/uRF/Mmux_DoutA_843
                                                       Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.C3     net (fanout=1)        0.448   Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.089   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_13
    -------------------------------------------------  ---------------------------
    Total                                     12.660ns (1.741ns logic, 10.919ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.914ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.656ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.B      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I81
    SLICE_X13Y118.A5     net (fanout=248)      0.736   Core0/ID_I<16>
    SLICE_X13Y118.A      Tilo                  0.043   Core0/uRF/RegisterTable_18<19>
                                                       Core0/uRF/Mmux_DoutA_927
    SLICE_X10Y123.C6     net (fanout=1)        0.404   Core0/uRF/Mmux_DoutA_927
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.089   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_13
    -------------------------------------------------  ---------------------------
    Total                                     12.656ns (1.741ns logic, 10.915ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X12Y164.CIN), 49468 paths
--------------------------------------------------------------------------------
Offset (setup paths):   8.970ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.712ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.BMUX   Tilo                  0.148   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I91
    SLICE_X8Y123.A5      net (fanout=248)      0.658   Core0/ID_I<17>
    SLICE_X8Y123.A       Tilo                  0.043   Core0/uRF/Mmux_DoutA_843
                                                       Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.C3     net (fanout=1)        0.448   Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.074   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (1.831ns logic, 10.881ns route)
                                                       (14.4% logic, 85.6% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.903ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.645ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.B      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I81
    SLICE_X8Y123.A6      net (fanout=248)      0.696   Core0/ID_I<16>
    SLICE_X8Y123.A       Tilo                  0.043   Core0/uRF/Mmux_DoutA_843
                                                       Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.C3     net (fanout=1)        0.448   Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.074   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     12.645ns (1.726ns logic, 10.919ns route)
                                                       (13.6% logic, 86.4% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.899ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.641ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.B      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I81
    SLICE_X13Y118.A5     net (fanout=248)      0.736   Core0/ID_I<16>
    SLICE_X13Y118.A      Tilo                  0.043   Core0/uRF/RegisterTable_18<19>
                                                       Core0/uRF/Mmux_DoutA_927
    SLICE_X10Y123.C6     net (fanout=1)        0.404   Core0/uRF/Mmux_DoutA_927
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.074   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     12.641ns (1.726ns logic, 10.915ns route)
                                                       (13.7% logic, 86.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_14 (SLICE_X12Y164.CIN), 49468 paths
--------------------------------------------------------------------------------
Offset (setup paths):   8.932ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.674ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.BMUX   Tilo                  0.148   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I91
    SLICE_X8Y123.A5      net (fanout=248)      0.658   Core0/ID_I<17>
    SLICE_X8Y123.A       Tilo                  0.043   Core0/uRF/Mmux_DoutA_843
                                                       Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.C3     net (fanout=1)        0.448   Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.036   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_14
    -------------------------------------------------  ---------------------------
    Total                                     12.674ns (1.793ns logic, 10.881ns route)
                                                       (14.1% logic, 85.9% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.865ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.607ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.B      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I81
    SLICE_X8Y123.A6      net (fanout=248)      0.696   Core0/ID_I<16>
    SLICE_X8Y123.A       Tilo                  0.043   Core0/uRF/Mmux_DoutA_843
                                                       Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.C3     net (fanout=1)        0.448   Core0/uRF/Mmux_DoutA_827
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.036   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_14
    -------------------------------------------------  ---------------------------
    Total                                     12.607ns (1.688ns logic, 10.919ns route)
                                                       (13.4% logic, 86.6% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.861ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.603ns (Levels of Logic = 12)
  Clock Path Delay:     3.767ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X13Y125.B1     net (fanout=519)      5.343   reset_IBUF
    SLICE_X13Y125.B      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I81
    SLICE_X13Y118.A5     net (fanout=248)      0.736   Core0/ID_I<16>
    SLICE_X13Y118.A      Tilo                  0.043   Core0/uRF/RegisterTable_18<19>
                                                       Core0/uRF/Mmux_DoutA_927
    SLICE_X10Y123.C6     net (fanout=1)        0.404   Core0/uRF/Mmux_DoutA_927
    SLICE_X10Y123.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X11Y123.A1     net (fanout=3)        0.925   Core0/ID_RegDA<18>
    SLICE_X11Y123.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A2     net (fanout=1)        0.664   Core0/uBranchCTRL/FlagZ2
    SLICE_X13Y128.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X13Y159.D6     net (fanout=2)        0.905   Core0/uBranchCTRL/FlagZ
    SLICE_X13Y159.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y164.A6     net (fanout=29)       0.490   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y164.A      Tilo                  0.043   N656
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X13Y164.C4     net (fanout=3)        0.344   N227
    SLICE_X13Y164.C      Tilo                  0.043   N656
                                                       Core0/Mmux_ID_ExOpB_FW322_SW5
    SLICE_X14Y164.A1     net (fanout=2)        0.457   N418
    SLICE_X14Y164.A      Tilo                  0.043   N657
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X12Y163.B3     net (fanout=1)        0.647   N657
    SLICE_X12Y163.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X12Y164.CLK    Tcinck                0.036   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_14
    -------------------------------------------------  ---------------------------
    Total                                     12.603ns (1.688ns logic, 10.915ns route)
                                                       (13.4% logic, 86.6% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y164.CLK    net (fanout=465)      1.211   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.769ns logic, 2.998ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/EX_CTRL[2]_dff_22_0 (SLICE_X22Y175.A5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.143ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/EX_CTRL[2]_dff_22_0 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.000ns (Levels of Logic = 2)
  Clock Path Delay:     4.119ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/EX_CTRL[2]_dff_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y175.A5     net (fanout=519)      1.457   reset_IBUF
    SLICE_X22Y175.CLK    Tah         (-Th)     0.152   Core0/EX_CTRL[2]_dff_22<2>
                                                       Core0/uDecoder/Mmux_ExCTRL12
                                                       Core0/EX_CTRL[2]_dff_22_0
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (0.543ns logic, 1.457ns route)
                                                       (27.1% logic, 72.8% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/EX_CTRL[2]_dff_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X22Y175.CLK    net (fanout=465)      1.364   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (0.854ns logic, 3.265ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_CTRL[2]_dff_22_2 (SLICE_X22Y175.D2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.965ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/EX_CTRL[2]_dff_22_2 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.178ns (Levels of Logic = 2)
  Clock Path Delay:     4.119ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/EX_CTRL[2]_dff_22_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X22Y175.D2     net (fanout=519)      1.636   reset_IBUF
    SLICE_X22Y175.CLK    Tah         (-Th)     0.153   Core0/EX_CTRL[2]_dff_22<2>
                                                       Core0/uDecoder/Mmux_ExCTRL32
                                                       Core0/EX_CTRL[2]_dff_22_2
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (0.542ns logic, 1.636ns route)
                                                       (24.9% logic, 75.1% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/EX_CTRL[2]_dff_22_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X22Y175.CLK    net (fanout=465)      1.364   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (0.854ns logic, 3.265ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_CTRL[2]_dff_22_1 (SLICE_X22Y175.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.705ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/EX_CTRL[2]_dff_22_1 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.438ns (Levels of Logic = 3)
  Clock Path Delay:     4.119ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/EX_CTRL[2]_dff_22_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X23Y175.D2     net (fanout=519)      1.619   reset_IBUF
    SLICE_X23Y175.D      Tilo                  0.036   Core0/uDecoder/Mmux_ExCTRL31
                                                       Core0/uDecoder/Mmux_ExCTRL311
    SLICE_X22Y175.C3     net (fanout=3)        0.241   Core0/uDecoder/Mmux_ExCTRL31
    SLICE_X22Y175.CLK    Tah         (-Th)     0.153   Core0/EX_CTRL[2]_dff_22<2>
                                                       Core0/uDecoder/Mmux_ExCTRL22
                                                       Core0/EX_CTRL[2]_dff_22_1
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.578ns logic, 1.860ns route)
                                                       (23.7% logic, 76.3% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/EX_CTRL[2]_dff_22_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X22Y175.CLK    net (fanout=465)      1.364   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (0.854ns logic, 3.265ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.040ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<7> (A9.PAD), 7 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.040ns (clock path + data path + uncertainty)
  Source:               CoreMem0/Mram_RAM4 (RAM)
  Destination:          MemWData<7> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.853ns (Levels of Logic = 2)
  Clock Path Delay:     4.162ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to CoreMem0/Mram_RAM4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    R22.I                   Tiopi                 0.761   clk
                                                          clk
                                                          clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0        net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O         Tbccko_O              0.093   clk_BUFGP/BUFG
                                                          clk_BUFGP/BUFG
    RAMB36_X0Y36.CLKARDCLKL net (fanout=465)      1.407   clk_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         4.162ns (0.854ns logic, 3.308ns route)
                                                          (20.5% logic, 79.5% route)

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM4 to MemWData<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y36.DOADO1  Trcko_DOA             1.800   CoreMem0/Mram_RAM4
                                                       CoreMem0/Mram_RAM4
    SLICE_X7Y162.A3      net (fanout=2)        1.312   MemReadData<7>
    SLICE_X7Y162.AMUX    Tilo                  0.144   Core0/Mmux_MemWriteData41
                                                       Core0/Mmux_MemWriteData601
    A9.O                 net (fanout=2)        2.186   MemWData_7_OBUF
    A9.PAD               Tioop                 2.411   MemWData<7>
                                                       MemWData_7_OBUF
                                                       MemWData<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (4.355ns logic, 3.498ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 10.992ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<7> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      6.833ns (Levels of Logic = 3)
  Clock Path Delay:     4.134ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X28Y154.CLK    net (fanout=465)      1.379   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (0.854ns logic, 3.280ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y154.CQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X7Y162.C2      net (fanout=32)       1.547   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X7Y162.C       Tilo                  0.043   Core0/Mmux_MemWriteData41
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X7Y162.A5      net (fanout=4)        0.281   Core0/Mmux_MemWriteData111
    SLICE_X7Y162.AMUX    Tilo                  0.142   Core0/Mmux_MemWriteData41
                                                       Core0/Mmux_MemWriteData601
    A9.O                 net (fanout=2)        2.186   MemWData_7_OBUF
    A9.PAD               Tioop                 2.411   MemWData<7>
                                                       MemWData_7_OBUF
                                                       MemWData<7>
    -------------------------------------------------  ---------------------------
    Total                                      6.833ns (2.819ns logic, 4.014ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 10.971ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_0 (FF)
  Destination:          MemWData<7> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      6.812ns (Levels of Logic = 3)
  Clock Path Delay:     4.134ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X28Y154.CLK    net (fanout=465)      1.379   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (0.854ns logic, 3.280ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_36_0 to MemWData<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y154.AQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_36<1>
                                                       Core0/MEM_ExResult[31]_dff_36_0
    SLICE_X7Y162.C5      net (fanout=23)       1.526   Core0/MEM_ExResult[31]_dff_36<0>
    SLICE_X7Y162.C       Tilo                  0.043   Core0/Mmux_MemWriteData41
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X7Y162.A5      net (fanout=4)        0.281   Core0/Mmux_MemWriteData111
    SLICE_X7Y162.AMUX    Tilo                  0.142   Core0/Mmux_MemWriteData41
                                                       Core0/Mmux_MemWriteData601
    A9.O                 net (fanout=2)        2.186   MemWData_7_OBUF
    A9.PAD               Tioop                 2.411   MemWData<7>
                                                       MemWData_7_OBUF
                                                       MemWData<7>
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (2.819ns logic, 3.993ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<15> (D14.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 11.883ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.726ns (Levels of Logic = 3)
  Clock Path Delay:     4.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      1.377   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.854ns logic, 3.278ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X6Y147.B5      net (fanout=193)      2.395   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X6Y147.B       Tilo                  0.043   Core0/uRF/RegisterTable_18<7>
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X11Y162.D2     net (fanout=8)        1.216   Core0/Mmux_MemWriteData102
    SLICE_X11Y162.D      Tilo                  0.043   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    D14.O                net (fanout=2)        1.430   MemWData_15_OBUF
    D14.PAD              Tioop                 2.376   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.685ns logic, 5.041ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.604ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_1 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.447ns (Levels of Logic = 3)
  Clock Path Delay:     4.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      1.377   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.854ns logic, 3.278ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_1 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_1
    SLICE_X6Y147.B2      net (fanout=64)       2.116   Core0/WB_MemCTRL[2]_dff_63<1>
    SLICE_X6Y147.B       Tilo                  0.043   Core0/uRF/RegisterTable_18<7>
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X11Y162.D2     net (fanout=8)        1.216   Core0/Mmux_MemWriteData102
    SLICE_X11Y162.D      Tilo                  0.043   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    D14.O                net (fanout=2)        1.430   MemWData_15_OBUF
    D14.PAD              Tioop                 2.376   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (2.685ns logic, 4.762ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.452ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.295ns (Levels of Logic = 3)
  Clock Path Delay:     4.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      1.377   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.854ns logic, 3.278ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X6Y147.B1      net (fanout=70)       1.964   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X6Y147.B       Tilo                  0.043   Core0/uRF/RegisterTable_18<7>
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X11Y162.D2     net (fanout=8)        1.216   Core0/Mmux_MemWriteData102
    SLICE_X11Y162.D      Tilo                  0.043   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    D14.O                net (fanout=2)        1.430   MemWData_15_OBUF
    D14.PAD              Tioop                 2.376   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (2.685ns logic, 4.610ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<13> (G12.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 11.870ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.713ns (Levels of Logic = 3)
  Clock Path Delay:     4.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      1.377   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.854ns logic, 3.278ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X6Y147.B5      net (fanout=193)      2.395   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X6Y147.B       Tilo                  0.043   Core0/uRF/RegisterTable_18<7>
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X8Y161.D2      net (fanout=8)        1.128   Core0/Mmux_MemWriteData102
    SLICE_X8Y161.D       Tilo                  0.043   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    G12.O                net (fanout=2)        1.531   MemWData_13_OBUF
    G12.PAD              Tioop                 2.350   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (2.659ns logic, 5.054ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.591ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_1 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.434ns (Levels of Logic = 3)
  Clock Path Delay:     4.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      1.377   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.854ns logic, 3.278ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_1 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_1
    SLICE_X6Y147.B2      net (fanout=64)       2.116   Core0/WB_MemCTRL[2]_dff_63<1>
    SLICE_X6Y147.B       Tilo                  0.043   Core0/uRF/RegisterTable_18<7>
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X8Y161.D2      net (fanout=8)        1.128   Core0/Mmux_MemWriteData102
    SLICE_X8Y161.D       Tilo                  0.043   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    G12.O                net (fanout=2)        1.531   MemWData_13_OBUF
    G12.PAD              Tioop                 2.350   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.434ns (2.659ns logic, 4.775ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.439ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<13> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.282ns (Levels of Logic = 3)
  Clock Path Delay:     4.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      1.377   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.854ns logic, 3.278ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X6Y147.B1      net (fanout=70)       1.964   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X6Y147.B       Tilo                  0.043   Core0/uRF/RegisterTable_18<7>
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X8Y161.D2      net (fanout=8)        1.128   Core0/Mmux_MemWriteData102
    SLICE_X8Y161.D       Tilo                  0.043   MemWData_13_OBUF
                                                       Core0/Mmux_MemWriteData103
    G12.O                net (fanout=2)        1.531   MemWData_13_OBUF
    G12.PAD              Tioop                 2.350   MemWData<13>
                                                       MemWData_13_OBUF
                                                       MemWData<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.282ns (2.659ns logic, 4.623ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemWData<26> (A14.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.654ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_2 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.120ns (Levels of Logic = 2)
  Clock Path Delay:     1.559ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y149.CLK     net (fanout=465)      0.567   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.129ns logic, 1.430ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_2 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y149.CMUX    Tshcko                0.127   Core0/Mmux_MemWriteData161
                                                       Core0/WB_StoreData[31]_dff_61_2
    SLICE_X6Y156.A3      net (fanout=4)        0.262   Core0/WB_StoreData[31]_dff_61<2>
    SLICE_X6Y156.A       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A14.O                net (fanout=2)        0.382   MemWData_26_OBUF
    A14.PAD              Tioop                 1.321   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (1.476ns logic, 0.644ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 3.922ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_10 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.339ns (Levels of Logic = 3)
  Clock Path Delay:     1.608ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X9Y159.CLK     net (fanout=465)      0.616   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.129ns logic, 1.479ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_10 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y159.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<11>
                                                       Core0/WB_StoreData[31]_dff_61_10
    SLICE_X8Y156.D2      net (fanout=2)        0.288   Core0/WB_StoreData[31]_dff_61<10>
    SLICE_X8Y156.D       Tilo                  0.028   N14
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X6Y156.A6      net (fanout=1)        0.192   N14
    SLICE_X6Y156.A       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A14.O                net (fanout=2)        0.382   MemWData_26_OBUF
    A14.PAD              Tioop                 1.321   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (1.477ns logic, 0.862ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.033ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_26 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.455ns (Levels of Logic = 3)
  Clock Path Delay:     1.603ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X26Y155.CLK    net (fanout=465)      0.611   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.129ns logic, 1.474ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_26 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y155.CQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<27>
                                                       Core0/WB_StoreData[31]_dff_61_26
    SLICE_X8Y156.D5      net (fanout=1)        0.404   Core0/WB_StoreData[31]_dff_61<26>
    SLICE_X8Y156.D       Tilo                  0.028   N14
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X6Y156.A6      net (fanout=1)        0.192   N14
    SLICE_X6Y156.A       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A14.O                net (fanout=2)        0.382   MemWData_26_OBUF
    A14.PAD              Tioop                 1.321   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.477ns logic, 0.978ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<8> (E11.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.739ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_8 (FF)
  Destination:          MemWData<8> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.156ns (Levels of Logic = 2)
  Clock Path Delay:     1.608ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X9Y159.CLK     net (fanout=465)      0.616   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.129ns logic, 1.479ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_8 to MemWData<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y159.AQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<11>
                                                       Core0/WB_StoreData[31]_dff_61_8
    SLICE_X8Y160.D5      net (fanout=2)        0.173   Core0/WB_StoreData[31]_dff_61<8>
    SLICE_X8Y160.D       Tilo                  0.028   MemWData_8_OBUF
                                                       Core0/Mmux_MemWriteData623
    E11.O                net (fanout=2)        0.565   MemWData_8_OBUF
    E11.PAD              Tioop                 1.290   MemWData<8>
                                                       MemWData_8_OBUF
                                                       MemWData<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (1.418ns logic, 0.738ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.294ns (clock path + data path - uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<8> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.715ns (Levels of Logic = 3)
  Clock Path Delay:     1.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      0.612   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (0.129ns logic, 1.475ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.AQ     Tcko                  0.100   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X7Y159.D6      net (fanout=70)       0.448   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X7Y159.D       Tilo                  0.028   Core0/Mmux_MemWriteData621
                                                       Core0/Mmux_MemWriteData622
    SLICE_X8Y160.D4      net (fanout=1)        0.256   Core0/Mmux_MemWriteData621
    SLICE_X8Y160.D       Tilo                  0.028   MemWData_8_OBUF
                                                       Core0/Mmux_MemWriteData623
    E11.O                net (fanout=2)        0.565   MemWData_8_OBUF
    E11.PAD              Tioop                 1.290   MemWData<8>
                                                       MemWData_8_OBUF
                                                       MemWData<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (1.446ns logic, 1.269ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.322ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_0 (FF)
  Destination:          MemWData<8> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.788ns (Levels of Logic = 3)
  Clock Path Delay:     1.559ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y149.CLK     net (fanout=465)      0.567   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.129ns logic, 1.430ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_0 to MemWData<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y149.AMUX    Tshcko                0.129   Core0/Mmux_MemWriteData161
                                                       Core0/WB_StoreData[31]_dff_61_0
    SLICE_X7Y159.D4      net (fanout=4)        0.492   Core0/WB_StoreData[31]_dff_61<0>
    SLICE_X7Y159.D       Tilo                  0.028   Core0/Mmux_MemWriteData621
                                                       Core0/Mmux_MemWriteData622
    SLICE_X8Y160.D4      net (fanout=1)        0.256   Core0/Mmux_MemWriteData621
    SLICE_X8Y160.D       Tilo                  0.028   MemWData_8_OBUF
                                                       Core0/Mmux_MemWriteData623
    E11.O                net (fanout=2)        0.565   MemWData_8_OBUF
    E11.PAD              Tioop                 1.290   MemWData<8>
                                                       MemWData_8_OBUF
                                                       MemWData<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (1.475ns logic, 1.313ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<15> (D14.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.750ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_15 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.166ns (Levels of Logic = 2)
  Clock Path Delay:     1.609ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y155.CLK    net (fanout=465)      0.617   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (0.129ns logic, 1.480ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_15 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y155.DQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<15>
                                                       Core0/WB_StoreData[31]_dff_61_15
    SLICE_X11Y162.D6     net (fanout=2)        0.227   Core0/WB_StoreData[31]_dff_61<15>
    SLICE_X11Y162.D      Tilo                  0.028   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    D14.O                net (fanout=2)        0.511   MemWData_15_OBUF
    D14.PAD              Tioop                 1.300   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (1.428ns logic, 0.738ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.180ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_7 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.566ns (Levels of Logic = 3)
  Clock Path Delay:     1.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y152.CLK     net (fanout=465)      0.647   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.129ns logic, 1.510ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_7 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y152.DMUX    Tshcko                0.127   Core0/Mmux_MemWriteData281
                                                       Core0/WB_StoreData[31]_dff_61_7
    SLICE_X6Y157.A4      net (fanout=4)        0.273   Core0/WB_StoreData[31]_dff_61<7>
    SLICE_X6Y157.A       Tilo                  0.028   Core0/Mmux_MemWriteData141
                                                       Core0/Mmux_MemWriteData142
    SLICE_X11Y162.D5     net (fanout=1)        0.299   Core0/Mmux_MemWriteData141
    SLICE_X11Y162.D      Tilo                  0.028   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    D14.O                net (fanout=2)        0.511   MemWData_15_OBUF
    D14.PAD              Tioop                 1.300   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (1.483ns logic, 1.083ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.345ns (clock path + data path - uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.766ns (Levels of Logic = 3)
  Clock Path Delay:     1.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y165.CLK    net (fanout=465)      0.612   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (0.129ns logic, 1.475ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y165.AQ     Tcko                  0.100   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X6Y157.A6      net (fanout=70)       0.500   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X6Y157.A       Tilo                  0.028   Core0/Mmux_MemWriteData141
                                                       Core0/Mmux_MemWriteData142
    SLICE_X11Y162.D5     net (fanout=1)        0.299   Core0/Mmux_MemWriteData141
    SLICE_X11Y162.D      Tilo                  0.028   MemWData_15_OBUF
                                                       Core0/Mmux_MemWriteData143
    D14.O                net (fanout=2)        0.511   MemWData_15_OBUF
    D14.PAD              Tioop                 1.300   MemWData<15>
                                                       MemWData_15_OBUF
                                                       MemWData<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (1.456ns logic, 1.310ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    8.985(R)|      SLOW  |    2.144(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         9.505(R)|      SLOW  |         4.301(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         9.339(R)|      SLOW  |         4.098(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         8.779(R)|      SLOW  |         3.807(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         8.747(R)|      SLOW  |         3.818(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         8.787(R)|      SLOW  |         3.843(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         9.003(R)|      SLOW  |         3.929(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         8.831(R)|      SLOW  |         3.854(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         8.733(R)|      SLOW  |         3.794(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.007(R)|      SLOW  |         3.952(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         8.915(R)|      SLOW  |         3.867(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         9.413(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         9.055(R)|      SLOW  |         3.961(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |        10.093(R)|      SLOW  |         4.628(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         9.207(R)|      SLOW  |         4.051(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         9.581(R)|      SLOW  |         4.246(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         9.412(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        11.388(R)|      SLOW  |         4.455(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.366(R)|      SLOW  |         4.337(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.339(R)|      SLOW  |         4.141(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        10.898(R)|      SLOW  |         3.926(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.148(R)|      SLOW  |         4.420(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.190(R)|      SLOW  |         4.387(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        11.678(R)|      SLOW  |         4.551(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        12.040(R)|      SLOW  |         4.589(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        11.769(R)|      SLOW  |         3.739(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        11.702(R)|      SLOW  |         3.881(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        11.611(R)|      SLOW  |         3.782(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        11.618(R)|      SLOW  |         4.042(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        11.384(R)|      SLOW  |         3.894(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        11.870(R)|      SLOW  |         3.798(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        11.345(R)|      SLOW  |         3.840(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        11.883(R)|      SLOW  |         3.750(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        11.545(R)|      SLOW  |         3.953(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        11.724(R)|      SLOW  |         3.930(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        11.309(R)|      SLOW  |         3.844(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        11.207(R)|      SLOW  |         4.015(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        11.479(R)|      SLOW  |         4.209(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        11.298(R)|      SLOW  |         3.938(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        11.603(R)|      SLOW  |         4.208(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        11.002(R)|      SLOW  |         4.058(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        10.638(R)|      SLOW  |         3.783(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        10.640(R)|      SLOW  |         3.777(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        10.748(R)|      SLOW  |         3.654(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        10.718(R)|      SLOW  |         3.790(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        10.944(R)|      SLOW  |         3.914(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        10.578(R)|      SLOW  |         3.802(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        10.812(R)|      SLOW  |         3.962(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        10.794(R)|      SLOW  |         3.834(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         9.539(R)|      SLOW  |         4.259(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         8.753(R)|      SLOW  |         3.818(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         8.786(R)|      SLOW  |         3.835(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |         8.957(R)|      SLOW  |         3.908(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |         9.130(R)|      SLOW  |         3.950(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         9.147(R)|      SLOW  |         4.001(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.176(R)|      SLOW  |         4.029(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |         8.872(R)|      SLOW  |         3.829(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         8.915(R)|      SLOW  |         3.887(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |         8.820(R)|      SLOW  |         3.812(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         8.847(R)|      SLOW  |         3.840(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         9.005(R)|      SLOW  |         3.932(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |         9.157(R)|      SLOW  |         4.032(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         8.809(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         9.237(R)|      SLOW  |         4.051(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         8.590(R)|      SLOW  |         3.755(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         8.688(R)|      SLOW  |         3.795(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.569|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1356981463 paths, 0 nets, and 17031 connections

Design statistics:
   Minimum period:   9.569ns{1}   (Maximum frequency: 104.504MHz)
   Minimum input required time before clock:   8.985ns
   Maximum output delay after clock:  12.040ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  4 19:55:35 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 785 MB



