###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:27:37 2025
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][4] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.795
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.170
- Arrival Time                 17.622
= Slack Time                    2.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.548 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    2.582 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.064 |    2.613 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |    2.842 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   0.485 |    3.034 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   0.569 |    3.117 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.070 | 0.072 |   0.640 |    3.189 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   0.731 |    3.279 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.054 | 0.063 |   0.794 |    3.342 | 
     | RegFile/\memory_reg[1][4]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.551 | 0.647 |   1.441 |    3.989 | 
     | U0_ALU/div_51/U32                       | A ^ -> Y v   | INVX2M     | 0.210 | 0.216 |   1.657 |    4.205 | 
     | U0_ALU/div_51/U67                       | B v -> Y v   | AND3X1M    | 0.099 | 0.281 |   1.938 |    4.486 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.209 |   2.147 |    4.695 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.147 | 0.302 |   2.449 |    4.997 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.121 | 0.246 |   2.695 |    5.243 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.480 |   3.174 |    5.723 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.221 | 0.289 |   3.463 |    6.011 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.278 |   3.740 |    6.289 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   4.218 |    6.766 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   4.536 |    7.085 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.195 | 0.275 |   4.812 |    7.360 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.258 |   5.069 |    7.617 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   5.546 |    8.094 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   5.888 |    8.436 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   6.201 |    8.749 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   6.508 |    9.057 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.258 |   6.766 |    9.315 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   7.239 |    9.788 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   7.588 |   10.137 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.931 |   10.479 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   8.246 |   10.795 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.318 | 0.439 |   8.685 |   11.234 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.279 |   8.965 |   11.513 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.441 |   11.989 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |   9.787 |   12.335 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  10.138 |   12.686 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  10.480 |   13.028 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.113 | 0.312 |  10.792 |   13.340 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.406 | 0.405 |  11.197 |   13.745 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.303 |  11.500 |   14.049 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.475 |  11.975 |   14.523 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.142 | 0.358 |  12.332 |   14.881 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |  12.684 |   15.232 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  13.024 |   15.573 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.366 |   15.915 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |  13.680 |   16.229 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.487 | 0.453 |  14.133 |   16.681 | 
     | U0_ALU/div_51/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.101 | 0.292 |  14.425 |   16.973 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.462 |  14.887 |   17.435 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.141 | 0.356 |  15.242 |   17.791 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.353 |  15.596 |   18.144 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.339 |  15.934 |   18.483 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  16.278 |   18.826 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.136 | 0.348 |  16.626 |   19.174 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.144 | 0.360 |  16.986 |   19.535 | 
     | U0_ALU/U115                             | A0N v -> Y v | OAI2BB1X2M | 0.090 | 0.209 |  17.195 |   19.744 | 
     | U0_ALU/U94                              | B0 v -> Y ^  | AOI211X2M  | 0.369 | 0.246 |  17.441 |   19.989 | 
     | U0_ALU/U92                              | A2 ^ -> Y v  | AOI31X2M   | 0.193 | 0.180 |  17.621 |   20.170 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.193 | 0.000 |  17.622 |   20.170 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |               |             |       |       |  Time   |   Time   | 
     |---------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.548 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.033 |   0.033 |   -2.515 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.064 |   -2.484 | 
     | DFT_REF_MUX/U1            | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |   -2.255 | 
     | REF_CLK_M__L1_I1          | A ^ -> Y ^    | BUFX32M     | 0.048 | 0.116 |   0.410 |   -2.139 | 
     | U_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.150 |   0.559 |   -1.989 | 
     | U_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.559 |   -1.989 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v    | CLKINVX6M   | 0.057 | 0.065 |   0.624 |   -1.924 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.745 |   -1.803 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.049 |   0.794 |   -1.754 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.795 |   -1.754 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin UART_TX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_TX_ClkDiv/New_clk_reg/D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.376
- Setup                         0.439
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.912
- Arrival Time                  5.722
= Slack Time                    4.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |             |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |             | 0.000 |       |   0.000 |    4.190 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    4.220 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    4.256 | 
     | scan_clk__L3_I0            | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    4.335 | 
     | scan_clk__L4_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    4.442 | 
     | scan_clk__L5_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    4.546 | 
     | scan_clk__L6_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    4.647 | 
     | scan_clk__L7_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    4.753 | 
     | scan_clk__L8_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    4.864 | 
     | scan_clk__L9_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    4.972 | 
     | scan_clk__L10_I0           | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    5.053 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    5.286 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    5.478 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    5.561 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    5.633 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    5.726 | 
     | REF_CLK_M__L5_I14          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    5.787 | 
     | RegFile/\memory_reg[3][1]  | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    6.331 | 
     | UART_TX_ClkDiv/U6          | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    6.558 | 
     | UART_TX_ClkDiv/U18         | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    6.823 | 
     | UART_TX_ClkDiv/U20         | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    7.169 | 
     | UART_TX_ClkDiv/U72         | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    7.379 | 
     | UART_TX_ClkDiv/U64         | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    7.780 | 
     | UART_TX_ClkDiv/U61         | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    8.066 | 
     | UART_TX_ClkDiv/U60         | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    8.188 | 
     | UART_TX_ClkDiv/U56         | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |    8.658 | 
     | UART_TX_ClkDiv/U52         | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |    8.911 | 
     | UART_TX_ClkDiv/U42         | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |    9.048 | 
     | UART_TX_ClkDiv/U41         | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |    9.144 | 
     | UART_TX_ClkDiv/U39         | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |    9.578 | 
     | UART_TX_ClkDiv/U26         | S0 v -> Y v | MXI2X1M     | 0.221 | 0.334 |   5.722 |    9.912 | 
     | UART_TX_ClkDiv/New_clk_reg | D v         | SDFFSX1M    | 0.221 | 0.000 |   5.722 |    9.912 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.190 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -4.160 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -4.124 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -3.958 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -3.816 | 
     | UART_TX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.082 | 0.002 |   0.376 |   -3.814 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin UART_RX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_RX_ClkDiv/New_clk_reg/D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.459
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                10.001
- Arrival Time                  5.332
= Slack Time                    4.670
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |              |            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^   |            | 0.000 |       |   0.000 |    4.670 | 
     | scan_clk__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    4.699 | 
     | scan_clk__L2_I0            | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    4.736 | 
     | scan_clk__L3_I0            | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    4.814 | 
     | scan_clk__L4_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    4.921 | 
     | scan_clk__L5_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.026 | 
     | scan_clk__L6_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.127 | 
     | scan_clk__L7_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    5.232 | 
     | scan_clk__L8_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    5.343 | 
     | scan_clk__L9_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    5.451 | 
     | scan_clk__L10_I0           | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    5.533 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.096 |    5.766 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    5.958 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.041 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.115 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    6.206 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^   | CLKINVX40M | 0.054 | 0.064 |   1.600 |    6.270 | 
     | RegFile/\memory_reg[2][4]  | CK ^ -> Q v  | SDFFRQX2M  | 0.431 | 0.696 |   2.296 |    6.966 | 
     | CLKDIV_MUX/U9              | A v -> Y ^   | INVX2M     | 0.187 | 0.202 |   2.498 |    7.167 | 
     | CLKDIV_MUX/U4              | C ^ -> Y v   | NAND4BX1M  | 0.415 | 0.283 |   2.780 |    7.450 | 
     | CLKDIV_MUX/U5              | A v -> Y ^   | NOR3X2M    | 0.639 | 0.463 |   3.243 |    7.913 | 
     | UART_RX_ClkDiv/U13         | B ^ -> Y ^   | OR2X2M     | 0.153 | 0.265 |   3.508 |    8.178 | 
     | UART_RX_ClkDiv/U12         | B0N ^ -> Y ^ | AOI21BX2M  | 0.173 | 0.213 |   3.721 |    8.391 | 
     | UART_RX_ClkDiv/U17         | A1 ^ -> Y v  | AOI22X1M   | 0.220 | 0.112 |   3.833 |    8.503 | 
     | UART_RX_ClkDiv/U9          | A2 v -> Y ^  | OAI32X1M   | 0.969 | 0.641 |   4.474 |    9.143 | 
     | UART_RX_ClkDiv/U18         | B0 ^ -> Y v  | AOI211X2M  | 0.254 | 0.176 |   4.650 |    9.320 | 
     | UART_RX_ClkDiv/U25         | A v -> Y ^   | NAND3X2M   | 0.182 | 0.168 |   4.818 |    9.488 | 
     | UART_RX_ClkDiv/U10         | B0 ^ -> Y v  | OAI2B11X2M | 0.375 | 0.274 |   5.092 |    9.762 | 
     | UART_RX_ClkDiv/U24         | B0 v -> Y ^  | OAI21X2M   | 0.198 | 0.138 |   5.230 |    9.900 | 
     | UART_RX_ClkDiv/U23         | B0 ^ -> Y v  | OAI21X2M   | 0.147 | 0.102 |   5.332 |   10.001 | 
     | UART_RX_ClkDiv/New_clk_reg | D v          | SDFFSX1M   | 0.147 | 0.000 |   5.332 |   10.001 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.670 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -4.640 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -4.603 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -4.438 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -4.295 | 
     | UART_CLK_M__L2_I1          | A ^ -> Y ^ | BUFX8M     | 0.038 | 0.084 |   0.459 |   -4.211 | 
     | UART_RX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.038 | 0.000 |   0.459 |   -4.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][4] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.795
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.168
- Arrival Time                 14.851
= Slack Time                    5.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.317 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    5.351 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.064 |    5.382 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |    5.611 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   0.485 |    5.802 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   0.569 |    5.886 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.070 | 0.072 |   0.640 |    5.958 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.090 |   0.731 |    6.048 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.054 | 0.063 |   0.794 |    6.111 | 
     | RegFile/\memory_reg[1][4]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.551 | 0.647 |   1.441 |    6.758 | 
     | U0_ALU/div_51/U32                       | A ^ -> Y v   | INVX2M     | 0.210 | 0.216 |   1.657 |    6.974 | 
     | U0_ALU/div_51/U67                       | B v -> Y v   | AND3X1M    | 0.099 | 0.281 |   1.938 |    7.255 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.209 |   2.147 |    7.464 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.147 | 0.302 |   2.449 |    7.766 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.121 | 0.246 |   2.695 |    8.012 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.480 |   3.174 |    8.491 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.221 | 0.289 |   3.463 |    8.780 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.278 |   3.741 |    9.058 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   4.218 |    9.535 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   4.536 |    9.853 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.195 | 0.275 |   4.812 |   10.129 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.258 |   5.069 |   10.386 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   5.546 |   10.863 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   5.888 |   11.205 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   6.201 |   11.518 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   6.508 |   11.826 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.258 |   6.766 |   12.083 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   7.239 |   12.556 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   7.588 |   12.906 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.931 |   13.248 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   8.246 |   13.564 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.318 | 0.439 |   8.685 |   14.003 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.279 |   8.965 |   14.282 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.441 |   14.758 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |   9.787 |   15.104 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  10.138 |   15.455 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |  10.480 |   15.797 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.113 | 0.312 |  10.792 |   16.109 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.406 | 0.405 |  11.197 |   16.514 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.303 |  11.500 |   16.817 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.475 |  11.975 |   17.292 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.142 | 0.358 |  12.332 |   17.649 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |  12.684 |   18.001 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  13.024 |   18.341 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  13.366 |   18.683 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |  13.680 |   18.997 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.487 | 0.453 |  14.133 |   19.450 | 
     | U0_ALU/U118                             | A0N v -> Y v | OAI2BB1X2M | 0.089 | 0.307 |  14.440 |   19.758 | 
     | U0_ALU/U97                              | B0 v -> Y ^  | AOI211X2M  | 0.358 | 0.239 |  14.679 |   19.996 | 
     | U0_ALU/U96                              | A2 ^ -> Y v  | AOI31X2M   | 0.200 | 0.172 |  14.851 |   20.168 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.200 | 0.000 |  14.851 |   20.168 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |               |             |       |       |  Time   |   Time   | 
     |---------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.317 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.033 |   0.034 |   -5.284 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.064 |   -5.253 | 
     | DFT_REF_MUX/U1            | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |   -5.023 | 
     | REF_CLK_M__L1_I1          | A ^ -> Y ^    | BUFX32M     | 0.048 | 0.116 |   0.410 |   -4.907 | 
     | U_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.150 |   0.559 |   -4.758 | 
     | U_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.559 |   -4.758 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v    | CLKINVX6M   | 0.057 | 0.065 |   0.624 |   -4.693 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.746 |   -4.572 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.049 |   0.794 |   -4.523 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.795 |   -4.523 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.167
- Arrival Time                  5.745
= Slack Time                    5.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.423 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.452 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.489 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.567 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.675 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.779 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.880 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    5.985 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.096 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.204 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.286 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    6.519 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.711 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.794 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.868 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    6.959 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.019 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.482 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.682 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.128 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.053 |    8.475 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.201 |    8.624 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.062 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.264 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.896 | 0.552 |   4.394 |    9.816 | 
     | RegFile/U234                        | S0 ^ -> Y v | MX4X1M     | 0.227 | 0.572 |   4.966 |   10.389 | 
     | RegFile/U207                        | D v -> Y v  | MX4X1M     | 0.155 | 0.425 |   5.391 |   10.813 | 
     | RegFile/U206                        | A0 v -> Y v | AO22X1M    | 0.122 | 0.354 |   5.744 |   11.167 | 
     | RegFile/\RdData_reg[4]              | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.745 |   11.167 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.423 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.393 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.356 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.278 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.171 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.067 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -4.965 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.860 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.749 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.641 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.560 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.326 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.135 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.051 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -3.979 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.887 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -3.824 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.601 |   -3.821 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.169
- Arrival Time                  5.723
= Slack Time                    5.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.446 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.476 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.512 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.591 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.698 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.802 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.903 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.009 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.120 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.228 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.309 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    6.543 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.734 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.817 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.891 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    6.982 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.042 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.505 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.705 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.152 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.052 |    8.499 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.201 |    8.648 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.086 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.288 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.902 | 0.555 |   4.397 |    9.843 | 
     | RegFile/U236                        | S0 ^ -> Y v | MX4X1M     | 0.198 | 0.546 |   4.943 |   10.389 | 
     | RegFile/U215                        | D v -> Y v  | MX4X1M     | 0.172 | 0.433 |   5.376 |   10.822 | 
     | RegFile/U214                        | A0 v -> Y v | AO22X1M    | 0.113 | 0.347 |   5.723 |   11.169 | 
     | RegFile/\RdData_reg[6]              | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.723 |   11.169 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.446 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.416 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.380 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.301 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.194 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.090 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -4.989 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.883 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.772 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.664 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.583 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.350 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.158 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.075 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.003 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.910 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -3.847 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.601 |   -3.845 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.166
- Arrival Time                  5.710
= Slack Time                    5.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.456 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.486 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.523 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.601 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.708 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.812 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.914 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.019 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.130 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.238 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.319 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.097 |    6.553 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.744 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.828 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.902 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    6.992 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.052 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.515 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.715 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.162 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.053 |    8.509 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.202 |    8.658 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.096 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.298 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.896 | 0.552 |   4.394 |    9.850 | 
     | RegFile/U224                        | S0 ^ -> Y v | MX4X1M     | 0.196 | 0.546 |   4.939 |   10.396 | 
     | RegFile/U195                        | C v -> Y v  | MX4X1M     | 0.156 | 0.406 |   5.346 |   10.802 | 
     | RegFile/U194                        | A0 v -> Y v | AO22X1M    | 0.132 | 0.364 |   5.710 |   11.166 | 
     | RegFile/\RdData_reg[1]              | D v         | SDFFRQX2M  | 0.132 | 0.000 |   5.710 |   11.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.456 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.426 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.390 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.311 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.204 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.100 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -4.999 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.894 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.782 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.675 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.593 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.360 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.168 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.085 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.013 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.920 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -3.859 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -3.854 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.171
- Arrival Time                  5.713
= Slack Time                    5.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.458 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.488 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.524 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.603 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.710 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.814 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.915 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.021 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.132 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.240 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.321 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.097 |    6.554 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.746 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.829 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.903 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    6.994 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.054 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.517 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.717 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.164 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.053 |    8.510 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.202 |    8.659 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.098 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.300 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.902 | 0.555 |   4.397 |    9.855 | 
     | RegFile/U235                        | S0 ^ -> Y v | MX4X1M     | 0.226 | 0.570 |   4.967 |   10.425 | 
     | RegFile/U211                        | D v -> Y v  | MX4X1M     | 0.143 | 0.412 |   5.379 |   10.837 | 
     | RegFile/U210                        | A0 v -> Y v | AO22X1M    | 0.107 | 0.334 |   5.713 |   11.171 | 
     | RegFile/\RdData_reg[5]              | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.713 |   11.171 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.458 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.428 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.392 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.313 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.206 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.102 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.001 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.895 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.784 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.676 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.595 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.361 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.170 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.087 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.015 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.922 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -3.861 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -3.856 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.171
- Arrival Time                  5.707
= Slack Time                    5.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.464 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.494 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.531 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.609 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.716 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.820 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.922 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.027 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.138 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.246 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.327 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.097 |    6.561 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.752 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.836 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.910 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.000 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.060 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.523 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.723 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.170 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.053 |    8.517 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.202 |    8.666 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.104 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.306 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.896 | 0.552 |   4.394 |    9.858 | 
     | RegFile/U232                        | S0 ^ -> Y v | MX4X1M     | 0.206 | 0.552 |   4.946 |   10.410 | 
     | RegFile/U199                        | D v -> Y v  | MX4X1M     | 0.160 | 0.423 |   5.369 |   10.833 | 
     | RegFile/U198                        | A0 v -> Y v | AO22X1M    | 0.107 | 0.338 |   5.707 |   11.171 | 
     | RegFile/\RdData_reg[2]              | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.707 |   11.171 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.464 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.434 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.398 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.319 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.212 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.108 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.007 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.902 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.790 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.682 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.601 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.368 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.176 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.093 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.021 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.928 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -3.867 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -3.862 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.170
- Arrival Time                  5.704
= Slack Time                    5.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.466 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.496 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.532 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.611 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.718 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.822 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.923 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.029 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.140 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.248 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.329 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.097 |    6.563 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.754 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.837 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.911 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.002 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.062 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.525 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.725 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.172 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.053 |    8.519 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.202 |    8.668 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.106 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.308 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.896 | 0.552 |   4.394 |    9.860 | 
     | RegFile/U226                        | S0 ^ -> Y v | MX4X1M     | 0.209 | 0.556 |   4.950 |   10.416 | 
     | RegFile/U203                        | C v -> Y v  | MX4X1M     | 0.161 | 0.415 |   5.365 |   10.831 | 
     | RegFile/U202                        | A0 v -> Y v | AO22X1M    | 0.108 | 0.339 |   5.704 |   11.170 | 
     | RegFile/\RdData_reg[3]              | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.704 |   11.170 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.466 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.436 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.400 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.321 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.214 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.110 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.009 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.903 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.792 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.684 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.603 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.370 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.178 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.095 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.023 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.930 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -3.867 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.601 |   -3.865 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.172
- Arrival Time                  5.705
= Slack Time                    5.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.467 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.497 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.533 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.612 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.719 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.823 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.924 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.030 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.141 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.249 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.330 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    6.563 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.755 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.838 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.912 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.003 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.063 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.526 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.726 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.173 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.052 |    8.519 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.201 |    8.668 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.107 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.309 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.902 | 0.555 |   4.397 |    9.864 | 
     | RegFile/U231                        | S0 ^ -> Y v | MX4X1M     | 0.199 | 0.543 |   4.940 |   10.407 | 
     | RegFile/U191                        | D v -> Y v  | MX4X1M     | 0.166 | 0.427 |   5.366 |   10.833 | 
     | RegFile/U190                        | A0 v -> Y v | AO22X1M    | 0.106 | 0.338 |   5.705 |   11.172 | 
     | RegFile/\RdData_reg[0]              | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.705 |   11.172 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.467 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.437 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.401 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.322 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.215 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.111 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.010 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.904 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.793 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.685 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.604 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.370 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.179 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.096 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.024 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.931 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -3.870 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -3.864 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegFile/\RdData_reg[7] /CK 
Endpoint:   RegFile/\RdData_reg[7] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.168
- Arrival Time                  5.663
= Slack Time                    5.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.505 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.535 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.572 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.650 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    5.757 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    5.861 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    5.963 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.068 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.179 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.287 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.368 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.097 |    6.602 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    6.793 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    6.877 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    6.951 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.041 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.101 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    7.564 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   2.259 |    7.765 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.628 | 0.447 |   2.706 |    8.211 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.140 | 0.347 |   3.053 |    8.558 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.183 | 0.149 |   3.202 |    8.707 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.438 |   3.640 |    9.145 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   3.842 |    9.347 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.902 | 0.555 |   4.397 |    9.903 | 
     | RegFile/U237                        | S0 ^ -> Y v | MX4X1M     | 0.170 | 0.516 |   4.913 |   10.418 | 
     | RegFile/U219                        | D v -> Y v  | MX4X1M     | 0.150 | 0.402 |   5.315 |   10.820 | 
     | RegFile/U218                        | A0 v -> Y v | AO22X1M    | 0.118 | 0.348 |   5.662 |   11.168 | 
     | RegFile/\RdData_reg[7]              | D v         | SDFFRQX2M  | 0.118 | 0.000 |   5.663 |   11.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.505 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.476 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.439 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -5.361 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -5.253 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.149 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.048 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -4.943 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -4.832 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -4.724 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -4.642 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -4.409 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -4.217 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.134 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.062 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -3.969 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -3.906 | 
     | RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.601 |   -3.904 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[3] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[3] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.297
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.266
- Arrival Time                  5.625
= Slack Time                    5.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.641 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.671 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.707 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    5.786 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    5.893 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    5.997 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.099 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.204 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.315 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.423 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.504 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.738 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    6.929 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.012 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.084 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.177 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.238 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    7.782 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.010 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.274 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.620 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    8.831 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.231 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.517 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.640 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.109 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.362 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.499 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.595 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |   11.029 | 
     | UART_TX_ClkDiv/U35           | B v -> Y ^  | NOR2BX1M    | 0.231 | 0.236 |   5.624 |   11.266 | 
     | UART_TX_ClkDiv/\Count_reg[3] | D ^         | SDFFRQX2M   | 0.231 | 0.000 |   5.625 |   11.266 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.641 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.611 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.575 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.409 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.267 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.152 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.045 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -4.930 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -4.819 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.709 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.604 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.494 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.381 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.267 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.150 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.100 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.056 | 
     | UART_TX_ClkDiv/\Count_reg[3] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   1.588 |   -4.053 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[0] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[0] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.297
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.265
- Arrival Time                  5.622
= Slack Time                    5.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.644 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.673 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.710 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    5.788 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    5.895 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.000 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.101 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.206 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.317 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.425 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.507 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.740 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    6.932 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.015 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.087 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.179 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.241 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    7.784 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.012 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.277 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.623 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    8.833 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.233 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.519 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.642 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.112 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.365 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.502 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.597 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |   11.032 | 
     | UART_TX_ClkDiv/U38           | B v -> Y ^  | NOR2BX1M    | 0.228 | 0.234 |   5.622 |   11.265 | 
     | UART_TX_ClkDiv/\Count_reg[0] | D ^         | SDFFRQX2M   | 0.228 | 0.000 |   5.622 |   11.265 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.644 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.614 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.577 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.412 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.269 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.490 |   -5.154 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.048 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -4.933 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -4.822 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.712 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.606 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.497 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.383 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.270 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.152 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.102 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.058 | 
     | UART_TX_ClkDiv/\Count_reg[0] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.587 |   -4.057 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[4] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[4] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.295
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.267
- Arrival Time                  5.616
= Slack Time                    5.652
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.652 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.681 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.718 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    5.796 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    5.904 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.008 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.109 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.214 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.325 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.433 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.515 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.748 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    6.940 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.023 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.095 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.188 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.249 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    7.793 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.020 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.285 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.631 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    8.841 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.241 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.527 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.650 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.120 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.373 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.510 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.606 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |   11.040 | 
     | UART_TX_ClkDiv/U34           | B v -> Y ^  | NOR2BX1M    | 0.220 | 0.227 |   5.616 |   11.267 | 
     | UART_TX_ClkDiv/\Count_reg[4] | D ^         | SDFFRQX2M   | 0.220 | 0.000 |   5.616 |   11.267 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.652 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.622 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.585 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.420 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.277 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.162 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.056 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -4.941 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -4.830 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.720 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.614 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.505 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.391 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.278 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.161 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.111 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.067 | 
     | UART_TX_ClkDiv/\Count_reg[4] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.588 |   -4.064 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[2] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[2] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.292
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.271
- Arrival Time                  5.600
= Slack Time                    5.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.671 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.701 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.737 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    5.816 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    5.923 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.027 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.128 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.233 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.345 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.453 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.534 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.767 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    6.959 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.042 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.114 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.207 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.268 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    7.812 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.039 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.304 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.650 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    8.860 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.261 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.546 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.669 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.139 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.392 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.529 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.625 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |   11.059 | 
     | UART_TX_ClkDiv/U36           | B v -> Y ^  | NOR2BX1M    | 0.200 | 0.212 |   5.600 |   11.271 | 
     | UART_TX_ClkDiv/\Count_reg[2] | D ^         | SDFFRQX2M   | 0.200 | 0.000 |   5.600 |   11.271 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.671 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.641 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.605 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.439 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.297 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.181 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.075 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -4.960 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -4.849 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.739 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.633 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.524 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.411 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.297 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.180 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.130 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.086 | 
     | UART_TX_ClkDiv/\Count_reg[2] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.588 |   -4.083 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[6] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[6] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.272
- Arrival Time                  5.597
= Slack Time                    5.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.675 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.704 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.741 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    5.819 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    5.927 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.031 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.132 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.237 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.348 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.456 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.538 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.771 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    6.963 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.046 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.118 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.211 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.272 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    7.816 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.043 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.308 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.654 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    8.864 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.264 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.550 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.673 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.143 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.396 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.533 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.628 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |   11.063 | 
     | UART_TX_ClkDiv/U32           | B v -> Y ^  | NOR2BX1M    | 0.197 | 0.209 |   5.597 |   11.272 | 
     | UART_TX_ClkDiv/\Count_reg[6] | D ^         | SDFFRQX2M   | 0.197 | 0.000 |   5.597 |   11.272 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.675 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.645 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.608 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.443 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.300 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.185 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.079 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -4.964 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -4.853 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.743 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.637 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.528 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.414 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.301 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.184 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.134 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.089 | 
     | UART_TX_ClkDiv/\Count_reg[6] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   1.588 |   -4.087 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[5] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[5] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.272
- Arrival Time                  5.595
= Slack Time                    5.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.676 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.706 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.743 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    5.821 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    5.928 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.032 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.134 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.239 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.350 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.458 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.539 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.773 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    6.964 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.048 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.119 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.212 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.274 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    7.817 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.045 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.309 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.655 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    8.866 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.266 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.552 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.675 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.144 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.398 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.534 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.630 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |   11.064 | 
     | UART_TX_ClkDiv/U33           | B v -> Y ^  | NOR2BX1M    | 0.195 | 0.207 |   5.595 |   11.272 | 
     | UART_TX_ClkDiv/\Count_reg[5] | D ^         | SDFFRQX2M   | 0.195 | 0.000 |   5.595 |   11.272 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.676 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.647 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.610 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.445 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.302 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.187 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.081 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -4.966 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -4.854 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.745 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.639 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.529 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.416 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.303 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.185 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.135 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.091 | 
     | UART_TX_ClkDiv/\Count_reg[5] | CK ^       | SDFFRQX2M  | 0.046 | 0.003 |   1.588 |   -4.089 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[1] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.271
- Arrival Time                  5.595
= Slack Time                    5.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.000 |       |   0.000 |    5.676 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.706 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.743 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    5.821 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    5.928 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.032 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.134 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.239 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.350 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.458 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.539 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.773 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    6.964 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.048 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.120 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.212 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.274 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    7.817 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.045 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.309 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.656 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    8.866 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.266 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.552 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.675 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.145 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.398 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.534 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.630 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.683 | 0.434 |   5.388 |   11.065 | 
     | UART_TX_ClkDiv/U37           | B v -> Y ^  | NOR2BX1M    | 0.195 | 0.207 |   5.595 |   11.271 | 
     | UART_TX_ClkDiv/\Count_reg[1] | D ^         | SDFFRQX2M   | 0.195 | 0.000 |   5.595 |   11.271 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.676 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.647 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.610 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.445 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.302 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.187 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.081 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -4.966 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -4.854 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.745 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.639 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.529 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.416 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.303 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.185 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.135 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.091 | 
     | UART_TX_ClkDiv/\Count_reg[1] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.587 |   -4.089 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[2] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[2] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.238
- Arrival Time                  5.398
= Slack Time                    5.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |    5.841 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.870 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.907 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    5.985 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.092 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.197 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.298 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.403 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.514 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.622 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.704 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.097 |    6.937 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.129 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.212 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.286 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.377 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.441 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.431 | 0.696 |   2.296 |    8.137 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.187 | 0.202 |   2.498 |    8.338 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.415 | 0.283 |   2.781 |    8.621 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.639 | 0.463 |   3.244 |    9.084 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.153 | 0.265 |   3.508 |    9.349 | 
     | UART_RX_ClkDiv/U12           | B0N ^ -> Y ^ | AOI21BX2M  | 0.173 | 0.213 |   3.721 |    9.562 | 
     | UART_RX_ClkDiv/U17           | A1 ^ -> Y v  | AOI22X1M   | 0.220 | 0.112 |   3.833 |    9.674 | 
     | UART_RX_ClkDiv/U9            | A2 v -> Y ^  | OAI32X1M   | 0.969 | 0.641 |   4.474 |   10.314 | 
     | UART_RX_ClkDiv/U18           | B0 ^ -> Y v  | AOI211X2M  | 0.254 | 0.176 |   4.650 |   10.491 | 
     | UART_RX_ClkDiv/U25           | A v -> Y ^   | NAND3X2M   | 0.182 | 0.168 |   4.818 |   10.659 | 
     | UART_RX_ClkDiv/U10           | B0 ^ -> Y v  | OAI2B11X2M | 0.375 | 0.274 |   5.092 |   10.933 | 
     | UART_RX_ClkDiv/U21           | A0 v -> Y ^  | OAI32X1M   | 0.391 | 0.306 |   5.398 |   11.238 | 
     | UART_RX_ClkDiv/\Count_reg[2] | D ^          | SDFFRQX2M  | 0.391 | 0.000 |   5.398 |   11.238 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.841 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.811 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.774 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.609 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.466 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.351 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.245 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -5.130 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -5.019 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.909 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.803 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.694 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.580 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.467 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.349 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.299 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.255 | 
     | UART_RX_ClkDiv/\Count_reg[2] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.587 |   -4.254 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin UART_TX_ClkDiv/Flag_reg/CK 
Endpoint:   UART_TX_ClkDiv/Flag_reg/D    (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.285
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.278
- Arrival Time                  5.418
= Slack Time                    5.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    5.859 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.889 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.926 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.004 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.111 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.215 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.317 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.422 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.533 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.641 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.722 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.956 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.147 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.231 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.072 |   1.443 |    7.303 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.093 |   1.536 |    7.395 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.061 |   1.597 |    7.457 | 
     | RegFile/\memory_reg[3][1] | CK ^ -> Q v | SDFFRQX2M   | 0.196 | 0.544 |   2.141 |    8.000 | 
     | UART_TX_ClkDiv/U6         | B v -> Y v  | OR2X2M      | 0.079 | 0.228 |   2.369 |    8.228 | 
     | UART_TX_ClkDiv/U18        | A v -> Y v  | OR2X1M      | 0.129 | 0.264 |   2.633 |    8.492 | 
     | UART_TX_ClkDiv/U20        | A0 v -> Y v | AO21XLM     | 0.161 | 0.346 |   2.979 |    8.839 | 
     | UART_TX_ClkDiv/U72        | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   3.189 |    9.049 | 
     | UART_TX_ClkDiv/U64        | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   3.590 |    9.449 | 
     | UART_TX_ClkDiv/U61        | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   3.876 |    9.735 | 
     | UART_TX_ClkDiv/U60        | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   3.998 |    9.858 | 
     | UART_TX_ClkDiv/U56        | A0 v -> Y ^ | OAI32X1M    | 0.781 | 0.470 |   4.468 |   10.328 | 
     | UART_TX_ClkDiv/U52        | AN ^ -> Y ^ | NAND4BX1M   | 0.203 | 0.253 |   4.721 |   10.581 | 
     | UART_TX_ClkDiv/U42        | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.137 |   4.858 |   10.718 | 
     | UART_TX_ClkDiv/U41        | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   4.954 |   10.813 | 
     | UART_TX_ClkDiv/U31        | A ^ -> Y v  | CLKINVX1M   | 0.107 | 0.093 |   5.047 |   10.906 | 
     | UART_TX_ClkDiv/U30        | A v -> Y ^  | NOR2X1M     | 0.166 | 0.124 |   5.170 |   11.030 | 
     | UART_TX_ClkDiv/U29        | B ^ -> Y v  | MXI2X1M     | 0.157 | 0.112 |   5.282 |   11.141 | 
     | UART_TX_ClkDiv/U28        | B v -> Y ^  | NOR2X1M     | 0.157 | 0.137 |   5.418 |   11.278 | 
     | UART_TX_ClkDiv/Flag_reg   | D ^         | SDFFRQX2M   | 0.157 | 0.000 |   5.418 |   11.278 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.860 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.830 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.793 | 
     | UART_CLK_MUX/U1         | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.628 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.485 | 
     | UART_CLK_M__L2_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.370 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.264 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -5.149 | 
     | UART_CLK_M__L5_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -5.038 | 
     | UART_CLK_M__L6_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -4.928 | 
     | UART_CLK_M__L7_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.822 | 
     | UART_CLK_M__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.713 | 
     | UART_CLK_M__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.599 | 
     | UART_CLK_M__L10_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.486 | 
     | UART_CLK_M__L11_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.368 | 
     | UART_CLK_M__L12_I0      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.318 | 
     | UART_CLK_M__L13_I0      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.274 | 
     | UART_TX_ClkDiv/Flag_reg | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.587 |   -4.272 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin UART_RX/U2/\N_reg[3] /CK 
Endpoint:   UART_RX/U2/\N_reg[3] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.131
- Arrival Time                  5.240
= Slack Time                    5.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    5.891 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.921 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    5.958 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.036 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.143 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.247 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.349 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.454 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.565 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.673 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.754 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    6.988 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.179 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.263 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.337 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.427 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.491 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.186 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.479 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    8.678 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    8.871 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.023 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.356 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.471 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.646 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |    9.906 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.287 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.207 | 0.225 |   4.620 |   10.512 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.144 | 0.213 |   4.833 |   10.724 | 
     | UART_RX/U2/U21            | B0 ^ -> Y v | OAI21X2M    | 0.179 | 0.119 |   4.952 |   10.844 | 
     | UART_RX/U2/U37            | B0 v -> Y ^ | AOI21X2M    | 0.229 | 0.188 |   5.140 |   11.031 | 
     | UART_RX/U2/U35            | A0 ^ -> Y v | OAI21X2M    | 0.089 | 0.100 |   5.240 |   11.131 | 
     | UART_RX/U2/\N_reg[3]      | D v         | SDFFRX1M    | 0.089 | 0.000 |   5.240 |   11.131 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.891 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.862 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.825 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -5.738 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.629 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.524 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.418 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.309 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.200 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.093 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -4.986 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -4.875 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -4.768 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.587 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.433 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.359 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.305 | 
     | UART_RX/U2/\N_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.586 |   -4.305 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[2] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.156
- Arrival Time                  5.254
= Slack Time                    5.902
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    5.902 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    5.931 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    5.968 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.046 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.154 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.258 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.359 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.464 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.576 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.683 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.765 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    6.998 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.190 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.273 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.347 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.438 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.502 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.197 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.475 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    8.729 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    8.993 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.257 | 
     | UART_RX/U3/U49               | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.401 | 
     | UART_RX/U3/U50               | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.567 | 
     | UART_RX/U3/U55               | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.692 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |    9.885 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.371 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.658 | 
     | UART_RX/U3/U16               | B0 v -> Y ^ | AOI21X2M   | 0.266 | 0.224 |   4.980 |   10.882 | 
     | UART_RX/U3/U24               | B0 ^ -> Y ^ | OA21X2M    | 0.080 | 0.183 |   5.164 |   11.066 | 
     | UART_RX/U3/U23               | B0 ^ -> Y v | OAI32X1M   | 0.122 | 0.090 |   5.254 |   11.156 | 
     | UART_RX/U3/\Bit_Count_reg[2] | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.254 |   11.156 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.902 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.872 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.835 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -5.748 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.640 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.534 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.429 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.319 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.210 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.103 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -4.996 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -4.885 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -4.778 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.598 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.443 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.370 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.315 | 
     | UART_RX/U3/\Bit_Count_reg[2] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.590 |   -4.312 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UART_RX/U2/\N_reg[2] /CK 
Endpoint:   UART_RX/U2/\N_reg[2] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.399
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.163
- Arrival Time                  5.216
= Slack Time                    5.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    5.946 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    5.976 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.013 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.091 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.198 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.302 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.404 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.509 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.620 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.728 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    6.809 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.043 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.234 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.318 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.392 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.483 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.546 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.241 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.534 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    8.733 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    8.926 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.078 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.411 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.526 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.701 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |    9.962 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.342 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.207 | 0.225 |   4.620 |   10.567 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.144 | 0.213 |   4.833 |   10.779 | 
     | UART_RX/U2/U21            | B0 ^ -> Y v | OAI21X2M    | 0.179 | 0.119 |   4.952 |   10.899 | 
     | UART_RX/U2/U41            | B0 v -> Y ^ | AOI32X1M    | 0.260 | 0.196 |   5.148 |   11.095 | 
     | UART_RX/U2/U40            | A ^ -> Y v  | INVX2M      | 0.070 | 0.068 |   5.216 |   11.162 | 
     | UART_RX/U2/\N_reg[2]      | D v         | SDFFRQX2M   | 0.070 | 0.000 |   5.216 |   11.163 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.947 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.917 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.880 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -5.793 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.685 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.579 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.474 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.364 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.255 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.148 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.041 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -4.930 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -4.823 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.642 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.488 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.414 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.361 | 
     | UART_RX/U2/\N_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   1.587 |   -4.360 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[1] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[1] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.150
- Arrival Time                  5.173
= Slack Time                    5.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |    5.977 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.007 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.044 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.122 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.229 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.333 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.435 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.540 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.651 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.759 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.840 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.074 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.265 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.349 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.423 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.513 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.577 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.431 | 0.696 |   2.296 |    8.274 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.187 | 0.202 |   2.498 |    8.475 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.415 | 0.283 |   2.780 |    8.758 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.639 | 0.463 |   3.243 |    9.221 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.153 | 0.265 |   3.508 |    9.486 | 
     | UART_RX_ClkDiv/U14           | B ^ -> Y ^   | AND2X2M    | 0.127 | 0.181 |   3.690 |    9.667 | 
     | UART_RX_ClkDiv/U29           | AN ^ -> Y ^  | NOR2BX2M   | 0.219 | 0.207 |   3.897 |    9.874 | 
     | UART_RX_ClkDiv/U9            | A1 ^ -> Y v  | OAI32X1M   | 0.307 | 0.253 |   4.149 |   10.127 | 
     | UART_RX_ClkDiv/U18           | B0 v -> Y ^  | AOI211X2M  | 0.525 | 0.384 |   4.533 |   10.511 | 
     | UART_RX_ClkDiv/U10           | A1N ^ -> Y ^ | OAI2B11X2M | 0.664 | 0.534 |   5.068 |   11.045 | 
     | UART_RX_ClkDiv/U26           | B ^ -> Y v   | NOR2X2M    | 0.130 | 0.105 |   5.172 |   11.150 | 
     | UART_RX_ClkDiv/\Count_reg[1] | D v          | SDFFRQX2M  | 0.130 | 0.000 |   5.173 |   11.150 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.977 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.948 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.911 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.746 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.603 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.488 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.382 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -5.267 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -5.156 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -5.046 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.940 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.830 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.717 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.604 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.486 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.436 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.392 | 
     | UART_RX_ClkDiv/\Count_reg[1] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.587 |   -4.390 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[0] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.152
- Arrival Time                  5.160
= Slack Time                    5.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |    5.991 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.021 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.058 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.136 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.243 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.347 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.449 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.554 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.665 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.773 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.854 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.088 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.279 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.363 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.437 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.527 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.591 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.431 | 0.696 |   2.296 |    8.288 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.187 | 0.202 |   2.498 |    8.489 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.415 | 0.283 |   2.780 |    8.772 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.639 | 0.463 |   3.243 |    9.235 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.153 | 0.265 |   3.508 |    9.500 | 
     | UART_RX_ClkDiv/U14           | B ^ -> Y ^   | AND2X2M    | 0.127 | 0.181 |   3.690 |    9.681 | 
     | UART_RX_ClkDiv/U29           | AN ^ -> Y ^  | NOR2BX2M   | 0.219 | 0.207 |   3.897 |    9.888 | 
     | UART_RX_ClkDiv/U9            | A1 ^ -> Y v  | OAI32X1M   | 0.307 | 0.253 |   4.149 |   10.141 | 
     | UART_RX_ClkDiv/U18           | B0 v -> Y ^  | AOI211X2M  | 0.525 | 0.384 |   4.533 |   10.525 | 
     | UART_RX_ClkDiv/U10           | A1N ^ -> Y ^ | OAI2B11X2M | 0.664 | 0.534 |   5.068 |   11.059 | 
     | UART_RX_ClkDiv/U28           | B ^ -> Y v   | NOR2X2M    | 0.120 | 0.093 |   5.160 |   11.152 | 
     | UART_RX_ClkDiv/\Count_reg[0] | D v          | SDFFRQX2M  | 0.120 | 0.000 |   5.160 |   11.152 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.992 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.962 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.925 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.760 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.617 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.489 |   -5.502 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.396 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -5.281 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -5.170 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -5.060 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -4.954 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -4.845 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.731 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.618 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.500 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.450 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.406 | 
     | UART_RX_ClkDiv/\Count_reg[0] | CK ^       | SDFFRQX2M  | 0.046 | 0.002 |   1.587 |   -4.405 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[1] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.303
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.261
- Arrival Time                  5.246
= Slack Time                    6.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    6.015 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.045 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.081 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.160 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.267 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.371 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.472 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.578 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.689 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.797 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.878 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.111 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.303 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.386 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.460 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.551 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.615 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.310 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.588 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    8.842 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.106 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.371 | 
     | UART_RX/U3/U49               | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.515 | 
     | UART_RX/U3/U50               | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.681 | 
     | UART_RX/U3/U55               | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.806 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |    9.998 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.484 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.772 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.145 | 0.152 |   4.909 |   10.924 | 
     | UART_RX/U3/U29               | B ^ -> Y v  | NAND3X2M   | 0.151 | 0.124 |   5.033 |   11.048 | 
     | UART_RX/U3/U30               | B1 v -> Y ^ | OAI22X1M   | 0.273 | 0.213 |   5.246 |   11.261 | 
     | UART_RX/U3/\Bit_Count_reg[1] | D ^         | SDFFRQX2M  | 0.273 | 0.000 |   5.246 |   11.261 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.015 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -5.985 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -5.949 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -5.862 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.753 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.648 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.542 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.433 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.323 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.216 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.110 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -4.998 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -4.891 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.711 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.556 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.483 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.428 | 
     | UART_RX/U3/\Bit_Count_reg[1] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.589 |   -4.426 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[0] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.142
- Arrival Time                  5.030
= Slack Time                    6.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    6.112 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.142 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.179 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.257 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.364 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.468 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.570 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.675 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.786 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.894 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.975 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.209 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.400 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.484 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.558 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.648 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.712 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.407 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.685 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    8.940 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.203 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.468 | 
     | UART_RX/U3/U49               | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.612 | 
     | UART_RX/U3/U50               | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.778 | 
     | UART_RX/U3/U55               | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.903 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.095 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.581 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.869 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.145 | 0.152 |   4.909 |   11.021 | 
     | UART_RX/U3/U22               | B1 ^ -> Y v | OAI32X1M   | 0.183 | 0.121 |   5.030 |   11.142 | 
     | UART_RX/U3/\Bit_Count_reg[0] | D v         | SDFFRQX2M  | 0.183 | 0.000 |   5.030 |   11.142 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.112 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.082 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.046 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -5.959 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.850 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.745 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.639 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.530 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.420 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.314 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.207 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.096 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -4.988 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.808 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.654 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.580 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.525 | 
     | UART_RX/U3/\Bit_Count_reg[0] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.589 |   -4.523 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[3] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[3] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.151
- Arrival Time                  5.039
= Slack Time                    6.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |    6.113 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.142 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.179 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.257 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.364 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.469 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.570 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.675 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.786 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.894 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    6.976 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.097 |    7.209 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.401 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.484 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.558 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.649 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.713 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.407 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.686 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    8.940 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.203 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.468 | 
     | UART_RX/U3/U49               | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.612 | 
     | UART_RX/U3/U50               | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.778 | 
     | UART_RX/U3/U55               | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.903 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.095 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.582 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.869 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.145 | 0.152 |   4.909 |   11.022 | 
     | UART_RX/U3/U25               | A1 ^ -> Y v | OAI22X1M   | 0.143 | 0.129 |   5.038 |   11.151 | 
     | UART_RX/U3/\Bit_Count_reg[3] | D v         | SDFFRQX2M  | 0.143 | 0.000 |   5.039 |   11.151 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.113 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.083 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.046 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -5.959 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.851 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.745 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.640 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.530 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.421 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.314 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.207 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.096 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -4.989 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.808 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.654 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.580 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.525 | 
     | UART_RX/U3/\Bit_Count_reg[3] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.590 |   -4.523 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UART_RX_ClkDiv/Flag_reg/CK 
Endpoint:   UART_RX_ClkDiv/Flag_reg/D    (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.457
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.105
- Arrival Time                  4.940
= Slack Time                    6.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^   |            | 0.000 |       |   0.000 |    6.165 | 
     | scan_clk__L1_I0           | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.195 | 
     | scan_clk__L2_I0           | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.232 | 
     | scan_clk__L3_I0           | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.310 | 
     | scan_clk__L4_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.417 | 
     | scan_clk__L5_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.521 | 
     | scan_clk__L6_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.623 | 
     | scan_clk__L7_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.728 | 
     | scan_clk__L8_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.839 | 
     | scan_clk__L9_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.947 | 
     | scan_clk__L10_I0          | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.028 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.262 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.453 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.537 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.611 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.701 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^   | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.765 | 
     | RegFile/\memory_reg[2][4] | CK ^ -> Q v  | SDFFRQX2M  | 0.431 | 0.696 |   2.296 |    8.461 | 
     | CLKDIV_MUX/U9             | A v -> Y ^   | INVX2M     | 0.187 | 0.202 |   2.498 |    8.663 | 
     | CLKDIV_MUX/U4             | C ^ -> Y v   | NAND4BX1M  | 0.415 | 0.283 |   2.780 |    8.946 | 
     | CLKDIV_MUX/U5             | A v -> Y ^   | NOR3X2M    | 0.639 | 0.463 |   3.243 |    9.409 | 
     | UART_RX_ClkDiv/U13        | B ^ -> Y ^   | OR2X2M     | 0.153 | 0.265 |   3.508 |    9.673 | 
     | UART_RX_ClkDiv/U12        | B0N ^ -> Y ^ | AOI21BX2M  | 0.173 | 0.213 |   3.721 |    9.886 | 
     | UART_RX_ClkDiv/U17        | A1 ^ -> Y v  | AOI22X1M   | 0.220 | 0.112 |   3.833 |    9.998 | 
     | UART_RX_ClkDiv/U9         | A2 v -> Y ^  | OAI32X1M   | 0.969 | 0.641 |   4.474 |   10.639 | 
     | UART_RX_ClkDiv/U18        | B0 ^ -> Y v  | AOI211X2M  | 0.254 | 0.176 |   4.650 |   10.815 | 
     | UART_RX_ClkDiv/U25        | A v -> Y ^   | NAND3X2M   | 0.182 | 0.168 |   4.818 |   10.983 | 
     | UART_RX_ClkDiv/U31        | B0 ^ -> Y v  | OAI32X1M   | 0.215 | 0.122 |   4.940 |   11.105 | 
     | UART_RX_ClkDiv/Flag_reg   | D v          | SDFFRX1M   | 0.215 | 0.000 |   4.940 |   11.105 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.165 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.135 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.099 | 
     | UART_CLK_MUX/U1         | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -5.933 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -5.791 | 
     | UART_CLK_M__L2_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.115 |   0.490 |   -5.676 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.596 |   -5.569 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.060 | 0.115 |   0.711 |   -5.454 | 
     | UART_CLK_M__L5_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.051 | 0.111 |   0.822 |   -5.343 | 
     | UART_CLK_M__L6_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.052 | 0.110 |   0.932 |   -5.233 | 
     | UART_CLK_M__L7_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   1.038 |   -5.128 | 
     | UART_CLK_M__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.109 |   1.147 |   -5.018 | 
     | UART_CLK_M__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   1.260 |   -4.905 | 
     | UART_CLK_M__L10_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.113 |   1.374 |   -4.791 | 
     | UART_CLK_M__L11_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.117 |   1.491 |   -4.674 | 
     | UART_CLK_M__L12_I0      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.050 |   1.541 |   -4.624 | 
     | UART_CLK_M__L13_I0      | A v -> Y ^ | CLKINVX40M | 0.046 | 0.044 |   1.585 |   -4.580 | 
     | UART_RX_ClkDiv/Flag_reg | CK ^       | SDFFRX1M   | 0.046 | 0.002 |   1.587 |   -4.578 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[5] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[5] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.169
- Arrival Time                  4.988
= Slack Time                    6.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.181 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.211 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.247 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.326 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.433 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.537 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.638 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.744 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.855 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.963 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.044 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.097 |    7.278 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.469 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.552 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.626 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.717 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.781 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.476 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.754 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    9.008 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.272 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.537 | 
     | UART_RX/U3/U49                | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.681 | 
     | UART_RX/U3/U50                | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.847 | 
     | UART_RX/U3/U55                | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.972 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.164 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.650 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.938 | 
     | UART_RX/U3/U32                | B v -> Y v  | AND2X2M    | 0.056 | 0.231 |   4.988 |   11.169 | 
     | UART_RX/U3/\Edge_Count_reg[5] | D v         | SDFFRQX2M  | 0.056 | 0.000 |   4.988 |   11.169 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.181 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.151 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.115 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.028 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.919 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.814 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.708 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.599 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.489 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.383 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.276 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.164 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.057 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.877 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.722 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.649 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.594 | 
     | UART_RX/U3/\Edge_Count_reg[5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.590 |   -4.591 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UART_RX/U2/\P_out_reg[4] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[4] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.451
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.111
- Arrival Time                  4.928
= Slack Time                    6.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.182 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.212 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.249 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.327 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.434 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.538 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.640 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.745 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.856 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.964 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.045 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.279 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.470 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.554 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.628 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.718 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.782 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.477 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.770 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    8.969 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.162 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.314 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.647 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.762 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.937 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.197 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.578 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.387 | 0.350 |   4.745 |   10.928 | 
     | UART_RX/U2/U26            | A0 ^ -> Y v | OAI22X1M    | 0.190 | 0.183 |   4.928 |   11.111 | 
     | UART_RX/U2/\P_out_reg[4]  | D v         | SDFFRX1M    | 0.190 | 0.000 |   4.928 |   11.111 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.182 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.153 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.116 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.029 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.920 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.815 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.710 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.600 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.491 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.384 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.277 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.166 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.059 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.878 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.724 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.650 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.596 | 
     | UART_RX/U2/\P_out_reg[4] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.587 |   -4.596 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[1] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[1] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.169
- Arrival Time                  4.986
= Slack Time                    6.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.183 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.212 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.249 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.327 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.435 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.539 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.640 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.745 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.856 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.964 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.046 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.279 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.471 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.554 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.628 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.719 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.783 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.478 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.756 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    9.010 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.274 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.538 | 
     | UART_RX/U3/U49                | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.682 | 
     | UART_RX/U3/U50                | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.848 | 
     | UART_RX/U3/U55                | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.973 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.166 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.652 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.939 | 
     | UART_RX/U3/U17                | B v -> Y v  | AND2X2M    | 0.055 | 0.229 |   4.986 |   11.169 | 
     | UART_RX/U3/\Edge_Count_reg[1] | D v         | SDFFRQX2M  | 0.055 | 0.000 |   4.986 |   11.169 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.183 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.153 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.116 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.029 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.921 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.815 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.710 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.600 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.491 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.384 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.277 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.166 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.059 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.878 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.724 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.650 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.595 | 
     | UART_RX/U3/\Edge_Count_reg[1] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.589 |   -4.593 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[2] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.169
- Arrival Time                  4.986
= Slack Time                    6.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.183 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.213 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.249 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.328 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.435 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.539 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.640 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.746 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.857 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.965 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.046 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.279 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.471 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.554 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.628 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.719 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.783 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.478 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.756 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    9.010 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.274 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.538 | 
     | UART_RX/U3/U49                | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.682 | 
     | UART_RX/U3/U50                | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.849 | 
     | UART_RX/U3/U55                | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.974 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.166 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.652 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.940 | 
     | UART_RX/U3/U18                | B v -> Y v  | AND2X2M    | 0.055 | 0.229 |   4.986 |   11.169 | 
     | UART_RX/U3/\Edge_Count_reg[2] | D v         | SDFFRQX2M  | 0.055 | 0.000 |   4.986 |   11.169 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.183 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.153 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.117 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.030 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.921 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.816 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.710 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.601 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.491 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.384 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.278 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.166 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.059 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.879 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.724 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.651 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.596 | 
     | UART_RX/U3/\Edge_Count_reg[2] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.590 |   -4.593 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin UART_RX/U4/par_err_reg/CK 
Endpoint:   UART_RX/U4/par_err_reg/D     (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.138
- Arrival Time                  4.952
= Slack Time                    6.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |    6.186 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.215 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.252 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.330 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.437 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.542 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.643 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.748 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.859 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.967 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.049 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.282 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.474 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.557 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.631 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.722 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.786 | 
     | RegFile/\memory_reg[2][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.842 | 0.802 |   2.402 |    8.587 | 
     | UART_RX/U7/U25            | A ^ -> Y ^  | AND2X1M    | 0.127 | 0.252 |   2.654 |    8.839 | 
     | UART_RX/U7/U23            | A ^ -> Y ^  | AND2X1M    | 0.123 | 0.171 |   2.825 |    9.010 | 
     | UART_RX/U7/U22            | B ^ -> Y v  | CLKXOR2X2M | 0.099 | 0.313 |   3.138 |    9.323 | 
     | UART_RX/U7/U80            | B v -> Y v  | CLKXOR2X2M | 0.100 | 0.238 |   3.376 |    9.561 | 
     | UART_RX/U7/U79            | C v -> Y ^  | NOR3X1M    | 0.333 | 0.265 |   3.640 |    9.826 | 
     | UART_RX/U7/U78            | D ^ -> Y v  | NAND4X1M   | 0.533 | 0.398 |   4.039 |   10.224 | 
     | UART_RX/U7/U74            | A v -> Y ^  | NOR3X1M    | 0.574 | 0.455 |   4.493 |   10.679 | 
     | UART_RX/U4/U5             | B ^ -> Y v  | NOR2X2M    | 0.154 | 0.115 |   4.609 |   10.794 | 
     | UART_RX/U4/U8             | A0 v -> Y ^ | OAI21X2M   | 0.242 | 0.197 |   4.806 |   10.992 | 
     | UART_RX/U4/U6             | B0 ^ -> Y v | OAI31X1M   | 0.195 | 0.146 |   4.952 |   11.138 | 
     | UART_RX/U4/par_err_reg    | D v         | SDFFRQX2M  | 0.195 | 0.000 |   4.952 |   11.138 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.186 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.156 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.119 | 
     | scan_clk__L3_I1        | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.032 | 
     | scan_clk__L4_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.924 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.818 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.713 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.603 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.494 | 
     | scan_clk__L9_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.387 | 
     | scan_clk__L10_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.280 | 
     | scan_clk__L11_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.169 | 
     | scan_clk__L12_I1       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.062 | 
     | RX_CLK_MUX/U1          | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.881 | 
     | RX_CLK_M__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.727 | 
     | RX_CLK_M__L2_I0        | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.653 | 
     | RX_CLK_M__L3_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.600 | 
     | UART_RX/U4/par_err_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   1.588 |   -4.598 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[3] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[3] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.170
- Arrival Time                  4.982
= Slack Time                    6.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.188 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.218 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.254 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.333 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.440 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.544 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.645 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.750 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.862 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.970 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.051 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.284 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.476 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.559 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.633 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.724 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.788 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.483 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.761 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    9.015 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.279 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.543 | 
     | UART_RX/U3/U49                | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.687 | 
     | UART_RX/U3/U50                | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.853 | 
     | UART_RX/U3/U55                | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.978 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.171 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.657 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.945 | 
     | UART_RX/U3/U19                | B v -> Y v  | AND2X2M    | 0.051 | 0.226 |   4.982 |   11.170 | 
     | UART_RX/U3/\Edge_Count_reg[3] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   4.982 |   11.170 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.188 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.158 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.121 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.035 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.926 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.821 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.715 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.606 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.496 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.389 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.283 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.171 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.064 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.884 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.729 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.656 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.601 | 
     | UART_RX/U3/\Edge_Count_reg[3] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.590 |   -4.598 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[4] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[4] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.170
- Arrival Time                  4.982
= Slack Time                    6.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.188 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.218 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.254 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.333 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.440 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.544 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.645 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.750 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.862 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.970 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.051 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.284 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.476 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.559 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.633 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.724 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.788 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.483 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.761 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    9.015 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.279 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.543 | 
     | UART_RX/U3/U49                | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.687 | 
     | UART_RX/U3/U50                | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.853 | 
     | UART_RX/U3/U55                | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.978 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.171 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.657 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.945 | 
     | UART_RX/U3/U20                | B v -> Y v  | AND2X2M    | 0.051 | 0.226 |   4.982 |   11.170 | 
     | UART_RX/U3/\Edge_Count_reg[4] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   4.982 |   11.170 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.188 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.158 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.121 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.035 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.926 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.821 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.715 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.606 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.496 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.389 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.283 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.171 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.064 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.884 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.729 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.656 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.601 | 
     | UART_RX/U3/\Edge_Count_reg[4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.590 |   -4.598 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[0] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.170
- Arrival Time                  4.981
= Slack Time                    6.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |    6.189 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.218 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.255 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.333 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.441 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.545 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.646 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.751 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    6.862 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    6.970 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.052 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.285 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.477 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.560 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.634 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.725 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.054 | 0.064 |   1.600 |    7.789 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.430 | 0.695 |   2.295 |    8.484 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   2.573 |    8.762 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.117 | 0.254 |   2.827 |    9.016 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.091 |    9.280 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   3.356 |    9.544 | 
     | UART_RX/U3/U49                | A v -> Y ^  | NOR2X1M    | 0.208 | 0.144 |   3.500 |    9.688 | 
     | UART_RX/U3/U50                | B0 ^ -> Y ^ | AO21XLM    | 0.129 | 0.166 |   3.666 |    9.854 | 
     | UART_RX/U3/U55                | A ^ -> Y ^  | XNOR2X1M   | 0.279 | 0.125 |   3.791 |    9.979 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   3.983 |   10.172 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.812 | 0.486 |   4.469 |   10.658 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.290 | 0.288 |   4.757 |   10.945 | 
     | UART_RX/U3/U33                | B v -> Y v  | AND2X2M    | 0.051 | 0.224 |   4.981 |   11.170 | 
     | UART_RX/U3/\Edge_Count_reg[0] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   4.981 |   11.170 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.189 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.159 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.122 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.035 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.927 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.821 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.716 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.606 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.497 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.390 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.283 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.172 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.065 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.884 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.730 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.656 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.053 | 0.055 |   1.587 |   -4.601 | 
     | UART_RX/U3/\Edge_Count_reg[0] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.589 |   -4.599 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin UART_RX/U2/\P_out_reg[3] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[3] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.448
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.113
- Arrival Time                  4.918
= Slack Time                    6.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.195 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.225 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.261 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.340 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.447 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.551 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.652 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.758 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.869 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.977 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.058 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.292 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.483 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.566 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.640 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.731 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.795 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.490 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.782 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    8.982 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.174 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.327 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.659 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.775 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.949 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.210 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.591 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.387 | 0.350 |   4.745 |   10.940 | 
     | UART_RX/U2/U25            | A0 ^ -> Y v | OAI22X1M    | 0.177 | 0.173 |   4.918 |   11.113 | 
     | UART_RX/U2/\P_out_reg[3]  | D v         | SDFFRX1M    | 0.177 | 0.000 |   4.918 |   11.113 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.195 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.165 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.129 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.042 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.933 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.828 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.722 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.613 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.503 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.799 |   -5.397 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.290 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.178 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.071 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.891 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.736 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.663 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.609 | 
     | UART_RX/U2/\P_out_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.586 |   -4.609 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin UART_RX/U2/\P_out_reg[2] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[2] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.446
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.115
- Arrival Time                  4.908
= Slack Time                    6.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.208 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.237 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.274 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.352 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.459 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.564 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.665 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.770 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.881 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.989 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.071 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.304 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.496 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.579 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.653 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.744 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.808 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.502 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.795 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    8.994 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.187 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.339 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.672 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.787 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.962 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.223 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.603 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.387 | 0.350 |   4.745 |   10.953 | 
     | UART_RX/U2/U24            | A0 ^ -> Y v | OAI22X1M    | 0.166 | 0.162 |   4.908 |   11.115 | 
     | UART_RX/U2/\P_out_reg[2]  | D v         | SDFFRX1M    | 0.166 | 0.000 |   4.908 |   11.115 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.208 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.178 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.141 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.054 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.946 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.840 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.735 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.625 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.516 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.409 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.302 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.191 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.084 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.903 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.749 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.675 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.622 | 
     | UART_RX/U2/\P_out_reg[2] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.586 |   -4.621 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin UART_RX/U2/\P_out_reg[6] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[6] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.445
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.117
- Arrival Time                  4.905
= Slack Time                    6.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.211 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.241 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.278 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.356 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.463 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.567 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.669 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.774 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.885 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.993 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.074 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.097 |    7.308 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.499 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.583 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.657 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.747 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.811 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.506 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.799 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    8.998 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.191 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.343 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.676 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.791 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.966 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.226 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.607 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.387 | 0.350 |   4.745 |   10.957 | 
     | UART_RX/U2/U28            | A0 ^ -> Y v | OAI22X1M    | 0.162 | 0.160 |   4.905 |   11.117 | 
     | UART_RX/U2/\P_out_reg[6]  | D v         | SDFFRX1M    | 0.162 | 0.000 |   4.905 |   11.117 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.211 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.182 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.145 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.058 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.949 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.844 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.739 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.629 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.520 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.413 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.306 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.195 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.088 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.907 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.753 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.679 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.625 | 
     | UART_RX/U2/\P_out_reg[6] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.587 |   -4.625 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin UART_RX/U1/\Samples_reg[2] /CK 
Endpoint:   UART_RX/U1/\Samples_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q  (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.144
- Arrival Time                  4.932
= Slack Time                    6.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |             |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |             | 0.000 |       |   0.000 |    6.212 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.242 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.278 | 
     | scan_clk__L3_I0            | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.357 | 
     | scan_clk__L4_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.464 | 
     | scan_clk__L5_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.568 | 
     | scan_clk__L6_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.669 | 
     | scan_clk__L7_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.775 | 
     | scan_clk__L8_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.886 | 
     | scan_clk__L9_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.994 | 
     | scan_clk__L10_I0           | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.075 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.308 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.500 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.583 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.657 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.748 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.812 | 
     | RegFile/\memory_reg[2][4]  | CK ^ -> Q v | SDFFRQX2M   | 0.431 | 0.696 |   2.296 |    8.508 | 
     | UART_RX/U1/U13             | A v -> Y ^  | NOR2X1M     | 0.339 | 0.311 |   2.607 |    8.819 | 
     | UART_RX/U1/U15             | A ^ -> Y v  | CLKNAND2X2M | 0.209 | 0.204 |   2.811 |    9.023 | 
     | UART_RX/U1/U18             | B v -> Y ^  | NOR2X1M     | 0.192 | 0.155 |   2.966 |    9.178 | 
     | UART_RX/U1/U19             | B ^ -> Y v  | CLKXOR2X2M  | 0.128 | 0.355 |   3.321 |    9.533 | 
     | UART_RX/U1/U44             | A v -> Y v  | CLKXOR2X2M  | 0.087 | 0.178 |   3.499 |    9.711 | 
     | UART_RX/U1/U42             | A v -> Y ^  | NOR3X1M     | 0.306 | 0.194 |   3.693 |    9.905 | 
     | UART_RX/U1/U41             | D ^ -> Y v  | NAND4X1M    | 0.433 | 0.336 |   4.030 |   10.242 | 
     | UART_RX/U1/U32             | AN v -> Y v | NOR4BX1M    | 0.133 | 0.291 |   4.321 |   10.533 | 
     | UART_RX/U1/U31             | D v -> Y ^  | NAND4X1M    | 0.208 | 0.165 |   4.486 |   10.698 | 
     | UART_RX/U1/U27             | C ^ -> Y v  | NAND4BX1M   | 0.197 | 0.178 |   4.664 |   10.876 | 
     | UART_RX/U1/U21             | A v -> Y ^  | NOR2X1M     | 0.203 | 0.172 |   4.836 |   11.048 | 
     | UART_RX/U1/U20             | S0 ^ -> Y v | MXI2X1M     | 0.164 | 0.096 |   4.932 |   11.144 | 
     | UART_RX/U1/\Samples_reg[2] | D v         | SDFFRQX2M   | 0.164 | 0.000 |   4.932 |   11.144 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.212 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.182 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.146 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.059 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.950 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.845 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.739 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.630 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.520 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.414 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.307 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.195 | 
     | scan_clk__L12_I1           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.088 | 
     | RX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.908 | 
     | RX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.753 | 
     | RX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.680 | 
     | RX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.626 | 
     | UART_RX/U1/\Samples_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   1.588 |   -4.624 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin UART_RX/U2/\P_out_reg[5] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[5] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.444
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.117
- Arrival Time                  4.903
= Slack Time                    6.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.214 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.244 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.281 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.359 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.466 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.570 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.672 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.777 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.888 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.996 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.077 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.311 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.502 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.586 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.660 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.750 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.814 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.509 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.802 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    9.001 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.194 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.346 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.679 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.794 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.969 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.229 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.610 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.387 | 0.350 |   4.745 |   10.960 | 
     | UART_RX/U2/U27            | A0 ^ -> Y v | OAI22X1M    | 0.159 | 0.157 |   4.903 |   11.117 | 
     | UART_RX/U2/\P_out_reg[5]  | D v         | SDFFRX1M    | 0.159 | 0.000 |   4.903 |   11.117 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.214 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.185 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.148 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.061 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.952 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.847 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.741 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.632 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.523 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.416 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.309 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.198 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.091 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.910 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.756 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.682 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.628 | 
     | UART_RX/U2/\P_out_reg[5] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.587 |   -4.628 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin UART_RX/U2/\N_reg[1] /CK 
Endpoint:   UART_RX/U2/\N_reg[1] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.152
- Arrival Time                  4.936
= Slack Time                    6.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.216 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.246 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.283 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.361 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.468 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.572 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.674 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.779 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.890 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    6.998 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.079 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.097 |    7.313 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.504 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.588 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.662 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.752 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.816 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.511 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.803 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    9.003 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.195 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.348 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.680 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.796 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.971 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.231 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.612 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.207 | 0.225 |   4.621 |   10.837 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.144 | 0.213 |   4.833 |   11.049 | 
     | UART_RX/U2/U30            | B0 ^ -> Y v | OAI2BB2X1M  | 0.122 | 0.103 |   4.936 |   11.152 | 
     | UART_RX/U2/\N_reg[1]      | D v         | SDFFRQX2M   | 0.122 | 0.000 |   4.936 |   11.152 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.216 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.186 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.150 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.063 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.954 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.849 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.743 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.634 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.524 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.418 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.311 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.200 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.092 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.912 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.758 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.684 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.630 | 
     | UART_RX/U2/\N_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   1.587 |   -4.629 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin UART_RX/U2/\P_out_reg[7] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[7] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.439
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.123
- Arrival Time                  4.888
= Slack Time                    6.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.235 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.265 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.301 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.379 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.487 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.591 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.692 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.797 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.909 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    7.016 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.098 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.331 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.523 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.606 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.680 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.771 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.835 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.530 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.822 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    9.021 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.214 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.366 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.699 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.815 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.989 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.250 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.631 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.387 | 0.350 |   4.745 |   10.980 | 
     | UART_RX/U2/U34            | B0 ^ -> Y v | OAI2BB2X1M  | 0.130 | 0.143 |   4.888 |   11.123 | 
     | UART_RX/U2/\P_out_reg[7]  | D v         | SDFFRX1M    | 0.130 | 0.000 |   4.888 |   11.123 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.235 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.205 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.168 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.081 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.973 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.867 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.762 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.652 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.543 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.436 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.329 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.218 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.111 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.931 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.776 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.703 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.649 | 
     | UART_RX/U2/\P_out_reg[7] | CK ^       | SDFFRX1M   | 0.050 | 0.001 |   1.587 |   -4.648 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin UART_RX/U2/\P_out_reg[1] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[1] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.586
- Setup                         0.441
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.121
- Arrival Time                  4.884
= Slack Time                    6.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.237 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.267 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.303 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.382 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.489 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.593 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.694 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.799 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    6.911 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    7.019 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.100 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.333 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.525 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.608 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.682 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.773 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.837 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.532 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.824 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    9.023 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.216 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.369 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.701 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.817 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |    9.991 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.252 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.633 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.387 | 0.350 |   4.745 |   10.982 | 
     | UART_RX/U2/U23            | A0 ^ -> Y v | OAI22X1M    | 0.140 | 0.139 |   4.884 |   11.121 | 
     | UART_RX/U2/\P_out_reg[1]  | D v         | SDFFRX1M    | 0.140 | 0.000 |   4.884 |   11.121 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.237 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.207 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.171 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.084 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -5.975 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.870 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.764 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.655 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.545 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.438 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.332 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.220 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.113 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -4.933 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.778 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.705 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.651 | 
     | UART_RX/U2/\P_out_reg[1] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   1.586 |   -4.651 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[12][7] /CK 
Endpoint:   RegFile/\memory_reg[12][7] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.596
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.151
- Arrival Time                  4.812
= Slack Time                    6.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    6.339 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.368 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.405 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.483 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.591 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.695 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.796 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.901 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    7.012 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    7.120 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.202 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.435 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.627 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.710 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.784 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.875 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.935 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    8.398 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.298 | 0.200 |   2.259 |    8.598 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.628 | 0.447 |   2.706 |    9.044 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.140 | 0.347 |   3.052 |    9.391 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.047 | 0.634 |   3.687 |   10.025 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.113 | 0.254 |   3.940 |   10.279 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.212 | 0.224 |   4.165 |   10.504 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.410 | 0.299 |   4.464 |   10.803 | 
     | RegFile/U350                        | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.348 |   4.812 |   11.151 | 
     | RegFile/\memory_reg[12][7]          | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.812 |   11.151 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.339 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.309 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.272 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.194 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.087 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.983 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.881 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -5.776 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -5.665 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -5.557 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -5.476 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.242 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.051 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.967 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.896 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -4.805 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.063 |   1.596 |   -4.743 | 
     | RegFile/\memory_reg[12][7] | CK ^       | SDFFRQX2M  | 0.053 | 0.000 |   1.596 |   -4.743 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.155
- Arrival Time                  4.809
= Slack Time                    6.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    6.345 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.375 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.412 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.490 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.597 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.701 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.803 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.908 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    7.019 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    7.127 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.208 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.442 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.633 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.717 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.791 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.881 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.941 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    8.404 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.298 | 0.200 |   2.259 |    8.604 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.628 | 0.447 |   2.706 |    9.051 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.140 | 0.347 |   3.052 |    9.398 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.047 | 0.634 |   3.686 |   10.032 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.113 | 0.254 |   3.940 |   10.286 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.212 | 0.224 |   4.165 |   10.510 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.410 | 0.299 |   4.464 |   10.809 | 
     | RegFile/U347                        | A1N v -> Y v | OAI2BB2X1M | 0.174 | 0.345 |   4.809 |   11.154 | 
     | RegFile/\memory_reg[12][4]          | D v          | SDFFRQX2M  | 0.174 | 0.000 |   4.809 |   11.155 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.345 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.316 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.279 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.201 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.093 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.989 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.888 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -5.783 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -5.672 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -5.564 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -5.482 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.249 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.057 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.974 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.902 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -4.812 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -4.749 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -4.746 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin UART_RX/U2/\N_reg[0] /CK 
Endpoint:   UART_RX/U2/\N_reg[0] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.587
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.133
- Arrival Time                  4.786
= Slack Time                    6.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.000 |       |   0.000 |    6.347 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.031 | 0.030 |   0.030 |    6.377 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.036 | 0.037 |   0.066 |    6.413 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.049 | 0.078 |   0.145 |    6.492 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.107 |   0.252 |    6.599 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.045 | 0.104 |   0.356 |    6.703 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.044 | 0.101 |   0.457 |    6.804 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.105 |   0.563 |    6.910 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.054 | 0.111 |   0.674 |    7.021 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.047 | 0.108 |   0.782 |    7.129 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.047 | 0.081 |   0.863 |    7.210 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.183 | 0.234 |   1.096 |    7.443 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.119 | 0.192 |   1.288 |    7.635 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.077 | 0.083 |   1.371 |    7.718 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.074 |   1.445 |    7.792 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.105 | 0.091 |   1.536 |    7.883 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.054 | 0.064 |   1.600 |    7.947 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.430 | 0.695 |   2.295 |    8.642 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   2.587 |    8.934 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.309 | 0.199 |   2.787 |    9.134 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   2.979 |    9.326 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   3.132 |    9.479 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.102 | 0.333 |   3.464 |    9.811 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.116 |   3.580 |    9.927 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   3.754 |   10.101 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.423 | 0.261 |   4.015 |   10.362 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.460 | 0.381 |   4.396 |   10.743 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.207 | 0.225 |   4.620 |   10.967 | 
     | UART_RX/U2/U22            | A1 ^ -> Y v | OAI22X1M    | 0.215 | 0.166 |   4.786 |   11.133 | 
     | UART_RX/U2/\N_reg[0]      | D v         | SDFFRQX2M   | 0.215 | 0.000 |   4.786 |   11.133 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.347 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.317 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.281 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.061 | 0.087 |   0.153 |   -6.194 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.109 |   0.262 |   -6.085 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.105 |   0.367 |   -5.980 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.106 |   0.473 |   -5.874 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.582 |   -5.765 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.110 |   0.692 |   -5.655 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.048 | 0.107 |   0.798 |   -5.548 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.905 |   -5.442 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.111 |   1.017 |   -5.330 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.107 |   1.124 |   -5.223 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.180 |   1.304 |   -5.043 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.093 | 0.154 |   1.459 |   -4.888 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.067 | 0.074 |   1.532 |   -4.815 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   1.586 |   -4.761 | 
     | UART_RX/U2/\N_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   1.587 |   -4.760 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[12][2] /CK 
Endpoint:   RegFile/\memory_reg[12][2] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.157
- Arrival Time                  4.807
= Slack Time                    6.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    6.351 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.031 | 0.030 |   0.030 |    6.380 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.036 | 0.037 |   0.066 |    6.417 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.049 | 0.078 |   0.145 |    6.495 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.107 |   0.252 |    6.603 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.045 | 0.104 |   0.356 |    6.707 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.044 | 0.101 |   0.457 |    6.808 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.105 |   0.563 |    6.913 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.054 | 0.111 |   0.674 |    7.024 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.047 | 0.108 |   0.782 |    7.132 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.047 | 0.081 |   0.863 |    7.214 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.234 |   1.096 |    7.447 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.119 | 0.192 |   1.288 |    7.639 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.077 | 0.083 |   1.371 |    7.722 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.069 | 0.074 |   1.445 |    7.796 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.105 | 0.091 |   1.536 |    7.887 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.054 | 0.060 |   1.596 |    7.947 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.102 | 0.463 |   2.059 |    8.410 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.298 | 0.200 |   2.259 |    8.610 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.628 | 0.447 |   2.706 |    9.056 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.140 | 0.347 |   3.052 |    9.403 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.047 | 0.634 |   3.686 |   10.037 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.113 | 0.254 |   3.940 |   10.291 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.212 | 0.224 |   4.165 |   10.516 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.410 | 0.299 |   4.464 |   10.815 | 
     | RegFile/U345                        | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.343 |   4.807 |   11.157 | 
     | RegFile/\memory_reg[12][2]          | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.807 |   11.157 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -6.351 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -6.321 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.284 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.206 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.099 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -5.995 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -5.893 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -5.788 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -5.677 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -5.569 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -5.488 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.254 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.063 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -4.979 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -4.908 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -4.815 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -4.754 | 
     | RegFile/\memory_reg[12][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -4.750 | 
     +-------------------------------------------------------------------------------------------+ 

