/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire [31:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  reg [22:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [38:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_34z[7] ? celloutsig_0_17z[8] : celloutsig_0_17z[10];
  assign celloutsig_1_4z = ~in_data[187];
  assign celloutsig_0_11z = ~celloutsig_0_0z;
  assign celloutsig_0_12z = ~_00_;
  assign celloutsig_0_33z = ~celloutsig_0_20z[4];
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_6z) & (_01_ | celloutsig_1_8z));
  assign celloutsig_0_13z = celloutsig_0_12z | celloutsig_0_9z[3];
  assign celloutsig_0_24z = celloutsig_0_3z | celloutsig_0_6z[11];
  reg [7:0] _12_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 8'h00;
    else _12_ <= { celloutsig_1_3z[19:15], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _02_[7:5], _01_, _02_[3:0] } = _12_;
  reg [2:0] _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _13_ <= 3'h0;
    else _13_ <= { in_data[85:84], celloutsig_0_0z };
  assign { _00_, _03_[1:0] } = _13_;
  assign celloutsig_0_20z = in_data[36:31] & { celloutsig_0_6z[11:8], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_4z = { in_data[66:65], _00_, _03_[1:0], _00_, _03_[1:0], 2'h0, celloutsig_0_3z } == in_data[95:85];
  assign celloutsig_1_9z = { in_data[182:171], celloutsig_1_8z, celloutsig_1_4z, _02_[7:5], _01_, _02_[3:0], celloutsig_1_1z } >= { celloutsig_1_3z[16:3], celloutsig_1_8z, _02_[7:5], _01_, _02_[3:0] };
  assign celloutsig_0_22z = celloutsig_0_6z[7:5] >= { _00_, _03_[1:0] };
  assign celloutsig_0_0z = in_data[27] & ~(in_data[85]);
  assign celloutsig_1_0z = in_data[178] & ~(in_data[177]);
  assign celloutsig_0_19z = 1'h0 & ~(1'h1);
  assign celloutsig_0_30z = celloutsig_0_14z[16] & ~(celloutsig_0_7z[0]);
  assign celloutsig_0_7z = { in_data[6:4], 1'h0, celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, in_data[20:17], 1'h0 };
  assign celloutsig_1_10z = { in_data[109:105], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z } * in_data[163:156];
  assign celloutsig_1_14z = { _02_[7:5], _01_, _02_[3:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z } * { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_2z = { in_data[181:170], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } != in_data[164:146];
  assign celloutsig_1_8z = { celloutsig_1_3z[10:5], celloutsig_1_0z } != { celloutsig_1_3z[38:35], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_16z[15:10], celloutsig_1_2z } != { celloutsig_1_17z[5:0], celloutsig_1_11z };
  assign celloutsig_0_16z = { celloutsig_0_9z[1:0], 1'h0, _00_, _03_[1:0] } != { celloutsig_0_7z[5:1], celloutsig_0_13z };
  assign celloutsig_1_19z = - celloutsig_1_14z[6:0];
  assign celloutsig_1_3z = ~ in_data[174:136];
  assign celloutsig_1_12z = { _02_[7:5], _01_, _02_[3:1] } | { _02_[6:5], _01_, _02_[3:2], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[5:3], celloutsig_0_3z, celloutsig_0_0z } | celloutsig_0_7z[4:0];
  assign celloutsig_0_23z = & celloutsig_0_6z[13:8];
  assign celloutsig_0_3z = | in_data[94:87];
  assign celloutsig_1_1z = ~^ in_data[173:171];
  assign celloutsig_1_6z = ~^ { _02_[5], _01_, _02_[3] };
  assign celloutsig_1_11z = ~^ { celloutsig_1_10z[7], _02_[7:5], _01_, _02_[3:0] };
  assign celloutsig_0_6z = { in_data[77:64], celloutsig_0_4z } >> { in_data[85:72], 1'h0 };
  assign celloutsig_0_14z = { in_data[82:65], celloutsig_0_12z, celloutsig_0_3z, 1'h0 } >> { celloutsig_0_10z[17], 2'h3, celloutsig_0_10z[14:2], celloutsig_0_9z };
  assign celloutsig_1_17z = { celloutsig_1_10z[5:2], celloutsig_1_12z } >> celloutsig_1_3z[17:7];
  assign celloutsig_0_34z = { celloutsig_0_26z[7:0], celloutsig_0_13z } ~^ { celloutsig_0_7z[4:2], celloutsig_0_4z, _00_, _03_[1:0], celloutsig_0_30z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 23'h000000;
    else if (!clkin_data[128]) celloutsig_1_16z = { in_data[147:137], celloutsig_1_4z, celloutsig_1_11z, _02_[7:5], _01_, _02_[3:0], celloutsig_1_8z, celloutsig_1_8z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 3'h0;
    else if (!clkin_data[96]) celloutsig_0_15z = celloutsig_0_10z[28:26];
  assign celloutsig_0_26z[1] = ~ celloutsig_0_17z[2];
  assign { celloutsig_0_10z[23:18], celloutsig_0_10z[14:0], celloutsig_0_10z[17], celloutsig_0_10z[31:24] } = ~ { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, in_data[47:40] };
  assign { celloutsig_0_17z[2], celloutsig_0_17z[0], celloutsig_0_17z[10:3] } = ~ { celloutsig_0_12z, celloutsig_0_4z, in_data[20:13] };
  assign { celloutsig_0_26z[2], celloutsig_0_26z[5], celloutsig_0_26z[8:6], celloutsig_0_26z[0], celloutsig_0_26z[3], celloutsig_0_26z[4], celloutsig_0_26z[9] } = { celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z, in_data[63] } ^ { celloutsig_0_17z[3], celloutsig_0_17z[6], celloutsig_0_17z[9:7], celloutsig_0_0z, celloutsig_0_17z[4], celloutsig_0_17z[5], celloutsig_0_17z[10] };
  assign { out_data[37], out_data[32], out_data[36:35], out_data[49:38] } = { celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_6z[11:0] } & { celloutsig_0_20z[3], celloutsig_0_30z, celloutsig_0_20z[2:1], celloutsig_0_10z[25:17], celloutsig_0_24z, celloutsig_0_20z[5:4] };
  assign _02_[4] = _01_;
  assign _03_[2] = _00_;
  assign celloutsig_0_10z[16:15] = 2'h3;
  assign celloutsig_0_17z[1] = 1'h1;
  assign { out_data[128], out_data[102:96], out_data[34:33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 2'h0, celloutsig_0_40z };
endmodule
