
HC-SR04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000865c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08008800  08008800  00018800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cdc  08008cdc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008cdc  08008cdc  00018cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ce4  08008ce4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ce4  08008ce4  00018ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ce8  08008ce8  00018ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008cec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  200001e0  08008ecc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08008ecc  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f46d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002040  00000000  00000000  0002f67d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  000316c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba0  00000000  00000000  00032338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017667  00000000  00000000  00032ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e867  00000000  00000000  0004a53f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e938  00000000  00000000  00058da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e76de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000496c  00000000  00000000  000e7734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080087e4 	.word	0x080087e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080087e4 	.word	0x080087e4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	4b10      	ldr	r3, [pc, #64]	; (8001048 <MX_GPIO_Init+0x4c>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a0f      	ldr	r2, [pc, #60]	; (8001048 <MX_GPIO_Init+0x4c>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <MX_GPIO_Init+0x4c>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <MX_GPIO_Init+0x4c>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a08      	ldr	r2, [pc, #32]	; (8001048 <MX_GPIO_Init+0x4c>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b06      	ldr	r3, [pc, #24]	; (8001048 <MX_GPIO_Init+0x4c>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	603b      	str	r3, [r7, #0]
 8001038:	683b      	ldr	r3, [r7, #0]

}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40023800 	.word	0x40023800

0800104c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b0a      	cmp	r3, #10
 8001058:	d102      	bne.n	8001060 <__io_putchar+0x14>
    __io_putchar('\r');
 800105a:	200d      	movs	r0, #13
 800105c:	f7ff fff6 	bl	800104c <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001060:	1d39      	adds	r1, r7, #4
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
 8001066:	2201      	movs	r2, #1
 8001068:	4803      	ldr	r0, [pc, #12]	; (8001078 <__io_putchar+0x2c>)
 800106a:	f002 fc82 	bl	8003972 <HAL_UART_Transmit>

  return 1;
 800106e:	2301      	movs	r3, #1
}
 8001070:	4618      	mov	r0, r3
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20000250 	.word	0x20000250

0800107c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001082:	f000 fb9f 	bl	80017c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001086:	f000 f83f 	bl	8001108 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108a:	f7ff ffb7 	bl	8000ffc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800108e:	f000 fafd 	bl	800168c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001092:	f000 f9d3 	bl	800143c <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8001096:	2100      	movs	r1, #0
 8001098:	4818      	ldr	r0, [pc, #96]	; (80010fc <main+0x80>)
 800109a:	f001 fc8d 	bl	80029b8 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 800109e:	2104      	movs	r1, #4
 80010a0:	4816      	ldr	r0, [pc, #88]	; (80010fc <main+0x80>)
 80010a2:	f001 fc89 	bl	80029b8 <HAL_TIM_IC_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80010a6:	2108      	movs	r1, #8
 80010a8:	4814      	ldr	r0, [pc, #80]	; (80010fc <main+0x80>)
 80010aa:	f001 fb7b 	bl	80027a4 <HAL_TIM_PWM_Start>
  HAL_Delay(1000);
 80010ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010b2:	f000 fbf9 	bl	80018a8 <HAL_Delay>

  while (1)
  {
  	uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 80010b6:	2100      	movs	r1, #0
 80010b8:	4810      	ldr	r0, [pc, #64]	; (80010fc <main+0x80>)
 80010ba:	f001 ff71 	bl	8002fa0 <HAL_TIM_ReadCapturedValue>
 80010be:	6078      	str	r0, [r7, #4]
  	uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 80010c0:	2104      	movs	r1, #4
 80010c2:	480e      	ldr	r0, [pc, #56]	; (80010fc <main+0x80>)
 80010c4:	f001 ff6c 	bl	8002fa0 <HAL_TIM_ReadCapturedValue>
 80010c8:	6038      	str	r0, [r7, #0]
  	printf("%.1f cm\n", (stop - start) / 58.0f);
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	ee07 3a90 	vmov	s15, r3
 80010d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010d8:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001100 <main+0x84>
 80010dc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80010e0:	ee16 0a90 	vmov	r0, s13
 80010e4:	f7ff fa38 	bl	8000558 <__aeabi_f2d>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4805      	ldr	r0, [pc, #20]	; (8001104 <main+0x88>)
 80010ee:	f003 fdb5 	bl	8004c5c <iprintf>
  	HAL_Delay(1000);
 80010f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f6:	f000 fbd7 	bl	80018a8 <HAL_Delay>
  {
 80010fa:	e7dc      	b.n	80010b6 <main+0x3a>
 80010fc:	20000208 	.word	0x20000208
 8001100:	42680000 	.word	0x42680000
 8001104:	08008800 	.word	0x08008800

08001108 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b094      	sub	sp, #80	; 0x50
 800110c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110e:	f107 0320 	add.w	r3, r7, #32
 8001112:	2230      	movs	r2, #48	; 0x30
 8001114:	2100      	movs	r1, #0
 8001116:	4618      	mov	r0, r3
 8001118:	f002 ff1e 	bl	8003f58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800111c:	f107 030c 	add.w	r3, r7, #12
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800112c:	2300      	movs	r3, #0
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	4b28      	ldr	r3, [pc, #160]	; (80011d4 <SystemClock_Config+0xcc>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001134:	4a27      	ldr	r2, [pc, #156]	; (80011d4 <SystemClock_Config+0xcc>)
 8001136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800113a:	6413      	str	r3, [r2, #64]	; 0x40
 800113c:	4b25      	ldr	r3, [pc, #148]	; (80011d4 <SystemClock_Config+0xcc>)
 800113e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001148:	2300      	movs	r3, #0
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	4b22      	ldr	r3, [pc, #136]	; (80011d8 <SystemClock_Config+0xd0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001154:	4a20      	ldr	r2, [pc, #128]	; (80011d8 <SystemClock_Config+0xd0>)
 8001156:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <SystemClock_Config+0xd0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001168:	2302      	movs	r3, #2
 800116a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800116c:	2301      	movs	r3, #1
 800116e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001170:	2310      	movs	r3, #16
 8001172:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001174:	2302      	movs	r3, #2
 8001176:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001178:	2300      	movs	r3, #0
 800117a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800117c:	2308      	movs	r3, #8
 800117e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001180:	2350      	movs	r3, #80	; 0x50
 8001182:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001184:	2302      	movs	r3, #2
 8001186:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001188:	2304      	movs	r3, #4
 800118a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118c:	f107 0320 	add.w	r3, r7, #32
 8001190:	4618      	mov	r0, r3
 8001192:	f000 fe17 	bl	8001dc4 <HAL_RCC_OscConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800119c:	f000 f81e 	bl	80011dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a0:	230f      	movs	r3, #15
 80011a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a4:	2302      	movs	r3, #2
 80011a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	2102      	movs	r1, #2
 80011bc:	4618      	mov	r0, r3
 80011be:	f001 f879 	bl	80022b4 <HAL_RCC_ClockConfig>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011c8:	f000 f808 	bl	80011dc <Error_Handler>
  }
}
 80011cc:	bf00      	nop
 80011ce:	3750      	adds	r7, #80	; 0x50
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40007000 	.word	0x40007000

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <Error_Handler+0x8>
	...

080011e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	4b10      	ldr	r3, [pc, #64]	; (8001234 <HAL_MspInit+0x4c>)
 80011f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f6:	4a0f      	ldr	r2, [pc, #60]	; (8001234 <HAL_MspInit+0x4c>)
 80011f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011fc:	6453      	str	r3, [r2, #68]	; 0x44
 80011fe:	4b0d      	ldr	r3, [pc, #52]	; (8001234 <HAL_MspInit+0x4c>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <HAL_MspInit+0x4c>)
 8001210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001212:	4a08      	ldr	r2, [pc, #32]	; (8001234 <HAL_MspInit+0x4c>)
 8001214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001218:	6413      	str	r3, [r2, #64]	; 0x40
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_MspInit+0x4c>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	40023800 	.word	0x40023800

08001238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800123c:	e7fe      	b.n	800123c <NMI_Handler+0x4>

0800123e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001242:	e7fe      	b.n	8001242 <HardFault_Handler+0x4>

08001244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001248:	e7fe      	b.n	8001248 <MemManage_Handler+0x4>

0800124a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800124e:	e7fe      	b.n	800124e <BusFault_Handler+0x4>

08001250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001254:	e7fe      	b.n	8001254 <UsageFault_Handler+0x4>

08001256 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001284:	f000 faf0 	bl	8001868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}

0800128c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return 1;
 8001290:	2301      	movs	r3, #1
}
 8001292:	4618      	mov	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <_kill>:

int _kill(int pid, int sig)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80012a6:	f002 fe2d 	bl	8003f04 <__errno>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2216      	movs	r2, #22
 80012ae:	601a      	str	r2, [r3, #0]
	return -1;
 80012b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <_exit>:

void _exit (int status)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012c4:	f04f 31ff 	mov.w	r1, #4294967295
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ffe7 	bl	800129c <_kill>
	while (1) {}		/* Make sure we hang here */
 80012ce:	e7fe      	b.n	80012ce <_exit+0x12>

080012d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	e00a      	b.n	80012f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012e2:	f3af 8000 	nop.w
 80012e6:	4601      	mov	r1, r0
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	60ba      	str	r2, [r7, #8]
 80012ee:	b2ca      	uxtb	r2, r1
 80012f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3301      	adds	r3, #1
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	dbf0      	blt.n	80012e2 <_read+0x12>
	}

return len;
 8001300:	687b      	ldr	r3, [r7, #4]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b086      	sub	sp, #24
 800130e:	af00      	add	r7, sp, #0
 8001310:	60f8      	str	r0, [r7, #12]
 8001312:	60b9      	str	r1, [r7, #8]
 8001314:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	e009      	b.n	8001330 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	1c5a      	adds	r2, r3, #1
 8001320:	60ba      	str	r2, [r7, #8]
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fe91 	bl	800104c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	3301      	adds	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	429a      	cmp	r2, r3
 8001336:	dbf1      	blt.n	800131c <_write+0x12>
	}
	return len;
 8001338:	687b      	ldr	r3, [r7, #4]
}
 800133a:	4618      	mov	r0, r3
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <_close>:

int _close(int file)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
	return -1;
 800134a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800134e:	4618      	mov	r0, r3
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800135a:	b480      	push	{r7}
 800135c:	b083      	sub	sp, #12
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
 8001362:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800136a:	605a      	str	r2, [r3, #4]
	return 0;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <_isatty>:

int _isatty(int file)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
	return 1;
 8001382:	2301      	movs	r3, #1
}
 8001384:	4618      	mov	r0, r3
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
	return 0;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
	...

080013ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b4:	4a14      	ldr	r2, [pc, #80]	; (8001408 <_sbrk+0x5c>)
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <_sbrk+0x60>)
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013c0:	4b13      	ldr	r3, [pc, #76]	; (8001410 <_sbrk+0x64>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d102      	bne.n	80013ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <_sbrk+0x64>)
 80013ca:	4a12      	ldr	r2, [pc, #72]	; (8001414 <_sbrk+0x68>)
 80013cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ce:	4b10      	ldr	r3, [pc, #64]	; (8001410 <_sbrk+0x64>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d207      	bcs.n	80013ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013dc:	f002 fd92 	bl	8003f04 <__errno>
 80013e0:	4603      	mov	r3, r0
 80013e2:	220c      	movs	r2, #12
 80013e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ea:	e009      	b.n	8001400 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <_sbrk+0x64>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013f2:	4b07      	ldr	r3, [pc, #28]	; (8001410 <_sbrk+0x64>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	4a05      	ldr	r2, [pc, #20]	; (8001410 <_sbrk+0x64>)
 80013fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013fe:	68fb      	ldr	r3, [r7, #12]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20018000 	.word	0x20018000
 800140c:	00000400 	.word	0x00000400
 8001410:	200001fc 	.word	0x200001fc
 8001414:	200002a8 	.word	0x200002a8

08001418 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800141c:	4b06      	ldr	r3, [pc, #24]	; (8001438 <SystemInit+0x20>)
 800141e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001422:	4a05      	ldr	r2, [pc, #20]	; (8001438 <SystemInit+0x20>)
 8001424:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001428:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b092      	sub	sp, #72	; 0x48
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800145a:	f107 0320 	add.w	r3, r7, #32
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
 8001476:	615a      	str	r2, [r3, #20]
 8001478:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800147a:	4b43      	ldr	r3, [pc, #268]	; (8001588 <MX_TIM2_Init+0x14c>)
 800147c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001480:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001482:	4b41      	ldr	r3, [pc, #260]	; (8001588 <MX_TIM2_Init+0x14c>)
 8001484:	224f      	movs	r2, #79	; 0x4f
 8001486:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001488:	4b3f      	ldr	r3, [pc, #252]	; (8001588 <MX_TIM2_Init+0x14c>)
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 800148e:	4b3e      	ldr	r3, [pc, #248]	; (8001588 <MX_TIM2_Init+0x14c>)
 8001490:	4a3e      	ldr	r2, [pc, #248]	; (800158c <MX_TIM2_Init+0x150>)
 8001492:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b3c      	ldr	r3, [pc, #240]	; (8001588 <MX_TIM2_Init+0x14c>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149a:	4b3b      	ldr	r3, [pc, #236]	; (8001588 <MX_TIM2_Init+0x14c>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014a0:	4839      	ldr	r0, [pc, #228]	; (8001588 <MX_TIM2_Init+0x14c>)
 80014a2:	f001 f8d7 	bl	8002654 <HAL_TIM_Base_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80014ac:	f7ff fe96 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014ba:	4619      	mov	r1, r3
 80014bc:	4832      	ldr	r0, [pc, #200]	; (8001588 <MX_TIM2_Init+0x14c>)
 80014be:	f001 fca7 	bl	8002e10 <HAL_TIM_ConfigClockSource>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80014c8:	f7ff fe88 	bl	80011dc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80014cc:	482e      	ldr	r0, [pc, #184]	; (8001588 <MX_TIM2_Init+0x14c>)
 80014ce:	f001 fa19 	bl	8002904 <HAL_TIM_IC_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80014d8:	f7ff fe80 	bl	80011dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014dc:	482a      	ldr	r0, [pc, #168]	; (8001588 <MX_TIM2_Init+0x14c>)
 80014de:	f001 f908 	bl	80026f2 <HAL_TIM_PWM_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80014e8:	f7ff fe78 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ec:	2300      	movs	r3, #0
 80014ee:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014f8:	4619      	mov	r1, r3
 80014fa:	4823      	ldr	r0, [pc, #140]	; (8001588 <MX_TIM2_Init+0x14c>)
 80014fc:	f002 f97e 	bl	80037fc <HAL_TIMEx_MasterConfigSynchronization>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8001506:	f7ff fe69 	bl	80011dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800150a:	2300      	movs	r3, #0
 800150c:	623b      	str	r3, [r7, #32]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800150e:	2301      	movs	r3, #1
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICFilter = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800151a:	f107 0320 	add.w	r3, r7, #32
 800151e:	2200      	movs	r2, #0
 8001520:	4619      	mov	r1, r3
 8001522:	4819      	ldr	r0, [pc, #100]	; (8001588 <MX_TIM2_Init+0x14c>)
 8001524:	f001 fb16 	bl	8002b54 <HAL_TIM_IC_ConfigChannel>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 800152e:	f7ff fe55 	bl	80011dc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001532:	2302      	movs	r3, #2
 8001534:	623b      	str	r3, [r7, #32]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001536:	2302      	movs	r3, #2
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800153a:	f107 0320 	add.w	r3, r7, #32
 800153e:	2204      	movs	r2, #4
 8001540:	4619      	mov	r1, r3
 8001542:	4811      	ldr	r0, [pc, #68]	; (8001588 <MX_TIM2_Init+0x14c>)
 8001544:	f001 fb06 	bl	8002b54 <HAL_TIM_IC_ConfigChannel>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM2_Init+0x116>
  {
    Error_Handler();
 800154e:	f7ff fe45 	bl	80011dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001552:	2360      	movs	r3, #96	; 0x60
 8001554:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 8001556:	230a      	movs	r3, #10
 8001558:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800155e:	2300      	movs	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	2208      	movs	r2, #8
 8001566:	4619      	mov	r1, r3
 8001568:	4807      	ldr	r0, [pc, #28]	; (8001588 <MX_TIM2_Init+0x14c>)
 800156a:	f001 fb8f 	bl	8002c8c <HAL_TIM_PWM_ConfigChannel>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_TIM2_Init+0x13c>
  {
    Error_Handler();
 8001574:	f7ff fe32 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001578:	4803      	ldr	r0, [pc, #12]	; (8001588 <MX_TIM2_Init+0x14c>)
 800157a:	f000 f84f 	bl	800161c <HAL_TIM_MspPostInit>

}
 800157e:	bf00      	nop
 8001580:	3748      	adds	r7, #72	; 0x48
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000208 	.word	0x20000208
 800158c:	000f423f 	.word	0x000f423f

08001590 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	; 0x28
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015b0:	d12b      	bne.n	800160a <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
 80015b6:	4b17      	ldr	r3, [pc, #92]	; (8001614 <HAL_TIM_Base_MspInit+0x84>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	4a16      	ldr	r2, [pc, #88]	; (8001614 <HAL_TIM_Base_MspInit+0x84>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6413      	str	r3, [r2, #64]	; 0x40
 80015c2:	4b14      	ldr	r3, [pc, #80]	; (8001614 <HAL_TIM_Base_MspInit+0x84>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	4b10      	ldr	r3, [pc, #64]	; (8001614 <HAL_TIM_Base_MspInit+0x84>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a0f      	ldr	r2, [pc, #60]	; (8001614 <HAL_TIM_Base_MspInit+0x84>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <HAL_TIM_Base_MspInit+0x84>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015ea:	2301      	movs	r3, #1
 80015ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ee:	2302      	movs	r3, #2
 80015f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015fa:	2301      	movs	r3, #1
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4619      	mov	r1, r3
 8001604:	4804      	ldr	r0, [pc, #16]	; (8001618 <HAL_TIM_Base_MspInit+0x88>)
 8001606:	f000 fa59 	bl	8001abc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800160a:	bf00      	nop
 800160c:	3728      	adds	r7, #40	; 0x28
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023800 	.word	0x40023800
 8001618:	40020000 	.word	0x40020000

0800161c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 030c 	add.w	r3, r7, #12
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800163c:	d11e      	bne.n	800167c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <HAL_TIM_MspPostInit+0x68>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a0f      	ldr	r2, [pc, #60]	; (8001684 <HAL_TIM_MspPostInit+0x68>)
 8001648:	f043 0302 	orr.w	r3, r3, #2
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <HAL_TIM_MspPostInit+0x68>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	60bb      	str	r3, [r7, #8]
 8001658:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800165a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800165e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2300      	movs	r3, #0
 800166a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800166c:	2301      	movs	r3, #1
 800166e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001670:	f107 030c 	add.w	r3, r7, #12
 8001674:	4619      	mov	r1, r3
 8001676:	4804      	ldr	r0, [pc, #16]	; (8001688 <HAL_TIM_MspPostInit+0x6c>)
 8001678:	f000 fa20 	bl	8001abc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800167c:	bf00      	nop
 800167e:	3720      	adds	r7, #32
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40023800 	.word	0x40023800
 8001688:	40020400 	.word	0x40020400

0800168c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <MX_USART2_UART_Init+0x50>)
 8001694:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 8001698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800169c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016b2:	220c      	movs	r2, #12
 80016b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_USART2_UART_Init+0x4c>)
 80016c4:	f002 f908 	bl	80038d8 <HAL_UART_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ce:	f7ff fd85 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000250 	.word	0x20000250
 80016dc:	40004400 	.word	0x40004400

080016e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a19      	ldr	r2, [pc, #100]	; (8001764 <HAL_UART_MspInit+0x84>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d12b      	bne.n	800175a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	4b18      	ldr	r3, [pc, #96]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	4a17      	ldr	r2, [pc, #92]	; (8001768 <HAL_UART_MspInit+0x88>)
 800170c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001710:	6413      	str	r3, [r2, #64]	; 0x40
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	4b11      	ldr	r3, [pc, #68]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a10      	ldr	r2, [pc, #64]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800173a:	230c      	movs	r3, #12
 800173c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001746:	2303      	movs	r3, #3
 8001748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800174a:	2307      	movs	r3, #7
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <HAL_UART_MspInit+0x8c>)
 8001756:	f000 f9b1 	bl	8001abc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40004400 	.word	0x40004400
 8001768:	40023800 	.word	0x40023800
 800176c:	40020000 	.word	0x40020000

08001770 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001770:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001774:	480d      	ldr	r0, [pc, #52]	; (80017ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001776:	490e      	ldr	r1, [pc, #56]	; (80017b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001778:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a0b      	ldr	r2, [pc, #44]	; (80017b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800178c:	4c0b      	ldr	r4, [pc, #44]	; (80017bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800179a:	f7ff fe3d 	bl	8001418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800179e:	f002 fbb7 	bl	8003f10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a2:	f7ff fc6b 	bl	800107c <main>
  bx  lr    
 80017a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80017ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80017b4:	08008cec 	.word	0x08008cec
  ldr r2, =_sbss
 80017b8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80017bc:	200002a8 	.word	0x200002a8

080017c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c0:	e7fe      	b.n	80017c0 <ADC_IRQHandler>
	...

080017c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017c8:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <HAL_Init+0x40>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0d      	ldr	r2, [pc, #52]	; (8001804 <HAL_Init+0x40>)
 80017ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <HAL_Init+0x40>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <HAL_Init+0x40>)
 80017da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <HAL_Init+0x40>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a07      	ldr	r2, [pc, #28]	; (8001804 <HAL_Init+0x40>)
 80017e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ec:	2003      	movs	r0, #3
 80017ee:	f000 f931 	bl	8001a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017f2:	200f      	movs	r0, #15
 80017f4:	f000 f808 	bl	8001808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017f8:	f7ff fcf6 	bl	80011e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40023c00 	.word	0x40023c00

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001810:	4b12      	ldr	r3, [pc, #72]	; (800185c <HAL_InitTick+0x54>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b12      	ldr	r3, [pc, #72]	; (8001860 <HAL_InitTick+0x58>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800181e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001822:	fbb2 f3f3 	udiv	r3, r2, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f93b 	bl	8001aa2 <HAL_SYSTICK_Config>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e00e      	b.n	8001854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b0f      	cmp	r3, #15
 800183a:	d80a      	bhi.n	8001852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800183c:	2200      	movs	r2, #0
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	f04f 30ff 	mov.w	r0, #4294967295
 8001844:	f000 f911 	bl	8001a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001848:	4a06      	ldr	r2, [pc, #24]	; (8001864 <HAL_InitTick+0x5c>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	e000      	b.n	8001854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000000 	.word	0x20000000
 8001860:	20000008 	.word	0x20000008
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <HAL_IncTick+0x20>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	461a      	mov	r2, r3
 8001872:	4b06      	ldr	r3, [pc, #24]	; (800188c <HAL_IncTick+0x24>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4413      	add	r3, r2
 8001878:	4a04      	ldr	r2, [pc, #16]	; (800188c <HAL_IncTick+0x24>)
 800187a:	6013      	str	r3, [r2, #0]
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	20000008 	.word	0x20000008
 800188c:	20000294 	.word	0x20000294

08001890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return uwTick;
 8001894:	4b03      	ldr	r3, [pc, #12]	; (80018a4 <HAL_GetTick+0x14>)
 8001896:	681b      	ldr	r3, [r3, #0]
}
 8001898:	4618      	mov	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000294 	.word	0x20000294

080018a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b0:	f7ff ffee 	bl	8001890 <HAL_GetTick>
 80018b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c0:	d005      	beq.n	80018ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <HAL_Delay+0x44>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	461a      	mov	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	4413      	add	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018ce:	bf00      	nop
 80018d0:	f7ff ffde 	bl	8001890 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d8f7      	bhi.n	80018d0 <HAL_Delay+0x28>
  {
  }
}
 80018e0:	bf00      	nop
 80018e2:	bf00      	nop
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20000008 	.word	0x20000008

080018f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800190c:	4013      	ands	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001918:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800191c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001922:	4a04      	ldr	r2, [pc, #16]	; (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	60d3      	str	r3, [r2, #12]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <__NVIC_GetPriorityGrouping+0x18>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	0a1b      	lsrs	r3, r3, #8
 8001942:	f003 0307 	and.w	r3, r3, #7
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	6039      	str	r1, [r7, #0]
 800195e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001964:	2b00      	cmp	r3, #0
 8001966:	db0a      	blt.n	800197e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	b2da      	uxtb	r2, r3
 800196c:	490c      	ldr	r1, [pc, #48]	; (80019a0 <__NVIC_SetPriority+0x4c>)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	0112      	lsls	r2, r2, #4
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	440b      	add	r3, r1
 8001978:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800197c:	e00a      	b.n	8001994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	b2da      	uxtb	r2, r3
 8001982:	4908      	ldr	r1, [pc, #32]	; (80019a4 <__NVIC_SetPriority+0x50>)
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	3b04      	subs	r3, #4
 800198c:	0112      	lsls	r2, r2, #4
 800198e:	b2d2      	uxtb	r2, r2
 8001990:	440b      	add	r3, r1
 8001992:	761a      	strb	r2, [r3, #24]
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	e000e100 	.word	0xe000e100
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b089      	sub	sp, #36	; 0x24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f1c3 0307 	rsb	r3, r3, #7
 80019c2:	2b04      	cmp	r3, #4
 80019c4:	bf28      	it	cs
 80019c6:	2304      	movcs	r3, #4
 80019c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3304      	adds	r3, #4
 80019ce:	2b06      	cmp	r3, #6
 80019d0:	d902      	bls.n	80019d8 <NVIC_EncodePriority+0x30>
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3b03      	subs	r3, #3
 80019d6:	e000      	b.n	80019da <NVIC_EncodePriority+0x32>
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019dc:	f04f 32ff 	mov.w	r2, #4294967295
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	fa02 f303 	lsl.w	r3, r2, r3
 80019e6:	43da      	mvns	r2, r3
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	401a      	ands	r2, r3
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f0:	f04f 31ff 	mov.w	r1, #4294967295
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	fa01 f303 	lsl.w	r3, r1, r3
 80019fa:	43d9      	mvns	r1, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	4313      	orrs	r3, r2
         );
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3724      	adds	r7, #36	; 0x24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
	...

08001a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a20:	d301      	bcc.n	8001a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00f      	b.n	8001a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <SysTick_Config+0x40>)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a2e:	210f      	movs	r1, #15
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295
 8001a34:	f7ff ff8e 	bl	8001954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <SysTick_Config+0x40>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <SysTick_Config+0x40>)
 8001a40:	2207      	movs	r2, #7
 8001a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	e000e010 	.word	0xe000e010

08001a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff47 	bl	80018f0 <__NVIC_SetPriorityGrouping>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
 8001a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a7c:	f7ff ff5c 	bl	8001938 <__NVIC_GetPriorityGrouping>
 8001a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	68b9      	ldr	r1, [r7, #8]
 8001a86:	6978      	ldr	r0, [r7, #20]
 8001a88:	f7ff ff8e 	bl	80019a8 <NVIC_EncodePriority>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff5d 	bl	8001954 <__NVIC_SetPriority>
}
 8001a9a:	bf00      	nop
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ffb0 	bl	8001a10 <SysTick_Config>
 8001ab0:	4603      	mov	r3, r0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
 8001ad6:	e159      	b.n	8001d8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ad8:	2201      	movs	r2, #1
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	f040 8148 	bne.w	8001d86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f003 0303 	and.w	r3, r3, #3
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d005      	beq.n	8001b0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d130      	bne.n	8001b70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2203      	movs	r2, #3
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4013      	ands	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	68da      	ldr	r2, [r3, #12]
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b44:	2201      	movs	r2, #1
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	091b      	lsrs	r3, r3, #4
 8001b5a:	f003 0201 	and.w	r2, r3, #1
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b03      	cmp	r3, #3
 8001b7a:	d017      	beq.n	8001bac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	2203      	movs	r2, #3
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d123      	bne.n	8001c00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	08da      	lsrs	r2, r3, #3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3208      	adds	r2, #8
 8001bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	220f      	movs	r2, #15
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	691a      	ldr	r2, [r3, #16]
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f003 0307 	and.w	r3, r3, #7
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	08da      	lsrs	r2, r3, #3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3208      	adds	r2, #8
 8001bfa:	69b9      	ldr	r1, [r7, #24]
 8001bfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0203 	and.w	r2, r3, #3
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 80a2 	beq.w	8001d86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4b57      	ldr	r3, [pc, #348]	; (8001da4 <HAL_GPIO_Init+0x2e8>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	4a56      	ldr	r2, [pc, #344]	; (8001da4 <HAL_GPIO_Init+0x2e8>)
 8001c4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c50:	6453      	str	r3, [r2, #68]	; 0x44
 8001c52:	4b54      	ldr	r3, [pc, #336]	; (8001da4 <HAL_GPIO_Init+0x2e8>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c5e:	4a52      	ldr	r2, [pc, #328]	; (8001da8 <HAL_GPIO_Init+0x2ec>)
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	089b      	lsrs	r3, r3, #2
 8001c64:	3302      	adds	r3, #2
 8001c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	f003 0303 	and.w	r3, r3, #3
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	220f      	movs	r2, #15
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a49      	ldr	r2, [pc, #292]	; (8001dac <HAL_GPIO_Init+0x2f0>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d019      	beq.n	8001cbe <HAL_GPIO_Init+0x202>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a48      	ldr	r2, [pc, #288]	; (8001db0 <HAL_GPIO_Init+0x2f4>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d013      	beq.n	8001cba <HAL_GPIO_Init+0x1fe>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a47      	ldr	r2, [pc, #284]	; (8001db4 <HAL_GPIO_Init+0x2f8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d00d      	beq.n	8001cb6 <HAL_GPIO_Init+0x1fa>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a46      	ldr	r2, [pc, #280]	; (8001db8 <HAL_GPIO_Init+0x2fc>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d007      	beq.n	8001cb2 <HAL_GPIO_Init+0x1f6>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a45      	ldr	r2, [pc, #276]	; (8001dbc <HAL_GPIO_Init+0x300>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d101      	bne.n	8001cae <HAL_GPIO_Init+0x1f2>
 8001caa:	2304      	movs	r3, #4
 8001cac:	e008      	b.n	8001cc0 <HAL_GPIO_Init+0x204>
 8001cae:	2307      	movs	r3, #7
 8001cb0:	e006      	b.n	8001cc0 <HAL_GPIO_Init+0x204>
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e004      	b.n	8001cc0 <HAL_GPIO_Init+0x204>
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	e002      	b.n	8001cc0 <HAL_GPIO_Init+0x204>
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e000      	b.n	8001cc0 <HAL_GPIO_Init+0x204>
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	69fa      	ldr	r2, [r7, #28]
 8001cc2:	f002 0203 	and.w	r2, r2, #3
 8001cc6:	0092      	lsls	r2, r2, #2
 8001cc8:	4093      	lsls	r3, r2
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cd0:	4935      	ldr	r1, [pc, #212]	; (8001da8 <HAL_GPIO_Init+0x2ec>)
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	089b      	lsrs	r3, r3, #2
 8001cd6:	3302      	adds	r3, #2
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cde:	4b38      	ldr	r3, [pc, #224]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	43db      	mvns	r3, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4013      	ands	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d02:	4a2f      	ldr	r2, [pc, #188]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001d08:	4b2d      	ldr	r3, [pc, #180]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	43db      	mvns	r3, r3
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	4013      	ands	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d003      	beq.n	8001d2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d2c:	4a24      	ldr	r2, [pc, #144]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d32:	4b23      	ldr	r3, [pc, #140]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d56:	4a1a      	ldr	r2, [pc, #104]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d5c:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d003      	beq.n	8001d80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d80:	4a0f      	ldr	r2, [pc, #60]	; (8001dc0 <HAL_GPIO_Init+0x304>)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	61fb      	str	r3, [r7, #28]
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	2b0f      	cmp	r3, #15
 8001d90:	f67f aea2 	bls.w	8001ad8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	3724      	adds	r7, #36	; 0x24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40013800 	.word	0x40013800
 8001dac:	40020000 	.word	0x40020000
 8001db0:	40020400 	.word	0x40020400
 8001db4:	40020800 	.word	0x40020800
 8001db8:	40020c00 	.word	0x40020c00
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40013c00 	.word	0x40013c00

08001dc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e264      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d075      	beq.n	8001ece <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001de2:	4ba3      	ldr	r3, [pc, #652]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f003 030c 	and.w	r3, r3, #12
 8001dea:	2b04      	cmp	r3, #4
 8001dec:	d00c      	beq.n	8001e08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dee:	4ba0      	ldr	r3, [pc, #640]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d112      	bne.n	8001e20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dfa:	4b9d      	ldr	r3, [pc, #628]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e06:	d10b      	bne.n	8001e20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e08:	4b99      	ldr	r3, [pc, #612]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d05b      	beq.n	8001ecc <HAL_RCC_OscConfig+0x108>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d157      	bne.n	8001ecc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e23f      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e28:	d106      	bne.n	8001e38 <HAL_RCC_OscConfig+0x74>
 8001e2a:	4b91      	ldr	r3, [pc, #580]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a90      	ldr	r2, [pc, #576]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	e01d      	b.n	8001e74 <HAL_RCC_OscConfig+0xb0>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e40:	d10c      	bne.n	8001e5c <HAL_RCC_OscConfig+0x98>
 8001e42:	4b8b      	ldr	r3, [pc, #556]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a8a      	ldr	r2, [pc, #552]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	4b88      	ldr	r3, [pc, #544]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a87      	ldr	r2, [pc, #540]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	e00b      	b.n	8001e74 <HAL_RCC_OscConfig+0xb0>
 8001e5c:	4b84      	ldr	r3, [pc, #528]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a83      	ldr	r2, [pc, #524]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	4b81      	ldr	r3, [pc, #516]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a80      	ldr	r2, [pc, #512]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d013      	beq.n	8001ea4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7c:	f7ff fd08 	bl	8001890 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e84:	f7ff fd04 	bl	8001890 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b64      	cmp	r3, #100	; 0x64
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e204      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e96:	4b76      	ldr	r3, [pc, #472]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0xc0>
 8001ea2:	e014      	b.n	8001ece <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea4:	f7ff fcf4 	bl	8001890 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eac:	f7ff fcf0 	bl	8001890 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b64      	cmp	r3, #100	; 0x64
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e1f0      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ebe:	4b6c      	ldr	r3, [pc, #432]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1f0      	bne.n	8001eac <HAL_RCC_OscConfig+0xe8>
 8001eca:	e000      	b.n	8001ece <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d063      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eda:	4b65      	ldr	r3, [pc, #404]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 030c 	and.w	r3, r3, #12
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d00b      	beq.n	8001efe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ee6:	4b62      	ldr	r3, [pc, #392]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d11c      	bne.n	8001f2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ef2:	4b5f      	ldr	r3, [pc, #380]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d116      	bne.n	8001f2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001efe:	4b5c      	ldr	r3, [pc, #368]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d005      	beq.n	8001f16 <HAL_RCC_OscConfig+0x152>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d001      	beq.n	8001f16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e1c4      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f16:	4b56      	ldr	r3, [pc, #344]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	4952      	ldr	r1, [pc, #328]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2a:	e03a      	b.n	8001fa2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d020      	beq.n	8001f76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f34:	4b4f      	ldr	r3, [pc, #316]	; (8002074 <HAL_RCC_OscConfig+0x2b0>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fca9 	bl	8001890 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f42:	f7ff fca5 	bl	8001890 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e1a5      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f54:	4b46      	ldr	r3, [pc, #280]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f0      	beq.n	8001f42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f60:	4b43      	ldr	r3, [pc, #268]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4940      	ldr	r1, [pc, #256]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	600b      	str	r3, [r1, #0]
 8001f74:	e015      	b.n	8001fa2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f76:	4b3f      	ldr	r3, [pc, #252]	; (8002074 <HAL_RCC_OscConfig+0x2b0>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f7c:	f7ff fc88 	bl	8001890 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f84:	f7ff fc84 	bl	8001890 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e184      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f96:	4b36      	ldr	r3, [pc, #216]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f0      	bne.n	8001f84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0308 	and.w	r3, r3, #8
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d030      	beq.n	8002010 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d016      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fb6:	4b30      	ldr	r3, [pc, #192]	; (8002078 <HAL_RCC_OscConfig+0x2b4>)
 8001fb8:	2201      	movs	r2, #1
 8001fba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fbc:	f7ff fc68 	bl	8001890 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fc4:	f7ff fc64 	bl	8001890 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e164      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd6:	4b26      	ldr	r3, [pc, #152]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8001fd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f0      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x200>
 8001fe2:	e015      	b.n	8002010 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fe4:	4b24      	ldr	r3, [pc, #144]	; (8002078 <HAL_RCC_OscConfig+0x2b4>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fea:	f7ff fc51 	bl	8001890 <HAL_GetTick>
 8001fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff0:	e008      	b.n	8002004 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ff2:	f7ff fc4d 	bl	8001890 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d901      	bls.n	8002004 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002000:	2303      	movs	r3, #3
 8002002:	e14d      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002004:	4b1a      	ldr	r3, [pc, #104]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8002006:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d1f0      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 80a0 	beq.w	800215e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800201e:	2300      	movs	r3, #0
 8002020:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002022:	4b13      	ldr	r3, [pc, #76]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10f      	bne.n	800204e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	4a0e      	ldr	r2, [pc, #56]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800203c:	6413      	str	r3, [r2, #64]	; 0x40
 800203e:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <HAL_RCC_OscConfig+0x2ac>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800204a:	2301      	movs	r3, #1
 800204c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204e:	4b0b      	ldr	r3, [pc, #44]	; (800207c <HAL_RCC_OscConfig+0x2b8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002056:	2b00      	cmp	r3, #0
 8002058:	d121      	bne.n	800209e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800205a:	4b08      	ldr	r3, [pc, #32]	; (800207c <HAL_RCC_OscConfig+0x2b8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a07      	ldr	r2, [pc, #28]	; (800207c <HAL_RCC_OscConfig+0x2b8>)
 8002060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002064:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002066:	f7ff fc13 	bl	8001890 <HAL_GetTick>
 800206a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206c:	e011      	b.n	8002092 <HAL_RCC_OscConfig+0x2ce>
 800206e:	bf00      	nop
 8002070:	40023800 	.word	0x40023800
 8002074:	42470000 	.word	0x42470000
 8002078:	42470e80 	.word	0x42470e80
 800207c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002080:	f7ff fc06 	bl	8001890 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e106      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002092:	4b85      	ldr	r3, [pc, #532]	; (80022a8 <HAL_RCC_OscConfig+0x4e4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0f0      	beq.n	8002080 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d106      	bne.n	80020b4 <HAL_RCC_OscConfig+0x2f0>
 80020a6:	4b81      	ldr	r3, [pc, #516]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020aa:	4a80      	ldr	r2, [pc, #512]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6713      	str	r3, [r2, #112]	; 0x70
 80020b2:	e01c      	b.n	80020ee <HAL_RCC_OscConfig+0x32a>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	2b05      	cmp	r3, #5
 80020ba:	d10c      	bne.n	80020d6 <HAL_RCC_OscConfig+0x312>
 80020bc:	4b7b      	ldr	r3, [pc, #492]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c0:	4a7a      	ldr	r2, [pc, #488]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020c2:	f043 0304 	orr.w	r3, r3, #4
 80020c6:	6713      	str	r3, [r2, #112]	; 0x70
 80020c8:	4b78      	ldr	r3, [pc, #480]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020cc:	4a77      	ldr	r2, [pc, #476]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020ce:	f043 0301 	orr.w	r3, r3, #1
 80020d2:	6713      	str	r3, [r2, #112]	; 0x70
 80020d4:	e00b      	b.n	80020ee <HAL_RCC_OscConfig+0x32a>
 80020d6:	4b75      	ldr	r3, [pc, #468]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020da:	4a74      	ldr	r2, [pc, #464]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	6713      	str	r3, [r2, #112]	; 0x70
 80020e2:	4b72      	ldr	r3, [pc, #456]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e6:	4a71      	ldr	r2, [pc, #452]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80020e8:	f023 0304 	bic.w	r3, r3, #4
 80020ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d015      	beq.n	8002122 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f6:	f7ff fbcb 	bl	8001890 <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020fc:	e00a      	b.n	8002114 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020fe:	f7ff fbc7 	bl	8001890 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	f241 3288 	movw	r2, #5000	; 0x1388
 800210c:	4293      	cmp	r3, r2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e0c5      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002114:	4b65      	ldr	r3, [pc, #404]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 8002116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d0ee      	beq.n	80020fe <HAL_RCC_OscConfig+0x33a>
 8002120:	e014      	b.n	800214c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002122:	f7ff fbb5 	bl	8001890 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002128:	e00a      	b.n	8002140 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800212a:	f7ff fbb1 	bl	8001890 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	f241 3288 	movw	r2, #5000	; 0x1388
 8002138:	4293      	cmp	r3, r2
 800213a:	d901      	bls.n	8002140 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e0af      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002140:	4b5a      	ldr	r3, [pc, #360]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 8002142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1ee      	bne.n	800212a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800214c:	7dfb      	ldrb	r3, [r7, #23]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d105      	bne.n	800215e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002152:	4b56      	ldr	r3, [pc, #344]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	4a55      	ldr	r2, [pc, #340]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 8002158:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800215c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	2b00      	cmp	r3, #0
 8002164:	f000 809b 	beq.w	800229e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002168:	4b50      	ldr	r3, [pc, #320]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 030c 	and.w	r3, r3, #12
 8002170:	2b08      	cmp	r3, #8
 8002172:	d05c      	beq.n	800222e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	2b02      	cmp	r3, #2
 800217a:	d141      	bne.n	8002200 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800217c:	4b4c      	ldr	r3, [pc, #304]	; (80022b0 <HAL_RCC_OscConfig+0x4ec>)
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002182:	f7ff fb85 	bl	8001890 <HAL_GetTick>
 8002186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800218a:	f7ff fb81 	bl	8001890 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e081      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800219c:	4b43      	ldr	r3, [pc, #268]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1f0      	bne.n	800218a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	69da      	ldr	r2, [r3, #28]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	431a      	orrs	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b6:	019b      	lsls	r3, r3, #6
 80021b8:	431a      	orrs	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021be:	085b      	lsrs	r3, r3, #1
 80021c0:	3b01      	subs	r3, #1
 80021c2:	041b      	lsls	r3, r3, #16
 80021c4:	431a      	orrs	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ca:	061b      	lsls	r3, r3, #24
 80021cc:	4937      	ldr	r1, [pc, #220]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021d2:	4b37      	ldr	r3, [pc, #220]	; (80022b0 <HAL_RCC_OscConfig+0x4ec>)
 80021d4:	2201      	movs	r2, #1
 80021d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7ff fb5a 	bl	8001890 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e0:	f7ff fb56 	bl	8001890 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e056      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f2:	4b2e      	ldr	r3, [pc, #184]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f0      	beq.n	80021e0 <HAL_RCC_OscConfig+0x41c>
 80021fe:	e04e      	b.n	800229e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002200:	4b2b      	ldr	r3, [pc, #172]	; (80022b0 <HAL_RCC_OscConfig+0x4ec>)
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002206:	f7ff fb43 	bl	8001890 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800220e:	f7ff fb3f 	bl	8001890 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e03f      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002220:	4b22      	ldr	r3, [pc, #136]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1f0      	bne.n	800220e <HAL_RCC_OscConfig+0x44a>
 800222c:	e037      	b.n	800229e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d101      	bne.n	800223a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e032      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800223a:	4b1c      	ldr	r3, [pc, #112]	; (80022ac <HAL_RCC_OscConfig+0x4e8>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d028      	beq.n	800229a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002252:	429a      	cmp	r2, r3
 8002254:	d121      	bne.n	800229a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002260:	429a      	cmp	r2, r3
 8002262:	d11a      	bne.n	800229a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800226a:	4013      	ands	r3, r2
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002270:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002272:	4293      	cmp	r3, r2
 8002274:	d111      	bne.n	800229a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002280:	085b      	lsrs	r3, r3, #1
 8002282:	3b01      	subs	r3, #1
 8002284:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002286:	429a      	cmp	r2, r3
 8002288:	d107      	bne.n	800229a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002294:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002296:	429a      	cmp	r2, r3
 8002298:	d001      	beq.n	800229e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40007000 	.word	0x40007000
 80022ac:	40023800 	.word	0x40023800
 80022b0:	42470060 	.word	0x42470060

080022b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0cc      	b.n	8002462 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022c8:	4b68      	ldr	r3, [pc, #416]	; (800246c <HAL_RCC_ClockConfig+0x1b8>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d90c      	bls.n	80022f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d6:	4b65      	ldr	r3, [pc, #404]	; (800246c <HAL_RCC_ClockConfig+0x1b8>)
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022de:	4b63      	ldr	r3, [pc, #396]	; (800246c <HAL_RCC_ClockConfig+0x1b8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0b8      	b.n	8002462 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d020      	beq.n	800233e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d005      	beq.n	8002314 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002308:	4b59      	ldr	r3, [pc, #356]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	4a58      	ldr	r2, [pc, #352]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 800230e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002312:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0308 	and.w	r3, r3, #8
 800231c:	2b00      	cmp	r3, #0
 800231e:	d005      	beq.n	800232c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002320:	4b53      	ldr	r3, [pc, #332]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	4a52      	ldr	r2, [pc, #328]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800232a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800232c:	4b50      	ldr	r3, [pc, #320]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	494d      	ldr	r1, [pc, #308]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 800233a:	4313      	orrs	r3, r2
 800233c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b00      	cmp	r3, #0
 8002348:	d044      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d107      	bne.n	8002362 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002352:	4b47      	ldr	r3, [pc, #284]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d119      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e07f      	b.n	8002462 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b02      	cmp	r3, #2
 8002368:	d003      	beq.n	8002372 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800236e:	2b03      	cmp	r3, #3
 8002370:	d107      	bne.n	8002382 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002372:	4b3f      	ldr	r3, [pc, #252]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d109      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e06f      	b.n	8002462 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002382:	4b3b      	ldr	r3, [pc, #236]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e067      	b.n	8002462 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002392:	4b37      	ldr	r3, [pc, #220]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f023 0203 	bic.w	r2, r3, #3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	4934      	ldr	r1, [pc, #208]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023a4:	f7ff fa74 	bl	8001890 <HAL_GetTick>
 80023a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023aa:	e00a      	b.n	80023c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ac:	f7ff fa70 	bl	8001890 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e04f      	b.n	8002462 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c2:	4b2b      	ldr	r3, [pc, #172]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 020c 	and.w	r2, r3, #12
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d1eb      	bne.n	80023ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023d4:	4b25      	ldr	r3, [pc, #148]	; (800246c <HAL_RCC_ClockConfig+0x1b8>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d20c      	bcs.n	80023fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e2:	4b22      	ldr	r3, [pc, #136]	; (800246c <HAL_RCC_ClockConfig+0x1b8>)
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	b2d2      	uxtb	r2, r2
 80023e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ea:	4b20      	ldr	r3, [pc, #128]	; (800246c <HAL_RCC_ClockConfig+0x1b8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d001      	beq.n	80023fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e032      	b.n	8002462 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	2b00      	cmp	r3, #0
 8002406:	d008      	beq.n	800241a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002408:	4b19      	ldr	r3, [pc, #100]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	4916      	ldr	r1, [pc, #88]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002416:	4313      	orrs	r3, r2
 8002418:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d009      	beq.n	800243a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002426:	4b12      	ldr	r3, [pc, #72]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	490e      	ldr	r1, [pc, #56]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002436:	4313      	orrs	r3, r2
 8002438:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800243a:	f000 f821 	bl	8002480 <HAL_RCC_GetSysClockFreq>
 800243e:	4602      	mov	r2, r0
 8002440:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	091b      	lsrs	r3, r3, #4
 8002446:	f003 030f 	and.w	r3, r3, #15
 800244a:	490a      	ldr	r1, [pc, #40]	; (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	5ccb      	ldrb	r3, [r1, r3]
 800244e:	fa22 f303 	lsr.w	r3, r2, r3
 8002452:	4a09      	ldr	r2, [pc, #36]	; (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002456:	4b09      	ldr	r3, [pc, #36]	; (800247c <HAL_RCC_ClockConfig+0x1c8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff f9d4 	bl	8001808 <HAL_InitTick>

  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	40023c00 	.word	0x40023c00
 8002470:	40023800 	.word	0x40023800
 8002474:	0800880c 	.word	0x0800880c
 8002478:	20000000 	.word	0x20000000
 800247c:	20000004 	.word	0x20000004

08002480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002480:	b5b0      	push	{r4, r5, r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002486:	2100      	movs	r1, #0
 8002488:	6079      	str	r1, [r7, #4]
 800248a:	2100      	movs	r1, #0
 800248c:	60f9      	str	r1, [r7, #12]
 800248e:	2100      	movs	r1, #0
 8002490:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002492:	2100      	movs	r1, #0
 8002494:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002496:	4952      	ldr	r1, [pc, #328]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002498:	6889      	ldr	r1, [r1, #8]
 800249a:	f001 010c 	and.w	r1, r1, #12
 800249e:	2908      	cmp	r1, #8
 80024a0:	d00d      	beq.n	80024be <HAL_RCC_GetSysClockFreq+0x3e>
 80024a2:	2908      	cmp	r1, #8
 80024a4:	f200 8094 	bhi.w	80025d0 <HAL_RCC_GetSysClockFreq+0x150>
 80024a8:	2900      	cmp	r1, #0
 80024aa:	d002      	beq.n	80024b2 <HAL_RCC_GetSysClockFreq+0x32>
 80024ac:	2904      	cmp	r1, #4
 80024ae:	d003      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0x38>
 80024b0:	e08e      	b.n	80025d0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024b2:	4b4c      	ldr	r3, [pc, #304]	; (80025e4 <HAL_RCC_GetSysClockFreq+0x164>)
 80024b4:	60bb      	str	r3, [r7, #8]
       break;
 80024b6:	e08e      	b.n	80025d6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024b8:	4b4b      	ldr	r3, [pc, #300]	; (80025e8 <HAL_RCC_GetSysClockFreq+0x168>)
 80024ba:	60bb      	str	r3, [r7, #8]
      break;
 80024bc:	e08b      	b.n	80025d6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024be:	4948      	ldr	r1, [pc, #288]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80024c0:	6849      	ldr	r1, [r1, #4]
 80024c2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80024c6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024c8:	4945      	ldr	r1, [pc, #276]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80024ca:	6849      	ldr	r1, [r1, #4]
 80024cc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80024d0:	2900      	cmp	r1, #0
 80024d2:	d024      	beq.n	800251e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024d4:	4942      	ldr	r1, [pc, #264]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80024d6:	6849      	ldr	r1, [r1, #4]
 80024d8:	0989      	lsrs	r1, r1, #6
 80024da:	4608      	mov	r0, r1
 80024dc:	f04f 0100 	mov.w	r1, #0
 80024e0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80024e4:	f04f 0500 	mov.w	r5, #0
 80024e8:	ea00 0204 	and.w	r2, r0, r4
 80024ec:	ea01 0305 	and.w	r3, r1, r5
 80024f0:	493d      	ldr	r1, [pc, #244]	; (80025e8 <HAL_RCC_GetSysClockFreq+0x168>)
 80024f2:	fb01 f003 	mul.w	r0, r1, r3
 80024f6:	2100      	movs	r1, #0
 80024f8:	fb01 f102 	mul.w	r1, r1, r2
 80024fc:	1844      	adds	r4, r0, r1
 80024fe:	493a      	ldr	r1, [pc, #232]	; (80025e8 <HAL_RCC_GetSysClockFreq+0x168>)
 8002500:	fba2 0101 	umull	r0, r1, r2, r1
 8002504:	1863      	adds	r3, r4, r1
 8002506:	4619      	mov	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	461a      	mov	r2, r3
 800250c:	f04f 0300 	mov.w	r3, #0
 8002510:	f7fe fbc2 	bl	8000c98 <__aeabi_uldivmod>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4613      	mov	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	e04a      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800251e:	4b30      	ldr	r3, [pc, #192]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	099b      	lsrs	r3, r3, #6
 8002524:	461a      	mov	r2, r3
 8002526:	f04f 0300 	mov.w	r3, #0
 800252a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800252e:	f04f 0100 	mov.w	r1, #0
 8002532:	ea02 0400 	and.w	r4, r2, r0
 8002536:	ea03 0501 	and.w	r5, r3, r1
 800253a:	4620      	mov	r0, r4
 800253c:	4629      	mov	r1, r5
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	f04f 0300 	mov.w	r3, #0
 8002546:	014b      	lsls	r3, r1, #5
 8002548:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800254c:	0142      	lsls	r2, r0, #5
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	1b00      	subs	r0, r0, r4
 8002554:	eb61 0105 	sbc.w	r1, r1, r5
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	f04f 0300 	mov.w	r3, #0
 8002560:	018b      	lsls	r3, r1, #6
 8002562:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002566:	0182      	lsls	r2, r0, #6
 8002568:	1a12      	subs	r2, r2, r0
 800256a:	eb63 0301 	sbc.w	r3, r3, r1
 800256e:	f04f 0000 	mov.w	r0, #0
 8002572:	f04f 0100 	mov.w	r1, #0
 8002576:	00d9      	lsls	r1, r3, #3
 8002578:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800257c:	00d0      	lsls	r0, r2, #3
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	1912      	adds	r2, r2, r4
 8002584:	eb45 0303 	adc.w	r3, r5, r3
 8002588:	f04f 0000 	mov.w	r0, #0
 800258c:	f04f 0100 	mov.w	r1, #0
 8002590:	0299      	lsls	r1, r3, #10
 8002592:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002596:	0290      	lsls	r0, r2, #10
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4610      	mov	r0, r2
 800259e:	4619      	mov	r1, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	461a      	mov	r2, r3
 80025a4:	f04f 0300 	mov.w	r3, #0
 80025a8:	f7fe fb76 	bl	8000c98 <__aeabi_uldivmod>
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4613      	mov	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025b4:	4b0a      	ldr	r3, [pc, #40]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	0c1b      	lsrs	r3, r3, #16
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	3301      	adds	r3, #1
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025cc:	60bb      	str	r3, [r7, #8]
      break;
 80025ce:	e002      	b.n	80025d6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025d0:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <HAL_RCC_GetSysClockFreq+0x164>)
 80025d2:	60bb      	str	r3, [r7, #8]
      break;
 80025d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025d6:	68bb      	ldr	r3, [r7, #8]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bdb0      	pop	{r4, r5, r7, pc}
 80025e0:	40023800 	.word	0x40023800
 80025e4:	00f42400 	.word	0x00f42400
 80025e8:	017d7840 	.word	0x017d7840

080025ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025f0:	4b03      	ldr	r3, [pc, #12]	; (8002600 <HAL_RCC_GetHCLKFreq+0x14>)
 80025f2:	681b      	ldr	r3, [r3, #0]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	20000000 	.word	0x20000000

08002604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002608:	f7ff fff0 	bl	80025ec <HAL_RCC_GetHCLKFreq>
 800260c:	4602      	mov	r2, r0
 800260e:	4b05      	ldr	r3, [pc, #20]	; (8002624 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	0a9b      	lsrs	r3, r3, #10
 8002614:	f003 0307 	and.w	r3, r3, #7
 8002618:	4903      	ldr	r1, [pc, #12]	; (8002628 <HAL_RCC_GetPCLK1Freq+0x24>)
 800261a:	5ccb      	ldrb	r3, [r1, r3]
 800261c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002620:	4618      	mov	r0, r3
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40023800 	.word	0x40023800
 8002628:	0800881c 	.word	0x0800881c

0800262c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002630:	f7ff ffdc 	bl	80025ec <HAL_RCC_GetHCLKFreq>
 8002634:	4602      	mov	r2, r0
 8002636:	4b05      	ldr	r3, [pc, #20]	; (800264c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	0b5b      	lsrs	r3, r3, #13
 800263c:	f003 0307 	and.w	r3, r3, #7
 8002640:	4903      	ldr	r1, [pc, #12]	; (8002650 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002642:	5ccb      	ldrb	r3, [r1, r3]
 8002644:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002648:	4618      	mov	r0, r3
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40023800 	.word	0x40023800
 8002650:	0800881c 	.word	0x0800881c

08002654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e041      	b.n	80026ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d106      	bne.n	8002680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7fe ff88 	bl	8001590 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2202      	movs	r2, #2
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3304      	adds	r3, #4
 8002690:	4619      	mov	r1, r3
 8002692:	4610      	mov	r0, r2
 8002694:	f000 fcc8 	bl	8003028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e041      	b.n	8002788 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b00      	cmp	r3, #0
 800270e:	d106      	bne.n	800271e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f000 f839 	bl	8002790 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2202      	movs	r2, #2
 8002722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	3304      	adds	r3, #4
 800272e:	4619      	mov	r1, r3
 8002730:	4610      	mov	r0, r2
 8002732:	f000 fc79 	bl	8003028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2201      	movs	r2, #1
 8002742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2201      	movs	r2, #1
 8002762:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2201      	movs	r2, #1
 8002772:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2201      	movs	r2, #1
 8002782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d109      	bne.n	80027c8 <HAL_TIM_PWM_Start+0x24>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b01      	cmp	r3, #1
 80027be:	bf14      	ite	ne
 80027c0:	2301      	movne	r3, #1
 80027c2:	2300      	moveq	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	e022      	b.n	800280e <HAL_TIM_PWM_Start+0x6a>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	d109      	bne.n	80027e2 <HAL_TIM_PWM_Start+0x3e>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	bf14      	ite	ne
 80027da:	2301      	movne	r3, #1
 80027dc:	2300      	moveq	r3, #0
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	e015      	b.n	800280e <HAL_TIM_PWM_Start+0x6a>
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	d109      	bne.n	80027fc <HAL_TIM_PWM_Start+0x58>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	bf14      	ite	ne
 80027f4:	2301      	movne	r3, #1
 80027f6:	2300      	moveq	r3, #0
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	e008      	b.n	800280e <HAL_TIM_PWM_Start+0x6a>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b01      	cmp	r3, #1
 8002806:	bf14      	ite	ne
 8002808:	2301      	movne	r3, #1
 800280a:	2300      	moveq	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e068      	b.n	80028e8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d104      	bne.n	8002826 <HAL_TIM_PWM_Start+0x82>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2202      	movs	r2, #2
 8002820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002824:	e013      	b.n	800284e <HAL_TIM_PWM_Start+0xaa>
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	2b04      	cmp	r3, #4
 800282a:	d104      	bne.n	8002836 <HAL_TIM_PWM_Start+0x92>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2202      	movs	r2, #2
 8002830:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002834:	e00b      	b.n	800284e <HAL_TIM_PWM_Start+0xaa>
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	2b08      	cmp	r3, #8
 800283a:	d104      	bne.n	8002846 <HAL_TIM_PWM_Start+0xa2>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002844:	e003      	b.n	800284e <HAL_TIM_PWM_Start+0xaa>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2202      	movs	r2, #2
 800284a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2201      	movs	r2, #1
 8002854:	6839      	ldr	r1, [r7, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f000 ffaa 	bl	80037b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a23      	ldr	r2, [pc, #140]	; (80028f0 <HAL_TIM_PWM_Start+0x14c>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d107      	bne.n	8002876 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002874:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a1d      	ldr	r2, [pc, #116]	; (80028f0 <HAL_TIM_PWM_Start+0x14c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d018      	beq.n	80028b2 <HAL_TIM_PWM_Start+0x10e>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002888:	d013      	beq.n	80028b2 <HAL_TIM_PWM_Start+0x10e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a19      	ldr	r2, [pc, #100]	; (80028f4 <HAL_TIM_PWM_Start+0x150>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d00e      	beq.n	80028b2 <HAL_TIM_PWM_Start+0x10e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a17      	ldr	r2, [pc, #92]	; (80028f8 <HAL_TIM_PWM_Start+0x154>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d009      	beq.n	80028b2 <HAL_TIM_PWM_Start+0x10e>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a16      	ldr	r2, [pc, #88]	; (80028fc <HAL_TIM_PWM_Start+0x158>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d004      	beq.n	80028b2 <HAL_TIM_PWM_Start+0x10e>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a14      	ldr	r2, [pc, #80]	; (8002900 <HAL_TIM_PWM_Start+0x15c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d111      	bne.n	80028d6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2b06      	cmp	r3, #6
 80028c2:	d010      	beq.n	80028e6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0201 	orr.w	r2, r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028d4:	e007      	b.n	80028e6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f042 0201 	orr.w	r2, r2, #1
 80028e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40010000 	.word	0x40010000
 80028f4:	40000400 	.word	0x40000400
 80028f8:	40000800 	.word	0x40000800
 80028fc:	40000c00 	.word	0x40000c00
 8002900:	40014000 	.word	0x40014000

08002904 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e041      	b.n	800299a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b00      	cmp	r3, #0
 8002920:	d106      	bne.n	8002930 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f839 	bl	80029a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3304      	adds	r3, #4
 8002940:	4619      	mov	r1, r3
 8002942:	4610      	mov	r0, r2
 8002944:	f000 fb70 	bl	8003028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2201      	movs	r2, #1
 8002964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d104      	bne.n	80029d2 <HAL_TIM_IC_Start+0x1a>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	e013      	b.n	80029fa <HAL_TIM_IC_Start+0x42>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d104      	bne.n	80029e2 <HAL_TIM_IC_Start+0x2a>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	e00b      	b.n	80029fa <HAL_TIM_IC_Start+0x42>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d104      	bne.n	80029f2 <HAL_TIM_IC_Start+0x3a>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	e003      	b.n	80029fa <HAL_TIM_IC_Start+0x42>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d104      	bne.n	8002a0c <HAL_TIM_IC_Start+0x54>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	e013      	b.n	8002a34 <HAL_TIM_IC_Start+0x7c>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d104      	bne.n	8002a1c <HAL_TIM_IC_Start+0x64>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	e00b      	b.n	8002a34 <HAL_TIM_IC_Start+0x7c>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2b08      	cmp	r3, #8
 8002a20:	d104      	bne.n	8002a2c <HAL_TIM_IC_Start+0x74>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	e003      	b.n	8002a34 <HAL_TIM_IC_Start+0x7c>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d102      	bne.n	8002a42 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a3c:	7bbb      	ldrb	r3, [r7, #14]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d001      	beq.n	8002a46 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e077      	b.n	8002b36 <HAL_TIM_IC_Start+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d104      	bne.n	8002a56 <HAL_TIM_IC_Start+0x9e>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a54:	e013      	b.n	8002a7e <HAL_TIM_IC_Start+0xc6>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d104      	bne.n	8002a66 <HAL_TIM_IC_Start+0xae>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a64:	e00b      	b.n	8002a7e <HAL_TIM_IC_Start+0xc6>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d104      	bne.n	8002a76 <HAL_TIM_IC_Start+0xbe>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a74:	e003      	b.n	8002a7e <HAL_TIM_IC_Start+0xc6>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2202      	movs	r2, #2
 8002a7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d104      	bne.n	8002a8e <HAL_TIM_IC_Start+0xd6>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2202      	movs	r2, #2
 8002a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a8c:	e013      	b.n	8002ab6 <HAL_TIM_IC_Start+0xfe>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d104      	bne.n	8002a9e <HAL_TIM_IC_Start+0xe6>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a9c:	e00b      	b.n	8002ab6 <HAL_TIM_IC_Start+0xfe>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d104      	bne.n	8002aae <HAL_TIM_IC_Start+0xf6>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002aac:	e003      	b.n	8002ab6 <HAL_TIM_IC_Start+0xfe>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2202      	movs	r2, #2
 8002ab2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2201      	movs	r2, #1
 8002abc:	6839      	ldr	r1, [r7, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 fe76 	bl	80037b0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a1d      	ldr	r2, [pc, #116]	; (8002b40 <HAL_TIM_IC_Start+0x188>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d018      	beq.n	8002b00 <HAL_TIM_IC_Start+0x148>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad6:	d013      	beq.n	8002b00 <HAL_TIM_IC_Start+0x148>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a19      	ldr	r2, [pc, #100]	; (8002b44 <HAL_TIM_IC_Start+0x18c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d00e      	beq.n	8002b00 <HAL_TIM_IC_Start+0x148>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a18      	ldr	r2, [pc, #96]	; (8002b48 <HAL_TIM_IC_Start+0x190>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d009      	beq.n	8002b00 <HAL_TIM_IC_Start+0x148>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a16      	ldr	r2, [pc, #88]	; (8002b4c <HAL_TIM_IC_Start+0x194>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d004      	beq.n	8002b00 <HAL_TIM_IC_Start+0x148>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a15      	ldr	r2, [pc, #84]	; (8002b50 <HAL_TIM_IC_Start+0x198>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d111      	bne.n	8002b24 <HAL_TIM_IC_Start+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b06      	cmp	r3, #6
 8002b10:	d010      	beq.n	8002b34 <HAL_TIM_IC_Start+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 0201 	orr.w	r2, r2, #1
 8002b20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b22:	e007      	b.n	8002b34 <HAL_TIM_IC_Start+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0201 	orr.w	r2, r2, #1
 8002b32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40010000 	.word	0x40010000
 8002b44:	40000400 	.word	0x40000400
 8002b48:	40000800 	.word	0x40000800
 8002b4c:	40000c00 	.word	0x40000c00
 8002b50:	40014000 	.word	0x40014000

08002b54 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b60:	2300      	movs	r3, #0
 8002b62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d101      	bne.n	8002b72 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e088      	b.n	8002c84 <HAL_TIM_IC_ConfigChannel+0x130>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d11b      	bne.n	8002bb8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6818      	ldr	r0, [r3, #0]
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	6819      	ldr	r1, [r3, #0]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	f000 fc56 	bl	8003440 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	699a      	ldr	r2, [r3, #24]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 020c 	bic.w	r2, r2, #12
 8002ba2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6999      	ldr	r1, [r3, #24]
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	619a      	str	r2, [r3, #24]
 8002bb6:	e060      	b.n	8002c7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	d11c      	bne.n	8002bf8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6818      	ldr	r0, [r3, #0]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	6819      	ldr	r1, [r3, #0]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	f000 fcce 	bl	800356e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	699a      	ldr	r2, [r3, #24]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002be0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6999      	ldr	r1, [r3, #24]
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	021a      	lsls	r2, r3, #8
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	619a      	str	r2, [r3, #24]
 8002bf6:	e040      	b.n	8002c7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d11b      	bne.n	8002c36 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	6819      	ldr	r1, [r3, #0]
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f000 fd1b 	bl	8003648 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	69da      	ldr	r2, [r3, #28]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 020c 	bic.w	r2, r2, #12
 8002c20:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	69d9      	ldr	r1, [r3, #28]
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	61da      	str	r2, [r3, #28]
 8002c34:	e021      	b.n	8002c7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b0c      	cmp	r3, #12
 8002c3a:	d11c      	bne.n	8002c76 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6818      	ldr	r0, [r3, #0]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	6819      	ldr	r1, [r3, #0]
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f000 fd38 	bl	80036c0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	69da      	ldr	r2, [r3, #28]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002c5e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	69d9      	ldr	r1, [r3, #28]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	021a      	lsls	r2, r3, #8
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	61da      	str	r2, [r3, #28]
 8002c74:	e001      	b.n	8002c7a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e0ae      	b.n	8002e08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b0c      	cmp	r3, #12
 8002cb6:	f200 809f 	bhi.w	8002df8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002cba:	a201      	add	r2, pc, #4	; (adr r2, 8002cc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc0:	08002cf5 	.word	0x08002cf5
 8002cc4:	08002df9 	.word	0x08002df9
 8002cc8:	08002df9 	.word	0x08002df9
 8002ccc:	08002df9 	.word	0x08002df9
 8002cd0:	08002d35 	.word	0x08002d35
 8002cd4:	08002df9 	.word	0x08002df9
 8002cd8:	08002df9 	.word	0x08002df9
 8002cdc:	08002df9 	.word	0x08002df9
 8002ce0:	08002d77 	.word	0x08002d77
 8002ce4:	08002df9 	.word	0x08002df9
 8002ce8:	08002df9 	.word	0x08002df9
 8002cec:	08002df9 	.word	0x08002df9
 8002cf0:	08002db7 	.word	0x08002db7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68b9      	ldr	r1, [r7, #8]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 fa14 	bl	8003128 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699a      	ldr	r2, [r3, #24]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f042 0208 	orr.w	r2, r2, #8
 8002d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	699a      	ldr	r2, [r3, #24]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 0204 	bic.w	r2, r2, #4
 8002d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6999      	ldr	r1, [r3, #24]
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	691a      	ldr	r2, [r3, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	619a      	str	r2, [r3, #24]
      break;
 8002d32:	e064      	b.n	8002dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68b9      	ldr	r1, [r7, #8]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 fa5a 	bl	80031f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	699a      	ldr	r2, [r3, #24]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	699a      	ldr	r2, [r3, #24]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6999      	ldr	r1, [r3, #24]
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	021a      	lsls	r2, r3, #8
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	619a      	str	r2, [r3, #24]
      break;
 8002d74:	e043      	b.n	8002dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68b9      	ldr	r1, [r7, #8]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 faa5 	bl	80032cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	69da      	ldr	r2, [r3, #28]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f042 0208 	orr.w	r2, r2, #8
 8002d90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	69da      	ldr	r2, [r3, #28]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 0204 	bic.w	r2, r2, #4
 8002da0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	69d9      	ldr	r1, [r3, #28]
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	691a      	ldr	r2, [r3, #16]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	61da      	str	r2, [r3, #28]
      break;
 8002db4:	e023      	b.n	8002dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68b9      	ldr	r1, [r7, #8]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f000 faef 	bl	80033a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	69da      	ldr	r2, [r3, #28]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	69da      	ldr	r2, [r3, #28]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	69d9      	ldr	r1, [r3, #28]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	021a      	lsls	r2, r3, #8
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	61da      	str	r2, [r3, #28]
      break;
 8002df6:	e002      	b.n	8002dfe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	75fb      	strb	r3, [r7, #23]
      break;
 8002dfc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3718      	adds	r7, #24
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d101      	bne.n	8002e2c <HAL_TIM_ConfigClockSource+0x1c>
 8002e28:	2302      	movs	r3, #2
 8002e2a:	e0b4      	b.n	8002f96 <HAL_TIM_ConfigClockSource+0x186>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68ba      	ldr	r2, [r7, #8]
 8002e5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e64:	d03e      	beq.n	8002ee4 <HAL_TIM_ConfigClockSource+0xd4>
 8002e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e6a:	f200 8087 	bhi.w	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002e6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e72:	f000 8086 	beq.w	8002f82 <HAL_TIM_ConfigClockSource+0x172>
 8002e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e7a:	d87f      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002e7c:	2b70      	cmp	r3, #112	; 0x70
 8002e7e:	d01a      	beq.n	8002eb6 <HAL_TIM_ConfigClockSource+0xa6>
 8002e80:	2b70      	cmp	r3, #112	; 0x70
 8002e82:	d87b      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002e84:	2b60      	cmp	r3, #96	; 0x60
 8002e86:	d050      	beq.n	8002f2a <HAL_TIM_ConfigClockSource+0x11a>
 8002e88:	2b60      	cmp	r3, #96	; 0x60
 8002e8a:	d877      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002e8c:	2b50      	cmp	r3, #80	; 0x50
 8002e8e:	d03c      	beq.n	8002f0a <HAL_TIM_ConfigClockSource+0xfa>
 8002e90:	2b50      	cmp	r3, #80	; 0x50
 8002e92:	d873      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002e94:	2b40      	cmp	r3, #64	; 0x40
 8002e96:	d058      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x13a>
 8002e98:	2b40      	cmp	r3, #64	; 0x40
 8002e9a:	d86f      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002e9c:	2b30      	cmp	r3, #48	; 0x30
 8002e9e:	d064      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x15a>
 8002ea0:	2b30      	cmp	r3, #48	; 0x30
 8002ea2:	d86b      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d060      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x15a>
 8002ea8:	2b20      	cmp	r3, #32
 8002eaa:	d867      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d05c      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x15a>
 8002eb0:	2b10      	cmp	r3, #16
 8002eb2:	d05a      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x15a>
 8002eb4:	e062      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	6899      	ldr	r1, [r3, #8]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f000 fc53 	bl	8003770 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ed8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	609a      	str	r2, [r3, #8]
      break;
 8002ee2:	e04f      	b.n	8002f84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6899      	ldr	r1, [r3, #8]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	f000 fc3c 	bl	8003770 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f06:	609a      	str	r2, [r3, #8]
      break;
 8002f08:	e03c      	b.n	8002f84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6859      	ldr	r1, [r3, #4]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	461a      	mov	r2, r3
 8002f18:	f000 fafa 	bl	8003510 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2150      	movs	r1, #80	; 0x50
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 fc09 	bl	800373a <TIM_ITRx_SetConfig>
      break;
 8002f28:	e02c      	b.n	8002f84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	6859      	ldr	r1, [r3, #4]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	461a      	mov	r2, r3
 8002f38:	f000 fb56 	bl	80035e8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2160      	movs	r1, #96	; 0x60
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 fbf9 	bl	800373a <TIM_ITRx_SetConfig>
      break;
 8002f48:	e01c      	b.n	8002f84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6818      	ldr	r0, [r3, #0]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	6859      	ldr	r1, [r3, #4]
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	461a      	mov	r2, r3
 8002f58:	f000 fada 	bl	8003510 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2140      	movs	r1, #64	; 0x40
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fbe9 	bl	800373a <TIM_ITRx_SetConfig>
      break;
 8002f68:	e00c      	b.n	8002f84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4619      	mov	r1, r3
 8002f74:	4610      	mov	r0, r2
 8002f76:	f000 fbe0 	bl	800373a <TIM_ITRx_SetConfig>
      break;
 8002f7a:	e003      	b.n	8002f84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f80:	e000      	b.n	8002f84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	2b0c      	cmp	r3, #12
 8002fb2:	d831      	bhi.n	8003018 <HAL_TIM_ReadCapturedValue+0x78>
 8002fb4:	a201      	add	r2, pc, #4	; (adr r2, 8002fbc <HAL_TIM_ReadCapturedValue+0x1c>)
 8002fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fba:	bf00      	nop
 8002fbc:	08002ff1 	.word	0x08002ff1
 8002fc0:	08003019 	.word	0x08003019
 8002fc4:	08003019 	.word	0x08003019
 8002fc8:	08003019 	.word	0x08003019
 8002fcc:	08002ffb 	.word	0x08002ffb
 8002fd0:	08003019 	.word	0x08003019
 8002fd4:	08003019 	.word	0x08003019
 8002fd8:	08003019 	.word	0x08003019
 8002fdc:	08003005 	.word	0x08003005
 8002fe0:	08003019 	.word	0x08003019
 8002fe4:	08003019 	.word	0x08003019
 8002fe8:	08003019 	.word	0x08003019
 8002fec:	0800300f 	.word	0x0800300f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff6:	60fb      	str	r3, [r7, #12]

      break;
 8002ff8:	e00f      	b.n	800301a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003000:	60fb      	str	r3, [r7, #12]

      break;
 8003002:	e00a      	b.n	800301a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800300a:	60fb      	str	r3, [r7, #12]

      break;
 800300c:	e005      	b.n	800301a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	60fb      	str	r3, [r7, #12]

      break;
 8003016:	e000      	b.n	800301a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003018:	bf00      	nop
  }

  return tmpreg;
 800301a:	68fb      	ldr	r3, [r7, #12]
}
 800301c:	4618      	mov	r0, r3
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a34      	ldr	r2, [pc, #208]	; (800310c <TIM_Base_SetConfig+0xe4>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d00f      	beq.n	8003060 <TIM_Base_SetConfig+0x38>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003046:	d00b      	beq.n	8003060 <TIM_Base_SetConfig+0x38>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a31      	ldr	r2, [pc, #196]	; (8003110 <TIM_Base_SetConfig+0xe8>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d007      	beq.n	8003060 <TIM_Base_SetConfig+0x38>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a30      	ldr	r2, [pc, #192]	; (8003114 <TIM_Base_SetConfig+0xec>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d003      	beq.n	8003060 <TIM_Base_SetConfig+0x38>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a2f      	ldr	r2, [pc, #188]	; (8003118 <TIM_Base_SetConfig+0xf0>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d108      	bne.n	8003072 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a25      	ldr	r2, [pc, #148]	; (800310c <TIM_Base_SetConfig+0xe4>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d01b      	beq.n	80030b2 <TIM_Base_SetConfig+0x8a>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003080:	d017      	beq.n	80030b2 <TIM_Base_SetConfig+0x8a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a22      	ldr	r2, [pc, #136]	; (8003110 <TIM_Base_SetConfig+0xe8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d013      	beq.n	80030b2 <TIM_Base_SetConfig+0x8a>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a21      	ldr	r2, [pc, #132]	; (8003114 <TIM_Base_SetConfig+0xec>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d00f      	beq.n	80030b2 <TIM_Base_SetConfig+0x8a>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a20      	ldr	r2, [pc, #128]	; (8003118 <TIM_Base_SetConfig+0xf0>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d00b      	beq.n	80030b2 <TIM_Base_SetConfig+0x8a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a1f      	ldr	r2, [pc, #124]	; (800311c <TIM_Base_SetConfig+0xf4>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d007      	beq.n	80030b2 <TIM_Base_SetConfig+0x8a>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a1e      	ldr	r2, [pc, #120]	; (8003120 <TIM_Base_SetConfig+0xf8>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d003      	beq.n	80030b2 <TIM_Base_SetConfig+0x8a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a1d      	ldr	r2, [pc, #116]	; (8003124 <TIM_Base_SetConfig+0xfc>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d108      	bne.n	80030c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a08      	ldr	r2, [pc, #32]	; (800310c <TIM_Base_SetConfig+0xe4>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d103      	bne.n	80030f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	615a      	str	r2, [r3, #20]
}
 80030fe:	bf00      	nop
 8003100:	3714      	adds	r7, #20
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40010000 	.word	0x40010000
 8003110:	40000400 	.word	0x40000400
 8003114:	40000800 	.word	0x40000800
 8003118:	40000c00 	.word	0x40000c00
 800311c:	40014000 	.word	0x40014000
 8003120:	40014400 	.word	0x40014400
 8003124:	40014800 	.word	0x40014800

08003128 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003128:	b480      	push	{r7}
 800312a:	b087      	sub	sp, #28
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	f023 0201 	bic.w	r2, r3, #1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	4313      	orrs	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f023 0302 	bic.w	r3, r3, #2
 8003170:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	4313      	orrs	r3, r2
 800317a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a1c      	ldr	r2, [pc, #112]	; (80031f0 <TIM_OC1_SetConfig+0xc8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d10c      	bne.n	800319e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f023 0308 	bic.w	r3, r3, #8
 800318a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	4313      	orrs	r3, r2
 8003194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f023 0304 	bic.w	r3, r3, #4
 800319c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a13      	ldr	r2, [pc, #76]	; (80031f0 <TIM_OC1_SetConfig+0xc8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d111      	bne.n	80031ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	621a      	str	r2, [r3, #32]
}
 80031e4:	bf00      	nop
 80031e6:	371c      	adds	r7, #28
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	40010000 	.word	0x40010000

080031f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b087      	sub	sp, #28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a1b      	ldr	r3, [r3, #32]
 8003202:	f023 0210 	bic.w	r2, r3, #16
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800322a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	021b      	lsls	r3, r3, #8
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	4313      	orrs	r3, r2
 8003236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	f023 0320 	bic.w	r3, r3, #32
 800323e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	011b      	lsls	r3, r3, #4
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	4313      	orrs	r3, r2
 800324a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a1e      	ldr	r2, [pc, #120]	; (80032c8 <TIM_OC2_SetConfig+0xd4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d10d      	bne.n	8003270 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800325a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800326e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a15      	ldr	r2, [pc, #84]	; (80032c8 <TIM_OC2_SetConfig+0xd4>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d113      	bne.n	80032a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800327e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003286:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	4313      	orrs	r3, r2
 8003292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	4313      	orrs	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	621a      	str	r2, [r3, #32]
}
 80032ba:	bf00      	nop
 80032bc:	371c      	adds	r7, #28
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40010000 	.word	0x40010000

080032cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f023 0303 	bic.w	r3, r3, #3
 8003302:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003314:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	021b      	lsls	r3, r3, #8
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	4313      	orrs	r3, r2
 8003320:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a1d      	ldr	r2, [pc, #116]	; (800339c <TIM_OC3_SetConfig+0xd0>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d10d      	bne.n	8003346 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003330:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	4313      	orrs	r3, r2
 800333c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a14      	ldr	r2, [pc, #80]	; (800339c <TIM_OC3_SetConfig+0xd0>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d113      	bne.n	8003376 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003354:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800335c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	011b      	lsls	r3, r3, #4
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	4313      	orrs	r3, r2
 8003374:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	621a      	str	r2, [r3, #32]
}
 8003390:	bf00      	nop
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	40010000 	.word	0x40010000

080033a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b087      	sub	sp, #28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	021b      	lsls	r3, r3, #8
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80033ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	031b      	lsls	r3, r3, #12
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a10      	ldr	r2, [pc, #64]	; (800343c <TIM_OC4_SetConfig+0x9c>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d109      	bne.n	8003414 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003406:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	019b      	lsls	r3, r3, #6
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	621a      	str	r2, [r3, #32]
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40010000 	.word	0x40010000

08003440 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003440:	b480      	push	{r7}
 8003442:	b087      	sub	sp, #28
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
 800344c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	f023 0201 	bic.w	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	4a24      	ldr	r2, [pc, #144]	; (80034fc <TIM_TI1_SetConfig+0xbc>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d013      	beq.n	8003496 <TIM_TI1_SetConfig+0x56>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003474:	d00f      	beq.n	8003496 <TIM_TI1_SetConfig+0x56>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	4a21      	ldr	r2, [pc, #132]	; (8003500 <TIM_TI1_SetConfig+0xc0>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00b      	beq.n	8003496 <TIM_TI1_SetConfig+0x56>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4a20      	ldr	r2, [pc, #128]	; (8003504 <TIM_TI1_SetConfig+0xc4>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <TIM_TI1_SetConfig+0x56>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4a1f      	ldr	r2, [pc, #124]	; (8003508 <TIM_TI1_SetConfig+0xc8>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d003      	beq.n	8003496 <TIM_TI1_SetConfig+0x56>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4a1e      	ldr	r2, [pc, #120]	; (800350c <TIM_TI1_SetConfig+0xcc>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d101      	bne.n	800349a <TIM_TI1_SetConfig+0x5a>
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <TIM_TI1_SetConfig+0x5c>
 800349a:	2300      	movs	r3, #0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d008      	beq.n	80034b2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	f023 0303 	bic.w	r3, r3, #3
 80034a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	617b      	str	r3, [r7, #20]
 80034b0:	e003      	b.n	80034ba <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f043 0301 	orr.w	r3, r3, #1
 80034b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f023 030a 	bic.w	r3, r3, #10
 80034d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	f003 030a 	and.w	r3, r3, #10
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	621a      	str	r2, [r3, #32]
}
 80034ee:	bf00      	nop
 80034f0:	371c      	adds	r7, #28
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40010000 	.word	0x40010000
 8003500:	40000400 	.word	0x40000400
 8003504:	40000800 	.word	0x40000800
 8003508:	40000c00 	.word	0x40000c00
 800350c:	40014000 	.word	0x40014000

08003510 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003510:	b480      	push	{r7}
 8003512:	b087      	sub	sp, #28
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	f023 0201 	bic.w	r2, r3, #1
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800353a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f023 030a 	bic.w	r3, r3, #10
 800354c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4313      	orrs	r3, r2
 8003554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	621a      	str	r2, [r3, #32]
}
 8003562:	bf00      	nop
 8003564:	371c      	adds	r7, #28
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr

0800356e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800356e:	b480      	push	{r7}
 8003570:	b087      	sub	sp, #28
 8003572:	af00      	add	r7, sp, #0
 8003574:	60f8      	str	r0, [r7, #12]
 8003576:	60b9      	str	r1, [r7, #8]
 8003578:	607a      	str	r2, [r7, #4]
 800357a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6a1b      	ldr	r3, [r3, #32]
 8003580:	f023 0210 	bic.w	r2, r3, #16
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800359a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	021b      	lsls	r3, r3, #8
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	031b      	lsls	r3, r3, #12
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035c0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	621a      	str	r2, [r3, #32]
}
 80035dc:	bf00      	nop
 80035de:	371c      	adds	r7, #28
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b087      	sub	sp, #28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	f023 0210 	bic.w	r2, r3, #16
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003612:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	031b      	lsls	r3, r3, #12
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	4313      	orrs	r3, r2
 800361c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003624:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	621a      	str	r2, [r3, #32]
}
 800363c:	bf00      	nop
 800363e:	371c      	adds	r7, #28
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003648:	b480      	push	{r7}
 800364a:	b087      	sub	sp, #28
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
 8003654:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f023 0303 	bic.w	r3, r3, #3
 8003674:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4313      	orrs	r3, r2
 800367c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003684:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	b2db      	uxtb	r3, r3
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	4313      	orrs	r3, r2
 8003690:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003698:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	021b      	lsls	r3, r3, #8
 800369e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	621a      	str	r2, [r3, #32]
}
 80036b4:	bf00      	nop
 80036b6:	371c      	adds	r7, #28
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b087      	sub	sp, #28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	021b      	lsls	r3, r3, #8
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036fe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	031b      	lsls	r3, r3, #12
 8003704:	b29b      	uxth	r3, r3
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4313      	orrs	r3, r2
 800370a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003712:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	031b      	lsls	r3, r3, #12
 8003718:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	4313      	orrs	r3, r2
 8003720:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	621a      	str	r2, [r3, #32]
}
 800372e:	bf00      	nop
 8003730:	371c      	adds	r7, #28
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800373a:	b480      	push	{r7}
 800373c:	b085      	sub	sp, #20
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
 8003742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003750:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4313      	orrs	r3, r2
 8003758:	f043 0307 	orr.w	r3, r3, #7
 800375c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	609a      	str	r2, [r3, #8]
}
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
 800377c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800378a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	021a      	lsls	r2, r3, #8
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	431a      	orrs	r2, r3
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	4313      	orrs	r3, r2
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	4313      	orrs	r3, r2
 800379c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	609a      	str	r2, [r3, #8]
}
 80037a4:	bf00      	nop
 80037a6:	371c      	adds	r7, #28
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b087      	sub	sp, #28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	f003 031f 	and.w	r3, r3, #31
 80037c2:	2201      	movs	r2, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6a1a      	ldr	r2, [r3, #32]
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	43db      	mvns	r3, r3
 80037d2:	401a      	ands	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a1a      	ldr	r2, [r3, #32]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f003 031f 	and.w	r3, r3, #31
 80037e2:	6879      	ldr	r1, [r7, #4]
 80037e4:	fa01 f303 	lsl.w	r3, r1, r3
 80037e8:	431a      	orrs	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	621a      	str	r2, [r3, #32]
}
 80037ee:	bf00      	nop
 80037f0:	371c      	adds	r7, #28
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
	...

080037fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003810:	2302      	movs	r3, #2
 8003812:	e050      	b.n	80038b6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2202      	movs	r2, #2
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800383a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	4313      	orrs	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a1c      	ldr	r2, [pc, #112]	; (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d018      	beq.n	800388a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003860:	d013      	beq.n	800388a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a18      	ldr	r2, [pc, #96]	; (80038c8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d00e      	beq.n	800388a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a16      	ldr	r2, [pc, #88]	; (80038cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d009      	beq.n	800388a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a15      	ldr	r2, [pc, #84]	; (80038d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d004      	beq.n	800388a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a13      	ldr	r2, [pc, #76]	; (80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d10c      	bne.n	80038a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003890:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	68ba      	ldr	r2, [r7, #8]
 8003898:	4313      	orrs	r3, r2
 800389a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3714      	adds	r7, #20
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40010000 	.word	0x40010000
 80038c8:	40000400 	.word	0x40000400
 80038cc:	40000800 	.word	0x40000800
 80038d0:	40000c00 	.word	0x40000c00
 80038d4:	40014000 	.word	0x40014000

080038d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e03f      	b.n	800396a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d106      	bne.n	8003904 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7fd feee 	bl	80016e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2224      	movs	r2, #36	; 0x24
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68da      	ldr	r2, [r3, #12]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800391a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f929 	bl	8003b74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691a      	ldr	r2, [r3, #16]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003930:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695a      	ldr	r2, [r3, #20]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003940:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68da      	ldr	r2, [r3, #12]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003950:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b08a      	sub	sp, #40	; 0x28
 8003976:	af02      	add	r7, sp, #8
 8003978:	60f8      	str	r0, [r7, #12]
 800397a:	60b9      	str	r1, [r7, #8]
 800397c:	603b      	str	r3, [r7, #0]
 800397e:	4613      	mov	r3, r2
 8003980:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003982:	2300      	movs	r3, #0
 8003984:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b20      	cmp	r3, #32
 8003990:	d17c      	bne.n	8003a8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d002      	beq.n	800399e <HAL_UART_Transmit+0x2c>
 8003998:	88fb      	ldrh	r3, [r7, #6]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e075      	b.n	8003a8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d101      	bne.n	80039b0 <HAL_UART_Transmit+0x3e>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e06e      	b.n	8003a8e <HAL_UART_Transmit+0x11c>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2221      	movs	r2, #33	; 0x21
 80039c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039c6:	f7fd ff63 	bl	8001890 <HAL_GetTick>
 80039ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	88fa      	ldrh	r2, [r7, #6]
 80039d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	88fa      	ldrh	r2, [r7, #6]
 80039d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039e0:	d108      	bne.n	80039f4 <HAL_UART_Transmit+0x82>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d104      	bne.n	80039f4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80039ea:	2300      	movs	r3, #0
 80039ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	e003      	b.n	80039fc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a04:	e02a      	b.n	8003a5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	2180      	movs	r1, #128	; 0x80
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 f840 	bl	8003a96 <UART_WaitOnFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e036      	b.n	8003a8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10b      	bne.n	8003a3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	3302      	adds	r3, #2
 8003a3a:	61bb      	str	r3, [r7, #24]
 8003a3c:	e007      	b.n	8003a4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	781a      	ldrb	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	3b01      	subs	r3, #1
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1cf      	bne.n	8003a06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	9300      	str	r3, [sp, #0]
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	2140      	movs	r1, #64	; 0x40
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f810 	bl	8003a96 <UART_WaitOnFlagUntilTimeout>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e006      	b.n	8003a8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2220      	movs	r2, #32
 8003a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	e000      	b.n	8003a8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003a8c:	2302      	movs	r3, #2
  }
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3720      	adds	r7, #32
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b090      	sub	sp, #64	; 0x40
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	60f8      	str	r0, [r7, #12]
 8003a9e:	60b9      	str	r1, [r7, #8]
 8003aa0:	603b      	str	r3, [r7, #0]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aa6:	e050      	b.n	8003b4a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aae:	d04c      	beq.n	8003b4a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ab0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d007      	beq.n	8003ac6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ab6:	f7fd feeb 	bl	8001890 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d241      	bcs.n	8003b4a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	330c      	adds	r3, #12
 8003acc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ad0:	e853 3f00 	ldrex	r3, [r3]
 8003ad4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003adc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	330c      	adds	r3, #12
 8003ae4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ae6:	637a      	str	r2, [r7, #52]	; 0x34
 8003ae8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003aec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003aee:	e841 2300 	strex	r3, r2, [r1]
 8003af2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1e5      	bne.n	8003ac6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	3314      	adds	r3, #20
 8003b00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	e853 3f00 	ldrex	r3, [r3]
 8003b08:	613b      	str	r3, [r7, #16]
   return(result);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	f023 0301 	bic.w	r3, r3, #1
 8003b10:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	3314      	adds	r3, #20
 8003b18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b1a:	623a      	str	r2, [r7, #32]
 8003b1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1e:	69f9      	ldr	r1, [r7, #28]
 8003b20:	6a3a      	ldr	r2, [r7, #32]
 8003b22:	e841 2300 	strex	r3, r2, [r1]
 8003b26:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1e5      	bne.n	8003afa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2220      	movs	r2, #32
 8003b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2220      	movs	r2, #32
 8003b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e00f      	b.n	8003b6a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	4013      	ands	r3, r2
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	bf0c      	ite	eq
 8003b5a:	2301      	moveq	r3, #1
 8003b5c:	2300      	movne	r3, #0
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	79fb      	ldrb	r3, [r7, #7]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d09f      	beq.n	8003aa8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3740      	adds	r7, #64	; 0x40
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
	...

08003b74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b78:	b09f      	sub	sp, #124	; 0x7c
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003b88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b8a:	68d9      	ldr	r1, [r3, #12]
 8003b8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	ea40 0301 	orr.w	r3, r0, r1
 8003b94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003bae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003bb8:	f021 010c 	bic.w	r1, r1, #12
 8003bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003bc2:	430b      	orrs	r3, r1
 8003bc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003bd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd2:	6999      	ldr	r1, [r3, #24]
 8003bd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	ea40 0301 	orr.w	r3, r0, r1
 8003bdc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	4bc5      	ldr	r3, [pc, #788]	; (8003ef8 <UART_SetConfig+0x384>)
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d004      	beq.n	8003bf2 <UART_SetConfig+0x7e>
 8003be8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	4bc3      	ldr	r3, [pc, #780]	; (8003efc <UART_SetConfig+0x388>)
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d103      	bne.n	8003bfa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bf2:	f7fe fd1b 	bl	800262c <HAL_RCC_GetPCLK2Freq>
 8003bf6:	6778      	str	r0, [r7, #116]	; 0x74
 8003bf8:	e002      	b.n	8003c00 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bfa:	f7fe fd03 	bl	8002604 <HAL_RCC_GetPCLK1Freq>
 8003bfe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c08:	f040 80b6 	bne.w	8003d78 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c0e:	461c      	mov	r4, r3
 8003c10:	f04f 0500 	mov.w	r5, #0
 8003c14:	4622      	mov	r2, r4
 8003c16:	462b      	mov	r3, r5
 8003c18:	1891      	adds	r1, r2, r2
 8003c1a:	6439      	str	r1, [r7, #64]	; 0x40
 8003c1c:	415b      	adcs	r3, r3
 8003c1e:	647b      	str	r3, [r7, #68]	; 0x44
 8003c20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003c24:	1912      	adds	r2, r2, r4
 8003c26:	eb45 0303 	adc.w	r3, r5, r3
 8003c2a:	f04f 0000 	mov.w	r0, #0
 8003c2e:	f04f 0100 	mov.w	r1, #0
 8003c32:	00d9      	lsls	r1, r3, #3
 8003c34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c38:	00d0      	lsls	r0, r2, #3
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	1911      	adds	r1, r2, r4
 8003c40:	6639      	str	r1, [r7, #96]	; 0x60
 8003c42:	416b      	adcs	r3, r5
 8003c44:	667b      	str	r3, [r7, #100]	; 0x64
 8003c46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	f04f 0300 	mov.w	r3, #0
 8003c50:	1891      	adds	r1, r2, r2
 8003c52:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c54:	415b      	adcs	r3, r3
 8003c56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003c5c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003c60:	f7fd f81a 	bl	8000c98 <__aeabi_uldivmod>
 8003c64:	4602      	mov	r2, r0
 8003c66:	460b      	mov	r3, r1
 8003c68:	4ba5      	ldr	r3, [pc, #660]	; (8003f00 <UART_SetConfig+0x38c>)
 8003c6a:	fba3 2302 	umull	r2, r3, r3, r2
 8003c6e:	095b      	lsrs	r3, r3, #5
 8003c70:	011e      	lsls	r6, r3, #4
 8003c72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c74:	461c      	mov	r4, r3
 8003c76:	f04f 0500 	mov.w	r5, #0
 8003c7a:	4622      	mov	r2, r4
 8003c7c:	462b      	mov	r3, r5
 8003c7e:	1891      	adds	r1, r2, r2
 8003c80:	6339      	str	r1, [r7, #48]	; 0x30
 8003c82:	415b      	adcs	r3, r3
 8003c84:	637b      	str	r3, [r7, #52]	; 0x34
 8003c86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003c8a:	1912      	adds	r2, r2, r4
 8003c8c:	eb45 0303 	adc.w	r3, r5, r3
 8003c90:	f04f 0000 	mov.w	r0, #0
 8003c94:	f04f 0100 	mov.w	r1, #0
 8003c98:	00d9      	lsls	r1, r3, #3
 8003c9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c9e:	00d0      	lsls	r0, r2, #3
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	1911      	adds	r1, r2, r4
 8003ca6:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ca8:	416b      	adcs	r3, r5
 8003caa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	f04f 0300 	mov.w	r3, #0
 8003cb6:	1891      	adds	r1, r2, r2
 8003cb8:	62b9      	str	r1, [r7, #40]	; 0x28
 8003cba:	415b      	adcs	r3, r3
 8003cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003cc2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003cc6:	f7fc ffe7 	bl	8000c98 <__aeabi_uldivmod>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4b8c      	ldr	r3, [pc, #560]	; (8003f00 <UART_SetConfig+0x38c>)
 8003cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8003cd4:	095b      	lsrs	r3, r3, #5
 8003cd6:	2164      	movs	r1, #100	; 0x64
 8003cd8:	fb01 f303 	mul.w	r3, r1, r3
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	3332      	adds	r3, #50	; 0x32
 8003ce2:	4a87      	ldr	r2, [pc, #540]	; (8003f00 <UART_SetConfig+0x38c>)
 8003ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce8:	095b      	lsrs	r3, r3, #5
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003cf0:	441e      	add	r6, r3
 8003cf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f04f 0100 	mov.w	r1, #0
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	1894      	adds	r4, r2, r2
 8003d00:	623c      	str	r4, [r7, #32]
 8003d02:	415b      	adcs	r3, r3
 8003d04:	627b      	str	r3, [r7, #36]	; 0x24
 8003d06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d0a:	1812      	adds	r2, r2, r0
 8003d0c:	eb41 0303 	adc.w	r3, r1, r3
 8003d10:	f04f 0400 	mov.w	r4, #0
 8003d14:	f04f 0500 	mov.w	r5, #0
 8003d18:	00dd      	lsls	r5, r3, #3
 8003d1a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003d1e:	00d4      	lsls	r4, r2, #3
 8003d20:	4622      	mov	r2, r4
 8003d22:	462b      	mov	r3, r5
 8003d24:	1814      	adds	r4, r2, r0
 8003d26:	653c      	str	r4, [r7, #80]	; 0x50
 8003d28:	414b      	adcs	r3, r1
 8003d2a:	657b      	str	r3, [r7, #84]	; 0x54
 8003d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	461a      	mov	r2, r3
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	1891      	adds	r1, r2, r2
 8003d38:	61b9      	str	r1, [r7, #24]
 8003d3a:	415b      	adcs	r3, r3
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d42:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003d46:	f7fc ffa7 	bl	8000c98 <__aeabi_uldivmod>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	4b6c      	ldr	r3, [pc, #432]	; (8003f00 <UART_SetConfig+0x38c>)
 8003d50:	fba3 1302 	umull	r1, r3, r3, r2
 8003d54:	095b      	lsrs	r3, r3, #5
 8003d56:	2164      	movs	r1, #100	; 0x64
 8003d58:	fb01 f303 	mul.w	r3, r1, r3
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	3332      	adds	r3, #50	; 0x32
 8003d62:	4a67      	ldr	r2, [pc, #412]	; (8003f00 <UART_SetConfig+0x38c>)
 8003d64:	fba2 2303 	umull	r2, r3, r2, r3
 8003d68:	095b      	lsrs	r3, r3, #5
 8003d6a:	f003 0207 	and.w	r2, r3, #7
 8003d6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4432      	add	r2, r6
 8003d74:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d76:	e0b9      	b.n	8003eec <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d7a:	461c      	mov	r4, r3
 8003d7c:	f04f 0500 	mov.w	r5, #0
 8003d80:	4622      	mov	r2, r4
 8003d82:	462b      	mov	r3, r5
 8003d84:	1891      	adds	r1, r2, r2
 8003d86:	6139      	str	r1, [r7, #16]
 8003d88:	415b      	adcs	r3, r3
 8003d8a:	617b      	str	r3, [r7, #20]
 8003d8c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003d90:	1912      	adds	r2, r2, r4
 8003d92:	eb45 0303 	adc.w	r3, r5, r3
 8003d96:	f04f 0000 	mov.w	r0, #0
 8003d9a:	f04f 0100 	mov.w	r1, #0
 8003d9e:	00d9      	lsls	r1, r3, #3
 8003da0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003da4:	00d0      	lsls	r0, r2, #3
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	eb12 0804 	adds.w	r8, r2, r4
 8003dae:	eb43 0905 	adc.w	r9, r3, r5
 8003db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f04f 0100 	mov.w	r1, #0
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	008b      	lsls	r3, r1, #2
 8003dc6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003dca:	0082      	lsls	r2, r0, #2
 8003dcc:	4640      	mov	r0, r8
 8003dce:	4649      	mov	r1, r9
 8003dd0:	f7fc ff62 	bl	8000c98 <__aeabi_uldivmod>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4b49      	ldr	r3, [pc, #292]	; (8003f00 <UART_SetConfig+0x38c>)
 8003dda:	fba3 2302 	umull	r2, r3, r3, r2
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	011e      	lsls	r6, r3, #4
 8003de2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003de4:	4618      	mov	r0, r3
 8003de6:	f04f 0100 	mov.w	r1, #0
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	1894      	adds	r4, r2, r2
 8003df0:	60bc      	str	r4, [r7, #8]
 8003df2:	415b      	adcs	r3, r3
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dfa:	1812      	adds	r2, r2, r0
 8003dfc:	eb41 0303 	adc.w	r3, r1, r3
 8003e00:	f04f 0400 	mov.w	r4, #0
 8003e04:	f04f 0500 	mov.w	r5, #0
 8003e08:	00dd      	lsls	r5, r3, #3
 8003e0a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003e0e:	00d4      	lsls	r4, r2, #3
 8003e10:	4622      	mov	r2, r4
 8003e12:	462b      	mov	r3, r5
 8003e14:	1814      	adds	r4, r2, r0
 8003e16:	64bc      	str	r4, [r7, #72]	; 0x48
 8003e18:	414b      	adcs	r3, r1
 8003e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	4618      	mov	r0, r3
 8003e22:	f04f 0100 	mov.w	r1, #0
 8003e26:	f04f 0200 	mov.w	r2, #0
 8003e2a:	f04f 0300 	mov.w	r3, #0
 8003e2e:	008b      	lsls	r3, r1, #2
 8003e30:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003e34:	0082      	lsls	r2, r0, #2
 8003e36:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003e3a:	f7fc ff2d 	bl	8000c98 <__aeabi_uldivmod>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	460b      	mov	r3, r1
 8003e42:	4b2f      	ldr	r3, [pc, #188]	; (8003f00 <UART_SetConfig+0x38c>)
 8003e44:	fba3 1302 	umull	r1, r3, r3, r2
 8003e48:	095b      	lsrs	r3, r3, #5
 8003e4a:	2164      	movs	r1, #100	; 0x64
 8003e4c:	fb01 f303 	mul.w	r3, r1, r3
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	011b      	lsls	r3, r3, #4
 8003e54:	3332      	adds	r3, #50	; 0x32
 8003e56:	4a2a      	ldr	r2, [pc, #168]	; (8003f00 <UART_SetConfig+0x38c>)
 8003e58:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5c:	095b      	lsrs	r3, r3, #5
 8003e5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e62:	441e      	add	r6, r3
 8003e64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e66:	4618      	mov	r0, r3
 8003e68:	f04f 0100 	mov.w	r1, #0
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	1894      	adds	r4, r2, r2
 8003e72:	603c      	str	r4, [r7, #0]
 8003e74:	415b      	adcs	r3, r3
 8003e76:	607b      	str	r3, [r7, #4]
 8003e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e7c:	1812      	adds	r2, r2, r0
 8003e7e:	eb41 0303 	adc.w	r3, r1, r3
 8003e82:	f04f 0400 	mov.w	r4, #0
 8003e86:	f04f 0500 	mov.w	r5, #0
 8003e8a:	00dd      	lsls	r5, r3, #3
 8003e8c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003e90:	00d4      	lsls	r4, r2, #3
 8003e92:	4622      	mov	r2, r4
 8003e94:	462b      	mov	r3, r5
 8003e96:	eb12 0a00 	adds.w	sl, r2, r0
 8003e9a:	eb43 0b01 	adc.w	fp, r3, r1
 8003e9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f04f 0100 	mov.w	r1, #0
 8003ea8:	f04f 0200 	mov.w	r2, #0
 8003eac:	f04f 0300 	mov.w	r3, #0
 8003eb0:	008b      	lsls	r3, r1, #2
 8003eb2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003eb6:	0082      	lsls	r2, r0, #2
 8003eb8:	4650      	mov	r0, sl
 8003eba:	4659      	mov	r1, fp
 8003ebc:	f7fc feec 	bl	8000c98 <__aeabi_uldivmod>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <UART_SetConfig+0x38c>)
 8003ec6:	fba3 1302 	umull	r1, r3, r3, r2
 8003eca:	095b      	lsrs	r3, r3, #5
 8003ecc:	2164      	movs	r1, #100	; 0x64
 8003ece:	fb01 f303 	mul.w	r3, r1, r3
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	011b      	lsls	r3, r3, #4
 8003ed6:	3332      	adds	r3, #50	; 0x32
 8003ed8:	4a09      	ldr	r2, [pc, #36]	; (8003f00 <UART_SetConfig+0x38c>)
 8003eda:	fba2 2303 	umull	r2, r3, r2, r3
 8003ede:	095b      	lsrs	r3, r3, #5
 8003ee0:	f003 020f 	and.w	r2, r3, #15
 8003ee4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4432      	add	r2, r6
 8003eea:	609a      	str	r2, [r3, #8]
}
 8003eec:	bf00      	nop
 8003eee:	377c      	adds	r7, #124	; 0x7c
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40011000 	.word	0x40011000
 8003efc:	40011400 	.word	0x40011400
 8003f00:	51eb851f 	.word	0x51eb851f

08003f04 <__errno>:
 8003f04:	4b01      	ldr	r3, [pc, #4]	; (8003f0c <__errno+0x8>)
 8003f06:	6818      	ldr	r0, [r3, #0]
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	2000000c 	.word	0x2000000c

08003f10 <__libc_init_array>:
 8003f10:	b570      	push	{r4, r5, r6, lr}
 8003f12:	4d0d      	ldr	r5, [pc, #52]	; (8003f48 <__libc_init_array+0x38>)
 8003f14:	4c0d      	ldr	r4, [pc, #52]	; (8003f4c <__libc_init_array+0x3c>)
 8003f16:	1b64      	subs	r4, r4, r5
 8003f18:	10a4      	asrs	r4, r4, #2
 8003f1a:	2600      	movs	r6, #0
 8003f1c:	42a6      	cmp	r6, r4
 8003f1e:	d109      	bne.n	8003f34 <__libc_init_array+0x24>
 8003f20:	4d0b      	ldr	r5, [pc, #44]	; (8003f50 <__libc_init_array+0x40>)
 8003f22:	4c0c      	ldr	r4, [pc, #48]	; (8003f54 <__libc_init_array+0x44>)
 8003f24:	f004 fc5e 	bl	80087e4 <_init>
 8003f28:	1b64      	subs	r4, r4, r5
 8003f2a:	10a4      	asrs	r4, r4, #2
 8003f2c:	2600      	movs	r6, #0
 8003f2e:	42a6      	cmp	r6, r4
 8003f30:	d105      	bne.n	8003f3e <__libc_init_array+0x2e>
 8003f32:	bd70      	pop	{r4, r5, r6, pc}
 8003f34:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f38:	4798      	blx	r3
 8003f3a:	3601      	adds	r6, #1
 8003f3c:	e7ee      	b.n	8003f1c <__libc_init_array+0xc>
 8003f3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f42:	4798      	blx	r3
 8003f44:	3601      	adds	r6, #1
 8003f46:	e7f2      	b.n	8003f2e <__libc_init_array+0x1e>
 8003f48:	08008ce4 	.word	0x08008ce4
 8003f4c:	08008ce4 	.word	0x08008ce4
 8003f50:	08008ce4 	.word	0x08008ce4
 8003f54:	08008ce8 	.word	0x08008ce8

08003f58 <memset>:
 8003f58:	4402      	add	r2, r0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d100      	bne.n	8003f62 <memset+0xa>
 8003f60:	4770      	bx	lr
 8003f62:	f803 1b01 	strb.w	r1, [r3], #1
 8003f66:	e7f9      	b.n	8003f5c <memset+0x4>

08003f68 <__cvt>:
 8003f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f6c:	ec55 4b10 	vmov	r4, r5, d0
 8003f70:	2d00      	cmp	r5, #0
 8003f72:	460e      	mov	r6, r1
 8003f74:	4619      	mov	r1, r3
 8003f76:	462b      	mov	r3, r5
 8003f78:	bfbb      	ittet	lt
 8003f7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003f7e:	461d      	movlt	r5, r3
 8003f80:	2300      	movge	r3, #0
 8003f82:	232d      	movlt	r3, #45	; 0x2d
 8003f84:	700b      	strb	r3, [r1, #0]
 8003f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003f8c:	4691      	mov	r9, r2
 8003f8e:	f023 0820 	bic.w	r8, r3, #32
 8003f92:	bfbc      	itt	lt
 8003f94:	4622      	movlt	r2, r4
 8003f96:	4614      	movlt	r4, r2
 8003f98:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f9c:	d005      	beq.n	8003faa <__cvt+0x42>
 8003f9e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003fa2:	d100      	bne.n	8003fa6 <__cvt+0x3e>
 8003fa4:	3601      	adds	r6, #1
 8003fa6:	2102      	movs	r1, #2
 8003fa8:	e000      	b.n	8003fac <__cvt+0x44>
 8003faa:	2103      	movs	r1, #3
 8003fac:	ab03      	add	r3, sp, #12
 8003fae:	9301      	str	r3, [sp, #4]
 8003fb0:	ab02      	add	r3, sp, #8
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	ec45 4b10 	vmov	d0, r4, r5
 8003fb8:	4653      	mov	r3, sl
 8003fba:	4632      	mov	r2, r6
 8003fbc:	f001 fdcc 	bl	8005b58 <_dtoa_r>
 8003fc0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003fc4:	4607      	mov	r7, r0
 8003fc6:	d102      	bne.n	8003fce <__cvt+0x66>
 8003fc8:	f019 0f01 	tst.w	r9, #1
 8003fcc:	d022      	beq.n	8004014 <__cvt+0xac>
 8003fce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003fd2:	eb07 0906 	add.w	r9, r7, r6
 8003fd6:	d110      	bne.n	8003ffa <__cvt+0x92>
 8003fd8:	783b      	ldrb	r3, [r7, #0]
 8003fda:	2b30      	cmp	r3, #48	; 0x30
 8003fdc:	d10a      	bne.n	8003ff4 <__cvt+0x8c>
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4620      	mov	r0, r4
 8003fe4:	4629      	mov	r1, r5
 8003fe6:	f7fc fd77 	bl	8000ad8 <__aeabi_dcmpeq>
 8003fea:	b918      	cbnz	r0, 8003ff4 <__cvt+0x8c>
 8003fec:	f1c6 0601 	rsb	r6, r6, #1
 8003ff0:	f8ca 6000 	str.w	r6, [sl]
 8003ff4:	f8da 3000 	ldr.w	r3, [sl]
 8003ff8:	4499      	add	r9, r3
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	4620      	mov	r0, r4
 8004000:	4629      	mov	r1, r5
 8004002:	f7fc fd69 	bl	8000ad8 <__aeabi_dcmpeq>
 8004006:	b108      	cbz	r0, 800400c <__cvt+0xa4>
 8004008:	f8cd 900c 	str.w	r9, [sp, #12]
 800400c:	2230      	movs	r2, #48	; 0x30
 800400e:	9b03      	ldr	r3, [sp, #12]
 8004010:	454b      	cmp	r3, r9
 8004012:	d307      	bcc.n	8004024 <__cvt+0xbc>
 8004014:	9b03      	ldr	r3, [sp, #12]
 8004016:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004018:	1bdb      	subs	r3, r3, r7
 800401a:	4638      	mov	r0, r7
 800401c:	6013      	str	r3, [r2, #0]
 800401e:	b004      	add	sp, #16
 8004020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004024:	1c59      	adds	r1, r3, #1
 8004026:	9103      	str	r1, [sp, #12]
 8004028:	701a      	strb	r2, [r3, #0]
 800402a:	e7f0      	b.n	800400e <__cvt+0xa6>

0800402c <__exponent>:
 800402c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800402e:	4603      	mov	r3, r0
 8004030:	2900      	cmp	r1, #0
 8004032:	bfb8      	it	lt
 8004034:	4249      	neglt	r1, r1
 8004036:	f803 2b02 	strb.w	r2, [r3], #2
 800403a:	bfb4      	ite	lt
 800403c:	222d      	movlt	r2, #45	; 0x2d
 800403e:	222b      	movge	r2, #43	; 0x2b
 8004040:	2909      	cmp	r1, #9
 8004042:	7042      	strb	r2, [r0, #1]
 8004044:	dd2a      	ble.n	800409c <__exponent+0x70>
 8004046:	f10d 0407 	add.w	r4, sp, #7
 800404a:	46a4      	mov	ip, r4
 800404c:	270a      	movs	r7, #10
 800404e:	46a6      	mov	lr, r4
 8004050:	460a      	mov	r2, r1
 8004052:	fb91 f6f7 	sdiv	r6, r1, r7
 8004056:	fb07 1516 	mls	r5, r7, r6, r1
 800405a:	3530      	adds	r5, #48	; 0x30
 800405c:	2a63      	cmp	r2, #99	; 0x63
 800405e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004062:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004066:	4631      	mov	r1, r6
 8004068:	dcf1      	bgt.n	800404e <__exponent+0x22>
 800406a:	3130      	adds	r1, #48	; 0x30
 800406c:	f1ae 0502 	sub.w	r5, lr, #2
 8004070:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004074:	1c44      	adds	r4, r0, #1
 8004076:	4629      	mov	r1, r5
 8004078:	4561      	cmp	r1, ip
 800407a:	d30a      	bcc.n	8004092 <__exponent+0x66>
 800407c:	f10d 0209 	add.w	r2, sp, #9
 8004080:	eba2 020e 	sub.w	r2, r2, lr
 8004084:	4565      	cmp	r5, ip
 8004086:	bf88      	it	hi
 8004088:	2200      	movhi	r2, #0
 800408a:	4413      	add	r3, r2
 800408c:	1a18      	subs	r0, r3, r0
 800408e:	b003      	add	sp, #12
 8004090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004092:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004096:	f804 2f01 	strb.w	r2, [r4, #1]!
 800409a:	e7ed      	b.n	8004078 <__exponent+0x4c>
 800409c:	2330      	movs	r3, #48	; 0x30
 800409e:	3130      	adds	r1, #48	; 0x30
 80040a0:	7083      	strb	r3, [r0, #2]
 80040a2:	70c1      	strb	r1, [r0, #3]
 80040a4:	1d03      	adds	r3, r0, #4
 80040a6:	e7f1      	b.n	800408c <__exponent+0x60>

080040a8 <_printf_float>:
 80040a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040ac:	ed2d 8b02 	vpush	{d8}
 80040b0:	b08d      	sub	sp, #52	; 0x34
 80040b2:	460c      	mov	r4, r1
 80040b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80040b8:	4616      	mov	r6, r2
 80040ba:	461f      	mov	r7, r3
 80040bc:	4605      	mov	r5, r0
 80040be:	f002 ff9b 	bl	8006ff8 <_localeconv_r>
 80040c2:	f8d0 a000 	ldr.w	sl, [r0]
 80040c6:	4650      	mov	r0, sl
 80040c8:	f7fc f88a 	bl	80001e0 <strlen>
 80040cc:	2300      	movs	r3, #0
 80040ce:	930a      	str	r3, [sp, #40]	; 0x28
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	9305      	str	r3, [sp, #20]
 80040d4:	f8d8 3000 	ldr.w	r3, [r8]
 80040d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80040dc:	3307      	adds	r3, #7
 80040de:	f023 0307 	bic.w	r3, r3, #7
 80040e2:	f103 0208 	add.w	r2, r3, #8
 80040e6:	f8c8 2000 	str.w	r2, [r8]
 80040ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80040f2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80040f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80040fa:	9307      	str	r3, [sp, #28]
 80040fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8004100:	ee08 0a10 	vmov	s16, r0
 8004104:	4b9f      	ldr	r3, [pc, #636]	; (8004384 <_printf_float+0x2dc>)
 8004106:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800410a:	f04f 32ff 	mov.w	r2, #4294967295
 800410e:	f7fc fd15 	bl	8000b3c <__aeabi_dcmpun>
 8004112:	bb88      	cbnz	r0, 8004178 <_printf_float+0xd0>
 8004114:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004118:	4b9a      	ldr	r3, [pc, #616]	; (8004384 <_printf_float+0x2dc>)
 800411a:	f04f 32ff 	mov.w	r2, #4294967295
 800411e:	f7fc fcef 	bl	8000b00 <__aeabi_dcmple>
 8004122:	bb48      	cbnz	r0, 8004178 <_printf_float+0xd0>
 8004124:	2200      	movs	r2, #0
 8004126:	2300      	movs	r3, #0
 8004128:	4640      	mov	r0, r8
 800412a:	4649      	mov	r1, r9
 800412c:	f7fc fcde 	bl	8000aec <__aeabi_dcmplt>
 8004130:	b110      	cbz	r0, 8004138 <_printf_float+0x90>
 8004132:	232d      	movs	r3, #45	; 0x2d
 8004134:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004138:	4b93      	ldr	r3, [pc, #588]	; (8004388 <_printf_float+0x2e0>)
 800413a:	4894      	ldr	r0, [pc, #592]	; (800438c <_printf_float+0x2e4>)
 800413c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004140:	bf94      	ite	ls
 8004142:	4698      	movls	r8, r3
 8004144:	4680      	movhi	r8, r0
 8004146:	2303      	movs	r3, #3
 8004148:	6123      	str	r3, [r4, #16]
 800414a:	9b05      	ldr	r3, [sp, #20]
 800414c:	f023 0204 	bic.w	r2, r3, #4
 8004150:	6022      	str	r2, [r4, #0]
 8004152:	f04f 0900 	mov.w	r9, #0
 8004156:	9700      	str	r7, [sp, #0]
 8004158:	4633      	mov	r3, r6
 800415a:	aa0b      	add	r2, sp, #44	; 0x2c
 800415c:	4621      	mov	r1, r4
 800415e:	4628      	mov	r0, r5
 8004160:	f000 f9d8 	bl	8004514 <_printf_common>
 8004164:	3001      	adds	r0, #1
 8004166:	f040 8090 	bne.w	800428a <_printf_float+0x1e2>
 800416a:	f04f 30ff 	mov.w	r0, #4294967295
 800416e:	b00d      	add	sp, #52	; 0x34
 8004170:	ecbd 8b02 	vpop	{d8}
 8004174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004178:	4642      	mov	r2, r8
 800417a:	464b      	mov	r3, r9
 800417c:	4640      	mov	r0, r8
 800417e:	4649      	mov	r1, r9
 8004180:	f7fc fcdc 	bl	8000b3c <__aeabi_dcmpun>
 8004184:	b140      	cbz	r0, 8004198 <_printf_float+0xf0>
 8004186:	464b      	mov	r3, r9
 8004188:	2b00      	cmp	r3, #0
 800418a:	bfbc      	itt	lt
 800418c:	232d      	movlt	r3, #45	; 0x2d
 800418e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004192:	487f      	ldr	r0, [pc, #508]	; (8004390 <_printf_float+0x2e8>)
 8004194:	4b7f      	ldr	r3, [pc, #508]	; (8004394 <_printf_float+0x2ec>)
 8004196:	e7d1      	b.n	800413c <_printf_float+0x94>
 8004198:	6863      	ldr	r3, [r4, #4]
 800419a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800419e:	9206      	str	r2, [sp, #24]
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	d13f      	bne.n	8004224 <_printf_float+0x17c>
 80041a4:	2306      	movs	r3, #6
 80041a6:	6063      	str	r3, [r4, #4]
 80041a8:	9b05      	ldr	r3, [sp, #20]
 80041aa:	6861      	ldr	r1, [r4, #4]
 80041ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80041b0:	2300      	movs	r3, #0
 80041b2:	9303      	str	r3, [sp, #12]
 80041b4:	ab0a      	add	r3, sp, #40	; 0x28
 80041b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80041ba:	ab09      	add	r3, sp, #36	; 0x24
 80041bc:	ec49 8b10 	vmov	d0, r8, r9
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	6022      	str	r2, [r4, #0]
 80041c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80041c8:	4628      	mov	r0, r5
 80041ca:	f7ff fecd 	bl	8003f68 <__cvt>
 80041ce:	9b06      	ldr	r3, [sp, #24]
 80041d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80041d2:	2b47      	cmp	r3, #71	; 0x47
 80041d4:	4680      	mov	r8, r0
 80041d6:	d108      	bne.n	80041ea <_printf_float+0x142>
 80041d8:	1cc8      	adds	r0, r1, #3
 80041da:	db02      	blt.n	80041e2 <_printf_float+0x13a>
 80041dc:	6863      	ldr	r3, [r4, #4]
 80041de:	4299      	cmp	r1, r3
 80041e0:	dd41      	ble.n	8004266 <_printf_float+0x1be>
 80041e2:	f1ab 0b02 	sub.w	fp, fp, #2
 80041e6:	fa5f fb8b 	uxtb.w	fp, fp
 80041ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80041ee:	d820      	bhi.n	8004232 <_printf_float+0x18a>
 80041f0:	3901      	subs	r1, #1
 80041f2:	465a      	mov	r2, fp
 80041f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80041f8:	9109      	str	r1, [sp, #36]	; 0x24
 80041fa:	f7ff ff17 	bl	800402c <__exponent>
 80041fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004200:	1813      	adds	r3, r2, r0
 8004202:	2a01      	cmp	r2, #1
 8004204:	4681      	mov	r9, r0
 8004206:	6123      	str	r3, [r4, #16]
 8004208:	dc02      	bgt.n	8004210 <_printf_float+0x168>
 800420a:	6822      	ldr	r2, [r4, #0]
 800420c:	07d2      	lsls	r2, r2, #31
 800420e:	d501      	bpl.n	8004214 <_printf_float+0x16c>
 8004210:	3301      	adds	r3, #1
 8004212:	6123      	str	r3, [r4, #16]
 8004214:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004218:	2b00      	cmp	r3, #0
 800421a:	d09c      	beq.n	8004156 <_printf_float+0xae>
 800421c:	232d      	movs	r3, #45	; 0x2d
 800421e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004222:	e798      	b.n	8004156 <_printf_float+0xae>
 8004224:	9a06      	ldr	r2, [sp, #24]
 8004226:	2a47      	cmp	r2, #71	; 0x47
 8004228:	d1be      	bne.n	80041a8 <_printf_float+0x100>
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1bc      	bne.n	80041a8 <_printf_float+0x100>
 800422e:	2301      	movs	r3, #1
 8004230:	e7b9      	b.n	80041a6 <_printf_float+0xfe>
 8004232:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004236:	d118      	bne.n	800426a <_printf_float+0x1c2>
 8004238:	2900      	cmp	r1, #0
 800423a:	6863      	ldr	r3, [r4, #4]
 800423c:	dd0b      	ble.n	8004256 <_printf_float+0x1ae>
 800423e:	6121      	str	r1, [r4, #16]
 8004240:	b913      	cbnz	r3, 8004248 <_printf_float+0x1a0>
 8004242:	6822      	ldr	r2, [r4, #0]
 8004244:	07d0      	lsls	r0, r2, #31
 8004246:	d502      	bpl.n	800424e <_printf_float+0x1a6>
 8004248:	3301      	adds	r3, #1
 800424a:	440b      	add	r3, r1
 800424c:	6123      	str	r3, [r4, #16]
 800424e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004250:	f04f 0900 	mov.w	r9, #0
 8004254:	e7de      	b.n	8004214 <_printf_float+0x16c>
 8004256:	b913      	cbnz	r3, 800425e <_printf_float+0x1b6>
 8004258:	6822      	ldr	r2, [r4, #0]
 800425a:	07d2      	lsls	r2, r2, #31
 800425c:	d501      	bpl.n	8004262 <_printf_float+0x1ba>
 800425e:	3302      	adds	r3, #2
 8004260:	e7f4      	b.n	800424c <_printf_float+0x1a4>
 8004262:	2301      	movs	r3, #1
 8004264:	e7f2      	b.n	800424c <_printf_float+0x1a4>
 8004266:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800426a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800426c:	4299      	cmp	r1, r3
 800426e:	db05      	blt.n	800427c <_printf_float+0x1d4>
 8004270:	6823      	ldr	r3, [r4, #0]
 8004272:	6121      	str	r1, [r4, #16]
 8004274:	07d8      	lsls	r0, r3, #31
 8004276:	d5ea      	bpl.n	800424e <_printf_float+0x1a6>
 8004278:	1c4b      	adds	r3, r1, #1
 800427a:	e7e7      	b.n	800424c <_printf_float+0x1a4>
 800427c:	2900      	cmp	r1, #0
 800427e:	bfd4      	ite	le
 8004280:	f1c1 0202 	rsble	r2, r1, #2
 8004284:	2201      	movgt	r2, #1
 8004286:	4413      	add	r3, r2
 8004288:	e7e0      	b.n	800424c <_printf_float+0x1a4>
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	055a      	lsls	r2, r3, #21
 800428e:	d407      	bmi.n	80042a0 <_printf_float+0x1f8>
 8004290:	6923      	ldr	r3, [r4, #16]
 8004292:	4642      	mov	r2, r8
 8004294:	4631      	mov	r1, r6
 8004296:	4628      	mov	r0, r5
 8004298:	47b8      	blx	r7
 800429a:	3001      	adds	r0, #1
 800429c:	d12c      	bne.n	80042f8 <_printf_float+0x250>
 800429e:	e764      	b.n	800416a <_printf_float+0xc2>
 80042a0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80042a4:	f240 80e0 	bls.w	8004468 <_printf_float+0x3c0>
 80042a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80042ac:	2200      	movs	r2, #0
 80042ae:	2300      	movs	r3, #0
 80042b0:	f7fc fc12 	bl	8000ad8 <__aeabi_dcmpeq>
 80042b4:	2800      	cmp	r0, #0
 80042b6:	d034      	beq.n	8004322 <_printf_float+0x27a>
 80042b8:	4a37      	ldr	r2, [pc, #220]	; (8004398 <_printf_float+0x2f0>)
 80042ba:	2301      	movs	r3, #1
 80042bc:	4631      	mov	r1, r6
 80042be:	4628      	mov	r0, r5
 80042c0:	47b8      	blx	r7
 80042c2:	3001      	adds	r0, #1
 80042c4:	f43f af51 	beq.w	800416a <_printf_float+0xc2>
 80042c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042cc:	429a      	cmp	r2, r3
 80042ce:	db02      	blt.n	80042d6 <_printf_float+0x22e>
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	07d8      	lsls	r0, r3, #31
 80042d4:	d510      	bpl.n	80042f8 <_printf_float+0x250>
 80042d6:	ee18 3a10 	vmov	r3, s16
 80042da:	4652      	mov	r2, sl
 80042dc:	4631      	mov	r1, r6
 80042de:	4628      	mov	r0, r5
 80042e0:	47b8      	blx	r7
 80042e2:	3001      	adds	r0, #1
 80042e4:	f43f af41 	beq.w	800416a <_printf_float+0xc2>
 80042e8:	f04f 0800 	mov.w	r8, #0
 80042ec:	f104 091a 	add.w	r9, r4, #26
 80042f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042f2:	3b01      	subs	r3, #1
 80042f4:	4543      	cmp	r3, r8
 80042f6:	dc09      	bgt.n	800430c <_printf_float+0x264>
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	079b      	lsls	r3, r3, #30
 80042fc:	f100 8105 	bmi.w	800450a <_printf_float+0x462>
 8004300:	68e0      	ldr	r0, [r4, #12]
 8004302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004304:	4298      	cmp	r0, r3
 8004306:	bfb8      	it	lt
 8004308:	4618      	movlt	r0, r3
 800430a:	e730      	b.n	800416e <_printf_float+0xc6>
 800430c:	2301      	movs	r3, #1
 800430e:	464a      	mov	r2, r9
 8004310:	4631      	mov	r1, r6
 8004312:	4628      	mov	r0, r5
 8004314:	47b8      	blx	r7
 8004316:	3001      	adds	r0, #1
 8004318:	f43f af27 	beq.w	800416a <_printf_float+0xc2>
 800431c:	f108 0801 	add.w	r8, r8, #1
 8004320:	e7e6      	b.n	80042f0 <_printf_float+0x248>
 8004322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004324:	2b00      	cmp	r3, #0
 8004326:	dc39      	bgt.n	800439c <_printf_float+0x2f4>
 8004328:	4a1b      	ldr	r2, [pc, #108]	; (8004398 <_printf_float+0x2f0>)
 800432a:	2301      	movs	r3, #1
 800432c:	4631      	mov	r1, r6
 800432e:	4628      	mov	r0, r5
 8004330:	47b8      	blx	r7
 8004332:	3001      	adds	r0, #1
 8004334:	f43f af19 	beq.w	800416a <_printf_float+0xc2>
 8004338:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800433c:	4313      	orrs	r3, r2
 800433e:	d102      	bne.n	8004346 <_printf_float+0x29e>
 8004340:	6823      	ldr	r3, [r4, #0]
 8004342:	07d9      	lsls	r1, r3, #31
 8004344:	d5d8      	bpl.n	80042f8 <_printf_float+0x250>
 8004346:	ee18 3a10 	vmov	r3, s16
 800434a:	4652      	mov	r2, sl
 800434c:	4631      	mov	r1, r6
 800434e:	4628      	mov	r0, r5
 8004350:	47b8      	blx	r7
 8004352:	3001      	adds	r0, #1
 8004354:	f43f af09 	beq.w	800416a <_printf_float+0xc2>
 8004358:	f04f 0900 	mov.w	r9, #0
 800435c:	f104 0a1a 	add.w	sl, r4, #26
 8004360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004362:	425b      	negs	r3, r3
 8004364:	454b      	cmp	r3, r9
 8004366:	dc01      	bgt.n	800436c <_printf_float+0x2c4>
 8004368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800436a:	e792      	b.n	8004292 <_printf_float+0x1ea>
 800436c:	2301      	movs	r3, #1
 800436e:	4652      	mov	r2, sl
 8004370:	4631      	mov	r1, r6
 8004372:	4628      	mov	r0, r5
 8004374:	47b8      	blx	r7
 8004376:	3001      	adds	r0, #1
 8004378:	f43f aef7 	beq.w	800416a <_printf_float+0xc2>
 800437c:	f109 0901 	add.w	r9, r9, #1
 8004380:	e7ee      	b.n	8004360 <_printf_float+0x2b8>
 8004382:	bf00      	nop
 8004384:	7fefffff 	.word	0x7fefffff
 8004388:	08008828 	.word	0x08008828
 800438c:	0800882c 	.word	0x0800882c
 8004390:	08008834 	.word	0x08008834
 8004394:	08008830 	.word	0x08008830
 8004398:	08008838 	.word	0x08008838
 800439c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800439e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80043a0:	429a      	cmp	r2, r3
 80043a2:	bfa8      	it	ge
 80043a4:	461a      	movge	r2, r3
 80043a6:	2a00      	cmp	r2, #0
 80043a8:	4691      	mov	r9, r2
 80043aa:	dc37      	bgt.n	800441c <_printf_float+0x374>
 80043ac:	f04f 0b00 	mov.w	fp, #0
 80043b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043b4:	f104 021a 	add.w	r2, r4, #26
 80043b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80043ba:	9305      	str	r3, [sp, #20]
 80043bc:	eba3 0309 	sub.w	r3, r3, r9
 80043c0:	455b      	cmp	r3, fp
 80043c2:	dc33      	bgt.n	800442c <_printf_float+0x384>
 80043c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043c8:	429a      	cmp	r2, r3
 80043ca:	db3b      	blt.n	8004444 <_printf_float+0x39c>
 80043cc:	6823      	ldr	r3, [r4, #0]
 80043ce:	07da      	lsls	r2, r3, #31
 80043d0:	d438      	bmi.n	8004444 <_printf_float+0x39c>
 80043d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043d4:	9b05      	ldr	r3, [sp, #20]
 80043d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	eba2 0901 	sub.w	r9, r2, r1
 80043de:	4599      	cmp	r9, r3
 80043e0:	bfa8      	it	ge
 80043e2:	4699      	movge	r9, r3
 80043e4:	f1b9 0f00 	cmp.w	r9, #0
 80043e8:	dc35      	bgt.n	8004456 <_printf_float+0x3ae>
 80043ea:	f04f 0800 	mov.w	r8, #0
 80043ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043f2:	f104 0a1a 	add.w	sl, r4, #26
 80043f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043fa:	1a9b      	subs	r3, r3, r2
 80043fc:	eba3 0309 	sub.w	r3, r3, r9
 8004400:	4543      	cmp	r3, r8
 8004402:	f77f af79 	ble.w	80042f8 <_printf_float+0x250>
 8004406:	2301      	movs	r3, #1
 8004408:	4652      	mov	r2, sl
 800440a:	4631      	mov	r1, r6
 800440c:	4628      	mov	r0, r5
 800440e:	47b8      	blx	r7
 8004410:	3001      	adds	r0, #1
 8004412:	f43f aeaa 	beq.w	800416a <_printf_float+0xc2>
 8004416:	f108 0801 	add.w	r8, r8, #1
 800441a:	e7ec      	b.n	80043f6 <_printf_float+0x34e>
 800441c:	4613      	mov	r3, r2
 800441e:	4631      	mov	r1, r6
 8004420:	4642      	mov	r2, r8
 8004422:	4628      	mov	r0, r5
 8004424:	47b8      	blx	r7
 8004426:	3001      	adds	r0, #1
 8004428:	d1c0      	bne.n	80043ac <_printf_float+0x304>
 800442a:	e69e      	b.n	800416a <_printf_float+0xc2>
 800442c:	2301      	movs	r3, #1
 800442e:	4631      	mov	r1, r6
 8004430:	4628      	mov	r0, r5
 8004432:	9205      	str	r2, [sp, #20]
 8004434:	47b8      	blx	r7
 8004436:	3001      	adds	r0, #1
 8004438:	f43f ae97 	beq.w	800416a <_printf_float+0xc2>
 800443c:	9a05      	ldr	r2, [sp, #20]
 800443e:	f10b 0b01 	add.w	fp, fp, #1
 8004442:	e7b9      	b.n	80043b8 <_printf_float+0x310>
 8004444:	ee18 3a10 	vmov	r3, s16
 8004448:	4652      	mov	r2, sl
 800444a:	4631      	mov	r1, r6
 800444c:	4628      	mov	r0, r5
 800444e:	47b8      	blx	r7
 8004450:	3001      	adds	r0, #1
 8004452:	d1be      	bne.n	80043d2 <_printf_float+0x32a>
 8004454:	e689      	b.n	800416a <_printf_float+0xc2>
 8004456:	9a05      	ldr	r2, [sp, #20]
 8004458:	464b      	mov	r3, r9
 800445a:	4442      	add	r2, r8
 800445c:	4631      	mov	r1, r6
 800445e:	4628      	mov	r0, r5
 8004460:	47b8      	blx	r7
 8004462:	3001      	adds	r0, #1
 8004464:	d1c1      	bne.n	80043ea <_printf_float+0x342>
 8004466:	e680      	b.n	800416a <_printf_float+0xc2>
 8004468:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800446a:	2a01      	cmp	r2, #1
 800446c:	dc01      	bgt.n	8004472 <_printf_float+0x3ca>
 800446e:	07db      	lsls	r3, r3, #31
 8004470:	d538      	bpl.n	80044e4 <_printf_float+0x43c>
 8004472:	2301      	movs	r3, #1
 8004474:	4642      	mov	r2, r8
 8004476:	4631      	mov	r1, r6
 8004478:	4628      	mov	r0, r5
 800447a:	47b8      	blx	r7
 800447c:	3001      	adds	r0, #1
 800447e:	f43f ae74 	beq.w	800416a <_printf_float+0xc2>
 8004482:	ee18 3a10 	vmov	r3, s16
 8004486:	4652      	mov	r2, sl
 8004488:	4631      	mov	r1, r6
 800448a:	4628      	mov	r0, r5
 800448c:	47b8      	blx	r7
 800448e:	3001      	adds	r0, #1
 8004490:	f43f ae6b 	beq.w	800416a <_printf_float+0xc2>
 8004494:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004498:	2200      	movs	r2, #0
 800449a:	2300      	movs	r3, #0
 800449c:	f7fc fb1c 	bl	8000ad8 <__aeabi_dcmpeq>
 80044a0:	b9d8      	cbnz	r0, 80044da <_printf_float+0x432>
 80044a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044a4:	f108 0201 	add.w	r2, r8, #1
 80044a8:	3b01      	subs	r3, #1
 80044aa:	4631      	mov	r1, r6
 80044ac:	4628      	mov	r0, r5
 80044ae:	47b8      	blx	r7
 80044b0:	3001      	adds	r0, #1
 80044b2:	d10e      	bne.n	80044d2 <_printf_float+0x42a>
 80044b4:	e659      	b.n	800416a <_printf_float+0xc2>
 80044b6:	2301      	movs	r3, #1
 80044b8:	4652      	mov	r2, sl
 80044ba:	4631      	mov	r1, r6
 80044bc:	4628      	mov	r0, r5
 80044be:	47b8      	blx	r7
 80044c0:	3001      	adds	r0, #1
 80044c2:	f43f ae52 	beq.w	800416a <_printf_float+0xc2>
 80044c6:	f108 0801 	add.w	r8, r8, #1
 80044ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044cc:	3b01      	subs	r3, #1
 80044ce:	4543      	cmp	r3, r8
 80044d0:	dcf1      	bgt.n	80044b6 <_printf_float+0x40e>
 80044d2:	464b      	mov	r3, r9
 80044d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80044d8:	e6dc      	b.n	8004294 <_printf_float+0x1ec>
 80044da:	f04f 0800 	mov.w	r8, #0
 80044de:	f104 0a1a 	add.w	sl, r4, #26
 80044e2:	e7f2      	b.n	80044ca <_printf_float+0x422>
 80044e4:	2301      	movs	r3, #1
 80044e6:	4642      	mov	r2, r8
 80044e8:	e7df      	b.n	80044aa <_printf_float+0x402>
 80044ea:	2301      	movs	r3, #1
 80044ec:	464a      	mov	r2, r9
 80044ee:	4631      	mov	r1, r6
 80044f0:	4628      	mov	r0, r5
 80044f2:	47b8      	blx	r7
 80044f4:	3001      	adds	r0, #1
 80044f6:	f43f ae38 	beq.w	800416a <_printf_float+0xc2>
 80044fa:	f108 0801 	add.w	r8, r8, #1
 80044fe:	68e3      	ldr	r3, [r4, #12]
 8004500:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004502:	1a5b      	subs	r3, r3, r1
 8004504:	4543      	cmp	r3, r8
 8004506:	dcf0      	bgt.n	80044ea <_printf_float+0x442>
 8004508:	e6fa      	b.n	8004300 <_printf_float+0x258>
 800450a:	f04f 0800 	mov.w	r8, #0
 800450e:	f104 0919 	add.w	r9, r4, #25
 8004512:	e7f4      	b.n	80044fe <_printf_float+0x456>

08004514 <_printf_common>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	4616      	mov	r6, r2
 800451a:	4699      	mov	r9, r3
 800451c:	688a      	ldr	r2, [r1, #8]
 800451e:	690b      	ldr	r3, [r1, #16]
 8004520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004524:	4293      	cmp	r3, r2
 8004526:	bfb8      	it	lt
 8004528:	4613      	movlt	r3, r2
 800452a:	6033      	str	r3, [r6, #0]
 800452c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004530:	4607      	mov	r7, r0
 8004532:	460c      	mov	r4, r1
 8004534:	b10a      	cbz	r2, 800453a <_printf_common+0x26>
 8004536:	3301      	adds	r3, #1
 8004538:	6033      	str	r3, [r6, #0]
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	0699      	lsls	r1, r3, #26
 800453e:	bf42      	ittt	mi
 8004540:	6833      	ldrmi	r3, [r6, #0]
 8004542:	3302      	addmi	r3, #2
 8004544:	6033      	strmi	r3, [r6, #0]
 8004546:	6825      	ldr	r5, [r4, #0]
 8004548:	f015 0506 	ands.w	r5, r5, #6
 800454c:	d106      	bne.n	800455c <_printf_common+0x48>
 800454e:	f104 0a19 	add.w	sl, r4, #25
 8004552:	68e3      	ldr	r3, [r4, #12]
 8004554:	6832      	ldr	r2, [r6, #0]
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	42ab      	cmp	r3, r5
 800455a:	dc26      	bgt.n	80045aa <_printf_common+0x96>
 800455c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004560:	1e13      	subs	r3, r2, #0
 8004562:	6822      	ldr	r2, [r4, #0]
 8004564:	bf18      	it	ne
 8004566:	2301      	movne	r3, #1
 8004568:	0692      	lsls	r2, r2, #26
 800456a:	d42b      	bmi.n	80045c4 <_printf_common+0xb0>
 800456c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004570:	4649      	mov	r1, r9
 8004572:	4638      	mov	r0, r7
 8004574:	47c0      	blx	r8
 8004576:	3001      	adds	r0, #1
 8004578:	d01e      	beq.n	80045b8 <_printf_common+0xa4>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	68e5      	ldr	r5, [r4, #12]
 800457e:	6832      	ldr	r2, [r6, #0]
 8004580:	f003 0306 	and.w	r3, r3, #6
 8004584:	2b04      	cmp	r3, #4
 8004586:	bf08      	it	eq
 8004588:	1aad      	subeq	r5, r5, r2
 800458a:	68a3      	ldr	r3, [r4, #8]
 800458c:	6922      	ldr	r2, [r4, #16]
 800458e:	bf0c      	ite	eq
 8004590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004594:	2500      	movne	r5, #0
 8004596:	4293      	cmp	r3, r2
 8004598:	bfc4      	itt	gt
 800459a:	1a9b      	subgt	r3, r3, r2
 800459c:	18ed      	addgt	r5, r5, r3
 800459e:	2600      	movs	r6, #0
 80045a0:	341a      	adds	r4, #26
 80045a2:	42b5      	cmp	r5, r6
 80045a4:	d11a      	bne.n	80045dc <_printf_common+0xc8>
 80045a6:	2000      	movs	r0, #0
 80045a8:	e008      	b.n	80045bc <_printf_common+0xa8>
 80045aa:	2301      	movs	r3, #1
 80045ac:	4652      	mov	r2, sl
 80045ae:	4649      	mov	r1, r9
 80045b0:	4638      	mov	r0, r7
 80045b2:	47c0      	blx	r8
 80045b4:	3001      	adds	r0, #1
 80045b6:	d103      	bne.n	80045c0 <_printf_common+0xac>
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295
 80045bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c0:	3501      	adds	r5, #1
 80045c2:	e7c6      	b.n	8004552 <_printf_common+0x3e>
 80045c4:	18e1      	adds	r1, r4, r3
 80045c6:	1c5a      	adds	r2, r3, #1
 80045c8:	2030      	movs	r0, #48	; 0x30
 80045ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045ce:	4422      	add	r2, r4
 80045d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045d8:	3302      	adds	r3, #2
 80045da:	e7c7      	b.n	800456c <_printf_common+0x58>
 80045dc:	2301      	movs	r3, #1
 80045de:	4622      	mov	r2, r4
 80045e0:	4649      	mov	r1, r9
 80045e2:	4638      	mov	r0, r7
 80045e4:	47c0      	blx	r8
 80045e6:	3001      	adds	r0, #1
 80045e8:	d0e6      	beq.n	80045b8 <_printf_common+0xa4>
 80045ea:	3601      	adds	r6, #1
 80045ec:	e7d9      	b.n	80045a2 <_printf_common+0x8e>
	...

080045f0 <_printf_i>:
 80045f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045f4:	460c      	mov	r4, r1
 80045f6:	4691      	mov	r9, r2
 80045f8:	7e27      	ldrb	r7, [r4, #24]
 80045fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80045fc:	2f78      	cmp	r7, #120	; 0x78
 80045fe:	4680      	mov	r8, r0
 8004600:	469a      	mov	sl, r3
 8004602:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004606:	d807      	bhi.n	8004618 <_printf_i+0x28>
 8004608:	2f62      	cmp	r7, #98	; 0x62
 800460a:	d80a      	bhi.n	8004622 <_printf_i+0x32>
 800460c:	2f00      	cmp	r7, #0
 800460e:	f000 80d8 	beq.w	80047c2 <_printf_i+0x1d2>
 8004612:	2f58      	cmp	r7, #88	; 0x58
 8004614:	f000 80a3 	beq.w	800475e <_printf_i+0x16e>
 8004618:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800461c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004620:	e03a      	b.n	8004698 <_printf_i+0xa8>
 8004622:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004626:	2b15      	cmp	r3, #21
 8004628:	d8f6      	bhi.n	8004618 <_printf_i+0x28>
 800462a:	a001      	add	r0, pc, #4	; (adr r0, 8004630 <_printf_i+0x40>)
 800462c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004630:	08004689 	.word	0x08004689
 8004634:	0800469d 	.word	0x0800469d
 8004638:	08004619 	.word	0x08004619
 800463c:	08004619 	.word	0x08004619
 8004640:	08004619 	.word	0x08004619
 8004644:	08004619 	.word	0x08004619
 8004648:	0800469d 	.word	0x0800469d
 800464c:	08004619 	.word	0x08004619
 8004650:	08004619 	.word	0x08004619
 8004654:	08004619 	.word	0x08004619
 8004658:	08004619 	.word	0x08004619
 800465c:	080047a9 	.word	0x080047a9
 8004660:	080046cd 	.word	0x080046cd
 8004664:	0800478b 	.word	0x0800478b
 8004668:	08004619 	.word	0x08004619
 800466c:	08004619 	.word	0x08004619
 8004670:	080047cb 	.word	0x080047cb
 8004674:	08004619 	.word	0x08004619
 8004678:	080046cd 	.word	0x080046cd
 800467c:	08004619 	.word	0x08004619
 8004680:	08004619 	.word	0x08004619
 8004684:	08004793 	.word	0x08004793
 8004688:	680b      	ldr	r3, [r1, #0]
 800468a:	1d1a      	adds	r2, r3, #4
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	600a      	str	r2, [r1, #0]
 8004690:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004694:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004698:	2301      	movs	r3, #1
 800469a:	e0a3      	b.n	80047e4 <_printf_i+0x1f4>
 800469c:	6825      	ldr	r5, [r4, #0]
 800469e:	6808      	ldr	r0, [r1, #0]
 80046a0:	062e      	lsls	r6, r5, #24
 80046a2:	f100 0304 	add.w	r3, r0, #4
 80046a6:	d50a      	bpl.n	80046be <_printf_i+0xce>
 80046a8:	6805      	ldr	r5, [r0, #0]
 80046aa:	600b      	str	r3, [r1, #0]
 80046ac:	2d00      	cmp	r5, #0
 80046ae:	da03      	bge.n	80046b8 <_printf_i+0xc8>
 80046b0:	232d      	movs	r3, #45	; 0x2d
 80046b2:	426d      	negs	r5, r5
 80046b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b8:	485e      	ldr	r0, [pc, #376]	; (8004834 <_printf_i+0x244>)
 80046ba:	230a      	movs	r3, #10
 80046bc:	e019      	b.n	80046f2 <_printf_i+0x102>
 80046be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80046c2:	6805      	ldr	r5, [r0, #0]
 80046c4:	600b      	str	r3, [r1, #0]
 80046c6:	bf18      	it	ne
 80046c8:	b22d      	sxthne	r5, r5
 80046ca:	e7ef      	b.n	80046ac <_printf_i+0xbc>
 80046cc:	680b      	ldr	r3, [r1, #0]
 80046ce:	6825      	ldr	r5, [r4, #0]
 80046d0:	1d18      	adds	r0, r3, #4
 80046d2:	6008      	str	r0, [r1, #0]
 80046d4:	0628      	lsls	r0, r5, #24
 80046d6:	d501      	bpl.n	80046dc <_printf_i+0xec>
 80046d8:	681d      	ldr	r5, [r3, #0]
 80046da:	e002      	b.n	80046e2 <_printf_i+0xf2>
 80046dc:	0669      	lsls	r1, r5, #25
 80046de:	d5fb      	bpl.n	80046d8 <_printf_i+0xe8>
 80046e0:	881d      	ldrh	r5, [r3, #0]
 80046e2:	4854      	ldr	r0, [pc, #336]	; (8004834 <_printf_i+0x244>)
 80046e4:	2f6f      	cmp	r7, #111	; 0x6f
 80046e6:	bf0c      	ite	eq
 80046e8:	2308      	moveq	r3, #8
 80046ea:	230a      	movne	r3, #10
 80046ec:	2100      	movs	r1, #0
 80046ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046f2:	6866      	ldr	r6, [r4, #4]
 80046f4:	60a6      	str	r6, [r4, #8]
 80046f6:	2e00      	cmp	r6, #0
 80046f8:	bfa2      	ittt	ge
 80046fa:	6821      	ldrge	r1, [r4, #0]
 80046fc:	f021 0104 	bicge.w	r1, r1, #4
 8004700:	6021      	strge	r1, [r4, #0]
 8004702:	b90d      	cbnz	r5, 8004708 <_printf_i+0x118>
 8004704:	2e00      	cmp	r6, #0
 8004706:	d04d      	beq.n	80047a4 <_printf_i+0x1b4>
 8004708:	4616      	mov	r6, r2
 800470a:	fbb5 f1f3 	udiv	r1, r5, r3
 800470e:	fb03 5711 	mls	r7, r3, r1, r5
 8004712:	5dc7      	ldrb	r7, [r0, r7]
 8004714:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004718:	462f      	mov	r7, r5
 800471a:	42bb      	cmp	r3, r7
 800471c:	460d      	mov	r5, r1
 800471e:	d9f4      	bls.n	800470a <_printf_i+0x11a>
 8004720:	2b08      	cmp	r3, #8
 8004722:	d10b      	bne.n	800473c <_printf_i+0x14c>
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	07df      	lsls	r7, r3, #31
 8004728:	d508      	bpl.n	800473c <_printf_i+0x14c>
 800472a:	6923      	ldr	r3, [r4, #16]
 800472c:	6861      	ldr	r1, [r4, #4]
 800472e:	4299      	cmp	r1, r3
 8004730:	bfde      	ittt	le
 8004732:	2330      	movle	r3, #48	; 0x30
 8004734:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004738:	f106 36ff 	addle.w	r6, r6, #4294967295
 800473c:	1b92      	subs	r2, r2, r6
 800473e:	6122      	str	r2, [r4, #16]
 8004740:	f8cd a000 	str.w	sl, [sp]
 8004744:	464b      	mov	r3, r9
 8004746:	aa03      	add	r2, sp, #12
 8004748:	4621      	mov	r1, r4
 800474a:	4640      	mov	r0, r8
 800474c:	f7ff fee2 	bl	8004514 <_printf_common>
 8004750:	3001      	adds	r0, #1
 8004752:	d14c      	bne.n	80047ee <_printf_i+0x1fe>
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	b004      	add	sp, #16
 800475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800475e:	4835      	ldr	r0, [pc, #212]	; (8004834 <_printf_i+0x244>)
 8004760:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	680e      	ldr	r6, [r1, #0]
 8004768:	061f      	lsls	r7, r3, #24
 800476a:	f856 5b04 	ldr.w	r5, [r6], #4
 800476e:	600e      	str	r6, [r1, #0]
 8004770:	d514      	bpl.n	800479c <_printf_i+0x1ac>
 8004772:	07d9      	lsls	r1, r3, #31
 8004774:	bf44      	itt	mi
 8004776:	f043 0320 	orrmi.w	r3, r3, #32
 800477a:	6023      	strmi	r3, [r4, #0]
 800477c:	b91d      	cbnz	r5, 8004786 <_printf_i+0x196>
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	f023 0320 	bic.w	r3, r3, #32
 8004784:	6023      	str	r3, [r4, #0]
 8004786:	2310      	movs	r3, #16
 8004788:	e7b0      	b.n	80046ec <_printf_i+0xfc>
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	f043 0320 	orr.w	r3, r3, #32
 8004790:	6023      	str	r3, [r4, #0]
 8004792:	2378      	movs	r3, #120	; 0x78
 8004794:	4828      	ldr	r0, [pc, #160]	; (8004838 <_printf_i+0x248>)
 8004796:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800479a:	e7e3      	b.n	8004764 <_printf_i+0x174>
 800479c:	065e      	lsls	r6, r3, #25
 800479e:	bf48      	it	mi
 80047a0:	b2ad      	uxthmi	r5, r5
 80047a2:	e7e6      	b.n	8004772 <_printf_i+0x182>
 80047a4:	4616      	mov	r6, r2
 80047a6:	e7bb      	b.n	8004720 <_printf_i+0x130>
 80047a8:	680b      	ldr	r3, [r1, #0]
 80047aa:	6826      	ldr	r6, [r4, #0]
 80047ac:	6960      	ldr	r0, [r4, #20]
 80047ae:	1d1d      	adds	r5, r3, #4
 80047b0:	600d      	str	r5, [r1, #0]
 80047b2:	0635      	lsls	r5, r6, #24
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	d501      	bpl.n	80047bc <_printf_i+0x1cc>
 80047b8:	6018      	str	r0, [r3, #0]
 80047ba:	e002      	b.n	80047c2 <_printf_i+0x1d2>
 80047bc:	0671      	lsls	r1, r6, #25
 80047be:	d5fb      	bpl.n	80047b8 <_printf_i+0x1c8>
 80047c0:	8018      	strh	r0, [r3, #0]
 80047c2:	2300      	movs	r3, #0
 80047c4:	6123      	str	r3, [r4, #16]
 80047c6:	4616      	mov	r6, r2
 80047c8:	e7ba      	b.n	8004740 <_printf_i+0x150>
 80047ca:	680b      	ldr	r3, [r1, #0]
 80047cc:	1d1a      	adds	r2, r3, #4
 80047ce:	600a      	str	r2, [r1, #0]
 80047d0:	681e      	ldr	r6, [r3, #0]
 80047d2:	6862      	ldr	r2, [r4, #4]
 80047d4:	2100      	movs	r1, #0
 80047d6:	4630      	mov	r0, r6
 80047d8:	f7fb fd0a 	bl	80001f0 <memchr>
 80047dc:	b108      	cbz	r0, 80047e2 <_printf_i+0x1f2>
 80047de:	1b80      	subs	r0, r0, r6
 80047e0:	6060      	str	r0, [r4, #4]
 80047e2:	6863      	ldr	r3, [r4, #4]
 80047e4:	6123      	str	r3, [r4, #16]
 80047e6:	2300      	movs	r3, #0
 80047e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047ec:	e7a8      	b.n	8004740 <_printf_i+0x150>
 80047ee:	6923      	ldr	r3, [r4, #16]
 80047f0:	4632      	mov	r2, r6
 80047f2:	4649      	mov	r1, r9
 80047f4:	4640      	mov	r0, r8
 80047f6:	47d0      	blx	sl
 80047f8:	3001      	adds	r0, #1
 80047fa:	d0ab      	beq.n	8004754 <_printf_i+0x164>
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	079b      	lsls	r3, r3, #30
 8004800:	d413      	bmi.n	800482a <_printf_i+0x23a>
 8004802:	68e0      	ldr	r0, [r4, #12]
 8004804:	9b03      	ldr	r3, [sp, #12]
 8004806:	4298      	cmp	r0, r3
 8004808:	bfb8      	it	lt
 800480a:	4618      	movlt	r0, r3
 800480c:	e7a4      	b.n	8004758 <_printf_i+0x168>
 800480e:	2301      	movs	r3, #1
 8004810:	4632      	mov	r2, r6
 8004812:	4649      	mov	r1, r9
 8004814:	4640      	mov	r0, r8
 8004816:	47d0      	blx	sl
 8004818:	3001      	adds	r0, #1
 800481a:	d09b      	beq.n	8004754 <_printf_i+0x164>
 800481c:	3501      	adds	r5, #1
 800481e:	68e3      	ldr	r3, [r4, #12]
 8004820:	9903      	ldr	r1, [sp, #12]
 8004822:	1a5b      	subs	r3, r3, r1
 8004824:	42ab      	cmp	r3, r5
 8004826:	dcf2      	bgt.n	800480e <_printf_i+0x21e>
 8004828:	e7eb      	b.n	8004802 <_printf_i+0x212>
 800482a:	2500      	movs	r5, #0
 800482c:	f104 0619 	add.w	r6, r4, #25
 8004830:	e7f5      	b.n	800481e <_printf_i+0x22e>
 8004832:	bf00      	nop
 8004834:	0800883a 	.word	0x0800883a
 8004838:	0800884b 	.word	0x0800884b

0800483c <_scanf_float>:
 800483c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004840:	b087      	sub	sp, #28
 8004842:	4617      	mov	r7, r2
 8004844:	9303      	str	r3, [sp, #12]
 8004846:	688b      	ldr	r3, [r1, #8]
 8004848:	1e5a      	subs	r2, r3, #1
 800484a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800484e:	bf83      	ittte	hi
 8004850:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004854:	195b      	addhi	r3, r3, r5
 8004856:	9302      	strhi	r3, [sp, #8]
 8004858:	2300      	movls	r3, #0
 800485a:	bf86      	itte	hi
 800485c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004860:	608b      	strhi	r3, [r1, #8]
 8004862:	9302      	strls	r3, [sp, #8]
 8004864:	680b      	ldr	r3, [r1, #0]
 8004866:	468b      	mov	fp, r1
 8004868:	2500      	movs	r5, #0
 800486a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800486e:	f84b 3b1c 	str.w	r3, [fp], #28
 8004872:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004876:	4680      	mov	r8, r0
 8004878:	460c      	mov	r4, r1
 800487a:	465e      	mov	r6, fp
 800487c:	46aa      	mov	sl, r5
 800487e:	46a9      	mov	r9, r5
 8004880:	9501      	str	r5, [sp, #4]
 8004882:	68a2      	ldr	r2, [r4, #8]
 8004884:	b152      	cbz	r2, 800489c <_scanf_float+0x60>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	2b4e      	cmp	r3, #78	; 0x4e
 800488c:	d864      	bhi.n	8004958 <_scanf_float+0x11c>
 800488e:	2b40      	cmp	r3, #64	; 0x40
 8004890:	d83c      	bhi.n	800490c <_scanf_float+0xd0>
 8004892:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004896:	b2c8      	uxtb	r0, r1
 8004898:	280e      	cmp	r0, #14
 800489a:	d93a      	bls.n	8004912 <_scanf_float+0xd6>
 800489c:	f1b9 0f00 	cmp.w	r9, #0
 80048a0:	d003      	beq.n	80048aa <_scanf_float+0x6e>
 80048a2:	6823      	ldr	r3, [r4, #0]
 80048a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048a8:	6023      	str	r3, [r4, #0]
 80048aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80048ae:	f1ba 0f01 	cmp.w	sl, #1
 80048b2:	f200 8113 	bhi.w	8004adc <_scanf_float+0x2a0>
 80048b6:	455e      	cmp	r6, fp
 80048b8:	f200 8105 	bhi.w	8004ac6 <_scanf_float+0x28a>
 80048bc:	2501      	movs	r5, #1
 80048be:	4628      	mov	r0, r5
 80048c0:	b007      	add	sp, #28
 80048c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048c6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80048ca:	2a0d      	cmp	r2, #13
 80048cc:	d8e6      	bhi.n	800489c <_scanf_float+0x60>
 80048ce:	a101      	add	r1, pc, #4	; (adr r1, 80048d4 <_scanf_float+0x98>)
 80048d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80048d4:	08004a13 	.word	0x08004a13
 80048d8:	0800489d 	.word	0x0800489d
 80048dc:	0800489d 	.word	0x0800489d
 80048e0:	0800489d 	.word	0x0800489d
 80048e4:	08004a73 	.word	0x08004a73
 80048e8:	08004a4b 	.word	0x08004a4b
 80048ec:	0800489d 	.word	0x0800489d
 80048f0:	0800489d 	.word	0x0800489d
 80048f4:	08004a21 	.word	0x08004a21
 80048f8:	0800489d 	.word	0x0800489d
 80048fc:	0800489d 	.word	0x0800489d
 8004900:	0800489d 	.word	0x0800489d
 8004904:	0800489d 	.word	0x0800489d
 8004908:	080049d9 	.word	0x080049d9
 800490c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004910:	e7db      	b.n	80048ca <_scanf_float+0x8e>
 8004912:	290e      	cmp	r1, #14
 8004914:	d8c2      	bhi.n	800489c <_scanf_float+0x60>
 8004916:	a001      	add	r0, pc, #4	; (adr r0, 800491c <_scanf_float+0xe0>)
 8004918:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800491c:	080049cb 	.word	0x080049cb
 8004920:	0800489d 	.word	0x0800489d
 8004924:	080049cb 	.word	0x080049cb
 8004928:	08004a5f 	.word	0x08004a5f
 800492c:	0800489d 	.word	0x0800489d
 8004930:	08004979 	.word	0x08004979
 8004934:	080049b5 	.word	0x080049b5
 8004938:	080049b5 	.word	0x080049b5
 800493c:	080049b5 	.word	0x080049b5
 8004940:	080049b5 	.word	0x080049b5
 8004944:	080049b5 	.word	0x080049b5
 8004948:	080049b5 	.word	0x080049b5
 800494c:	080049b5 	.word	0x080049b5
 8004950:	080049b5 	.word	0x080049b5
 8004954:	080049b5 	.word	0x080049b5
 8004958:	2b6e      	cmp	r3, #110	; 0x6e
 800495a:	d809      	bhi.n	8004970 <_scanf_float+0x134>
 800495c:	2b60      	cmp	r3, #96	; 0x60
 800495e:	d8b2      	bhi.n	80048c6 <_scanf_float+0x8a>
 8004960:	2b54      	cmp	r3, #84	; 0x54
 8004962:	d077      	beq.n	8004a54 <_scanf_float+0x218>
 8004964:	2b59      	cmp	r3, #89	; 0x59
 8004966:	d199      	bne.n	800489c <_scanf_float+0x60>
 8004968:	2d07      	cmp	r5, #7
 800496a:	d197      	bne.n	800489c <_scanf_float+0x60>
 800496c:	2508      	movs	r5, #8
 800496e:	e029      	b.n	80049c4 <_scanf_float+0x188>
 8004970:	2b74      	cmp	r3, #116	; 0x74
 8004972:	d06f      	beq.n	8004a54 <_scanf_float+0x218>
 8004974:	2b79      	cmp	r3, #121	; 0x79
 8004976:	e7f6      	b.n	8004966 <_scanf_float+0x12a>
 8004978:	6821      	ldr	r1, [r4, #0]
 800497a:	05c8      	lsls	r0, r1, #23
 800497c:	d51a      	bpl.n	80049b4 <_scanf_float+0x178>
 800497e:	9b02      	ldr	r3, [sp, #8]
 8004980:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004984:	6021      	str	r1, [r4, #0]
 8004986:	f109 0901 	add.w	r9, r9, #1
 800498a:	b11b      	cbz	r3, 8004994 <_scanf_float+0x158>
 800498c:	3b01      	subs	r3, #1
 800498e:	3201      	adds	r2, #1
 8004990:	9302      	str	r3, [sp, #8]
 8004992:	60a2      	str	r2, [r4, #8]
 8004994:	68a3      	ldr	r3, [r4, #8]
 8004996:	3b01      	subs	r3, #1
 8004998:	60a3      	str	r3, [r4, #8]
 800499a:	6923      	ldr	r3, [r4, #16]
 800499c:	3301      	adds	r3, #1
 800499e:	6123      	str	r3, [r4, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3b01      	subs	r3, #1
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	607b      	str	r3, [r7, #4]
 80049a8:	f340 8084 	ble.w	8004ab4 <_scanf_float+0x278>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	3301      	adds	r3, #1
 80049b0:	603b      	str	r3, [r7, #0]
 80049b2:	e766      	b.n	8004882 <_scanf_float+0x46>
 80049b4:	eb1a 0f05 	cmn.w	sl, r5
 80049b8:	f47f af70 	bne.w	800489c <_scanf_float+0x60>
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80049c2:	6022      	str	r2, [r4, #0]
 80049c4:	f806 3b01 	strb.w	r3, [r6], #1
 80049c8:	e7e4      	b.n	8004994 <_scanf_float+0x158>
 80049ca:	6822      	ldr	r2, [r4, #0]
 80049cc:	0610      	lsls	r0, r2, #24
 80049ce:	f57f af65 	bpl.w	800489c <_scanf_float+0x60>
 80049d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049d6:	e7f4      	b.n	80049c2 <_scanf_float+0x186>
 80049d8:	f1ba 0f00 	cmp.w	sl, #0
 80049dc:	d10e      	bne.n	80049fc <_scanf_float+0x1c0>
 80049de:	f1b9 0f00 	cmp.w	r9, #0
 80049e2:	d10e      	bne.n	8004a02 <_scanf_float+0x1c6>
 80049e4:	6822      	ldr	r2, [r4, #0]
 80049e6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80049ea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80049ee:	d108      	bne.n	8004a02 <_scanf_float+0x1c6>
 80049f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80049f4:	6022      	str	r2, [r4, #0]
 80049f6:	f04f 0a01 	mov.w	sl, #1
 80049fa:	e7e3      	b.n	80049c4 <_scanf_float+0x188>
 80049fc:	f1ba 0f02 	cmp.w	sl, #2
 8004a00:	d055      	beq.n	8004aae <_scanf_float+0x272>
 8004a02:	2d01      	cmp	r5, #1
 8004a04:	d002      	beq.n	8004a0c <_scanf_float+0x1d0>
 8004a06:	2d04      	cmp	r5, #4
 8004a08:	f47f af48 	bne.w	800489c <_scanf_float+0x60>
 8004a0c:	3501      	adds	r5, #1
 8004a0e:	b2ed      	uxtb	r5, r5
 8004a10:	e7d8      	b.n	80049c4 <_scanf_float+0x188>
 8004a12:	f1ba 0f01 	cmp.w	sl, #1
 8004a16:	f47f af41 	bne.w	800489c <_scanf_float+0x60>
 8004a1a:	f04f 0a02 	mov.w	sl, #2
 8004a1e:	e7d1      	b.n	80049c4 <_scanf_float+0x188>
 8004a20:	b97d      	cbnz	r5, 8004a42 <_scanf_float+0x206>
 8004a22:	f1b9 0f00 	cmp.w	r9, #0
 8004a26:	f47f af3c 	bne.w	80048a2 <_scanf_float+0x66>
 8004a2a:	6822      	ldr	r2, [r4, #0]
 8004a2c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004a30:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004a34:	f47f af39 	bne.w	80048aa <_scanf_float+0x6e>
 8004a38:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004a3c:	6022      	str	r2, [r4, #0]
 8004a3e:	2501      	movs	r5, #1
 8004a40:	e7c0      	b.n	80049c4 <_scanf_float+0x188>
 8004a42:	2d03      	cmp	r5, #3
 8004a44:	d0e2      	beq.n	8004a0c <_scanf_float+0x1d0>
 8004a46:	2d05      	cmp	r5, #5
 8004a48:	e7de      	b.n	8004a08 <_scanf_float+0x1cc>
 8004a4a:	2d02      	cmp	r5, #2
 8004a4c:	f47f af26 	bne.w	800489c <_scanf_float+0x60>
 8004a50:	2503      	movs	r5, #3
 8004a52:	e7b7      	b.n	80049c4 <_scanf_float+0x188>
 8004a54:	2d06      	cmp	r5, #6
 8004a56:	f47f af21 	bne.w	800489c <_scanf_float+0x60>
 8004a5a:	2507      	movs	r5, #7
 8004a5c:	e7b2      	b.n	80049c4 <_scanf_float+0x188>
 8004a5e:	6822      	ldr	r2, [r4, #0]
 8004a60:	0591      	lsls	r1, r2, #22
 8004a62:	f57f af1b 	bpl.w	800489c <_scanf_float+0x60>
 8004a66:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004a6a:	6022      	str	r2, [r4, #0]
 8004a6c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004a70:	e7a8      	b.n	80049c4 <_scanf_float+0x188>
 8004a72:	6822      	ldr	r2, [r4, #0]
 8004a74:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004a78:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004a7c:	d006      	beq.n	8004a8c <_scanf_float+0x250>
 8004a7e:	0550      	lsls	r0, r2, #21
 8004a80:	f57f af0c 	bpl.w	800489c <_scanf_float+0x60>
 8004a84:	f1b9 0f00 	cmp.w	r9, #0
 8004a88:	f43f af0f 	beq.w	80048aa <_scanf_float+0x6e>
 8004a8c:	0591      	lsls	r1, r2, #22
 8004a8e:	bf58      	it	pl
 8004a90:	9901      	ldrpl	r1, [sp, #4]
 8004a92:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004a96:	bf58      	it	pl
 8004a98:	eba9 0101 	subpl.w	r1, r9, r1
 8004a9c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004aa0:	bf58      	it	pl
 8004aa2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004aa6:	6022      	str	r2, [r4, #0]
 8004aa8:	f04f 0900 	mov.w	r9, #0
 8004aac:	e78a      	b.n	80049c4 <_scanf_float+0x188>
 8004aae:	f04f 0a03 	mov.w	sl, #3
 8004ab2:	e787      	b.n	80049c4 <_scanf_float+0x188>
 8004ab4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004ab8:	4639      	mov	r1, r7
 8004aba:	4640      	mov	r0, r8
 8004abc:	4798      	blx	r3
 8004abe:	2800      	cmp	r0, #0
 8004ac0:	f43f aedf 	beq.w	8004882 <_scanf_float+0x46>
 8004ac4:	e6ea      	b.n	800489c <_scanf_float+0x60>
 8004ac6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004aca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ace:	463a      	mov	r2, r7
 8004ad0:	4640      	mov	r0, r8
 8004ad2:	4798      	blx	r3
 8004ad4:	6923      	ldr	r3, [r4, #16]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	6123      	str	r3, [r4, #16]
 8004ada:	e6ec      	b.n	80048b6 <_scanf_float+0x7a>
 8004adc:	1e6b      	subs	r3, r5, #1
 8004ade:	2b06      	cmp	r3, #6
 8004ae0:	d825      	bhi.n	8004b2e <_scanf_float+0x2f2>
 8004ae2:	2d02      	cmp	r5, #2
 8004ae4:	d836      	bhi.n	8004b54 <_scanf_float+0x318>
 8004ae6:	455e      	cmp	r6, fp
 8004ae8:	f67f aee8 	bls.w	80048bc <_scanf_float+0x80>
 8004aec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004af0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004af4:	463a      	mov	r2, r7
 8004af6:	4640      	mov	r0, r8
 8004af8:	4798      	blx	r3
 8004afa:	6923      	ldr	r3, [r4, #16]
 8004afc:	3b01      	subs	r3, #1
 8004afe:	6123      	str	r3, [r4, #16]
 8004b00:	e7f1      	b.n	8004ae6 <_scanf_float+0x2aa>
 8004b02:	9802      	ldr	r0, [sp, #8]
 8004b04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b08:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004b0c:	9002      	str	r0, [sp, #8]
 8004b0e:	463a      	mov	r2, r7
 8004b10:	4640      	mov	r0, r8
 8004b12:	4798      	blx	r3
 8004b14:	6923      	ldr	r3, [r4, #16]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	6123      	str	r3, [r4, #16]
 8004b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b1e:	fa5f fa8a 	uxtb.w	sl, sl
 8004b22:	f1ba 0f02 	cmp.w	sl, #2
 8004b26:	d1ec      	bne.n	8004b02 <_scanf_float+0x2c6>
 8004b28:	3d03      	subs	r5, #3
 8004b2a:	b2ed      	uxtb	r5, r5
 8004b2c:	1b76      	subs	r6, r6, r5
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	05da      	lsls	r2, r3, #23
 8004b32:	d52f      	bpl.n	8004b94 <_scanf_float+0x358>
 8004b34:	055b      	lsls	r3, r3, #21
 8004b36:	d510      	bpl.n	8004b5a <_scanf_float+0x31e>
 8004b38:	455e      	cmp	r6, fp
 8004b3a:	f67f aebf 	bls.w	80048bc <_scanf_float+0x80>
 8004b3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004b46:	463a      	mov	r2, r7
 8004b48:	4640      	mov	r0, r8
 8004b4a:	4798      	blx	r3
 8004b4c:	6923      	ldr	r3, [r4, #16]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	6123      	str	r3, [r4, #16]
 8004b52:	e7f1      	b.n	8004b38 <_scanf_float+0x2fc>
 8004b54:	46aa      	mov	sl, r5
 8004b56:	9602      	str	r6, [sp, #8]
 8004b58:	e7df      	b.n	8004b1a <_scanf_float+0x2de>
 8004b5a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004b5e:	6923      	ldr	r3, [r4, #16]
 8004b60:	2965      	cmp	r1, #101	; 0x65
 8004b62:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b66:	f106 35ff 	add.w	r5, r6, #4294967295
 8004b6a:	6123      	str	r3, [r4, #16]
 8004b6c:	d00c      	beq.n	8004b88 <_scanf_float+0x34c>
 8004b6e:	2945      	cmp	r1, #69	; 0x45
 8004b70:	d00a      	beq.n	8004b88 <_scanf_float+0x34c>
 8004b72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b76:	463a      	mov	r2, r7
 8004b78:	4640      	mov	r0, r8
 8004b7a:	4798      	blx	r3
 8004b7c:	6923      	ldr	r3, [r4, #16]
 8004b7e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	1eb5      	subs	r5, r6, #2
 8004b86:	6123      	str	r3, [r4, #16]
 8004b88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b8c:	463a      	mov	r2, r7
 8004b8e:	4640      	mov	r0, r8
 8004b90:	4798      	blx	r3
 8004b92:	462e      	mov	r6, r5
 8004b94:	6825      	ldr	r5, [r4, #0]
 8004b96:	f015 0510 	ands.w	r5, r5, #16
 8004b9a:	d158      	bne.n	8004c4e <_scanf_float+0x412>
 8004b9c:	7035      	strb	r5, [r6, #0]
 8004b9e:	6823      	ldr	r3, [r4, #0]
 8004ba0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba8:	d11c      	bne.n	8004be4 <_scanf_float+0x3a8>
 8004baa:	9b01      	ldr	r3, [sp, #4]
 8004bac:	454b      	cmp	r3, r9
 8004bae:	eba3 0209 	sub.w	r2, r3, r9
 8004bb2:	d124      	bne.n	8004bfe <_scanf_float+0x3c2>
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	4659      	mov	r1, fp
 8004bb8:	4640      	mov	r0, r8
 8004bba:	f000 feb3 	bl	8005924 <_strtod_r>
 8004bbe:	9b03      	ldr	r3, [sp, #12]
 8004bc0:	6821      	ldr	r1, [r4, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f011 0f02 	tst.w	r1, #2
 8004bc8:	ec57 6b10 	vmov	r6, r7, d0
 8004bcc:	f103 0204 	add.w	r2, r3, #4
 8004bd0:	d020      	beq.n	8004c14 <_scanf_float+0x3d8>
 8004bd2:	9903      	ldr	r1, [sp, #12]
 8004bd4:	600a      	str	r2, [r1, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	e9c3 6700 	strd	r6, r7, [r3]
 8004bdc:	68e3      	ldr	r3, [r4, #12]
 8004bde:	3301      	adds	r3, #1
 8004be0:	60e3      	str	r3, [r4, #12]
 8004be2:	e66c      	b.n	80048be <_scanf_float+0x82>
 8004be4:	9b04      	ldr	r3, [sp, #16]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0e4      	beq.n	8004bb4 <_scanf_float+0x378>
 8004bea:	9905      	ldr	r1, [sp, #20]
 8004bec:	230a      	movs	r3, #10
 8004bee:	462a      	mov	r2, r5
 8004bf0:	3101      	adds	r1, #1
 8004bf2:	4640      	mov	r0, r8
 8004bf4:	f000 ff20 	bl	8005a38 <_strtol_r>
 8004bf8:	9b04      	ldr	r3, [sp, #16]
 8004bfa:	9e05      	ldr	r6, [sp, #20]
 8004bfc:	1ac2      	subs	r2, r0, r3
 8004bfe:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004c02:	429e      	cmp	r6, r3
 8004c04:	bf28      	it	cs
 8004c06:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004c0a:	4912      	ldr	r1, [pc, #72]	; (8004c54 <_scanf_float+0x418>)
 8004c0c:	4630      	mov	r0, r6
 8004c0e:	f000 f843 	bl	8004c98 <siprintf>
 8004c12:	e7cf      	b.n	8004bb4 <_scanf_float+0x378>
 8004c14:	f011 0f04 	tst.w	r1, #4
 8004c18:	9903      	ldr	r1, [sp, #12]
 8004c1a:	600a      	str	r2, [r1, #0]
 8004c1c:	d1db      	bne.n	8004bd6 <_scanf_float+0x39a>
 8004c1e:	f8d3 8000 	ldr.w	r8, [r3]
 8004c22:	ee10 2a10 	vmov	r2, s0
 8004c26:	ee10 0a10 	vmov	r0, s0
 8004c2a:	463b      	mov	r3, r7
 8004c2c:	4639      	mov	r1, r7
 8004c2e:	f7fb ff85 	bl	8000b3c <__aeabi_dcmpun>
 8004c32:	b128      	cbz	r0, 8004c40 <_scanf_float+0x404>
 8004c34:	4808      	ldr	r0, [pc, #32]	; (8004c58 <_scanf_float+0x41c>)
 8004c36:	f000 f829 	bl	8004c8c <nanf>
 8004c3a:	ed88 0a00 	vstr	s0, [r8]
 8004c3e:	e7cd      	b.n	8004bdc <_scanf_float+0x3a0>
 8004c40:	4630      	mov	r0, r6
 8004c42:	4639      	mov	r1, r7
 8004c44:	f7fb ffd8 	bl	8000bf8 <__aeabi_d2f>
 8004c48:	f8c8 0000 	str.w	r0, [r8]
 8004c4c:	e7c6      	b.n	8004bdc <_scanf_float+0x3a0>
 8004c4e:	2500      	movs	r5, #0
 8004c50:	e635      	b.n	80048be <_scanf_float+0x82>
 8004c52:	bf00      	nop
 8004c54:	0800885c 	.word	0x0800885c
 8004c58:	08008cd8 	.word	0x08008cd8

08004c5c <iprintf>:
 8004c5c:	b40f      	push	{r0, r1, r2, r3}
 8004c5e:	4b0a      	ldr	r3, [pc, #40]	; (8004c88 <iprintf+0x2c>)
 8004c60:	b513      	push	{r0, r1, r4, lr}
 8004c62:	681c      	ldr	r4, [r3, #0]
 8004c64:	b124      	cbz	r4, 8004c70 <iprintf+0x14>
 8004c66:	69a3      	ldr	r3, [r4, #24]
 8004c68:	b913      	cbnz	r3, 8004c70 <iprintf+0x14>
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f001 fdb8 	bl	80067e0 <__sinit>
 8004c70:	ab05      	add	r3, sp, #20
 8004c72:	9a04      	ldr	r2, [sp, #16]
 8004c74:	68a1      	ldr	r1, [r4, #8]
 8004c76:	9301      	str	r3, [sp, #4]
 8004c78:	4620      	mov	r0, r4
 8004c7a:	f003 f8e7 	bl	8007e4c <_vfiprintf_r>
 8004c7e:	b002      	add	sp, #8
 8004c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c84:	b004      	add	sp, #16
 8004c86:	4770      	bx	lr
 8004c88:	2000000c 	.word	0x2000000c

08004c8c <nanf>:
 8004c8c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004c94 <nanf+0x8>
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	7fc00000 	.word	0x7fc00000

08004c98 <siprintf>:
 8004c98:	b40e      	push	{r1, r2, r3}
 8004c9a:	b500      	push	{lr}
 8004c9c:	b09c      	sub	sp, #112	; 0x70
 8004c9e:	ab1d      	add	r3, sp, #116	; 0x74
 8004ca0:	9002      	str	r0, [sp, #8]
 8004ca2:	9006      	str	r0, [sp, #24]
 8004ca4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ca8:	4809      	ldr	r0, [pc, #36]	; (8004cd0 <siprintf+0x38>)
 8004caa:	9107      	str	r1, [sp, #28]
 8004cac:	9104      	str	r1, [sp, #16]
 8004cae:	4909      	ldr	r1, [pc, #36]	; (8004cd4 <siprintf+0x3c>)
 8004cb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cb4:	9105      	str	r1, [sp, #20]
 8004cb6:	6800      	ldr	r0, [r0, #0]
 8004cb8:	9301      	str	r3, [sp, #4]
 8004cba:	a902      	add	r1, sp, #8
 8004cbc:	f002 ff9c 	bl	8007bf8 <_svfiprintf_r>
 8004cc0:	9b02      	ldr	r3, [sp, #8]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	701a      	strb	r2, [r3, #0]
 8004cc6:	b01c      	add	sp, #112	; 0x70
 8004cc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ccc:	b003      	add	sp, #12
 8004cce:	4770      	bx	lr
 8004cd0:	2000000c 	.word	0x2000000c
 8004cd4:	ffff0208 	.word	0xffff0208

08004cd8 <sulp>:
 8004cd8:	b570      	push	{r4, r5, r6, lr}
 8004cda:	4604      	mov	r4, r0
 8004cdc:	460d      	mov	r5, r1
 8004cde:	ec45 4b10 	vmov	d0, r4, r5
 8004ce2:	4616      	mov	r6, r2
 8004ce4:	f002 fd24 	bl	8007730 <__ulp>
 8004ce8:	ec51 0b10 	vmov	r0, r1, d0
 8004cec:	b17e      	cbz	r6, 8004d0e <sulp+0x36>
 8004cee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004cf2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	dd09      	ble.n	8004d0e <sulp+0x36>
 8004cfa:	051b      	lsls	r3, r3, #20
 8004cfc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004d00:	2400      	movs	r4, #0
 8004d02:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004d06:	4622      	mov	r2, r4
 8004d08:	462b      	mov	r3, r5
 8004d0a:	f7fb fc7d 	bl	8000608 <__aeabi_dmul>
 8004d0e:	bd70      	pop	{r4, r5, r6, pc}

08004d10 <_strtod_l>:
 8004d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d14:	b0a3      	sub	sp, #140	; 0x8c
 8004d16:	461f      	mov	r7, r3
 8004d18:	2300      	movs	r3, #0
 8004d1a:	931e      	str	r3, [sp, #120]	; 0x78
 8004d1c:	4ba4      	ldr	r3, [pc, #656]	; (8004fb0 <_strtod_l+0x2a0>)
 8004d1e:	9219      	str	r2, [sp, #100]	; 0x64
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	9307      	str	r3, [sp, #28]
 8004d24:	4604      	mov	r4, r0
 8004d26:	4618      	mov	r0, r3
 8004d28:	4688      	mov	r8, r1
 8004d2a:	f7fb fa59 	bl	80001e0 <strlen>
 8004d2e:	f04f 0a00 	mov.w	sl, #0
 8004d32:	4605      	mov	r5, r0
 8004d34:	f04f 0b00 	mov.w	fp, #0
 8004d38:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004d3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d3e:	781a      	ldrb	r2, [r3, #0]
 8004d40:	2a2b      	cmp	r2, #43	; 0x2b
 8004d42:	d04c      	beq.n	8004dde <_strtod_l+0xce>
 8004d44:	d839      	bhi.n	8004dba <_strtod_l+0xaa>
 8004d46:	2a0d      	cmp	r2, #13
 8004d48:	d832      	bhi.n	8004db0 <_strtod_l+0xa0>
 8004d4a:	2a08      	cmp	r2, #8
 8004d4c:	d832      	bhi.n	8004db4 <_strtod_l+0xa4>
 8004d4e:	2a00      	cmp	r2, #0
 8004d50:	d03c      	beq.n	8004dcc <_strtod_l+0xbc>
 8004d52:	2300      	movs	r3, #0
 8004d54:	930e      	str	r3, [sp, #56]	; 0x38
 8004d56:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8004d58:	7833      	ldrb	r3, [r6, #0]
 8004d5a:	2b30      	cmp	r3, #48	; 0x30
 8004d5c:	f040 80b4 	bne.w	8004ec8 <_strtod_l+0x1b8>
 8004d60:	7873      	ldrb	r3, [r6, #1]
 8004d62:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004d66:	2b58      	cmp	r3, #88	; 0x58
 8004d68:	d16c      	bne.n	8004e44 <_strtod_l+0x134>
 8004d6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d6c:	9301      	str	r3, [sp, #4]
 8004d6e:	ab1e      	add	r3, sp, #120	; 0x78
 8004d70:	9702      	str	r7, [sp, #8]
 8004d72:	9300      	str	r3, [sp, #0]
 8004d74:	4a8f      	ldr	r2, [pc, #572]	; (8004fb4 <_strtod_l+0x2a4>)
 8004d76:	ab1f      	add	r3, sp, #124	; 0x7c
 8004d78:	a91d      	add	r1, sp, #116	; 0x74
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	f001 fe34 	bl	80069e8 <__gethex>
 8004d80:	f010 0707 	ands.w	r7, r0, #7
 8004d84:	4605      	mov	r5, r0
 8004d86:	d005      	beq.n	8004d94 <_strtod_l+0x84>
 8004d88:	2f06      	cmp	r7, #6
 8004d8a:	d12a      	bne.n	8004de2 <_strtod_l+0xd2>
 8004d8c:	3601      	adds	r6, #1
 8004d8e:	2300      	movs	r3, #0
 8004d90:	961d      	str	r6, [sp, #116]	; 0x74
 8004d92:	930e      	str	r3, [sp, #56]	; 0x38
 8004d94:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f040 8596 	bne.w	80058c8 <_strtod_l+0xbb8>
 8004d9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d9e:	b1db      	cbz	r3, 8004dd8 <_strtod_l+0xc8>
 8004da0:	4652      	mov	r2, sl
 8004da2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004da6:	ec43 2b10 	vmov	d0, r2, r3
 8004daa:	b023      	add	sp, #140	; 0x8c
 8004dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004db0:	2a20      	cmp	r2, #32
 8004db2:	d1ce      	bne.n	8004d52 <_strtod_l+0x42>
 8004db4:	3301      	adds	r3, #1
 8004db6:	931d      	str	r3, [sp, #116]	; 0x74
 8004db8:	e7c0      	b.n	8004d3c <_strtod_l+0x2c>
 8004dba:	2a2d      	cmp	r2, #45	; 0x2d
 8004dbc:	d1c9      	bne.n	8004d52 <_strtod_l+0x42>
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	920e      	str	r2, [sp, #56]	; 0x38
 8004dc2:	1c5a      	adds	r2, r3, #1
 8004dc4:	921d      	str	r2, [sp, #116]	; 0x74
 8004dc6:	785b      	ldrb	r3, [r3, #1]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d1c4      	bne.n	8004d56 <_strtod_l+0x46>
 8004dcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dce:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f040 8576 	bne.w	80058c4 <_strtod_l+0xbb4>
 8004dd8:	4652      	mov	r2, sl
 8004dda:	465b      	mov	r3, fp
 8004ddc:	e7e3      	b.n	8004da6 <_strtod_l+0x96>
 8004dde:	2200      	movs	r2, #0
 8004de0:	e7ee      	b.n	8004dc0 <_strtod_l+0xb0>
 8004de2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004de4:	b13a      	cbz	r2, 8004df6 <_strtod_l+0xe6>
 8004de6:	2135      	movs	r1, #53	; 0x35
 8004de8:	a820      	add	r0, sp, #128	; 0x80
 8004dea:	f002 fdac 	bl	8007946 <__copybits>
 8004dee:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004df0:	4620      	mov	r0, r4
 8004df2:	f002 f971 	bl	80070d8 <_Bfree>
 8004df6:	3f01      	subs	r7, #1
 8004df8:	2f05      	cmp	r7, #5
 8004dfa:	d807      	bhi.n	8004e0c <_strtod_l+0xfc>
 8004dfc:	e8df f007 	tbb	[pc, r7]
 8004e00:	1d180b0e 	.word	0x1d180b0e
 8004e04:	030e      	.short	0x030e
 8004e06:	f04f 0b00 	mov.w	fp, #0
 8004e0a:	46da      	mov	sl, fp
 8004e0c:	0728      	lsls	r0, r5, #28
 8004e0e:	d5c1      	bpl.n	8004d94 <_strtod_l+0x84>
 8004e10:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004e14:	e7be      	b.n	8004d94 <_strtod_l+0x84>
 8004e16:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8004e1a:	e7f7      	b.n	8004e0c <_strtod_l+0xfc>
 8004e1c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8004e20:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004e22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004e26:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004e2a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004e2e:	e7ed      	b.n	8004e0c <_strtod_l+0xfc>
 8004e30:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004fb8 <_strtod_l+0x2a8>
 8004e34:	f04f 0a00 	mov.w	sl, #0
 8004e38:	e7e8      	b.n	8004e0c <_strtod_l+0xfc>
 8004e3a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004e3e:	f04f 3aff 	mov.w	sl, #4294967295
 8004e42:	e7e3      	b.n	8004e0c <_strtod_l+0xfc>
 8004e44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	921d      	str	r2, [sp, #116]	; 0x74
 8004e4a:	785b      	ldrb	r3, [r3, #1]
 8004e4c:	2b30      	cmp	r3, #48	; 0x30
 8004e4e:	d0f9      	beq.n	8004e44 <_strtod_l+0x134>
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d09f      	beq.n	8004d94 <_strtod_l+0x84>
 8004e54:	2301      	movs	r3, #1
 8004e56:	f04f 0900 	mov.w	r9, #0
 8004e5a:	9304      	str	r3, [sp, #16]
 8004e5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8004e60:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004e64:	464f      	mov	r7, r9
 8004e66:	220a      	movs	r2, #10
 8004e68:	981d      	ldr	r0, [sp, #116]	; 0x74
 8004e6a:	7806      	ldrb	r6, [r0, #0]
 8004e6c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004e70:	b2d9      	uxtb	r1, r3
 8004e72:	2909      	cmp	r1, #9
 8004e74:	d92a      	bls.n	8004ecc <_strtod_l+0x1bc>
 8004e76:	9907      	ldr	r1, [sp, #28]
 8004e78:	462a      	mov	r2, r5
 8004e7a:	f003 f974 	bl	8008166 <strncmp>
 8004e7e:	b398      	cbz	r0, 8004ee8 <_strtod_l+0x1d8>
 8004e80:	2000      	movs	r0, #0
 8004e82:	4633      	mov	r3, r6
 8004e84:	463d      	mov	r5, r7
 8004e86:	9007      	str	r0, [sp, #28]
 8004e88:	4602      	mov	r2, r0
 8004e8a:	2b65      	cmp	r3, #101	; 0x65
 8004e8c:	d001      	beq.n	8004e92 <_strtod_l+0x182>
 8004e8e:	2b45      	cmp	r3, #69	; 0x45
 8004e90:	d118      	bne.n	8004ec4 <_strtod_l+0x1b4>
 8004e92:	b91d      	cbnz	r5, 8004e9c <_strtod_l+0x18c>
 8004e94:	9b04      	ldr	r3, [sp, #16]
 8004e96:	4303      	orrs	r3, r0
 8004e98:	d098      	beq.n	8004dcc <_strtod_l+0xbc>
 8004e9a:	2500      	movs	r5, #0
 8004e9c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8004ea0:	f108 0301 	add.w	r3, r8, #1
 8004ea4:	931d      	str	r3, [sp, #116]	; 0x74
 8004ea6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004eaa:	2b2b      	cmp	r3, #43	; 0x2b
 8004eac:	d075      	beq.n	8004f9a <_strtod_l+0x28a>
 8004eae:	2b2d      	cmp	r3, #45	; 0x2d
 8004eb0:	d07b      	beq.n	8004faa <_strtod_l+0x29a>
 8004eb2:	f04f 0c00 	mov.w	ip, #0
 8004eb6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004eba:	2909      	cmp	r1, #9
 8004ebc:	f240 8082 	bls.w	8004fc4 <_strtod_l+0x2b4>
 8004ec0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004ec4:	2600      	movs	r6, #0
 8004ec6:	e09d      	b.n	8005004 <_strtod_l+0x2f4>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	e7c4      	b.n	8004e56 <_strtod_l+0x146>
 8004ecc:	2f08      	cmp	r7, #8
 8004ece:	bfd8      	it	le
 8004ed0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8004ed2:	f100 0001 	add.w	r0, r0, #1
 8004ed6:	bfda      	itte	le
 8004ed8:	fb02 3301 	mlale	r3, r2, r1, r3
 8004edc:	9309      	strle	r3, [sp, #36]	; 0x24
 8004ede:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004ee2:	3701      	adds	r7, #1
 8004ee4:	901d      	str	r0, [sp, #116]	; 0x74
 8004ee6:	e7bf      	b.n	8004e68 <_strtod_l+0x158>
 8004ee8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004eea:	195a      	adds	r2, r3, r5
 8004eec:	921d      	str	r2, [sp, #116]	; 0x74
 8004eee:	5d5b      	ldrb	r3, [r3, r5]
 8004ef0:	2f00      	cmp	r7, #0
 8004ef2:	d037      	beq.n	8004f64 <_strtod_l+0x254>
 8004ef4:	9007      	str	r0, [sp, #28]
 8004ef6:	463d      	mov	r5, r7
 8004ef8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004efc:	2a09      	cmp	r2, #9
 8004efe:	d912      	bls.n	8004f26 <_strtod_l+0x216>
 8004f00:	2201      	movs	r2, #1
 8004f02:	e7c2      	b.n	8004e8a <_strtod_l+0x17a>
 8004f04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f06:	1c5a      	adds	r2, r3, #1
 8004f08:	921d      	str	r2, [sp, #116]	; 0x74
 8004f0a:	785b      	ldrb	r3, [r3, #1]
 8004f0c:	3001      	adds	r0, #1
 8004f0e:	2b30      	cmp	r3, #48	; 0x30
 8004f10:	d0f8      	beq.n	8004f04 <_strtod_l+0x1f4>
 8004f12:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004f16:	2a08      	cmp	r2, #8
 8004f18:	f200 84db 	bhi.w	80058d2 <_strtod_l+0xbc2>
 8004f1c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004f1e:	9007      	str	r0, [sp, #28]
 8004f20:	2000      	movs	r0, #0
 8004f22:	920a      	str	r2, [sp, #40]	; 0x28
 8004f24:	4605      	mov	r5, r0
 8004f26:	3b30      	subs	r3, #48	; 0x30
 8004f28:	f100 0201 	add.w	r2, r0, #1
 8004f2c:	d014      	beq.n	8004f58 <_strtod_l+0x248>
 8004f2e:	9907      	ldr	r1, [sp, #28]
 8004f30:	4411      	add	r1, r2
 8004f32:	9107      	str	r1, [sp, #28]
 8004f34:	462a      	mov	r2, r5
 8004f36:	eb00 0e05 	add.w	lr, r0, r5
 8004f3a:	210a      	movs	r1, #10
 8004f3c:	4572      	cmp	r2, lr
 8004f3e:	d113      	bne.n	8004f68 <_strtod_l+0x258>
 8004f40:	182a      	adds	r2, r5, r0
 8004f42:	2a08      	cmp	r2, #8
 8004f44:	f105 0501 	add.w	r5, r5, #1
 8004f48:	4405      	add	r5, r0
 8004f4a:	dc1c      	bgt.n	8004f86 <_strtod_l+0x276>
 8004f4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f4e:	220a      	movs	r2, #10
 8004f50:	fb02 3301 	mla	r3, r2, r1, r3
 8004f54:	9309      	str	r3, [sp, #36]	; 0x24
 8004f56:	2200      	movs	r2, #0
 8004f58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f5a:	1c59      	adds	r1, r3, #1
 8004f5c:	911d      	str	r1, [sp, #116]	; 0x74
 8004f5e:	785b      	ldrb	r3, [r3, #1]
 8004f60:	4610      	mov	r0, r2
 8004f62:	e7c9      	b.n	8004ef8 <_strtod_l+0x1e8>
 8004f64:	4638      	mov	r0, r7
 8004f66:	e7d2      	b.n	8004f0e <_strtod_l+0x1fe>
 8004f68:	2a08      	cmp	r2, #8
 8004f6a:	dc04      	bgt.n	8004f76 <_strtod_l+0x266>
 8004f6c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004f6e:	434e      	muls	r6, r1
 8004f70:	9609      	str	r6, [sp, #36]	; 0x24
 8004f72:	3201      	adds	r2, #1
 8004f74:	e7e2      	b.n	8004f3c <_strtod_l+0x22c>
 8004f76:	f102 0c01 	add.w	ip, r2, #1
 8004f7a:	f1bc 0f10 	cmp.w	ip, #16
 8004f7e:	bfd8      	it	le
 8004f80:	fb01 f909 	mulle.w	r9, r1, r9
 8004f84:	e7f5      	b.n	8004f72 <_strtod_l+0x262>
 8004f86:	2d10      	cmp	r5, #16
 8004f88:	bfdc      	itt	le
 8004f8a:	220a      	movle	r2, #10
 8004f8c:	fb02 3909 	mlale	r9, r2, r9, r3
 8004f90:	e7e1      	b.n	8004f56 <_strtod_l+0x246>
 8004f92:	2300      	movs	r3, #0
 8004f94:	9307      	str	r3, [sp, #28]
 8004f96:	2201      	movs	r2, #1
 8004f98:	e77c      	b.n	8004e94 <_strtod_l+0x184>
 8004f9a:	f04f 0c00 	mov.w	ip, #0
 8004f9e:	f108 0302 	add.w	r3, r8, #2
 8004fa2:	931d      	str	r3, [sp, #116]	; 0x74
 8004fa4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8004fa8:	e785      	b.n	8004eb6 <_strtod_l+0x1a6>
 8004faa:	f04f 0c01 	mov.w	ip, #1
 8004fae:	e7f6      	b.n	8004f9e <_strtod_l+0x28e>
 8004fb0:	08008b1c 	.word	0x08008b1c
 8004fb4:	08008864 	.word	0x08008864
 8004fb8:	7ff00000 	.word	0x7ff00000
 8004fbc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fbe:	1c59      	adds	r1, r3, #1
 8004fc0:	911d      	str	r1, [sp, #116]	; 0x74
 8004fc2:	785b      	ldrb	r3, [r3, #1]
 8004fc4:	2b30      	cmp	r3, #48	; 0x30
 8004fc6:	d0f9      	beq.n	8004fbc <_strtod_l+0x2ac>
 8004fc8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8004fcc:	2908      	cmp	r1, #8
 8004fce:	f63f af79 	bhi.w	8004ec4 <_strtod_l+0x1b4>
 8004fd2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004fd6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fd8:	9308      	str	r3, [sp, #32]
 8004fda:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fdc:	1c59      	adds	r1, r3, #1
 8004fde:	911d      	str	r1, [sp, #116]	; 0x74
 8004fe0:	785b      	ldrb	r3, [r3, #1]
 8004fe2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004fe6:	2e09      	cmp	r6, #9
 8004fe8:	d937      	bls.n	800505a <_strtod_l+0x34a>
 8004fea:	9e08      	ldr	r6, [sp, #32]
 8004fec:	1b89      	subs	r1, r1, r6
 8004fee:	2908      	cmp	r1, #8
 8004ff0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004ff4:	dc02      	bgt.n	8004ffc <_strtod_l+0x2ec>
 8004ff6:	4576      	cmp	r6, lr
 8004ff8:	bfa8      	it	ge
 8004ffa:	4676      	movge	r6, lr
 8004ffc:	f1bc 0f00 	cmp.w	ip, #0
 8005000:	d000      	beq.n	8005004 <_strtod_l+0x2f4>
 8005002:	4276      	negs	r6, r6
 8005004:	2d00      	cmp	r5, #0
 8005006:	d14f      	bne.n	80050a8 <_strtod_l+0x398>
 8005008:	9904      	ldr	r1, [sp, #16]
 800500a:	4301      	orrs	r1, r0
 800500c:	f47f aec2 	bne.w	8004d94 <_strtod_l+0x84>
 8005010:	2a00      	cmp	r2, #0
 8005012:	f47f aedb 	bne.w	8004dcc <_strtod_l+0xbc>
 8005016:	2b69      	cmp	r3, #105	; 0x69
 8005018:	d027      	beq.n	800506a <_strtod_l+0x35a>
 800501a:	dc24      	bgt.n	8005066 <_strtod_l+0x356>
 800501c:	2b49      	cmp	r3, #73	; 0x49
 800501e:	d024      	beq.n	800506a <_strtod_l+0x35a>
 8005020:	2b4e      	cmp	r3, #78	; 0x4e
 8005022:	f47f aed3 	bne.w	8004dcc <_strtod_l+0xbc>
 8005026:	499e      	ldr	r1, [pc, #632]	; (80052a0 <_strtod_l+0x590>)
 8005028:	a81d      	add	r0, sp, #116	; 0x74
 800502a:	f001 ff35 	bl	8006e98 <__match>
 800502e:	2800      	cmp	r0, #0
 8005030:	f43f aecc 	beq.w	8004dcc <_strtod_l+0xbc>
 8005034:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	2b28      	cmp	r3, #40	; 0x28
 800503a:	d12d      	bne.n	8005098 <_strtod_l+0x388>
 800503c:	4999      	ldr	r1, [pc, #612]	; (80052a4 <_strtod_l+0x594>)
 800503e:	aa20      	add	r2, sp, #128	; 0x80
 8005040:	a81d      	add	r0, sp, #116	; 0x74
 8005042:	f001 ff3d 	bl	8006ec0 <__hexnan>
 8005046:	2805      	cmp	r0, #5
 8005048:	d126      	bne.n	8005098 <_strtod_l+0x388>
 800504a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800504c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8005050:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005054:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005058:	e69c      	b.n	8004d94 <_strtod_l+0x84>
 800505a:	210a      	movs	r1, #10
 800505c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005060:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005064:	e7b9      	b.n	8004fda <_strtod_l+0x2ca>
 8005066:	2b6e      	cmp	r3, #110	; 0x6e
 8005068:	e7db      	b.n	8005022 <_strtod_l+0x312>
 800506a:	498f      	ldr	r1, [pc, #572]	; (80052a8 <_strtod_l+0x598>)
 800506c:	a81d      	add	r0, sp, #116	; 0x74
 800506e:	f001 ff13 	bl	8006e98 <__match>
 8005072:	2800      	cmp	r0, #0
 8005074:	f43f aeaa 	beq.w	8004dcc <_strtod_l+0xbc>
 8005078:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800507a:	498c      	ldr	r1, [pc, #560]	; (80052ac <_strtod_l+0x59c>)
 800507c:	3b01      	subs	r3, #1
 800507e:	a81d      	add	r0, sp, #116	; 0x74
 8005080:	931d      	str	r3, [sp, #116]	; 0x74
 8005082:	f001 ff09 	bl	8006e98 <__match>
 8005086:	b910      	cbnz	r0, 800508e <_strtod_l+0x37e>
 8005088:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800508a:	3301      	adds	r3, #1
 800508c:	931d      	str	r3, [sp, #116]	; 0x74
 800508e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80052bc <_strtod_l+0x5ac>
 8005092:	f04f 0a00 	mov.w	sl, #0
 8005096:	e67d      	b.n	8004d94 <_strtod_l+0x84>
 8005098:	4885      	ldr	r0, [pc, #532]	; (80052b0 <_strtod_l+0x5a0>)
 800509a:	f003 f809 	bl	80080b0 <nan>
 800509e:	ed8d 0b04 	vstr	d0, [sp, #16]
 80050a2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80050a6:	e675      	b.n	8004d94 <_strtod_l+0x84>
 80050a8:	9b07      	ldr	r3, [sp, #28]
 80050aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050ac:	1af3      	subs	r3, r6, r3
 80050ae:	2f00      	cmp	r7, #0
 80050b0:	bf08      	it	eq
 80050b2:	462f      	moveq	r7, r5
 80050b4:	2d10      	cmp	r5, #16
 80050b6:	9308      	str	r3, [sp, #32]
 80050b8:	46a8      	mov	r8, r5
 80050ba:	bfa8      	it	ge
 80050bc:	f04f 0810 	movge.w	r8, #16
 80050c0:	f7fb fa28 	bl	8000514 <__aeabi_ui2d>
 80050c4:	2d09      	cmp	r5, #9
 80050c6:	4682      	mov	sl, r0
 80050c8:	468b      	mov	fp, r1
 80050ca:	dd13      	ble.n	80050f4 <_strtod_l+0x3e4>
 80050cc:	4b79      	ldr	r3, [pc, #484]	; (80052b4 <_strtod_l+0x5a4>)
 80050ce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80050d2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80050d6:	f7fb fa97 	bl	8000608 <__aeabi_dmul>
 80050da:	4682      	mov	sl, r0
 80050dc:	4648      	mov	r0, r9
 80050de:	468b      	mov	fp, r1
 80050e0:	f7fb fa18 	bl	8000514 <__aeabi_ui2d>
 80050e4:	4602      	mov	r2, r0
 80050e6:	460b      	mov	r3, r1
 80050e8:	4650      	mov	r0, sl
 80050ea:	4659      	mov	r1, fp
 80050ec:	f7fb f8d6 	bl	800029c <__adddf3>
 80050f0:	4682      	mov	sl, r0
 80050f2:	468b      	mov	fp, r1
 80050f4:	2d0f      	cmp	r5, #15
 80050f6:	dc38      	bgt.n	800516a <_strtod_l+0x45a>
 80050f8:	9b08      	ldr	r3, [sp, #32]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f43f ae4a 	beq.w	8004d94 <_strtod_l+0x84>
 8005100:	dd24      	ble.n	800514c <_strtod_l+0x43c>
 8005102:	2b16      	cmp	r3, #22
 8005104:	dc0b      	bgt.n	800511e <_strtod_l+0x40e>
 8005106:	4d6b      	ldr	r5, [pc, #428]	; (80052b4 <_strtod_l+0x5a4>)
 8005108:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800510c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005110:	4652      	mov	r2, sl
 8005112:	465b      	mov	r3, fp
 8005114:	f7fb fa78 	bl	8000608 <__aeabi_dmul>
 8005118:	4682      	mov	sl, r0
 800511a:	468b      	mov	fp, r1
 800511c:	e63a      	b.n	8004d94 <_strtod_l+0x84>
 800511e:	9a08      	ldr	r2, [sp, #32]
 8005120:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005124:	4293      	cmp	r3, r2
 8005126:	db20      	blt.n	800516a <_strtod_l+0x45a>
 8005128:	4c62      	ldr	r4, [pc, #392]	; (80052b4 <_strtod_l+0x5a4>)
 800512a:	f1c5 050f 	rsb	r5, r5, #15
 800512e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005132:	4652      	mov	r2, sl
 8005134:	465b      	mov	r3, fp
 8005136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800513a:	f7fb fa65 	bl	8000608 <__aeabi_dmul>
 800513e:	9b08      	ldr	r3, [sp, #32]
 8005140:	1b5d      	subs	r5, r3, r5
 8005142:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005146:	e9d4 2300 	ldrd	r2, r3, [r4]
 800514a:	e7e3      	b.n	8005114 <_strtod_l+0x404>
 800514c:	9b08      	ldr	r3, [sp, #32]
 800514e:	3316      	adds	r3, #22
 8005150:	db0b      	blt.n	800516a <_strtod_l+0x45a>
 8005152:	9b07      	ldr	r3, [sp, #28]
 8005154:	4a57      	ldr	r2, [pc, #348]	; (80052b4 <_strtod_l+0x5a4>)
 8005156:	1b9e      	subs	r6, r3, r6
 8005158:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800515c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005160:	4650      	mov	r0, sl
 8005162:	4659      	mov	r1, fp
 8005164:	f7fb fb7a 	bl	800085c <__aeabi_ddiv>
 8005168:	e7d6      	b.n	8005118 <_strtod_l+0x408>
 800516a:	9b08      	ldr	r3, [sp, #32]
 800516c:	eba5 0808 	sub.w	r8, r5, r8
 8005170:	4498      	add	r8, r3
 8005172:	f1b8 0f00 	cmp.w	r8, #0
 8005176:	dd71      	ble.n	800525c <_strtod_l+0x54c>
 8005178:	f018 030f 	ands.w	r3, r8, #15
 800517c:	d00a      	beq.n	8005194 <_strtod_l+0x484>
 800517e:	494d      	ldr	r1, [pc, #308]	; (80052b4 <_strtod_l+0x5a4>)
 8005180:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005184:	4652      	mov	r2, sl
 8005186:	465b      	mov	r3, fp
 8005188:	e9d1 0100 	ldrd	r0, r1, [r1]
 800518c:	f7fb fa3c 	bl	8000608 <__aeabi_dmul>
 8005190:	4682      	mov	sl, r0
 8005192:	468b      	mov	fp, r1
 8005194:	f038 080f 	bics.w	r8, r8, #15
 8005198:	d04d      	beq.n	8005236 <_strtod_l+0x526>
 800519a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800519e:	dd22      	ble.n	80051e6 <_strtod_l+0x4d6>
 80051a0:	2500      	movs	r5, #0
 80051a2:	462e      	mov	r6, r5
 80051a4:	9509      	str	r5, [sp, #36]	; 0x24
 80051a6:	9507      	str	r5, [sp, #28]
 80051a8:	2322      	movs	r3, #34	; 0x22
 80051aa:	f8df b110 	ldr.w	fp, [pc, #272]	; 80052bc <_strtod_l+0x5ac>
 80051ae:	6023      	str	r3, [r4, #0]
 80051b0:	f04f 0a00 	mov.w	sl, #0
 80051b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	f43f adec 	beq.w	8004d94 <_strtod_l+0x84>
 80051bc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80051be:	4620      	mov	r0, r4
 80051c0:	f001 ff8a 	bl	80070d8 <_Bfree>
 80051c4:	9907      	ldr	r1, [sp, #28]
 80051c6:	4620      	mov	r0, r4
 80051c8:	f001 ff86 	bl	80070d8 <_Bfree>
 80051cc:	4631      	mov	r1, r6
 80051ce:	4620      	mov	r0, r4
 80051d0:	f001 ff82 	bl	80070d8 <_Bfree>
 80051d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051d6:	4620      	mov	r0, r4
 80051d8:	f001 ff7e 	bl	80070d8 <_Bfree>
 80051dc:	4629      	mov	r1, r5
 80051de:	4620      	mov	r0, r4
 80051e0:	f001 ff7a 	bl	80070d8 <_Bfree>
 80051e4:	e5d6      	b.n	8004d94 <_strtod_l+0x84>
 80051e6:	2300      	movs	r3, #0
 80051e8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80051ec:	4650      	mov	r0, sl
 80051ee:	4659      	mov	r1, fp
 80051f0:	4699      	mov	r9, r3
 80051f2:	f1b8 0f01 	cmp.w	r8, #1
 80051f6:	dc21      	bgt.n	800523c <_strtod_l+0x52c>
 80051f8:	b10b      	cbz	r3, 80051fe <_strtod_l+0x4ee>
 80051fa:	4682      	mov	sl, r0
 80051fc:	468b      	mov	fp, r1
 80051fe:	4b2e      	ldr	r3, [pc, #184]	; (80052b8 <_strtod_l+0x5a8>)
 8005200:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005204:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005208:	4652      	mov	r2, sl
 800520a:	465b      	mov	r3, fp
 800520c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005210:	f7fb f9fa 	bl	8000608 <__aeabi_dmul>
 8005214:	4b29      	ldr	r3, [pc, #164]	; (80052bc <_strtod_l+0x5ac>)
 8005216:	460a      	mov	r2, r1
 8005218:	400b      	ands	r3, r1
 800521a:	4929      	ldr	r1, [pc, #164]	; (80052c0 <_strtod_l+0x5b0>)
 800521c:	428b      	cmp	r3, r1
 800521e:	4682      	mov	sl, r0
 8005220:	d8be      	bhi.n	80051a0 <_strtod_l+0x490>
 8005222:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005226:	428b      	cmp	r3, r1
 8005228:	bf86      	itte	hi
 800522a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80052c4 <_strtod_l+0x5b4>
 800522e:	f04f 3aff 	movhi.w	sl, #4294967295
 8005232:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005236:	2300      	movs	r3, #0
 8005238:	9304      	str	r3, [sp, #16]
 800523a:	e081      	b.n	8005340 <_strtod_l+0x630>
 800523c:	f018 0f01 	tst.w	r8, #1
 8005240:	d007      	beq.n	8005252 <_strtod_l+0x542>
 8005242:	4b1d      	ldr	r3, [pc, #116]	; (80052b8 <_strtod_l+0x5a8>)
 8005244:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524c:	f7fb f9dc 	bl	8000608 <__aeabi_dmul>
 8005250:	2301      	movs	r3, #1
 8005252:	f109 0901 	add.w	r9, r9, #1
 8005256:	ea4f 0868 	mov.w	r8, r8, asr #1
 800525a:	e7ca      	b.n	80051f2 <_strtod_l+0x4e2>
 800525c:	d0eb      	beq.n	8005236 <_strtod_l+0x526>
 800525e:	f1c8 0800 	rsb	r8, r8, #0
 8005262:	f018 020f 	ands.w	r2, r8, #15
 8005266:	d00a      	beq.n	800527e <_strtod_l+0x56e>
 8005268:	4b12      	ldr	r3, [pc, #72]	; (80052b4 <_strtod_l+0x5a4>)
 800526a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800526e:	4650      	mov	r0, sl
 8005270:	4659      	mov	r1, fp
 8005272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005276:	f7fb faf1 	bl	800085c <__aeabi_ddiv>
 800527a:	4682      	mov	sl, r0
 800527c:	468b      	mov	fp, r1
 800527e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005282:	d0d8      	beq.n	8005236 <_strtod_l+0x526>
 8005284:	f1b8 0f1f 	cmp.w	r8, #31
 8005288:	dd1e      	ble.n	80052c8 <_strtod_l+0x5b8>
 800528a:	2500      	movs	r5, #0
 800528c:	462e      	mov	r6, r5
 800528e:	9509      	str	r5, [sp, #36]	; 0x24
 8005290:	9507      	str	r5, [sp, #28]
 8005292:	2322      	movs	r3, #34	; 0x22
 8005294:	f04f 0a00 	mov.w	sl, #0
 8005298:	f04f 0b00 	mov.w	fp, #0
 800529c:	6023      	str	r3, [r4, #0]
 800529e:	e789      	b.n	80051b4 <_strtod_l+0x4a4>
 80052a0:	08008835 	.word	0x08008835
 80052a4:	08008878 	.word	0x08008878
 80052a8:	0800882d 	.word	0x0800882d
 80052ac:	080089bc 	.word	0x080089bc
 80052b0:	08008cd8 	.word	0x08008cd8
 80052b4:	08008bb8 	.word	0x08008bb8
 80052b8:	08008b90 	.word	0x08008b90
 80052bc:	7ff00000 	.word	0x7ff00000
 80052c0:	7ca00000 	.word	0x7ca00000
 80052c4:	7fefffff 	.word	0x7fefffff
 80052c8:	f018 0310 	ands.w	r3, r8, #16
 80052cc:	bf18      	it	ne
 80052ce:	236a      	movne	r3, #106	; 0x6a
 80052d0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8005688 <_strtod_l+0x978>
 80052d4:	9304      	str	r3, [sp, #16]
 80052d6:	4650      	mov	r0, sl
 80052d8:	4659      	mov	r1, fp
 80052da:	2300      	movs	r3, #0
 80052dc:	f018 0f01 	tst.w	r8, #1
 80052e0:	d004      	beq.n	80052ec <_strtod_l+0x5dc>
 80052e2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80052e6:	f7fb f98f 	bl	8000608 <__aeabi_dmul>
 80052ea:	2301      	movs	r3, #1
 80052ec:	ea5f 0868 	movs.w	r8, r8, asr #1
 80052f0:	f109 0908 	add.w	r9, r9, #8
 80052f4:	d1f2      	bne.n	80052dc <_strtod_l+0x5cc>
 80052f6:	b10b      	cbz	r3, 80052fc <_strtod_l+0x5ec>
 80052f8:	4682      	mov	sl, r0
 80052fa:	468b      	mov	fp, r1
 80052fc:	9b04      	ldr	r3, [sp, #16]
 80052fe:	b1bb      	cbz	r3, 8005330 <_strtod_l+0x620>
 8005300:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005304:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005308:	2b00      	cmp	r3, #0
 800530a:	4659      	mov	r1, fp
 800530c:	dd10      	ble.n	8005330 <_strtod_l+0x620>
 800530e:	2b1f      	cmp	r3, #31
 8005310:	f340 8128 	ble.w	8005564 <_strtod_l+0x854>
 8005314:	2b34      	cmp	r3, #52	; 0x34
 8005316:	bfde      	ittt	le
 8005318:	3b20      	suble	r3, #32
 800531a:	f04f 32ff 	movle.w	r2, #4294967295
 800531e:	fa02 f303 	lslle.w	r3, r2, r3
 8005322:	f04f 0a00 	mov.w	sl, #0
 8005326:	bfcc      	ite	gt
 8005328:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800532c:	ea03 0b01 	andle.w	fp, r3, r1
 8005330:	2200      	movs	r2, #0
 8005332:	2300      	movs	r3, #0
 8005334:	4650      	mov	r0, sl
 8005336:	4659      	mov	r1, fp
 8005338:	f7fb fbce 	bl	8000ad8 <__aeabi_dcmpeq>
 800533c:	2800      	cmp	r0, #0
 800533e:	d1a4      	bne.n	800528a <_strtod_l+0x57a>
 8005340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005342:	9300      	str	r3, [sp, #0]
 8005344:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005346:	462b      	mov	r3, r5
 8005348:	463a      	mov	r2, r7
 800534a:	4620      	mov	r0, r4
 800534c:	f001 ff30 	bl	80071b0 <__s2b>
 8005350:	9009      	str	r0, [sp, #36]	; 0x24
 8005352:	2800      	cmp	r0, #0
 8005354:	f43f af24 	beq.w	80051a0 <_strtod_l+0x490>
 8005358:	9b07      	ldr	r3, [sp, #28]
 800535a:	1b9e      	subs	r6, r3, r6
 800535c:	9b08      	ldr	r3, [sp, #32]
 800535e:	2b00      	cmp	r3, #0
 8005360:	bfb4      	ite	lt
 8005362:	4633      	movlt	r3, r6
 8005364:	2300      	movge	r3, #0
 8005366:	9310      	str	r3, [sp, #64]	; 0x40
 8005368:	9b08      	ldr	r3, [sp, #32]
 800536a:	2500      	movs	r5, #0
 800536c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005370:	9318      	str	r3, [sp, #96]	; 0x60
 8005372:	462e      	mov	r6, r5
 8005374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005376:	4620      	mov	r0, r4
 8005378:	6859      	ldr	r1, [r3, #4]
 800537a:	f001 fe6d 	bl	8007058 <_Balloc>
 800537e:	9007      	str	r0, [sp, #28]
 8005380:	2800      	cmp	r0, #0
 8005382:	f43f af11 	beq.w	80051a8 <_strtod_l+0x498>
 8005386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005388:	691a      	ldr	r2, [r3, #16]
 800538a:	3202      	adds	r2, #2
 800538c:	f103 010c 	add.w	r1, r3, #12
 8005390:	0092      	lsls	r2, r2, #2
 8005392:	300c      	adds	r0, #12
 8005394:	f001 fe52 	bl	800703c <memcpy>
 8005398:	ec4b ab10 	vmov	d0, sl, fp
 800539c:	aa20      	add	r2, sp, #128	; 0x80
 800539e:	a91f      	add	r1, sp, #124	; 0x7c
 80053a0:	4620      	mov	r0, r4
 80053a2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80053a6:	f002 fa3f 	bl	8007828 <__d2b>
 80053aa:	901e      	str	r0, [sp, #120]	; 0x78
 80053ac:	2800      	cmp	r0, #0
 80053ae:	f43f aefb 	beq.w	80051a8 <_strtod_l+0x498>
 80053b2:	2101      	movs	r1, #1
 80053b4:	4620      	mov	r0, r4
 80053b6:	f001 ff95 	bl	80072e4 <__i2b>
 80053ba:	4606      	mov	r6, r0
 80053bc:	2800      	cmp	r0, #0
 80053be:	f43f aef3 	beq.w	80051a8 <_strtod_l+0x498>
 80053c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80053c4:	9904      	ldr	r1, [sp, #16]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	bfab      	itete	ge
 80053ca:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80053cc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80053ce:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80053d0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80053d4:	bfac      	ite	ge
 80053d6:	eb03 0902 	addge.w	r9, r3, r2
 80053da:	1ad7      	sublt	r7, r2, r3
 80053dc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80053de:	eba3 0801 	sub.w	r8, r3, r1
 80053e2:	4490      	add	r8, r2
 80053e4:	4ba3      	ldr	r3, [pc, #652]	; (8005674 <_strtod_l+0x964>)
 80053e6:	f108 38ff 	add.w	r8, r8, #4294967295
 80053ea:	4598      	cmp	r8, r3
 80053ec:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80053f0:	f280 80cc 	bge.w	800558c <_strtod_l+0x87c>
 80053f4:	eba3 0308 	sub.w	r3, r3, r8
 80053f8:	2b1f      	cmp	r3, #31
 80053fa:	eba2 0203 	sub.w	r2, r2, r3
 80053fe:	f04f 0101 	mov.w	r1, #1
 8005402:	f300 80b6 	bgt.w	8005572 <_strtod_l+0x862>
 8005406:	fa01 f303 	lsl.w	r3, r1, r3
 800540a:	9311      	str	r3, [sp, #68]	; 0x44
 800540c:	2300      	movs	r3, #0
 800540e:	930c      	str	r3, [sp, #48]	; 0x30
 8005410:	eb09 0802 	add.w	r8, r9, r2
 8005414:	9b04      	ldr	r3, [sp, #16]
 8005416:	45c1      	cmp	r9, r8
 8005418:	4417      	add	r7, r2
 800541a:	441f      	add	r7, r3
 800541c:	464b      	mov	r3, r9
 800541e:	bfa8      	it	ge
 8005420:	4643      	movge	r3, r8
 8005422:	42bb      	cmp	r3, r7
 8005424:	bfa8      	it	ge
 8005426:	463b      	movge	r3, r7
 8005428:	2b00      	cmp	r3, #0
 800542a:	bfc2      	ittt	gt
 800542c:	eba8 0803 	subgt.w	r8, r8, r3
 8005430:	1aff      	subgt	r7, r7, r3
 8005432:	eba9 0903 	subgt.w	r9, r9, r3
 8005436:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	dd17      	ble.n	800546c <_strtod_l+0x75c>
 800543c:	4631      	mov	r1, r6
 800543e:	461a      	mov	r2, r3
 8005440:	4620      	mov	r0, r4
 8005442:	f002 f80b 	bl	800745c <__pow5mult>
 8005446:	4606      	mov	r6, r0
 8005448:	2800      	cmp	r0, #0
 800544a:	f43f aead 	beq.w	80051a8 <_strtod_l+0x498>
 800544e:	4601      	mov	r1, r0
 8005450:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005452:	4620      	mov	r0, r4
 8005454:	f001 ff5c 	bl	8007310 <__multiply>
 8005458:	900f      	str	r0, [sp, #60]	; 0x3c
 800545a:	2800      	cmp	r0, #0
 800545c:	f43f aea4 	beq.w	80051a8 <_strtod_l+0x498>
 8005460:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005462:	4620      	mov	r0, r4
 8005464:	f001 fe38 	bl	80070d8 <_Bfree>
 8005468:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800546a:	931e      	str	r3, [sp, #120]	; 0x78
 800546c:	f1b8 0f00 	cmp.w	r8, #0
 8005470:	f300 8091 	bgt.w	8005596 <_strtod_l+0x886>
 8005474:	9b08      	ldr	r3, [sp, #32]
 8005476:	2b00      	cmp	r3, #0
 8005478:	dd08      	ble.n	800548c <_strtod_l+0x77c>
 800547a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800547c:	9907      	ldr	r1, [sp, #28]
 800547e:	4620      	mov	r0, r4
 8005480:	f001 ffec 	bl	800745c <__pow5mult>
 8005484:	9007      	str	r0, [sp, #28]
 8005486:	2800      	cmp	r0, #0
 8005488:	f43f ae8e 	beq.w	80051a8 <_strtod_l+0x498>
 800548c:	2f00      	cmp	r7, #0
 800548e:	dd08      	ble.n	80054a2 <_strtod_l+0x792>
 8005490:	9907      	ldr	r1, [sp, #28]
 8005492:	463a      	mov	r2, r7
 8005494:	4620      	mov	r0, r4
 8005496:	f002 f83b 	bl	8007510 <__lshift>
 800549a:	9007      	str	r0, [sp, #28]
 800549c:	2800      	cmp	r0, #0
 800549e:	f43f ae83 	beq.w	80051a8 <_strtod_l+0x498>
 80054a2:	f1b9 0f00 	cmp.w	r9, #0
 80054a6:	dd08      	ble.n	80054ba <_strtod_l+0x7aa>
 80054a8:	4631      	mov	r1, r6
 80054aa:	464a      	mov	r2, r9
 80054ac:	4620      	mov	r0, r4
 80054ae:	f002 f82f 	bl	8007510 <__lshift>
 80054b2:	4606      	mov	r6, r0
 80054b4:	2800      	cmp	r0, #0
 80054b6:	f43f ae77 	beq.w	80051a8 <_strtod_l+0x498>
 80054ba:	9a07      	ldr	r2, [sp, #28]
 80054bc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80054be:	4620      	mov	r0, r4
 80054c0:	f002 f8ae 	bl	8007620 <__mdiff>
 80054c4:	4605      	mov	r5, r0
 80054c6:	2800      	cmp	r0, #0
 80054c8:	f43f ae6e 	beq.w	80051a8 <_strtod_l+0x498>
 80054cc:	68c3      	ldr	r3, [r0, #12]
 80054ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80054d0:	2300      	movs	r3, #0
 80054d2:	60c3      	str	r3, [r0, #12]
 80054d4:	4631      	mov	r1, r6
 80054d6:	f002 f887 	bl	80075e8 <__mcmp>
 80054da:	2800      	cmp	r0, #0
 80054dc:	da65      	bge.n	80055aa <_strtod_l+0x89a>
 80054de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054e0:	ea53 030a 	orrs.w	r3, r3, sl
 80054e4:	f040 8087 	bne.w	80055f6 <_strtod_l+0x8e6>
 80054e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f040 8082 	bne.w	80055f6 <_strtod_l+0x8e6>
 80054f2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80054f6:	0d1b      	lsrs	r3, r3, #20
 80054f8:	051b      	lsls	r3, r3, #20
 80054fa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80054fe:	d97a      	bls.n	80055f6 <_strtod_l+0x8e6>
 8005500:	696b      	ldr	r3, [r5, #20]
 8005502:	b913      	cbnz	r3, 800550a <_strtod_l+0x7fa>
 8005504:	692b      	ldr	r3, [r5, #16]
 8005506:	2b01      	cmp	r3, #1
 8005508:	dd75      	ble.n	80055f6 <_strtod_l+0x8e6>
 800550a:	4629      	mov	r1, r5
 800550c:	2201      	movs	r2, #1
 800550e:	4620      	mov	r0, r4
 8005510:	f001 fffe 	bl	8007510 <__lshift>
 8005514:	4631      	mov	r1, r6
 8005516:	4605      	mov	r5, r0
 8005518:	f002 f866 	bl	80075e8 <__mcmp>
 800551c:	2800      	cmp	r0, #0
 800551e:	dd6a      	ble.n	80055f6 <_strtod_l+0x8e6>
 8005520:	9904      	ldr	r1, [sp, #16]
 8005522:	4a55      	ldr	r2, [pc, #340]	; (8005678 <_strtod_l+0x968>)
 8005524:	465b      	mov	r3, fp
 8005526:	2900      	cmp	r1, #0
 8005528:	f000 8085 	beq.w	8005636 <_strtod_l+0x926>
 800552c:	ea02 010b 	and.w	r1, r2, fp
 8005530:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005534:	dc7f      	bgt.n	8005636 <_strtod_l+0x926>
 8005536:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800553a:	f77f aeaa 	ble.w	8005292 <_strtod_l+0x582>
 800553e:	4a4f      	ldr	r2, [pc, #316]	; (800567c <_strtod_l+0x96c>)
 8005540:	2300      	movs	r3, #0
 8005542:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8005546:	4650      	mov	r0, sl
 8005548:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800554c:	4659      	mov	r1, fp
 800554e:	f7fb f85b 	bl	8000608 <__aeabi_dmul>
 8005552:	460b      	mov	r3, r1
 8005554:	4303      	orrs	r3, r0
 8005556:	bf08      	it	eq
 8005558:	2322      	moveq	r3, #34	; 0x22
 800555a:	4682      	mov	sl, r0
 800555c:	468b      	mov	fp, r1
 800555e:	bf08      	it	eq
 8005560:	6023      	streq	r3, [r4, #0]
 8005562:	e62b      	b.n	80051bc <_strtod_l+0x4ac>
 8005564:	f04f 32ff 	mov.w	r2, #4294967295
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	ea03 0a0a 	and.w	sl, r3, sl
 8005570:	e6de      	b.n	8005330 <_strtod_l+0x620>
 8005572:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005576:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800557a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800557e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005582:	fa01 f308 	lsl.w	r3, r1, r8
 8005586:	930c      	str	r3, [sp, #48]	; 0x30
 8005588:	9111      	str	r1, [sp, #68]	; 0x44
 800558a:	e741      	b.n	8005410 <_strtod_l+0x700>
 800558c:	2300      	movs	r3, #0
 800558e:	930c      	str	r3, [sp, #48]	; 0x30
 8005590:	2301      	movs	r3, #1
 8005592:	9311      	str	r3, [sp, #68]	; 0x44
 8005594:	e73c      	b.n	8005410 <_strtod_l+0x700>
 8005596:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005598:	4642      	mov	r2, r8
 800559a:	4620      	mov	r0, r4
 800559c:	f001 ffb8 	bl	8007510 <__lshift>
 80055a0:	901e      	str	r0, [sp, #120]	; 0x78
 80055a2:	2800      	cmp	r0, #0
 80055a4:	f47f af66 	bne.w	8005474 <_strtod_l+0x764>
 80055a8:	e5fe      	b.n	80051a8 <_strtod_l+0x498>
 80055aa:	465f      	mov	r7, fp
 80055ac:	d16e      	bne.n	800568c <_strtod_l+0x97c>
 80055ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80055b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055b4:	b342      	cbz	r2, 8005608 <_strtod_l+0x8f8>
 80055b6:	4a32      	ldr	r2, [pc, #200]	; (8005680 <_strtod_l+0x970>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d128      	bne.n	800560e <_strtod_l+0x8fe>
 80055bc:	9b04      	ldr	r3, [sp, #16]
 80055be:	4650      	mov	r0, sl
 80055c0:	b1eb      	cbz	r3, 80055fe <_strtod_l+0x8ee>
 80055c2:	4a2d      	ldr	r2, [pc, #180]	; (8005678 <_strtod_l+0x968>)
 80055c4:	403a      	ands	r2, r7
 80055c6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80055ca:	f04f 31ff 	mov.w	r1, #4294967295
 80055ce:	d819      	bhi.n	8005604 <_strtod_l+0x8f4>
 80055d0:	0d12      	lsrs	r2, r2, #20
 80055d2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80055d6:	fa01 f303 	lsl.w	r3, r1, r3
 80055da:	4298      	cmp	r0, r3
 80055dc:	d117      	bne.n	800560e <_strtod_l+0x8fe>
 80055de:	4b29      	ldr	r3, [pc, #164]	; (8005684 <_strtod_l+0x974>)
 80055e0:	429f      	cmp	r7, r3
 80055e2:	d102      	bne.n	80055ea <_strtod_l+0x8da>
 80055e4:	3001      	adds	r0, #1
 80055e6:	f43f addf 	beq.w	80051a8 <_strtod_l+0x498>
 80055ea:	4b23      	ldr	r3, [pc, #140]	; (8005678 <_strtod_l+0x968>)
 80055ec:	403b      	ands	r3, r7
 80055ee:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80055f2:	f04f 0a00 	mov.w	sl, #0
 80055f6:	9b04      	ldr	r3, [sp, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d1a0      	bne.n	800553e <_strtod_l+0x82e>
 80055fc:	e5de      	b.n	80051bc <_strtod_l+0x4ac>
 80055fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005602:	e7ea      	b.n	80055da <_strtod_l+0x8ca>
 8005604:	460b      	mov	r3, r1
 8005606:	e7e8      	b.n	80055da <_strtod_l+0x8ca>
 8005608:	ea53 030a 	orrs.w	r3, r3, sl
 800560c:	d088      	beq.n	8005520 <_strtod_l+0x810>
 800560e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005610:	b1db      	cbz	r3, 800564a <_strtod_l+0x93a>
 8005612:	423b      	tst	r3, r7
 8005614:	d0ef      	beq.n	80055f6 <_strtod_l+0x8e6>
 8005616:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005618:	9a04      	ldr	r2, [sp, #16]
 800561a:	4650      	mov	r0, sl
 800561c:	4659      	mov	r1, fp
 800561e:	b1c3      	cbz	r3, 8005652 <_strtod_l+0x942>
 8005620:	f7ff fb5a 	bl	8004cd8 <sulp>
 8005624:	4602      	mov	r2, r0
 8005626:	460b      	mov	r3, r1
 8005628:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800562c:	f7fa fe36 	bl	800029c <__adddf3>
 8005630:	4682      	mov	sl, r0
 8005632:	468b      	mov	fp, r1
 8005634:	e7df      	b.n	80055f6 <_strtod_l+0x8e6>
 8005636:	4013      	ands	r3, r2
 8005638:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800563c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005640:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005644:	f04f 3aff 	mov.w	sl, #4294967295
 8005648:	e7d5      	b.n	80055f6 <_strtod_l+0x8e6>
 800564a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800564c:	ea13 0f0a 	tst.w	r3, sl
 8005650:	e7e0      	b.n	8005614 <_strtod_l+0x904>
 8005652:	f7ff fb41 	bl	8004cd8 <sulp>
 8005656:	4602      	mov	r2, r0
 8005658:	460b      	mov	r3, r1
 800565a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800565e:	f7fa fe1b 	bl	8000298 <__aeabi_dsub>
 8005662:	2200      	movs	r2, #0
 8005664:	2300      	movs	r3, #0
 8005666:	4682      	mov	sl, r0
 8005668:	468b      	mov	fp, r1
 800566a:	f7fb fa35 	bl	8000ad8 <__aeabi_dcmpeq>
 800566e:	2800      	cmp	r0, #0
 8005670:	d0c1      	beq.n	80055f6 <_strtod_l+0x8e6>
 8005672:	e60e      	b.n	8005292 <_strtod_l+0x582>
 8005674:	fffffc02 	.word	0xfffffc02
 8005678:	7ff00000 	.word	0x7ff00000
 800567c:	39500000 	.word	0x39500000
 8005680:	000fffff 	.word	0x000fffff
 8005684:	7fefffff 	.word	0x7fefffff
 8005688:	08008890 	.word	0x08008890
 800568c:	4631      	mov	r1, r6
 800568e:	4628      	mov	r0, r5
 8005690:	f002 f926 	bl	80078e0 <__ratio>
 8005694:	ec59 8b10 	vmov	r8, r9, d0
 8005698:	ee10 0a10 	vmov	r0, s0
 800569c:	2200      	movs	r2, #0
 800569e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80056a2:	4649      	mov	r1, r9
 80056a4:	f7fb fa2c 	bl	8000b00 <__aeabi_dcmple>
 80056a8:	2800      	cmp	r0, #0
 80056aa:	d07c      	beq.n	80057a6 <_strtod_l+0xa96>
 80056ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d04c      	beq.n	800574c <_strtod_l+0xa3c>
 80056b2:	4b95      	ldr	r3, [pc, #596]	; (8005908 <_strtod_l+0xbf8>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80056ba:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005908 <_strtod_l+0xbf8>
 80056be:	f04f 0800 	mov.w	r8, #0
 80056c2:	4b92      	ldr	r3, [pc, #584]	; (800590c <_strtod_l+0xbfc>)
 80056c4:	403b      	ands	r3, r7
 80056c6:	9311      	str	r3, [sp, #68]	; 0x44
 80056c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80056ca:	4b91      	ldr	r3, [pc, #580]	; (8005910 <_strtod_l+0xc00>)
 80056cc:	429a      	cmp	r2, r3
 80056ce:	f040 80b2 	bne.w	8005836 <_strtod_l+0xb26>
 80056d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80056d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056da:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80056de:	ec4b ab10 	vmov	d0, sl, fp
 80056e2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80056e6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80056ea:	f002 f821 	bl	8007730 <__ulp>
 80056ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056f2:	ec53 2b10 	vmov	r2, r3, d0
 80056f6:	f7fa ff87 	bl	8000608 <__aeabi_dmul>
 80056fa:	4652      	mov	r2, sl
 80056fc:	465b      	mov	r3, fp
 80056fe:	f7fa fdcd 	bl	800029c <__adddf3>
 8005702:	460b      	mov	r3, r1
 8005704:	4981      	ldr	r1, [pc, #516]	; (800590c <_strtod_l+0xbfc>)
 8005706:	4a83      	ldr	r2, [pc, #524]	; (8005914 <_strtod_l+0xc04>)
 8005708:	4019      	ands	r1, r3
 800570a:	4291      	cmp	r1, r2
 800570c:	4682      	mov	sl, r0
 800570e:	d95e      	bls.n	80057ce <_strtod_l+0xabe>
 8005710:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005712:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005716:	4293      	cmp	r3, r2
 8005718:	d103      	bne.n	8005722 <_strtod_l+0xa12>
 800571a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800571c:	3301      	adds	r3, #1
 800571e:	f43f ad43 	beq.w	80051a8 <_strtod_l+0x498>
 8005722:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8005920 <_strtod_l+0xc10>
 8005726:	f04f 3aff 	mov.w	sl, #4294967295
 800572a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800572c:	4620      	mov	r0, r4
 800572e:	f001 fcd3 	bl	80070d8 <_Bfree>
 8005732:	9907      	ldr	r1, [sp, #28]
 8005734:	4620      	mov	r0, r4
 8005736:	f001 fccf 	bl	80070d8 <_Bfree>
 800573a:	4631      	mov	r1, r6
 800573c:	4620      	mov	r0, r4
 800573e:	f001 fccb 	bl	80070d8 <_Bfree>
 8005742:	4629      	mov	r1, r5
 8005744:	4620      	mov	r0, r4
 8005746:	f001 fcc7 	bl	80070d8 <_Bfree>
 800574a:	e613      	b.n	8005374 <_strtod_l+0x664>
 800574c:	f1ba 0f00 	cmp.w	sl, #0
 8005750:	d11b      	bne.n	800578a <_strtod_l+0xa7a>
 8005752:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005756:	b9f3      	cbnz	r3, 8005796 <_strtod_l+0xa86>
 8005758:	4b6b      	ldr	r3, [pc, #428]	; (8005908 <_strtod_l+0xbf8>)
 800575a:	2200      	movs	r2, #0
 800575c:	4640      	mov	r0, r8
 800575e:	4649      	mov	r1, r9
 8005760:	f7fb f9c4 	bl	8000aec <__aeabi_dcmplt>
 8005764:	b9d0      	cbnz	r0, 800579c <_strtod_l+0xa8c>
 8005766:	4640      	mov	r0, r8
 8005768:	4649      	mov	r1, r9
 800576a:	4b6b      	ldr	r3, [pc, #428]	; (8005918 <_strtod_l+0xc08>)
 800576c:	2200      	movs	r2, #0
 800576e:	f7fa ff4b 	bl	8000608 <__aeabi_dmul>
 8005772:	4680      	mov	r8, r0
 8005774:	4689      	mov	r9, r1
 8005776:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800577a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800577e:	931b      	str	r3, [sp, #108]	; 0x6c
 8005780:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8005784:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005788:	e79b      	b.n	80056c2 <_strtod_l+0x9b2>
 800578a:	f1ba 0f01 	cmp.w	sl, #1
 800578e:	d102      	bne.n	8005796 <_strtod_l+0xa86>
 8005790:	2f00      	cmp	r7, #0
 8005792:	f43f ad7e 	beq.w	8005292 <_strtod_l+0x582>
 8005796:	4b61      	ldr	r3, [pc, #388]	; (800591c <_strtod_l+0xc0c>)
 8005798:	2200      	movs	r2, #0
 800579a:	e78c      	b.n	80056b6 <_strtod_l+0x9a6>
 800579c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005918 <_strtod_l+0xc08>
 80057a0:	f04f 0800 	mov.w	r8, #0
 80057a4:	e7e7      	b.n	8005776 <_strtod_l+0xa66>
 80057a6:	4b5c      	ldr	r3, [pc, #368]	; (8005918 <_strtod_l+0xc08>)
 80057a8:	4640      	mov	r0, r8
 80057aa:	4649      	mov	r1, r9
 80057ac:	2200      	movs	r2, #0
 80057ae:	f7fa ff2b 	bl	8000608 <__aeabi_dmul>
 80057b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057b4:	4680      	mov	r8, r0
 80057b6:	4689      	mov	r9, r1
 80057b8:	b933      	cbnz	r3, 80057c8 <_strtod_l+0xab8>
 80057ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057be:	9012      	str	r0, [sp, #72]	; 0x48
 80057c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80057c2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80057c6:	e7dd      	b.n	8005784 <_strtod_l+0xa74>
 80057c8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80057cc:	e7f9      	b.n	80057c2 <_strtod_l+0xab2>
 80057ce:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80057d2:	9b04      	ldr	r3, [sp, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1a8      	bne.n	800572a <_strtod_l+0xa1a>
 80057d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80057dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80057de:	0d1b      	lsrs	r3, r3, #20
 80057e0:	051b      	lsls	r3, r3, #20
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d1a1      	bne.n	800572a <_strtod_l+0xa1a>
 80057e6:	4640      	mov	r0, r8
 80057e8:	4649      	mov	r1, r9
 80057ea:	f7fb fa6d 	bl	8000cc8 <__aeabi_d2lz>
 80057ee:	f7fa fedd 	bl	80005ac <__aeabi_l2d>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4640      	mov	r0, r8
 80057f8:	4649      	mov	r1, r9
 80057fa:	f7fa fd4d 	bl	8000298 <__aeabi_dsub>
 80057fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005800:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005804:	ea43 030a 	orr.w	r3, r3, sl
 8005808:	4313      	orrs	r3, r2
 800580a:	4680      	mov	r8, r0
 800580c:	4689      	mov	r9, r1
 800580e:	d053      	beq.n	80058b8 <_strtod_l+0xba8>
 8005810:	a335      	add	r3, pc, #212	; (adr r3, 80058e8 <_strtod_l+0xbd8>)
 8005812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005816:	f7fb f969 	bl	8000aec <__aeabi_dcmplt>
 800581a:	2800      	cmp	r0, #0
 800581c:	f47f acce 	bne.w	80051bc <_strtod_l+0x4ac>
 8005820:	a333      	add	r3, pc, #204	; (adr r3, 80058f0 <_strtod_l+0xbe0>)
 8005822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005826:	4640      	mov	r0, r8
 8005828:	4649      	mov	r1, r9
 800582a:	f7fb f97d 	bl	8000b28 <__aeabi_dcmpgt>
 800582e:	2800      	cmp	r0, #0
 8005830:	f43f af7b 	beq.w	800572a <_strtod_l+0xa1a>
 8005834:	e4c2      	b.n	80051bc <_strtod_l+0x4ac>
 8005836:	9b04      	ldr	r3, [sp, #16]
 8005838:	b333      	cbz	r3, 8005888 <_strtod_l+0xb78>
 800583a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800583c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005840:	d822      	bhi.n	8005888 <_strtod_l+0xb78>
 8005842:	a32d      	add	r3, pc, #180	; (adr r3, 80058f8 <_strtod_l+0xbe8>)
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	4640      	mov	r0, r8
 800584a:	4649      	mov	r1, r9
 800584c:	f7fb f958 	bl	8000b00 <__aeabi_dcmple>
 8005850:	b1a0      	cbz	r0, 800587c <_strtod_l+0xb6c>
 8005852:	4649      	mov	r1, r9
 8005854:	4640      	mov	r0, r8
 8005856:	f7fb f9af 	bl	8000bb8 <__aeabi_d2uiz>
 800585a:	2801      	cmp	r0, #1
 800585c:	bf38      	it	cc
 800585e:	2001      	movcc	r0, #1
 8005860:	f7fa fe58 	bl	8000514 <__aeabi_ui2d>
 8005864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005866:	4680      	mov	r8, r0
 8005868:	4689      	mov	r9, r1
 800586a:	bb13      	cbnz	r3, 80058b2 <_strtod_l+0xba2>
 800586c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005870:	9014      	str	r0, [sp, #80]	; 0x50
 8005872:	9315      	str	r3, [sp, #84]	; 0x54
 8005874:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005878:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800587c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800587e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005880:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005884:	1a9b      	subs	r3, r3, r2
 8005886:	930d      	str	r3, [sp, #52]	; 0x34
 8005888:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800588c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005890:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005894:	f001 ff4c 	bl	8007730 <__ulp>
 8005898:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800589c:	ec53 2b10 	vmov	r2, r3, d0
 80058a0:	f7fa feb2 	bl	8000608 <__aeabi_dmul>
 80058a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80058a8:	f7fa fcf8 	bl	800029c <__adddf3>
 80058ac:	4682      	mov	sl, r0
 80058ae:	468b      	mov	fp, r1
 80058b0:	e78f      	b.n	80057d2 <_strtod_l+0xac2>
 80058b2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80058b6:	e7dd      	b.n	8005874 <_strtod_l+0xb64>
 80058b8:	a311      	add	r3, pc, #68	; (adr r3, 8005900 <_strtod_l+0xbf0>)
 80058ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058be:	f7fb f915 	bl	8000aec <__aeabi_dcmplt>
 80058c2:	e7b4      	b.n	800582e <_strtod_l+0xb1e>
 80058c4:	2300      	movs	r3, #0
 80058c6:	930e      	str	r3, [sp, #56]	; 0x38
 80058c8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80058ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80058cc:	6013      	str	r3, [r2, #0]
 80058ce:	f7ff ba65 	b.w	8004d9c <_strtod_l+0x8c>
 80058d2:	2b65      	cmp	r3, #101	; 0x65
 80058d4:	f43f ab5d 	beq.w	8004f92 <_strtod_l+0x282>
 80058d8:	2b45      	cmp	r3, #69	; 0x45
 80058da:	f43f ab5a 	beq.w	8004f92 <_strtod_l+0x282>
 80058de:	2201      	movs	r2, #1
 80058e0:	f7ff bb92 	b.w	8005008 <_strtod_l+0x2f8>
 80058e4:	f3af 8000 	nop.w
 80058e8:	94a03595 	.word	0x94a03595
 80058ec:	3fdfffff 	.word	0x3fdfffff
 80058f0:	35afe535 	.word	0x35afe535
 80058f4:	3fe00000 	.word	0x3fe00000
 80058f8:	ffc00000 	.word	0xffc00000
 80058fc:	41dfffff 	.word	0x41dfffff
 8005900:	94a03595 	.word	0x94a03595
 8005904:	3fcfffff 	.word	0x3fcfffff
 8005908:	3ff00000 	.word	0x3ff00000
 800590c:	7ff00000 	.word	0x7ff00000
 8005910:	7fe00000 	.word	0x7fe00000
 8005914:	7c9fffff 	.word	0x7c9fffff
 8005918:	3fe00000 	.word	0x3fe00000
 800591c:	bff00000 	.word	0xbff00000
 8005920:	7fefffff 	.word	0x7fefffff

08005924 <_strtod_r>:
 8005924:	4b01      	ldr	r3, [pc, #4]	; (800592c <_strtod_r+0x8>)
 8005926:	f7ff b9f3 	b.w	8004d10 <_strtod_l>
 800592a:	bf00      	nop
 800592c:	20000074 	.word	0x20000074

08005930 <_strtol_l.isra.0>:
 8005930:	2b01      	cmp	r3, #1
 8005932:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005936:	d001      	beq.n	800593c <_strtol_l.isra.0+0xc>
 8005938:	2b24      	cmp	r3, #36	; 0x24
 800593a:	d906      	bls.n	800594a <_strtol_l.isra.0+0x1a>
 800593c:	f7fe fae2 	bl	8003f04 <__errno>
 8005940:	2316      	movs	r3, #22
 8005942:	6003      	str	r3, [r0, #0]
 8005944:	2000      	movs	r0, #0
 8005946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800594a:	4f3a      	ldr	r7, [pc, #232]	; (8005a34 <_strtol_l.isra.0+0x104>)
 800594c:	468e      	mov	lr, r1
 800594e:	4676      	mov	r6, lr
 8005950:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005954:	5de5      	ldrb	r5, [r4, r7]
 8005956:	f015 0508 	ands.w	r5, r5, #8
 800595a:	d1f8      	bne.n	800594e <_strtol_l.isra.0+0x1e>
 800595c:	2c2d      	cmp	r4, #45	; 0x2d
 800595e:	d134      	bne.n	80059ca <_strtol_l.isra.0+0x9a>
 8005960:	f89e 4000 	ldrb.w	r4, [lr]
 8005964:	f04f 0801 	mov.w	r8, #1
 8005968:	f106 0e02 	add.w	lr, r6, #2
 800596c:	2b00      	cmp	r3, #0
 800596e:	d05c      	beq.n	8005a2a <_strtol_l.isra.0+0xfa>
 8005970:	2b10      	cmp	r3, #16
 8005972:	d10c      	bne.n	800598e <_strtol_l.isra.0+0x5e>
 8005974:	2c30      	cmp	r4, #48	; 0x30
 8005976:	d10a      	bne.n	800598e <_strtol_l.isra.0+0x5e>
 8005978:	f89e 4000 	ldrb.w	r4, [lr]
 800597c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005980:	2c58      	cmp	r4, #88	; 0x58
 8005982:	d14d      	bne.n	8005a20 <_strtol_l.isra.0+0xf0>
 8005984:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8005988:	2310      	movs	r3, #16
 800598a:	f10e 0e02 	add.w	lr, lr, #2
 800598e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8005992:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005996:	2600      	movs	r6, #0
 8005998:	fbbc f9f3 	udiv	r9, ip, r3
 800599c:	4635      	mov	r5, r6
 800599e:	fb03 ca19 	mls	sl, r3, r9, ip
 80059a2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80059a6:	2f09      	cmp	r7, #9
 80059a8:	d818      	bhi.n	80059dc <_strtol_l.isra.0+0xac>
 80059aa:	463c      	mov	r4, r7
 80059ac:	42a3      	cmp	r3, r4
 80059ae:	dd24      	ble.n	80059fa <_strtol_l.isra.0+0xca>
 80059b0:	2e00      	cmp	r6, #0
 80059b2:	db1f      	blt.n	80059f4 <_strtol_l.isra.0+0xc4>
 80059b4:	45a9      	cmp	r9, r5
 80059b6:	d31d      	bcc.n	80059f4 <_strtol_l.isra.0+0xc4>
 80059b8:	d101      	bne.n	80059be <_strtol_l.isra.0+0x8e>
 80059ba:	45a2      	cmp	sl, r4
 80059bc:	db1a      	blt.n	80059f4 <_strtol_l.isra.0+0xc4>
 80059be:	fb05 4503 	mla	r5, r5, r3, r4
 80059c2:	2601      	movs	r6, #1
 80059c4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80059c8:	e7eb      	b.n	80059a2 <_strtol_l.isra.0+0x72>
 80059ca:	2c2b      	cmp	r4, #43	; 0x2b
 80059cc:	bf08      	it	eq
 80059ce:	f89e 4000 	ldrbeq.w	r4, [lr]
 80059d2:	46a8      	mov	r8, r5
 80059d4:	bf08      	it	eq
 80059d6:	f106 0e02 	addeq.w	lr, r6, #2
 80059da:	e7c7      	b.n	800596c <_strtol_l.isra.0+0x3c>
 80059dc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80059e0:	2f19      	cmp	r7, #25
 80059e2:	d801      	bhi.n	80059e8 <_strtol_l.isra.0+0xb8>
 80059e4:	3c37      	subs	r4, #55	; 0x37
 80059e6:	e7e1      	b.n	80059ac <_strtol_l.isra.0+0x7c>
 80059e8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80059ec:	2f19      	cmp	r7, #25
 80059ee:	d804      	bhi.n	80059fa <_strtol_l.isra.0+0xca>
 80059f0:	3c57      	subs	r4, #87	; 0x57
 80059f2:	e7db      	b.n	80059ac <_strtol_l.isra.0+0x7c>
 80059f4:	f04f 36ff 	mov.w	r6, #4294967295
 80059f8:	e7e4      	b.n	80059c4 <_strtol_l.isra.0+0x94>
 80059fa:	2e00      	cmp	r6, #0
 80059fc:	da05      	bge.n	8005a0a <_strtol_l.isra.0+0xda>
 80059fe:	2322      	movs	r3, #34	; 0x22
 8005a00:	6003      	str	r3, [r0, #0]
 8005a02:	4665      	mov	r5, ip
 8005a04:	b942      	cbnz	r2, 8005a18 <_strtol_l.isra.0+0xe8>
 8005a06:	4628      	mov	r0, r5
 8005a08:	e79d      	b.n	8005946 <_strtol_l.isra.0+0x16>
 8005a0a:	f1b8 0f00 	cmp.w	r8, #0
 8005a0e:	d000      	beq.n	8005a12 <_strtol_l.isra.0+0xe2>
 8005a10:	426d      	negs	r5, r5
 8005a12:	2a00      	cmp	r2, #0
 8005a14:	d0f7      	beq.n	8005a06 <_strtol_l.isra.0+0xd6>
 8005a16:	b10e      	cbz	r6, 8005a1c <_strtol_l.isra.0+0xec>
 8005a18:	f10e 31ff 	add.w	r1, lr, #4294967295
 8005a1c:	6011      	str	r1, [r2, #0]
 8005a1e:	e7f2      	b.n	8005a06 <_strtol_l.isra.0+0xd6>
 8005a20:	2430      	movs	r4, #48	; 0x30
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1b3      	bne.n	800598e <_strtol_l.isra.0+0x5e>
 8005a26:	2308      	movs	r3, #8
 8005a28:	e7b1      	b.n	800598e <_strtol_l.isra.0+0x5e>
 8005a2a:	2c30      	cmp	r4, #48	; 0x30
 8005a2c:	d0a4      	beq.n	8005978 <_strtol_l.isra.0+0x48>
 8005a2e:	230a      	movs	r3, #10
 8005a30:	e7ad      	b.n	800598e <_strtol_l.isra.0+0x5e>
 8005a32:	bf00      	nop
 8005a34:	080088b9 	.word	0x080088b9

08005a38 <_strtol_r>:
 8005a38:	f7ff bf7a 	b.w	8005930 <_strtol_l.isra.0>

08005a3c <quorem>:
 8005a3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a40:	6903      	ldr	r3, [r0, #16]
 8005a42:	690c      	ldr	r4, [r1, #16]
 8005a44:	42a3      	cmp	r3, r4
 8005a46:	4607      	mov	r7, r0
 8005a48:	f2c0 8081 	blt.w	8005b4e <quorem+0x112>
 8005a4c:	3c01      	subs	r4, #1
 8005a4e:	f101 0814 	add.w	r8, r1, #20
 8005a52:	f100 0514 	add.w	r5, r0, #20
 8005a56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a5a:	9301      	str	r3, [sp, #4]
 8005a5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a64:	3301      	adds	r3, #1
 8005a66:	429a      	cmp	r2, r3
 8005a68:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005a6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a70:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a74:	d331      	bcc.n	8005ada <quorem+0x9e>
 8005a76:	f04f 0e00 	mov.w	lr, #0
 8005a7a:	4640      	mov	r0, r8
 8005a7c:	46ac      	mov	ip, r5
 8005a7e:	46f2      	mov	sl, lr
 8005a80:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a84:	b293      	uxth	r3, r2
 8005a86:	fb06 e303 	mla	r3, r6, r3, lr
 8005a8a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	ebaa 0303 	sub.w	r3, sl, r3
 8005a94:	0c12      	lsrs	r2, r2, #16
 8005a96:	f8dc a000 	ldr.w	sl, [ip]
 8005a9a:	fb06 e202 	mla	r2, r6, r2, lr
 8005a9e:	fa13 f38a 	uxtah	r3, r3, sl
 8005aa2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005aa6:	fa1f fa82 	uxth.w	sl, r2
 8005aaa:	f8dc 2000 	ldr.w	r2, [ip]
 8005aae:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005ab2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005abc:	4581      	cmp	r9, r0
 8005abe:	f84c 3b04 	str.w	r3, [ip], #4
 8005ac2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005ac6:	d2db      	bcs.n	8005a80 <quorem+0x44>
 8005ac8:	f855 300b 	ldr.w	r3, [r5, fp]
 8005acc:	b92b      	cbnz	r3, 8005ada <quorem+0x9e>
 8005ace:	9b01      	ldr	r3, [sp, #4]
 8005ad0:	3b04      	subs	r3, #4
 8005ad2:	429d      	cmp	r5, r3
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	d32e      	bcc.n	8005b36 <quorem+0xfa>
 8005ad8:	613c      	str	r4, [r7, #16]
 8005ada:	4638      	mov	r0, r7
 8005adc:	f001 fd84 	bl	80075e8 <__mcmp>
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	db24      	blt.n	8005b2e <quorem+0xf2>
 8005ae4:	3601      	adds	r6, #1
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	f04f 0c00 	mov.w	ip, #0
 8005aec:	f858 2b04 	ldr.w	r2, [r8], #4
 8005af0:	f8d0 e000 	ldr.w	lr, [r0]
 8005af4:	b293      	uxth	r3, r2
 8005af6:	ebac 0303 	sub.w	r3, ip, r3
 8005afa:	0c12      	lsrs	r2, r2, #16
 8005afc:	fa13 f38e 	uxtah	r3, r3, lr
 8005b00:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005b04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b0e:	45c1      	cmp	r9, r8
 8005b10:	f840 3b04 	str.w	r3, [r0], #4
 8005b14:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005b18:	d2e8      	bcs.n	8005aec <quorem+0xb0>
 8005b1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b22:	b922      	cbnz	r2, 8005b2e <quorem+0xf2>
 8005b24:	3b04      	subs	r3, #4
 8005b26:	429d      	cmp	r5, r3
 8005b28:	461a      	mov	r2, r3
 8005b2a:	d30a      	bcc.n	8005b42 <quorem+0x106>
 8005b2c:	613c      	str	r4, [r7, #16]
 8005b2e:	4630      	mov	r0, r6
 8005b30:	b003      	add	sp, #12
 8005b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b36:	6812      	ldr	r2, [r2, #0]
 8005b38:	3b04      	subs	r3, #4
 8005b3a:	2a00      	cmp	r2, #0
 8005b3c:	d1cc      	bne.n	8005ad8 <quorem+0x9c>
 8005b3e:	3c01      	subs	r4, #1
 8005b40:	e7c7      	b.n	8005ad2 <quorem+0x96>
 8005b42:	6812      	ldr	r2, [r2, #0]
 8005b44:	3b04      	subs	r3, #4
 8005b46:	2a00      	cmp	r2, #0
 8005b48:	d1f0      	bne.n	8005b2c <quorem+0xf0>
 8005b4a:	3c01      	subs	r4, #1
 8005b4c:	e7eb      	b.n	8005b26 <quorem+0xea>
 8005b4e:	2000      	movs	r0, #0
 8005b50:	e7ee      	b.n	8005b30 <quorem+0xf4>
 8005b52:	0000      	movs	r0, r0
 8005b54:	0000      	movs	r0, r0
	...

08005b58 <_dtoa_r>:
 8005b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b5c:	ed2d 8b02 	vpush	{d8}
 8005b60:	ec57 6b10 	vmov	r6, r7, d0
 8005b64:	b095      	sub	sp, #84	; 0x54
 8005b66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005b68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005b6c:	9105      	str	r1, [sp, #20]
 8005b6e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005b72:	4604      	mov	r4, r0
 8005b74:	9209      	str	r2, [sp, #36]	; 0x24
 8005b76:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b78:	b975      	cbnz	r5, 8005b98 <_dtoa_r+0x40>
 8005b7a:	2010      	movs	r0, #16
 8005b7c:	f001 fa44 	bl	8007008 <malloc>
 8005b80:	4602      	mov	r2, r0
 8005b82:	6260      	str	r0, [r4, #36]	; 0x24
 8005b84:	b920      	cbnz	r0, 8005b90 <_dtoa_r+0x38>
 8005b86:	4bb2      	ldr	r3, [pc, #712]	; (8005e50 <_dtoa_r+0x2f8>)
 8005b88:	21ea      	movs	r1, #234	; 0xea
 8005b8a:	48b2      	ldr	r0, [pc, #712]	; (8005e54 <_dtoa_r+0x2fc>)
 8005b8c:	f002 fbde 	bl	800834c <__assert_func>
 8005b90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b94:	6005      	str	r5, [r0, #0]
 8005b96:	60c5      	str	r5, [r0, #12]
 8005b98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b9a:	6819      	ldr	r1, [r3, #0]
 8005b9c:	b151      	cbz	r1, 8005bb4 <_dtoa_r+0x5c>
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	604a      	str	r2, [r1, #4]
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	4093      	lsls	r3, r2
 8005ba6:	608b      	str	r3, [r1, #8]
 8005ba8:	4620      	mov	r0, r4
 8005baa:	f001 fa95 	bl	80070d8 <_Bfree>
 8005bae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	1e3b      	subs	r3, r7, #0
 8005bb6:	bfb9      	ittee	lt
 8005bb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005bbc:	9303      	strlt	r3, [sp, #12]
 8005bbe:	2300      	movge	r3, #0
 8005bc0:	f8c8 3000 	strge.w	r3, [r8]
 8005bc4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005bc8:	4ba3      	ldr	r3, [pc, #652]	; (8005e58 <_dtoa_r+0x300>)
 8005bca:	bfbc      	itt	lt
 8005bcc:	2201      	movlt	r2, #1
 8005bce:	f8c8 2000 	strlt.w	r2, [r8]
 8005bd2:	ea33 0309 	bics.w	r3, r3, r9
 8005bd6:	d11b      	bne.n	8005c10 <_dtoa_r+0xb8>
 8005bd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005bda:	f242 730f 	movw	r3, #9999	; 0x270f
 8005bde:	6013      	str	r3, [r2, #0]
 8005be0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005be4:	4333      	orrs	r3, r6
 8005be6:	f000 857a 	beq.w	80066de <_dtoa_r+0xb86>
 8005bea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bec:	b963      	cbnz	r3, 8005c08 <_dtoa_r+0xb0>
 8005bee:	4b9b      	ldr	r3, [pc, #620]	; (8005e5c <_dtoa_r+0x304>)
 8005bf0:	e024      	b.n	8005c3c <_dtoa_r+0xe4>
 8005bf2:	4b9b      	ldr	r3, [pc, #620]	; (8005e60 <_dtoa_r+0x308>)
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	3308      	adds	r3, #8
 8005bf8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005bfa:	6013      	str	r3, [r2, #0]
 8005bfc:	9800      	ldr	r0, [sp, #0]
 8005bfe:	b015      	add	sp, #84	; 0x54
 8005c00:	ecbd 8b02 	vpop	{d8}
 8005c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c08:	4b94      	ldr	r3, [pc, #592]	; (8005e5c <_dtoa_r+0x304>)
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	3303      	adds	r3, #3
 8005c0e:	e7f3      	b.n	8005bf8 <_dtoa_r+0xa0>
 8005c10:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005c14:	2200      	movs	r2, #0
 8005c16:	ec51 0b17 	vmov	r0, r1, d7
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005c20:	f7fa ff5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c24:	4680      	mov	r8, r0
 8005c26:	b158      	cbz	r0, 8005c40 <_dtoa_r+0xe8>
 8005c28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f000 8551 	beq.w	80066d8 <_dtoa_r+0xb80>
 8005c36:	488b      	ldr	r0, [pc, #556]	; (8005e64 <_dtoa_r+0x30c>)
 8005c38:	6018      	str	r0, [r3, #0]
 8005c3a:	1e43      	subs	r3, r0, #1
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	e7dd      	b.n	8005bfc <_dtoa_r+0xa4>
 8005c40:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005c44:	aa12      	add	r2, sp, #72	; 0x48
 8005c46:	a913      	add	r1, sp, #76	; 0x4c
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f001 fded 	bl	8007828 <__d2b>
 8005c4e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005c52:	4683      	mov	fp, r0
 8005c54:	2d00      	cmp	r5, #0
 8005c56:	d07c      	beq.n	8005d52 <_dtoa_r+0x1fa>
 8005c58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c5a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005c5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c62:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005c66:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005c6a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005c6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005c72:	4b7d      	ldr	r3, [pc, #500]	; (8005e68 <_dtoa_r+0x310>)
 8005c74:	2200      	movs	r2, #0
 8005c76:	4630      	mov	r0, r6
 8005c78:	4639      	mov	r1, r7
 8005c7a:	f7fa fb0d 	bl	8000298 <__aeabi_dsub>
 8005c7e:	a36e      	add	r3, pc, #440	; (adr r3, 8005e38 <_dtoa_r+0x2e0>)
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	f7fa fcc0 	bl	8000608 <__aeabi_dmul>
 8005c88:	a36d      	add	r3, pc, #436	; (adr r3, 8005e40 <_dtoa_r+0x2e8>)
 8005c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8e:	f7fa fb05 	bl	800029c <__adddf3>
 8005c92:	4606      	mov	r6, r0
 8005c94:	4628      	mov	r0, r5
 8005c96:	460f      	mov	r7, r1
 8005c98:	f7fa fc4c 	bl	8000534 <__aeabi_i2d>
 8005c9c:	a36a      	add	r3, pc, #424	; (adr r3, 8005e48 <_dtoa_r+0x2f0>)
 8005c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca2:	f7fa fcb1 	bl	8000608 <__aeabi_dmul>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	4630      	mov	r0, r6
 8005cac:	4639      	mov	r1, r7
 8005cae:	f7fa faf5 	bl	800029c <__adddf3>
 8005cb2:	4606      	mov	r6, r0
 8005cb4:	460f      	mov	r7, r1
 8005cb6:	f7fa ff57 	bl	8000b68 <__aeabi_d2iz>
 8005cba:	2200      	movs	r2, #0
 8005cbc:	4682      	mov	sl, r0
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	4639      	mov	r1, r7
 8005cc4:	f7fa ff12 	bl	8000aec <__aeabi_dcmplt>
 8005cc8:	b148      	cbz	r0, 8005cde <_dtoa_r+0x186>
 8005cca:	4650      	mov	r0, sl
 8005ccc:	f7fa fc32 	bl	8000534 <__aeabi_i2d>
 8005cd0:	4632      	mov	r2, r6
 8005cd2:	463b      	mov	r3, r7
 8005cd4:	f7fa ff00 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cd8:	b908      	cbnz	r0, 8005cde <_dtoa_r+0x186>
 8005cda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cde:	f1ba 0f16 	cmp.w	sl, #22
 8005ce2:	d854      	bhi.n	8005d8e <_dtoa_r+0x236>
 8005ce4:	4b61      	ldr	r3, [pc, #388]	; (8005e6c <_dtoa_r+0x314>)
 8005ce6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005cf2:	f7fa fefb 	bl	8000aec <__aeabi_dcmplt>
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	d04b      	beq.n	8005d92 <_dtoa_r+0x23a>
 8005cfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cfe:	2300      	movs	r3, #0
 8005d00:	930e      	str	r3, [sp, #56]	; 0x38
 8005d02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d04:	1b5d      	subs	r5, r3, r5
 8005d06:	1e6b      	subs	r3, r5, #1
 8005d08:	9304      	str	r3, [sp, #16]
 8005d0a:	bf43      	ittte	mi
 8005d0c:	2300      	movmi	r3, #0
 8005d0e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005d12:	9304      	strmi	r3, [sp, #16]
 8005d14:	f04f 0800 	movpl.w	r8, #0
 8005d18:	f1ba 0f00 	cmp.w	sl, #0
 8005d1c:	db3b      	blt.n	8005d96 <_dtoa_r+0x23e>
 8005d1e:	9b04      	ldr	r3, [sp, #16]
 8005d20:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005d24:	4453      	add	r3, sl
 8005d26:	9304      	str	r3, [sp, #16]
 8005d28:	2300      	movs	r3, #0
 8005d2a:	9306      	str	r3, [sp, #24]
 8005d2c:	9b05      	ldr	r3, [sp, #20]
 8005d2e:	2b09      	cmp	r3, #9
 8005d30:	d869      	bhi.n	8005e06 <_dtoa_r+0x2ae>
 8005d32:	2b05      	cmp	r3, #5
 8005d34:	bfc4      	itt	gt
 8005d36:	3b04      	subgt	r3, #4
 8005d38:	9305      	strgt	r3, [sp, #20]
 8005d3a:	9b05      	ldr	r3, [sp, #20]
 8005d3c:	f1a3 0302 	sub.w	r3, r3, #2
 8005d40:	bfcc      	ite	gt
 8005d42:	2500      	movgt	r5, #0
 8005d44:	2501      	movle	r5, #1
 8005d46:	2b03      	cmp	r3, #3
 8005d48:	d869      	bhi.n	8005e1e <_dtoa_r+0x2c6>
 8005d4a:	e8df f003 	tbb	[pc, r3]
 8005d4e:	4e2c      	.short	0x4e2c
 8005d50:	5a4c      	.short	0x5a4c
 8005d52:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005d56:	441d      	add	r5, r3
 8005d58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005d5c:	2b20      	cmp	r3, #32
 8005d5e:	bfc1      	itttt	gt
 8005d60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005d64:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005d68:	fa09 f303 	lslgt.w	r3, r9, r3
 8005d6c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005d70:	bfda      	itte	le
 8005d72:	f1c3 0320 	rsble	r3, r3, #32
 8005d76:	fa06 f003 	lslle.w	r0, r6, r3
 8005d7a:	4318      	orrgt	r0, r3
 8005d7c:	f7fa fbca 	bl	8000514 <__aeabi_ui2d>
 8005d80:	2301      	movs	r3, #1
 8005d82:	4606      	mov	r6, r0
 8005d84:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005d88:	3d01      	subs	r5, #1
 8005d8a:	9310      	str	r3, [sp, #64]	; 0x40
 8005d8c:	e771      	b.n	8005c72 <_dtoa_r+0x11a>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e7b6      	b.n	8005d00 <_dtoa_r+0x1a8>
 8005d92:	900e      	str	r0, [sp, #56]	; 0x38
 8005d94:	e7b5      	b.n	8005d02 <_dtoa_r+0x1aa>
 8005d96:	f1ca 0300 	rsb	r3, sl, #0
 8005d9a:	9306      	str	r3, [sp, #24]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	eba8 080a 	sub.w	r8, r8, sl
 8005da2:	930d      	str	r3, [sp, #52]	; 0x34
 8005da4:	e7c2      	b.n	8005d2c <_dtoa_r+0x1d4>
 8005da6:	2300      	movs	r3, #0
 8005da8:	9308      	str	r3, [sp, #32]
 8005daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	dc39      	bgt.n	8005e24 <_dtoa_r+0x2cc>
 8005db0:	f04f 0901 	mov.w	r9, #1
 8005db4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005db8:	464b      	mov	r3, r9
 8005dba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005dbe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	6042      	str	r2, [r0, #4]
 8005dc4:	2204      	movs	r2, #4
 8005dc6:	f102 0614 	add.w	r6, r2, #20
 8005dca:	429e      	cmp	r6, r3
 8005dcc:	6841      	ldr	r1, [r0, #4]
 8005dce:	d92f      	bls.n	8005e30 <_dtoa_r+0x2d8>
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f001 f941 	bl	8007058 <_Balloc>
 8005dd6:	9000      	str	r0, [sp, #0]
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	d14b      	bne.n	8005e74 <_dtoa_r+0x31c>
 8005ddc:	4b24      	ldr	r3, [pc, #144]	; (8005e70 <_dtoa_r+0x318>)
 8005dde:	4602      	mov	r2, r0
 8005de0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005de4:	e6d1      	b.n	8005b8a <_dtoa_r+0x32>
 8005de6:	2301      	movs	r3, #1
 8005de8:	e7de      	b.n	8005da8 <_dtoa_r+0x250>
 8005dea:	2300      	movs	r3, #0
 8005dec:	9308      	str	r3, [sp, #32]
 8005dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df0:	eb0a 0903 	add.w	r9, sl, r3
 8005df4:	f109 0301 	add.w	r3, r9, #1
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	9301      	str	r3, [sp, #4]
 8005dfc:	bfb8      	it	lt
 8005dfe:	2301      	movlt	r3, #1
 8005e00:	e7dd      	b.n	8005dbe <_dtoa_r+0x266>
 8005e02:	2301      	movs	r3, #1
 8005e04:	e7f2      	b.n	8005dec <_dtoa_r+0x294>
 8005e06:	2501      	movs	r5, #1
 8005e08:	2300      	movs	r3, #0
 8005e0a:	9305      	str	r3, [sp, #20]
 8005e0c:	9508      	str	r5, [sp, #32]
 8005e0e:	f04f 39ff 	mov.w	r9, #4294967295
 8005e12:	2200      	movs	r2, #0
 8005e14:	f8cd 9004 	str.w	r9, [sp, #4]
 8005e18:	2312      	movs	r3, #18
 8005e1a:	9209      	str	r2, [sp, #36]	; 0x24
 8005e1c:	e7cf      	b.n	8005dbe <_dtoa_r+0x266>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	9308      	str	r3, [sp, #32]
 8005e22:	e7f4      	b.n	8005e0e <_dtoa_r+0x2b6>
 8005e24:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005e28:	f8cd 9004 	str.w	r9, [sp, #4]
 8005e2c:	464b      	mov	r3, r9
 8005e2e:	e7c6      	b.n	8005dbe <_dtoa_r+0x266>
 8005e30:	3101      	adds	r1, #1
 8005e32:	6041      	str	r1, [r0, #4]
 8005e34:	0052      	lsls	r2, r2, #1
 8005e36:	e7c6      	b.n	8005dc6 <_dtoa_r+0x26e>
 8005e38:	636f4361 	.word	0x636f4361
 8005e3c:	3fd287a7 	.word	0x3fd287a7
 8005e40:	8b60c8b3 	.word	0x8b60c8b3
 8005e44:	3fc68a28 	.word	0x3fc68a28
 8005e48:	509f79fb 	.word	0x509f79fb
 8005e4c:	3fd34413 	.word	0x3fd34413
 8005e50:	080089c6 	.word	0x080089c6
 8005e54:	080089dd 	.word	0x080089dd
 8005e58:	7ff00000 	.word	0x7ff00000
 8005e5c:	080089c2 	.word	0x080089c2
 8005e60:	080089b9 	.word	0x080089b9
 8005e64:	08008839 	.word	0x08008839
 8005e68:	3ff80000 	.word	0x3ff80000
 8005e6c:	08008bb8 	.word	0x08008bb8
 8005e70:	08008a3c 	.word	0x08008a3c
 8005e74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e76:	9a00      	ldr	r2, [sp, #0]
 8005e78:	601a      	str	r2, [r3, #0]
 8005e7a:	9b01      	ldr	r3, [sp, #4]
 8005e7c:	2b0e      	cmp	r3, #14
 8005e7e:	f200 80ad 	bhi.w	8005fdc <_dtoa_r+0x484>
 8005e82:	2d00      	cmp	r5, #0
 8005e84:	f000 80aa 	beq.w	8005fdc <_dtoa_r+0x484>
 8005e88:	f1ba 0f00 	cmp.w	sl, #0
 8005e8c:	dd36      	ble.n	8005efc <_dtoa_r+0x3a4>
 8005e8e:	4ac3      	ldr	r2, [pc, #780]	; (800619c <_dtoa_r+0x644>)
 8005e90:	f00a 030f 	and.w	r3, sl, #15
 8005e94:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005e98:	ed93 7b00 	vldr	d7, [r3]
 8005e9c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005ea0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005ea4:	eeb0 8a47 	vmov.f32	s16, s14
 8005ea8:	eef0 8a67 	vmov.f32	s17, s15
 8005eac:	d016      	beq.n	8005edc <_dtoa_r+0x384>
 8005eae:	4bbc      	ldr	r3, [pc, #752]	; (80061a0 <_dtoa_r+0x648>)
 8005eb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005eb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005eb8:	f7fa fcd0 	bl	800085c <__aeabi_ddiv>
 8005ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ec0:	f007 070f 	and.w	r7, r7, #15
 8005ec4:	2503      	movs	r5, #3
 8005ec6:	4eb6      	ldr	r6, [pc, #728]	; (80061a0 <_dtoa_r+0x648>)
 8005ec8:	b957      	cbnz	r7, 8005ee0 <_dtoa_r+0x388>
 8005eca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ece:	ec53 2b18 	vmov	r2, r3, d8
 8005ed2:	f7fa fcc3 	bl	800085c <__aeabi_ddiv>
 8005ed6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005eda:	e029      	b.n	8005f30 <_dtoa_r+0x3d8>
 8005edc:	2502      	movs	r5, #2
 8005ede:	e7f2      	b.n	8005ec6 <_dtoa_r+0x36e>
 8005ee0:	07f9      	lsls	r1, r7, #31
 8005ee2:	d508      	bpl.n	8005ef6 <_dtoa_r+0x39e>
 8005ee4:	ec51 0b18 	vmov	r0, r1, d8
 8005ee8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005eec:	f7fa fb8c 	bl	8000608 <__aeabi_dmul>
 8005ef0:	ec41 0b18 	vmov	d8, r0, r1
 8005ef4:	3501      	adds	r5, #1
 8005ef6:	107f      	asrs	r7, r7, #1
 8005ef8:	3608      	adds	r6, #8
 8005efa:	e7e5      	b.n	8005ec8 <_dtoa_r+0x370>
 8005efc:	f000 80a6 	beq.w	800604c <_dtoa_r+0x4f4>
 8005f00:	f1ca 0600 	rsb	r6, sl, #0
 8005f04:	4ba5      	ldr	r3, [pc, #660]	; (800619c <_dtoa_r+0x644>)
 8005f06:	4fa6      	ldr	r7, [pc, #664]	; (80061a0 <_dtoa_r+0x648>)
 8005f08:	f006 020f 	and.w	r2, r6, #15
 8005f0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f14:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005f18:	f7fa fb76 	bl	8000608 <__aeabi_dmul>
 8005f1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f20:	1136      	asrs	r6, r6, #4
 8005f22:	2300      	movs	r3, #0
 8005f24:	2502      	movs	r5, #2
 8005f26:	2e00      	cmp	r6, #0
 8005f28:	f040 8085 	bne.w	8006036 <_dtoa_r+0x4de>
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1d2      	bne.n	8005ed6 <_dtoa_r+0x37e>
 8005f30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 808c 	beq.w	8006050 <_dtoa_r+0x4f8>
 8005f38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f3c:	4b99      	ldr	r3, [pc, #612]	; (80061a4 <_dtoa_r+0x64c>)
 8005f3e:	2200      	movs	r2, #0
 8005f40:	4630      	mov	r0, r6
 8005f42:	4639      	mov	r1, r7
 8005f44:	f7fa fdd2 	bl	8000aec <__aeabi_dcmplt>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	f000 8081 	beq.w	8006050 <_dtoa_r+0x4f8>
 8005f4e:	9b01      	ldr	r3, [sp, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d07d      	beq.n	8006050 <_dtoa_r+0x4f8>
 8005f54:	f1b9 0f00 	cmp.w	r9, #0
 8005f58:	dd3c      	ble.n	8005fd4 <_dtoa_r+0x47c>
 8005f5a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005f5e:	9307      	str	r3, [sp, #28]
 8005f60:	2200      	movs	r2, #0
 8005f62:	4b91      	ldr	r3, [pc, #580]	; (80061a8 <_dtoa_r+0x650>)
 8005f64:	4630      	mov	r0, r6
 8005f66:	4639      	mov	r1, r7
 8005f68:	f7fa fb4e 	bl	8000608 <__aeabi_dmul>
 8005f6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f70:	3501      	adds	r5, #1
 8005f72:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005f76:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f7a:	4628      	mov	r0, r5
 8005f7c:	f7fa fada 	bl	8000534 <__aeabi_i2d>
 8005f80:	4632      	mov	r2, r6
 8005f82:	463b      	mov	r3, r7
 8005f84:	f7fa fb40 	bl	8000608 <__aeabi_dmul>
 8005f88:	4b88      	ldr	r3, [pc, #544]	; (80061ac <_dtoa_r+0x654>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f7fa f986 	bl	800029c <__adddf3>
 8005f90:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005f94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f98:	9303      	str	r3, [sp, #12]
 8005f9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d15c      	bne.n	800605a <_dtoa_r+0x502>
 8005fa0:	4b83      	ldr	r3, [pc, #524]	; (80061b0 <_dtoa_r+0x658>)
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	4639      	mov	r1, r7
 8005fa8:	f7fa f976 	bl	8000298 <__aeabi_dsub>
 8005fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005fb0:	4606      	mov	r6, r0
 8005fb2:	460f      	mov	r7, r1
 8005fb4:	f7fa fdb8 	bl	8000b28 <__aeabi_dcmpgt>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	f040 8296 	bne.w	80064ea <_dtoa_r+0x992>
 8005fbe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005fc2:	4630      	mov	r0, r6
 8005fc4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005fc8:	4639      	mov	r1, r7
 8005fca:	f7fa fd8f 	bl	8000aec <__aeabi_dcmplt>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	f040 8288 	bne.w	80064e4 <_dtoa_r+0x98c>
 8005fd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005fd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005fdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f2c0 8158 	blt.w	8006294 <_dtoa_r+0x73c>
 8005fe4:	f1ba 0f0e 	cmp.w	sl, #14
 8005fe8:	f300 8154 	bgt.w	8006294 <_dtoa_r+0x73c>
 8005fec:	4b6b      	ldr	r3, [pc, #428]	; (800619c <_dtoa_r+0x644>)
 8005fee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005ff2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f280 80e3 	bge.w	80061c4 <_dtoa_r+0x66c>
 8005ffe:	9b01      	ldr	r3, [sp, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	f300 80df 	bgt.w	80061c4 <_dtoa_r+0x66c>
 8006006:	f040 826d 	bne.w	80064e4 <_dtoa_r+0x98c>
 800600a:	4b69      	ldr	r3, [pc, #420]	; (80061b0 <_dtoa_r+0x658>)
 800600c:	2200      	movs	r2, #0
 800600e:	4640      	mov	r0, r8
 8006010:	4649      	mov	r1, r9
 8006012:	f7fa faf9 	bl	8000608 <__aeabi_dmul>
 8006016:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800601a:	f7fa fd7b 	bl	8000b14 <__aeabi_dcmpge>
 800601e:	9e01      	ldr	r6, [sp, #4]
 8006020:	4637      	mov	r7, r6
 8006022:	2800      	cmp	r0, #0
 8006024:	f040 8243 	bne.w	80064ae <_dtoa_r+0x956>
 8006028:	9d00      	ldr	r5, [sp, #0]
 800602a:	2331      	movs	r3, #49	; 0x31
 800602c:	f805 3b01 	strb.w	r3, [r5], #1
 8006030:	f10a 0a01 	add.w	sl, sl, #1
 8006034:	e23f      	b.n	80064b6 <_dtoa_r+0x95e>
 8006036:	07f2      	lsls	r2, r6, #31
 8006038:	d505      	bpl.n	8006046 <_dtoa_r+0x4ee>
 800603a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800603e:	f7fa fae3 	bl	8000608 <__aeabi_dmul>
 8006042:	3501      	adds	r5, #1
 8006044:	2301      	movs	r3, #1
 8006046:	1076      	asrs	r6, r6, #1
 8006048:	3708      	adds	r7, #8
 800604a:	e76c      	b.n	8005f26 <_dtoa_r+0x3ce>
 800604c:	2502      	movs	r5, #2
 800604e:	e76f      	b.n	8005f30 <_dtoa_r+0x3d8>
 8006050:	9b01      	ldr	r3, [sp, #4]
 8006052:	f8cd a01c 	str.w	sl, [sp, #28]
 8006056:	930c      	str	r3, [sp, #48]	; 0x30
 8006058:	e78d      	b.n	8005f76 <_dtoa_r+0x41e>
 800605a:	9900      	ldr	r1, [sp, #0]
 800605c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800605e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006060:	4b4e      	ldr	r3, [pc, #312]	; (800619c <_dtoa_r+0x644>)
 8006062:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006066:	4401      	add	r1, r0
 8006068:	9102      	str	r1, [sp, #8]
 800606a:	9908      	ldr	r1, [sp, #32]
 800606c:	eeb0 8a47 	vmov.f32	s16, s14
 8006070:	eef0 8a67 	vmov.f32	s17, s15
 8006074:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006078:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800607c:	2900      	cmp	r1, #0
 800607e:	d045      	beq.n	800610c <_dtoa_r+0x5b4>
 8006080:	494c      	ldr	r1, [pc, #304]	; (80061b4 <_dtoa_r+0x65c>)
 8006082:	2000      	movs	r0, #0
 8006084:	f7fa fbea 	bl	800085c <__aeabi_ddiv>
 8006088:	ec53 2b18 	vmov	r2, r3, d8
 800608c:	f7fa f904 	bl	8000298 <__aeabi_dsub>
 8006090:	9d00      	ldr	r5, [sp, #0]
 8006092:	ec41 0b18 	vmov	d8, r0, r1
 8006096:	4639      	mov	r1, r7
 8006098:	4630      	mov	r0, r6
 800609a:	f7fa fd65 	bl	8000b68 <__aeabi_d2iz>
 800609e:	900c      	str	r0, [sp, #48]	; 0x30
 80060a0:	f7fa fa48 	bl	8000534 <__aeabi_i2d>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4630      	mov	r0, r6
 80060aa:	4639      	mov	r1, r7
 80060ac:	f7fa f8f4 	bl	8000298 <__aeabi_dsub>
 80060b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060b2:	3330      	adds	r3, #48	; 0x30
 80060b4:	f805 3b01 	strb.w	r3, [r5], #1
 80060b8:	ec53 2b18 	vmov	r2, r3, d8
 80060bc:	4606      	mov	r6, r0
 80060be:	460f      	mov	r7, r1
 80060c0:	f7fa fd14 	bl	8000aec <__aeabi_dcmplt>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	d165      	bne.n	8006194 <_dtoa_r+0x63c>
 80060c8:	4632      	mov	r2, r6
 80060ca:	463b      	mov	r3, r7
 80060cc:	4935      	ldr	r1, [pc, #212]	; (80061a4 <_dtoa_r+0x64c>)
 80060ce:	2000      	movs	r0, #0
 80060d0:	f7fa f8e2 	bl	8000298 <__aeabi_dsub>
 80060d4:	ec53 2b18 	vmov	r2, r3, d8
 80060d8:	f7fa fd08 	bl	8000aec <__aeabi_dcmplt>
 80060dc:	2800      	cmp	r0, #0
 80060de:	f040 80b9 	bne.w	8006254 <_dtoa_r+0x6fc>
 80060e2:	9b02      	ldr	r3, [sp, #8]
 80060e4:	429d      	cmp	r5, r3
 80060e6:	f43f af75 	beq.w	8005fd4 <_dtoa_r+0x47c>
 80060ea:	4b2f      	ldr	r3, [pc, #188]	; (80061a8 <_dtoa_r+0x650>)
 80060ec:	ec51 0b18 	vmov	r0, r1, d8
 80060f0:	2200      	movs	r2, #0
 80060f2:	f7fa fa89 	bl	8000608 <__aeabi_dmul>
 80060f6:	4b2c      	ldr	r3, [pc, #176]	; (80061a8 <_dtoa_r+0x650>)
 80060f8:	ec41 0b18 	vmov	d8, r0, r1
 80060fc:	2200      	movs	r2, #0
 80060fe:	4630      	mov	r0, r6
 8006100:	4639      	mov	r1, r7
 8006102:	f7fa fa81 	bl	8000608 <__aeabi_dmul>
 8006106:	4606      	mov	r6, r0
 8006108:	460f      	mov	r7, r1
 800610a:	e7c4      	b.n	8006096 <_dtoa_r+0x53e>
 800610c:	ec51 0b17 	vmov	r0, r1, d7
 8006110:	f7fa fa7a 	bl	8000608 <__aeabi_dmul>
 8006114:	9b02      	ldr	r3, [sp, #8]
 8006116:	9d00      	ldr	r5, [sp, #0]
 8006118:	930c      	str	r3, [sp, #48]	; 0x30
 800611a:	ec41 0b18 	vmov	d8, r0, r1
 800611e:	4639      	mov	r1, r7
 8006120:	4630      	mov	r0, r6
 8006122:	f7fa fd21 	bl	8000b68 <__aeabi_d2iz>
 8006126:	9011      	str	r0, [sp, #68]	; 0x44
 8006128:	f7fa fa04 	bl	8000534 <__aeabi_i2d>
 800612c:	4602      	mov	r2, r0
 800612e:	460b      	mov	r3, r1
 8006130:	4630      	mov	r0, r6
 8006132:	4639      	mov	r1, r7
 8006134:	f7fa f8b0 	bl	8000298 <__aeabi_dsub>
 8006138:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800613a:	3330      	adds	r3, #48	; 0x30
 800613c:	f805 3b01 	strb.w	r3, [r5], #1
 8006140:	9b02      	ldr	r3, [sp, #8]
 8006142:	429d      	cmp	r5, r3
 8006144:	4606      	mov	r6, r0
 8006146:	460f      	mov	r7, r1
 8006148:	f04f 0200 	mov.w	r2, #0
 800614c:	d134      	bne.n	80061b8 <_dtoa_r+0x660>
 800614e:	4b19      	ldr	r3, [pc, #100]	; (80061b4 <_dtoa_r+0x65c>)
 8006150:	ec51 0b18 	vmov	r0, r1, d8
 8006154:	f7fa f8a2 	bl	800029c <__adddf3>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4630      	mov	r0, r6
 800615e:	4639      	mov	r1, r7
 8006160:	f7fa fce2 	bl	8000b28 <__aeabi_dcmpgt>
 8006164:	2800      	cmp	r0, #0
 8006166:	d175      	bne.n	8006254 <_dtoa_r+0x6fc>
 8006168:	ec53 2b18 	vmov	r2, r3, d8
 800616c:	4911      	ldr	r1, [pc, #68]	; (80061b4 <_dtoa_r+0x65c>)
 800616e:	2000      	movs	r0, #0
 8006170:	f7fa f892 	bl	8000298 <__aeabi_dsub>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4630      	mov	r0, r6
 800617a:	4639      	mov	r1, r7
 800617c:	f7fa fcb6 	bl	8000aec <__aeabi_dcmplt>
 8006180:	2800      	cmp	r0, #0
 8006182:	f43f af27 	beq.w	8005fd4 <_dtoa_r+0x47c>
 8006186:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006188:	1e6b      	subs	r3, r5, #1
 800618a:	930c      	str	r3, [sp, #48]	; 0x30
 800618c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006190:	2b30      	cmp	r3, #48	; 0x30
 8006192:	d0f8      	beq.n	8006186 <_dtoa_r+0x62e>
 8006194:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006198:	e04a      	b.n	8006230 <_dtoa_r+0x6d8>
 800619a:	bf00      	nop
 800619c:	08008bb8 	.word	0x08008bb8
 80061a0:	08008b90 	.word	0x08008b90
 80061a4:	3ff00000 	.word	0x3ff00000
 80061a8:	40240000 	.word	0x40240000
 80061ac:	401c0000 	.word	0x401c0000
 80061b0:	40140000 	.word	0x40140000
 80061b4:	3fe00000 	.word	0x3fe00000
 80061b8:	4baf      	ldr	r3, [pc, #700]	; (8006478 <_dtoa_r+0x920>)
 80061ba:	f7fa fa25 	bl	8000608 <__aeabi_dmul>
 80061be:	4606      	mov	r6, r0
 80061c0:	460f      	mov	r7, r1
 80061c2:	e7ac      	b.n	800611e <_dtoa_r+0x5c6>
 80061c4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80061c8:	9d00      	ldr	r5, [sp, #0]
 80061ca:	4642      	mov	r2, r8
 80061cc:	464b      	mov	r3, r9
 80061ce:	4630      	mov	r0, r6
 80061d0:	4639      	mov	r1, r7
 80061d2:	f7fa fb43 	bl	800085c <__aeabi_ddiv>
 80061d6:	f7fa fcc7 	bl	8000b68 <__aeabi_d2iz>
 80061da:	9002      	str	r0, [sp, #8]
 80061dc:	f7fa f9aa 	bl	8000534 <__aeabi_i2d>
 80061e0:	4642      	mov	r2, r8
 80061e2:	464b      	mov	r3, r9
 80061e4:	f7fa fa10 	bl	8000608 <__aeabi_dmul>
 80061e8:	4602      	mov	r2, r0
 80061ea:	460b      	mov	r3, r1
 80061ec:	4630      	mov	r0, r6
 80061ee:	4639      	mov	r1, r7
 80061f0:	f7fa f852 	bl	8000298 <__aeabi_dsub>
 80061f4:	9e02      	ldr	r6, [sp, #8]
 80061f6:	9f01      	ldr	r7, [sp, #4]
 80061f8:	3630      	adds	r6, #48	; 0x30
 80061fa:	f805 6b01 	strb.w	r6, [r5], #1
 80061fe:	9e00      	ldr	r6, [sp, #0]
 8006200:	1bae      	subs	r6, r5, r6
 8006202:	42b7      	cmp	r7, r6
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	d137      	bne.n	800627a <_dtoa_r+0x722>
 800620a:	f7fa f847 	bl	800029c <__adddf3>
 800620e:	4642      	mov	r2, r8
 8006210:	464b      	mov	r3, r9
 8006212:	4606      	mov	r6, r0
 8006214:	460f      	mov	r7, r1
 8006216:	f7fa fc87 	bl	8000b28 <__aeabi_dcmpgt>
 800621a:	b9c8      	cbnz	r0, 8006250 <_dtoa_r+0x6f8>
 800621c:	4642      	mov	r2, r8
 800621e:	464b      	mov	r3, r9
 8006220:	4630      	mov	r0, r6
 8006222:	4639      	mov	r1, r7
 8006224:	f7fa fc58 	bl	8000ad8 <__aeabi_dcmpeq>
 8006228:	b110      	cbz	r0, 8006230 <_dtoa_r+0x6d8>
 800622a:	9b02      	ldr	r3, [sp, #8]
 800622c:	07d9      	lsls	r1, r3, #31
 800622e:	d40f      	bmi.n	8006250 <_dtoa_r+0x6f8>
 8006230:	4620      	mov	r0, r4
 8006232:	4659      	mov	r1, fp
 8006234:	f000 ff50 	bl	80070d8 <_Bfree>
 8006238:	2300      	movs	r3, #0
 800623a:	702b      	strb	r3, [r5, #0]
 800623c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800623e:	f10a 0001 	add.w	r0, sl, #1
 8006242:	6018      	str	r0, [r3, #0]
 8006244:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006246:	2b00      	cmp	r3, #0
 8006248:	f43f acd8 	beq.w	8005bfc <_dtoa_r+0xa4>
 800624c:	601d      	str	r5, [r3, #0]
 800624e:	e4d5      	b.n	8005bfc <_dtoa_r+0xa4>
 8006250:	f8cd a01c 	str.w	sl, [sp, #28]
 8006254:	462b      	mov	r3, r5
 8006256:	461d      	mov	r5, r3
 8006258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800625c:	2a39      	cmp	r2, #57	; 0x39
 800625e:	d108      	bne.n	8006272 <_dtoa_r+0x71a>
 8006260:	9a00      	ldr	r2, [sp, #0]
 8006262:	429a      	cmp	r2, r3
 8006264:	d1f7      	bne.n	8006256 <_dtoa_r+0x6fe>
 8006266:	9a07      	ldr	r2, [sp, #28]
 8006268:	9900      	ldr	r1, [sp, #0]
 800626a:	3201      	adds	r2, #1
 800626c:	9207      	str	r2, [sp, #28]
 800626e:	2230      	movs	r2, #48	; 0x30
 8006270:	700a      	strb	r2, [r1, #0]
 8006272:	781a      	ldrb	r2, [r3, #0]
 8006274:	3201      	adds	r2, #1
 8006276:	701a      	strb	r2, [r3, #0]
 8006278:	e78c      	b.n	8006194 <_dtoa_r+0x63c>
 800627a:	4b7f      	ldr	r3, [pc, #508]	; (8006478 <_dtoa_r+0x920>)
 800627c:	2200      	movs	r2, #0
 800627e:	f7fa f9c3 	bl	8000608 <__aeabi_dmul>
 8006282:	2200      	movs	r2, #0
 8006284:	2300      	movs	r3, #0
 8006286:	4606      	mov	r6, r0
 8006288:	460f      	mov	r7, r1
 800628a:	f7fa fc25 	bl	8000ad8 <__aeabi_dcmpeq>
 800628e:	2800      	cmp	r0, #0
 8006290:	d09b      	beq.n	80061ca <_dtoa_r+0x672>
 8006292:	e7cd      	b.n	8006230 <_dtoa_r+0x6d8>
 8006294:	9a08      	ldr	r2, [sp, #32]
 8006296:	2a00      	cmp	r2, #0
 8006298:	f000 80c4 	beq.w	8006424 <_dtoa_r+0x8cc>
 800629c:	9a05      	ldr	r2, [sp, #20]
 800629e:	2a01      	cmp	r2, #1
 80062a0:	f300 80a8 	bgt.w	80063f4 <_dtoa_r+0x89c>
 80062a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80062a6:	2a00      	cmp	r2, #0
 80062a8:	f000 80a0 	beq.w	80063ec <_dtoa_r+0x894>
 80062ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80062b0:	9e06      	ldr	r6, [sp, #24]
 80062b2:	4645      	mov	r5, r8
 80062b4:	9a04      	ldr	r2, [sp, #16]
 80062b6:	2101      	movs	r1, #1
 80062b8:	441a      	add	r2, r3
 80062ba:	4620      	mov	r0, r4
 80062bc:	4498      	add	r8, r3
 80062be:	9204      	str	r2, [sp, #16]
 80062c0:	f001 f810 	bl	80072e4 <__i2b>
 80062c4:	4607      	mov	r7, r0
 80062c6:	2d00      	cmp	r5, #0
 80062c8:	dd0b      	ble.n	80062e2 <_dtoa_r+0x78a>
 80062ca:	9b04      	ldr	r3, [sp, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	dd08      	ble.n	80062e2 <_dtoa_r+0x78a>
 80062d0:	42ab      	cmp	r3, r5
 80062d2:	9a04      	ldr	r2, [sp, #16]
 80062d4:	bfa8      	it	ge
 80062d6:	462b      	movge	r3, r5
 80062d8:	eba8 0803 	sub.w	r8, r8, r3
 80062dc:	1aed      	subs	r5, r5, r3
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	9304      	str	r3, [sp, #16]
 80062e2:	9b06      	ldr	r3, [sp, #24]
 80062e4:	b1fb      	cbz	r3, 8006326 <_dtoa_r+0x7ce>
 80062e6:	9b08      	ldr	r3, [sp, #32]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 809f 	beq.w	800642c <_dtoa_r+0x8d4>
 80062ee:	2e00      	cmp	r6, #0
 80062f0:	dd11      	ble.n	8006316 <_dtoa_r+0x7be>
 80062f2:	4639      	mov	r1, r7
 80062f4:	4632      	mov	r2, r6
 80062f6:	4620      	mov	r0, r4
 80062f8:	f001 f8b0 	bl	800745c <__pow5mult>
 80062fc:	465a      	mov	r2, fp
 80062fe:	4601      	mov	r1, r0
 8006300:	4607      	mov	r7, r0
 8006302:	4620      	mov	r0, r4
 8006304:	f001 f804 	bl	8007310 <__multiply>
 8006308:	4659      	mov	r1, fp
 800630a:	9007      	str	r0, [sp, #28]
 800630c:	4620      	mov	r0, r4
 800630e:	f000 fee3 	bl	80070d8 <_Bfree>
 8006312:	9b07      	ldr	r3, [sp, #28]
 8006314:	469b      	mov	fp, r3
 8006316:	9b06      	ldr	r3, [sp, #24]
 8006318:	1b9a      	subs	r2, r3, r6
 800631a:	d004      	beq.n	8006326 <_dtoa_r+0x7ce>
 800631c:	4659      	mov	r1, fp
 800631e:	4620      	mov	r0, r4
 8006320:	f001 f89c 	bl	800745c <__pow5mult>
 8006324:	4683      	mov	fp, r0
 8006326:	2101      	movs	r1, #1
 8006328:	4620      	mov	r0, r4
 800632a:	f000 ffdb 	bl	80072e4 <__i2b>
 800632e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006330:	2b00      	cmp	r3, #0
 8006332:	4606      	mov	r6, r0
 8006334:	dd7c      	ble.n	8006430 <_dtoa_r+0x8d8>
 8006336:	461a      	mov	r2, r3
 8006338:	4601      	mov	r1, r0
 800633a:	4620      	mov	r0, r4
 800633c:	f001 f88e 	bl	800745c <__pow5mult>
 8006340:	9b05      	ldr	r3, [sp, #20]
 8006342:	2b01      	cmp	r3, #1
 8006344:	4606      	mov	r6, r0
 8006346:	dd76      	ble.n	8006436 <_dtoa_r+0x8de>
 8006348:	2300      	movs	r3, #0
 800634a:	9306      	str	r3, [sp, #24]
 800634c:	6933      	ldr	r3, [r6, #16]
 800634e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006352:	6918      	ldr	r0, [r3, #16]
 8006354:	f000 ff76 	bl	8007244 <__hi0bits>
 8006358:	f1c0 0020 	rsb	r0, r0, #32
 800635c:	9b04      	ldr	r3, [sp, #16]
 800635e:	4418      	add	r0, r3
 8006360:	f010 001f 	ands.w	r0, r0, #31
 8006364:	f000 8086 	beq.w	8006474 <_dtoa_r+0x91c>
 8006368:	f1c0 0320 	rsb	r3, r0, #32
 800636c:	2b04      	cmp	r3, #4
 800636e:	dd7f      	ble.n	8006470 <_dtoa_r+0x918>
 8006370:	f1c0 001c 	rsb	r0, r0, #28
 8006374:	9b04      	ldr	r3, [sp, #16]
 8006376:	4403      	add	r3, r0
 8006378:	4480      	add	r8, r0
 800637a:	4405      	add	r5, r0
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	f1b8 0f00 	cmp.w	r8, #0
 8006382:	dd05      	ble.n	8006390 <_dtoa_r+0x838>
 8006384:	4659      	mov	r1, fp
 8006386:	4642      	mov	r2, r8
 8006388:	4620      	mov	r0, r4
 800638a:	f001 f8c1 	bl	8007510 <__lshift>
 800638e:	4683      	mov	fp, r0
 8006390:	9b04      	ldr	r3, [sp, #16]
 8006392:	2b00      	cmp	r3, #0
 8006394:	dd05      	ble.n	80063a2 <_dtoa_r+0x84a>
 8006396:	4631      	mov	r1, r6
 8006398:	461a      	mov	r2, r3
 800639a:	4620      	mov	r0, r4
 800639c:	f001 f8b8 	bl	8007510 <__lshift>
 80063a0:	4606      	mov	r6, r0
 80063a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d069      	beq.n	800647c <_dtoa_r+0x924>
 80063a8:	4631      	mov	r1, r6
 80063aa:	4658      	mov	r0, fp
 80063ac:	f001 f91c 	bl	80075e8 <__mcmp>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	da63      	bge.n	800647c <_dtoa_r+0x924>
 80063b4:	2300      	movs	r3, #0
 80063b6:	4659      	mov	r1, fp
 80063b8:	220a      	movs	r2, #10
 80063ba:	4620      	mov	r0, r4
 80063bc:	f000 feae 	bl	800711c <__multadd>
 80063c0:	9b08      	ldr	r3, [sp, #32]
 80063c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063c6:	4683      	mov	fp, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	f000 818f 	beq.w	80066ec <_dtoa_r+0xb94>
 80063ce:	4639      	mov	r1, r7
 80063d0:	2300      	movs	r3, #0
 80063d2:	220a      	movs	r2, #10
 80063d4:	4620      	mov	r0, r4
 80063d6:	f000 fea1 	bl	800711c <__multadd>
 80063da:	f1b9 0f00 	cmp.w	r9, #0
 80063de:	4607      	mov	r7, r0
 80063e0:	f300 808e 	bgt.w	8006500 <_dtoa_r+0x9a8>
 80063e4:	9b05      	ldr	r3, [sp, #20]
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	dc50      	bgt.n	800648c <_dtoa_r+0x934>
 80063ea:	e089      	b.n	8006500 <_dtoa_r+0x9a8>
 80063ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80063f2:	e75d      	b.n	80062b0 <_dtoa_r+0x758>
 80063f4:	9b01      	ldr	r3, [sp, #4]
 80063f6:	1e5e      	subs	r6, r3, #1
 80063f8:	9b06      	ldr	r3, [sp, #24]
 80063fa:	42b3      	cmp	r3, r6
 80063fc:	bfbf      	itttt	lt
 80063fe:	9b06      	ldrlt	r3, [sp, #24]
 8006400:	9606      	strlt	r6, [sp, #24]
 8006402:	1af2      	sublt	r2, r6, r3
 8006404:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006406:	bfb6      	itet	lt
 8006408:	189b      	addlt	r3, r3, r2
 800640a:	1b9e      	subge	r6, r3, r6
 800640c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800640e:	9b01      	ldr	r3, [sp, #4]
 8006410:	bfb8      	it	lt
 8006412:	2600      	movlt	r6, #0
 8006414:	2b00      	cmp	r3, #0
 8006416:	bfb5      	itete	lt
 8006418:	eba8 0503 	sublt.w	r5, r8, r3
 800641c:	9b01      	ldrge	r3, [sp, #4]
 800641e:	2300      	movlt	r3, #0
 8006420:	4645      	movge	r5, r8
 8006422:	e747      	b.n	80062b4 <_dtoa_r+0x75c>
 8006424:	9e06      	ldr	r6, [sp, #24]
 8006426:	9f08      	ldr	r7, [sp, #32]
 8006428:	4645      	mov	r5, r8
 800642a:	e74c      	b.n	80062c6 <_dtoa_r+0x76e>
 800642c:	9a06      	ldr	r2, [sp, #24]
 800642e:	e775      	b.n	800631c <_dtoa_r+0x7c4>
 8006430:	9b05      	ldr	r3, [sp, #20]
 8006432:	2b01      	cmp	r3, #1
 8006434:	dc18      	bgt.n	8006468 <_dtoa_r+0x910>
 8006436:	9b02      	ldr	r3, [sp, #8]
 8006438:	b9b3      	cbnz	r3, 8006468 <_dtoa_r+0x910>
 800643a:	9b03      	ldr	r3, [sp, #12]
 800643c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006440:	b9a3      	cbnz	r3, 800646c <_dtoa_r+0x914>
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006448:	0d1b      	lsrs	r3, r3, #20
 800644a:	051b      	lsls	r3, r3, #20
 800644c:	b12b      	cbz	r3, 800645a <_dtoa_r+0x902>
 800644e:	9b04      	ldr	r3, [sp, #16]
 8006450:	3301      	adds	r3, #1
 8006452:	9304      	str	r3, [sp, #16]
 8006454:	f108 0801 	add.w	r8, r8, #1
 8006458:	2301      	movs	r3, #1
 800645a:	9306      	str	r3, [sp, #24]
 800645c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800645e:	2b00      	cmp	r3, #0
 8006460:	f47f af74 	bne.w	800634c <_dtoa_r+0x7f4>
 8006464:	2001      	movs	r0, #1
 8006466:	e779      	b.n	800635c <_dtoa_r+0x804>
 8006468:	2300      	movs	r3, #0
 800646a:	e7f6      	b.n	800645a <_dtoa_r+0x902>
 800646c:	9b02      	ldr	r3, [sp, #8]
 800646e:	e7f4      	b.n	800645a <_dtoa_r+0x902>
 8006470:	d085      	beq.n	800637e <_dtoa_r+0x826>
 8006472:	4618      	mov	r0, r3
 8006474:	301c      	adds	r0, #28
 8006476:	e77d      	b.n	8006374 <_dtoa_r+0x81c>
 8006478:	40240000 	.word	0x40240000
 800647c:	9b01      	ldr	r3, [sp, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	dc38      	bgt.n	80064f4 <_dtoa_r+0x99c>
 8006482:	9b05      	ldr	r3, [sp, #20]
 8006484:	2b02      	cmp	r3, #2
 8006486:	dd35      	ble.n	80064f4 <_dtoa_r+0x99c>
 8006488:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800648c:	f1b9 0f00 	cmp.w	r9, #0
 8006490:	d10d      	bne.n	80064ae <_dtoa_r+0x956>
 8006492:	4631      	mov	r1, r6
 8006494:	464b      	mov	r3, r9
 8006496:	2205      	movs	r2, #5
 8006498:	4620      	mov	r0, r4
 800649a:	f000 fe3f 	bl	800711c <__multadd>
 800649e:	4601      	mov	r1, r0
 80064a0:	4606      	mov	r6, r0
 80064a2:	4658      	mov	r0, fp
 80064a4:	f001 f8a0 	bl	80075e8 <__mcmp>
 80064a8:	2800      	cmp	r0, #0
 80064aa:	f73f adbd 	bgt.w	8006028 <_dtoa_r+0x4d0>
 80064ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064b0:	9d00      	ldr	r5, [sp, #0]
 80064b2:	ea6f 0a03 	mvn.w	sl, r3
 80064b6:	f04f 0800 	mov.w	r8, #0
 80064ba:	4631      	mov	r1, r6
 80064bc:	4620      	mov	r0, r4
 80064be:	f000 fe0b 	bl	80070d8 <_Bfree>
 80064c2:	2f00      	cmp	r7, #0
 80064c4:	f43f aeb4 	beq.w	8006230 <_dtoa_r+0x6d8>
 80064c8:	f1b8 0f00 	cmp.w	r8, #0
 80064cc:	d005      	beq.n	80064da <_dtoa_r+0x982>
 80064ce:	45b8      	cmp	r8, r7
 80064d0:	d003      	beq.n	80064da <_dtoa_r+0x982>
 80064d2:	4641      	mov	r1, r8
 80064d4:	4620      	mov	r0, r4
 80064d6:	f000 fdff 	bl	80070d8 <_Bfree>
 80064da:	4639      	mov	r1, r7
 80064dc:	4620      	mov	r0, r4
 80064de:	f000 fdfb 	bl	80070d8 <_Bfree>
 80064e2:	e6a5      	b.n	8006230 <_dtoa_r+0x6d8>
 80064e4:	2600      	movs	r6, #0
 80064e6:	4637      	mov	r7, r6
 80064e8:	e7e1      	b.n	80064ae <_dtoa_r+0x956>
 80064ea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80064ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80064f0:	4637      	mov	r7, r6
 80064f2:	e599      	b.n	8006028 <_dtoa_r+0x4d0>
 80064f4:	9b08      	ldr	r3, [sp, #32]
 80064f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 80fd 	beq.w	80066fa <_dtoa_r+0xba2>
 8006500:	2d00      	cmp	r5, #0
 8006502:	dd05      	ble.n	8006510 <_dtoa_r+0x9b8>
 8006504:	4639      	mov	r1, r7
 8006506:	462a      	mov	r2, r5
 8006508:	4620      	mov	r0, r4
 800650a:	f001 f801 	bl	8007510 <__lshift>
 800650e:	4607      	mov	r7, r0
 8006510:	9b06      	ldr	r3, [sp, #24]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d05c      	beq.n	80065d0 <_dtoa_r+0xa78>
 8006516:	6879      	ldr	r1, [r7, #4]
 8006518:	4620      	mov	r0, r4
 800651a:	f000 fd9d 	bl	8007058 <_Balloc>
 800651e:	4605      	mov	r5, r0
 8006520:	b928      	cbnz	r0, 800652e <_dtoa_r+0x9d6>
 8006522:	4b80      	ldr	r3, [pc, #512]	; (8006724 <_dtoa_r+0xbcc>)
 8006524:	4602      	mov	r2, r0
 8006526:	f240 21ea 	movw	r1, #746	; 0x2ea
 800652a:	f7ff bb2e 	b.w	8005b8a <_dtoa_r+0x32>
 800652e:	693a      	ldr	r2, [r7, #16]
 8006530:	3202      	adds	r2, #2
 8006532:	0092      	lsls	r2, r2, #2
 8006534:	f107 010c 	add.w	r1, r7, #12
 8006538:	300c      	adds	r0, #12
 800653a:	f000 fd7f 	bl	800703c <memcpy>
 800653e:	2201      	movs	r2, #1
 8006540:	4629      	mov	r1, r5
 8006542:	4620      	mov	r0, r4
 8006544:	f000 ffe4 	bl	8007510 <__lshift>
 8006548:	9b00      	ldr	r3, [sp, #0]
 800654a:	3301      	adds	r3, #1
 800654c:	9301      	str	r3, [sp, #4]
 800654e:	9b00      	ldr	r3, [sp, #0]
 8006550:	444b      	add	r3, r9
 8006552:	9307      	str	r3, [sp, #28]
 8006554:	9b02      	ldr	r3, [sp, #8]
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	46b8      	mov	r8, r7
 800655c:	9306      	str	r3, [sp, #24]
 800655e:	4607      	mov	r7, r0
 8006560:	9b01      	ldr	r3, [sp, #4]
 8006562:	4631      	mov	r1, r6
 8006564:	3b01      	subs	r3, #1
 8006566:	4658      	mov	r0, fp
 8006568:	9302      	str	r3, [sp, #8]
 800656a:	f7ff fa67 	bl	8005a3c <quorem>
 800656e:	4603      	mov	r3, r0
 8006570:	3330      	adds	r3, #48	; 0x30
 8006572:	9004      	str	r0, [sp, #16]
 8006574:	4641      	mov	r1, r8
 8006576:	4658      	mov	r0, fp
 8006578:	9308      	str	r3, [sp, #32]
 800657a:	f001 f835 	bl	80075e8 <__mcmp>
 800657e:	463a      	mov	r2, r7
 8006580:	4681      	mov	r9, r0
 8006582:	4631      	mov	r1, r6
 8006584:	4620      	mov	r0, r4
 8006586:	f001 f84b 	bl	8007620 <__mdiff>
 800658a:	68c2      	ldr	r2, [r0, #12]
 800658c:	9b08      	ldr	r3, [sp, #32]
 800658e:	4605      	mov	r5, r0
 8006590:	bb02      	cbnz	r2, 80065d4 <_dtoa_r+0xa7c>
 8006592:	4601      	mov	r1, r0
 8006594:	4658      	mov	r0, fp
 8006596:	f001 f827 	bl	80075e8 <__mcmp>
 800659a:	9b08      	ldr	r3, [sp, #32]
 800659c:	4602      	mov	r2, r0
 800659e:	4629      	mov	r1, r5
 80065a0:	4620      	mov	r0, r4
 80065a2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80065a6:	f000 fd97 	bl	80070d8 <_Bfree>
 80065aa:	9b05      	ldr	r3, [sp, #20]
 80065ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065ae:	9d01      	ldr	r5, [sp, #4]
 80065b0:	ea43 0102 	orr.w	r1, r3, r2
 80065b4:	9b06      	ldr	r3, [sp, #24]
 80065b6:	430b      	orrs	r3, r1
 80065b8:	9b08      	ldr	r3, [sp, #32]
 80065ba:	d10d      	bne.n	80065d8 <_dtoa_r+0xa80>
 80065bc:	2b39      	cmp	r3, #57	; 0x39
 80065be:	d029      	beq.n	8006614 <_dtoa_r+0xabc>
 80065c0:	f1b9 0f00 	cmp.w	r9, #0
 80065c4:	dd01      	ble.n	80065ca <_dtoa_r+0xa72>
 80065c6:	9b04      	ldr	r3, [sp, #16]
 80065c8:	3331      	adds	r3, #49	; 0x31
 80065ca:	9a02      	ldr	r2, [sp, #8]
 80065cc:	7013      	strb	r3, [r2, #0]
 80065ce:	e774      	b.n	80064ba <_dtoa_r+0x962>
 80065d0:	4638      	mov	r0, r7
 80065d2:	e7b9      	b.n	8006548 <_dtoa_r+0x9f0>
 80065d4:	2201      	movs	r2, #1
 80065d6:	e7e2      	b.n	800659e <_dtoa_r+0xa46>
 80065d8:	f1b9 0f00 	cmp.w	r9, #0
 80065dc:	db06      	blt.n	80065ec <_dtoa_r+0xa94>
 80065de:	9905      	ldr	r1, [sp, #20]
 80065e0:	ea41 0909 	orr.w	r9, r1, r9
 80065e4:	9906      	ldr	r1, [sp, #24]
 80065e6:	ea59 0101 	orrs.w	r1, r9, r1
 80065ea:	d120      	bne.n	800662e <_dtoa_r+0xad6>
 80065ec:	2a00      	cmp	r2, #0
 80065ee:	ddec      	ble.n	80065ca <_dtoa_r+0xa72>
 80065f0:	4659      	mov	r1, fp
 80065f2:	2201      	movs	r2, #1
 80065f4:	4620      	mov	r0, r4
 80065f6:	9301      	str	r3, [sp, #4]
 80065f8:	f000 ff8a 	bl	8007510 <__lshift>
 80065fc:	4631      	mov	r1, r6
 80065fe:	4683      	mov	fp, r0
 8006600:	f000 fff2 	bl	80075e8 <__mcmp>
 8006604:	2800      	cmp	r0, #0
 8006606:	9b01      	ldr	r3, [sp, #4]
 8006608:	dc02      	bgt.n	8006610 <_dtoa_r+0xab8>
 800660a:	d1de      	bne.n	80065ca <_dtoa_r+0xa72>
 800660c:	07da      	lsls	r2, r3, #31
 800660e:	d5dc      	bpl.n	80065ca <_dtoa_r+0xa72>
 8006610:	2b39      	cmp	r3, #57	; 0x39
 8006612:	d1d8      	bne.n	80065c6 <_dtoa_r+0xa6e>
 8006614:	9a02      	ldr	r2, [sp, #8]
 8006616:	2339      	movs	r3, #57	; 0x39
 8006618:	7013      	strb	r3, [r2, #0]
 800661a:	462b      	mov	r3, r5
 800661c:	461d      	mov	r5, r3
 800661e:	3b01      	subs	r3, #1
 8006620:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006624:	2a39      	cmp	r2, #57	; 0x39
 8006626:	d050      	beq.n	80066ca <_dtoa_r+0xb72>
 8006628:	3201      	adds	r2, #1
 800662a:	701a      	strb	r2, [r3, #0]
 800662c:	e745      	b.n	80064ba <_dtoa_r+0x962>
 800662e:	2a00      	cmp	r2, #0
 8006630:	dd03      	ble.n	800663a <_dtoa_r+0xae2>
 8006632:	2b39      	cmp	r3, #57	; 0x39
 8006634:	d0ee      	beq.n	8006614 <_dtoa_r+0xabc>
 8006636:	3301      	adds	r3, #1
 8006638:	e7c7      	b.n	80065ca <_dtoa_r+0xa72>
 800663a:	9a01      	ldr	r2, [sp, #4]
 800663c:	9907      	ldr	r1, [sp, #28]
 800663e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006642:	428a      	cmp	r2, r1
 8006644:	d02a      	beq.n	800669c <_dtoa_r+0xb44>
 8006646:	4659      	mov	r1, fp
 8006648:	2300      	movs	r3, #0
 800664a:	220a      	movs	r2, #10
 800664c:	4620      	mov	r0, r4
 800664e:	f000 fd65 	bl	800711c <__multadd>
 8006652:	45b8      	cmp	r8, r7
 8006654:	4683      	mov	fp, r0
 8006656:	f04f 0300 	mov.w	r3, #0
 800665a:	f04f 020a 	mov.w	r2, #10
 800665e:	4641      	mov	r1, r8
 8006660:	4620      	mov	r0, r4
 8006662:	d107      	bne.n	8006674 <_dtoa_r+0xb1c>
 8006664:	f000 fd5a 	bl	800711c <__multadd>
 8006668:	4680      	mov	r8, r0
 800666a:	4607      	mov	r7, r0
 800666c:	9b01      	ldr	r3, [sp, #4]
 800666e:	3301      	adds	r3, #1
 8006670:	9301      	str	r3, [sp, #4]
 8006672:	e775      	b.n	8006560 <_dtoa_r+0xa08>
 8006674:	f000 fd52 	bl	800711c <__multadd>
 8006678:	4639      	mov	r1, r7
 800667a:	4680      	mov	r8, r0
 800667c:	2300      	movs	r3, #0
 800667e:	220a      	movs	r2, #10
 8006680:	4620      	mov	r0, r4
 8006682:	f000 fd4b 	bl	800711c <__multadd>
 8006686:	4607      	mov	r7, r0
 8006688:	e7f0      	b.n	800666c <_dtoa_r+0xb14>
 800668a:	f1b9 0f00 	cmp.w	r9, #0
 800668e:	9a00      	ldr	r2, [sp, #0]
 8006690:	bfcc      	ite	gt
 8006692:	464d      	movgt	r5, r9
 8006694:	2501      	movle	r5, #1
 8006696:	4415      	add	r5, r2
 8006698:	f04f 0800 	mov.w	r8, #0
 800669c:	4659      	mov	r1, fp
 800669e:	2201      	movs	r2, #1
 80066a0:	4620      	mov	r0, r4
 80066a2:	9301      	str	r3, [sp, #4]
 80066a4:	f000 ff34 	bl	8007510 <__lshift>
 80066a8:	4631      	mov	r1, r6
 80066aa:	4683      	mov	fp, r0
 80066ac:	f000 ff9c 	bl	80075e8 <__mcmp>
 80066b0:	2800      	cmp	r0, #0
 80066b2:	dcb2      	bgt.n	800661a <_dtoa_r+0xac2>
 80066b4:	d102      	bne.n	80066bc <_dtoa_r+0xb64>
 80066b6:	9b01      	ldr	r3, [sp, #4]
 80066b8:	07db      	lsls	r3, r3, #31
 80066ba:	d4ae      	bmi.n	800661a <_dtoa_r+0xac2>
 80066bc:	462b      	mov	r3, r5
 80066be:	461d      	mov	r5, r3
 80066c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066c4:	2a30      	cmp	r2, #48	; 0x30
 80066c6:	d0fa      	beq.n	80066be <_dtoa_r+0xb66>
 80066c8:	e6f7      	b.n	80064ba <_dtoa_r+0x962>
 80066ca:	9a00      	ldr	r2, [sp, #0]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d1a5      	bne.n	800661c <_dtoa_r+0xac4>
 80066d0:	f10a 0a01 	add.w	sl, sl, #1
 80066d4:	2331      	movs	r3, #49	; 0x31
 80066d6:	e779      	b.n	80065cc <_dtoa_r+0xa74>
 80066d8:	4b13      	ldr	r3, [pc, #76]	; (8006728 <_dtoa_r+0xbd0>)
 80066da:	f7ff baaf 	b.w	8005c3c <_dtoa_r+0xe4>
 80066de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f47f aa86 	bne.w	8005bf2 <_dtoa_r+0x9a>
 80066e6:	4b11      	ldr	r3, [pc, #68]	; (800672c <_dtoa_r+0xbd4>)
 80066e8:	f7ff baa8 	b.w	8005c3c <_dtoa_r+0xe4>
 80066ec:	f1b9 0f00 	cmp.w	r9, #0
 80066f0:	dc03      	bgt.n	80066fa <_dtoa_r+0xba2>
 80066f2:	9b05      	ldr	r3, [sp, #20]
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	f73f aec9 	bgt.w	800648c <_dtoa_r+0x934>
 80066fa:	9d00      	ldr	r5, [sp, #0]
 80066fc:	4631      	mov	r1, r6
 80066fe:	4658      	mov	r0, fp
 8006700:	f7ff f99c 	bl	8005a3c <quorem>
 8006704:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006708:	f805 3b01 	strb.w	r3, [r5], #1
 800670c:	9a00      	ldr	r2, [sp, #0]
 800670e:	1aaa      	subs	r2, r5, r2
 8006710:	4591      	cmp	r9, r2
 8006712:	ddba      	ble.n	800668a <_dtoa_r+0xb32>
 8006714:	4659      	mov	r1, fp
 8006716:	2300      	movs	r3, #0
 8006718:	220a      	movs	r2, #10
 800671a:	4620      	mov	r0, r4
 800671c:	f000 fcfe 	bl	800711c <__multadd>
 8006720:	4683      	mov	fp, r0
 8006722:	e7eb      	b.n	80066fc <_dtoa_r+0xba4>
 8006724:	08008a3c 	.word	0x08008a3c
 8006728:	08008838 	.word	0x08008838
 800672c:	080089b9 	.word	0x080089b9

08006730 <std>:
 8006730:	2300      	movs	r3, #0
 8006732:	b510      	push	{r4, lr}
 8006734:	4604      	mov	r4, r0
 8006736:	e9c0 3300 	strd	r3, r3, [r0]
 800673a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800673e:	6083      	str	r3, [r0, #8]
 8006740:	8181      	strh	r1, [r0, #12]
 8006742:	6643      	str	r3, [r0, #100]	; 0x64
 8006744:	81c2      	strh	r2, [r0, #14]
 8006746:	6183      	str	r3, [r0, #24]
 8006748:	4619      	mov	r1, r3
 800674a:	2208      	movs	r2, #8
 800674c:	305c      	adds	r0, #92	; 0x5c
 800674e:	f7fd fc03 	bl	8003f58 <memset>
 8006752:	4b05      	ldr	r3, [pc, #20]	; (8006768 <std+0x38>)
 8006754:	6263      	str	r3, [r4, #36]	; 0x24
 8006756:	4b05      	ldr	r3, [pc, #20]	; (800676c <std+0x3c>)
 8006758:	62a3      	str	r3, [r4, #40]	; 0x28
 800675a:	4b05      	ldr	r3, [pc, #20]	; (8006770 <std+0x40>)
 800675c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800675e:	4b05      	ldr	r3, [pc, #20]	; (8006774 <std+0x44>)
 8006760:	6224      	str	r4, [r4, #32]
 8006762:	6323      	str	r3, [r4, #48]	; 0x30
 8006764:	bd10      	pop	{r4, pc}
 8006766:	bf00      	nop
 8006768:	080080e1 	.word	0x080080e1
 800676c:	08008103 	.word	0x08008103
 8006770:	0800813b 	.word	0x0800813b
 8006774:	0800815f 	.word	0x0800815f

08006778 <_cleanup_r>:
 8006778:	4901      	ldr	r1, [pc, #4]	; (8006780 <_cleanup_r+0x8>)
 800677a:	f000 b8af 	b.w	80068dc <_fwalk_reent>
 800677e:	bf00      	nop
 8006780:	080084b5 	.word	0x080084b5

08006784 <__sfmoreglue>:
 8006784:	b570      	push	{r4, r5, r6, lr}
 8006786:	1e4a      	subs	r2, r1, #1
 8006788:	2568      	movs	r5, #104	; 0x68
 800678a:	4355      	muls	r5, r2
 800678c:	460e      	mov	r6, r1
 800678e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006792:	f001 f97b 	bl	8007a8c <_malloc_r>
 8006796:	4604      	mov	r4, r0
 8006798:	b140      	cbz	r0, 80067ac <__sfmoreglue+0x28>
 800679a:	2100      	movs	r1, #0
 800679c:	e9c0 1600 	strd	r1, r6, [r0]
 80067a0:	300c      	adds	r0, #12
 80067a2:	60a0      	str	r0, [r4, #8]
 80067a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80067a8:	f7fd fbd6 	bl	8003f58 <memset>
 80067ac:	4620      	mov	r0, r4
 80067ae:	bd70      	pop	{r4, r5, r6, pc}

080067b0 <__sfp_lock_acquire>:
 80067b0:	4801      	ldr	r0, [pc, #4]	; (80067b8 <__sfp_lock_acquire+0x8>)
 80067b2:	f000 bc26 	b.w	8007002 <__retarget_lock_acquire_recursive>
 80067b6:	bf00      	nop
 80067b8:	200002a0 	.word	0x200002a0

080067bc <__sfp_lock_release>:
 80067bc:	4801      	ldr	r0, [pc, #4]	; (80067c4 <__sfp_lock_release+0x8>)
 80067be:	f000 bc21 	b.w	8007004 <__retarget_lock_release_recursive>
 80067c2:	bf00      	nop
 80067c4:	200002a0 	.word	0x200002a0

080067c8 <__sinit_lock_acquire>:
 80067c8:	4801      	ldr	r0, [pc, #4]	; (80067d0 <__sinit_lock_acquire+0x8>)
 80067ca:	f000 bc1a 	b.w	8007002 <__retarget_lock_acquire_recursive>
 80067ce:	bf00      	nop
 80067d0:	2000029b 	.word	0x2000029b

080067d4 <__sinit_lock_release>:
 80067d4:	4801      	ldr	r0, [pc, #4]	; (80067dc <__sinit_lock_release+0x8>)
 80067d6:	f000 bc15 	b.w	8007004 <__retarget_lock_release_recursive>
 80067da:	bf00      	nop
 80067dc:	2000029b 	.word	0x2000029b

080067e0 <__sinit>:
 80067e0:	b510      	push	{r4, lr}
 80067e2:	4604      	mov	r4, r0
 80067e4:	f7ff fff0 	bl	80067c8 <__sinit_lock_acquire>
 80067e8:	69a3      	ldr	r3, [r4, #24]
 80067ea:	b11b      	cbz	r3, 80067f4 <__sinit+0x14>
 80067ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f0:	f7ff bff0 	b.w	80067d4 <__sinit_lock_release>
 80067f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80067f8:	6523      	str	r3, [r4, #80]	; 0x50
 80067fa:	4b13      	ldr	r3, [pc, #76]	; (8006848 <__sinit+0x68>)
 80067fc:	4a13      	ldr	r2, [pc, #76]	; (800684c <__sinit+0x6c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	62a2      	str	r2, [r4, #40]	; 0x28
 8006802:	42a3      	cmp	r3, r4
 8006804:	bf04      	itt	eq
 8006806:	2301      	moveq	r3, #1
 8006808:	61a3      	streq	r3, [r4, #24]
 800680a:	4620      	mov	r0, r4
 800680c:	f000 f820 	bl	8006850 <__sfp>
 8006810:	6060      	str	r0, [r4, #4]
 8006812:	4620      	mov	r0, r4
 8006814:	f000 f81c 	bl	8006850 <__sfp>
 8006818:	60a0      	str	r0, [r4, #8]
 800681a:	4620      	mov	r0, r4
 800681c:	f000 f818 	bl	8006850 <__sfp>
 8006820:	2200      	movs	r2, #0
 8006822:	60e0      	str	r0, [r4, #12]
 8006824:	2104      	movs	r1, #4
 8006826:	6860      	ldr	r0, [r4, #4]
 8006828:	f7ff ff82 	bl	8006730 <std>
 800682c:	68a0      	ldr	r0, [r4, #8]
 800682e:	2201      	movs	r2, #1
 8006830:	2109      	movs	r1, #9
 8006832:	f7ff ff7d 	bl	8006730 <std>
 8006836:	68e0      	ldr	r0, [r4, #12]
 8006838:	2202      	movs	r2, #2
 800683a:	2112      	movs	r1, #18
 800683c:	f7ff ff78 	bl	8006730 <std>
 8006840:	2301      	movs	r3, #1
 8006842:	61a3      	str	r3, [r4, #24]
 8006844:	e7d2      	b.n	80067ec <__sinit+0xc>
 8006846:	bf00      	nop
 8006848:	08008824 	.word	0x08008824
 800684c:	08006779 	.word	0x08006779

08006850 <__sfp>:
 8006850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006852:	4607      	mov	r7, r0
 8006854:	f7ff ffac 	bl	80067b0 <__sfp_lock_acquire>
 8006858:	4b1e      	ldr	r3, [pc, #120]	; (80068d4 <__sfp+0x84>)
 800685a:	681e      	ldr	r6, [r3, #0]
 800685c:	69b3      	ldr	r3, [r6, #24]
 800685e:	b913      	cbnz	r3, 8006866 <__sfp+0x16>
 8006860:	4630      	mov	r0, r6
 8006862:	f7ff ffbd 	bl	80067e0 <__sinit>
 8006866:	3648      	adds	r6, #72	; 0x48
 8006868:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800686c:	3b01      	subs	r3, #1
 800686e:	d503      	bpl.n	8006878 <__sfp+0x28>
 8006870:	6833      	ldr	r3, [r6, #0]
 8006872:	b30b      	cbz	r3, 80068b8 <__sfp+0x68>
 8006874:	6836      	ldr	r6, [r6, #0]
 8006876:	e7f7      	b.n	8006868 <__sfp+0x18>
 8006878:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800687c:	b9d5      	cbnz	r5, 80068b4 <__sfp+0x64>
 800687e:	4b16      	ldr	r3, [pc, #88]	; (80068d8 <__sfp+0x88>)
 8006880:	60e3      	str	r3, [r4, #12]
 8006882:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006886:	6665      	str	r5, [r4, #100]	; 0x64
 8006888:	f000 fbba 	bl	8007000 <__retarget_lock_init_recursive>
 800688c:	f7ff ff96 	bl	80067bc <__sfp_lock_release>
 8006890:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006894:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006898:	6025      	str	r5, [r4, #0]
 800689a:	61a5      	str	r5, [r4, #24]
 800689c:	2208      	movs	r2, #8
 800689e:	4629      	mov	r1, r5
 80068a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80068a4:	f7fd fb58 	bl	8003f58 <memset>
 80068a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80068ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80068b0:	4620      	mov	r0, r4
 80068b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068b4:	3468      	adds	r4, #104	; 0x68
 80068b6:	e7d9      	b.n	800686c <__sfp+0x1c>
 80068b8:	2104      	movs	r1, #4
 80068ba:	4638      	mov	r0, r7
 80068bc:	f7ff ff62 	bl	8006784 <__sfmoreglue>
 80068c0:	4604      	mov	r4, r0
 80068c2:	6030      	str	r0, [r6, #0]
 80068c4:	2800      	cmp	r0, #0
 80068c6:	d1d5      	bne.n	8006874 <__sfp+0x24>
 80068c8:	f7ff ff78 	bl	80067bc <__sfp_lock_release>
 80068cc:	230c      	movs	r3, #12
 80068ce:	603b      	str	r3, [r7, #0]
 80068d0:	e7ee      	b.n	80068b0 <__sfp+0x60>
 80068d2:	bf00      	nop
 80068d4:	08008824 	.word	0x08008824
 80068d8:	ffff0001 	.word	0xffff0001

080068dc <_fwalk_reent>:
 80068dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068e0:	4606      	mov	r6, r0
 80068e2:	4688      	mov	r8, r1
 80068e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80068e8:	2700      	movs	r7, #0
 80068ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068ee:	f1b9 0901 	subs.w	r9, r9, #1
 80068f2:	d505      	bpl.n	8006900 <_fwalk_reent+0x24>
 80068f4:	6824      	ldr	r4, [r4, #0]
 80068f6:	2c00      	cmp	r4, #0
 80068f8:	d1f7      	bne.n	80068ea <_fwalk_reent+0xe>
 80068fa:	4638      	mov	r0, r7
 80068fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006900:	89ab      	ldrh	r3, [r5, #12]
 8006902:	2b01      	cmp	r3, #1
 8006904:	d907      	bls.n	8006916 <_fwalk_reent+0x3a>
 8006906:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800690a:	3301      	adds	r3, #1
 800690c:	d003      	beq.n	8006916 <_fwalk_reent+0x3a>
 800690e:	4629      	mov	r1, r5
 8006910:	4630      	mov	r0, r6
 8006912:	47c0      	blx	r8
 8006914:	4307      	orrs	r7, r0
 8006916:	3568      	adds	r5, #104	; 0x68
 8006918:	e7e9      	b.n	80068ee <_fwalk_reent+0x12>

0800691a <rshift>:
 800691a:	6903      	ldr	r3, [r0, #16]
 800691c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006924:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006928:	f100 0414 	add.w	r4, r0, #20
 800692c:	dd45      	ble.n	80069ba <rshift+0xa0>
 800692e:	f011 011f 	ands.w	r1, r1, #31
 8006932:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006936:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800693a:	d10c      	bne.n	8006956 <rshift+0x3c>
 800693c:	f100 0710 	add.w	r7, r0, #16
 8006940:	4629      	mov	r1, r5
 8006942:	42b1      	cmp	r1, r6
 8006944:	d334      	bcc.n	80069b0 <rshift+0x96>
 8006946:	1a9b      	subs	r3, r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	1eea      	subs	r2, r5, #3
 800694c:	4296      	cmp	r6, r2
 800694e:	bf38      	it	cc
 8006950:	2300      	movcc	r3, #0
 8006952:	4423      	add	r3, r4
 8006954:	e015      	b.n	8006982 <rshift+0x68>
 8006956:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800695a:	f1c1 0820 	rsb	r8, r1, #32
 800695e:	40cf      	lsrs	r7, r1
 8006960:	f105 0e04 	add.w	lr, r5, #4
 8006964:	46a1      	mov	r9, r4
 8006966:	4576      	cmp	r6, lr
 8006968:	46f4      	mov	ip, lr
 800696a:	d815      	bhi.n	8006998 <rshift+0x7e>
 800696c:	1a9b      	subs	r3, r3, r2
 800696e:	009a      	lsls	r2, r3, #2
 8006970:	3a04      	subs	r2, #4
 8006972:	3501      	adds	r5, #1
 8006974:	42ae      	cmp	r6, r5
 8006976:	bf38      	it	cc
 8006978:	2200      	movcc	r2, #0
 800697a:	18a3      	adds	r3, r4, r2
 800697c:	50a7      	str	r7, [r4, r2]
 800697e:	b107      	cbz	r7, 8006982 <rshift+0x68>
 8006980:	3304      	adds	r3, #4
 8006982:	1b1a      	subs	r2, r3, r4
 8006984:	42a3      	cmp	r3, r4
 8006986:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800698a:	bf08      	it	eq
 800698c:	2300      	moveq	r3, #0
 800698e:	6102      	str	r2, [r0, #16]
 8006990:	bf08      	it	eq
 8006992:	6143      	streq	r3, [r0, #20]
 8006994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006998:	f8dc c000 	ldr.w	ip, [ip]
 800699c:	fa0c fc08 	lsl.w	ip, ip, r8
 80069a0:	ea4c 0707 	orr.w	r7, ip, r7
 80069a4:	f849 7b04 	str.w	r7, [r9], #4
 80069a8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80069ac:	40cf      	lsrs	r7, r1
 80069ae:	e7da      	b.n	8006966 <rshift+0x4c>
 80069b0:	f851 cb04 	ldr.w	ip, [r1], #4
 80069b4:	f847 cf04 	str.w	ip, [r7, #4]!
 80069b8:	e7c3      	b.n	8006942 <rshift+0x28>
 80069ba:	4623      	mov	r3, r4
 80069bc:	e7e1      	b.n	8006982 <rshift+0x68>

080069be <__hexdig_fun>:
 80069be:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80069c2:	2b09      	cmp	r3, #9
 80069c4:	d802      	bhi.n	80069cc <__hexdig_fun+0xe>
 80069c6:	3820      	subs	r0, #32
 80069c8:	b2c0      	uxtb	r0, r0
 80069ca:	4770      	bx	lr
 80069cc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80069d0:	2b05      	cmp	r3, #5
 80069d2:	d801      	bhi.n	80069d8 <__hexdig_fun+0x1a>
 80069d4:	3847      	subs	r0, #71	; 0x47
 80069d6:	e7f7      	b.n	80069c8 <__hexdig_fun+0xa>
 80069d8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80069dc:	2b05      	cmp	r3, #5
 80069de:	d801      	bhi.n	80069e4 <__hexdig_fun+0x26>
 80069e0:	3827      	subs	r0, #39	; 0x27
 80069e2:	e7f1      	b.n	80069c8 <__hexdig_fun+0xa>
 80069e4:	2000      	movs	r0, #0
 80069e6:	4770      	bx	lr

080069e8 <__gethex>:
 80069e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ec:	ed2d 8b02 	vpush	{d8}
 80069f0:	b089      	sub	sp, #36	; 0x24
 80069f2:	ee08 0a10 	vmov	s16, r0
 80069f6:	9304      	str	r3, [sp, #16]
 80069f8:	4bbc      	ldr	r3, [pc, #752]	; (8006cec <__gethex+0x304>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	9301      	str	r3, [sp, #4]
 80069fe:	4618      	mov	r0, r3
 8006a00:	468b      	mov	fp, r1
 8006a02:	4690      	mov	r8, r2
 8006a04:	f7f9 fbec 	bl	80001e0 <strlen>
 8006a08:	9b01      	ldr	r3, [sp, #4]
 8006a0a:	f8db 2000 	ldr.w	r2, [fp]
 8006a0e:	4403      	add	r3, r0
 8006a10:	4682      	mov	sl, r0
 8006a12:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006a16:	9305      	str	r3, [sp, #20]
 8006a18:	1c93      	adds	r3, r2, #2
 8006a1a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006a1e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006a22:	32fe      	adds	r2, #254	; 0xfe
 8006a24:	18d1      	adds	r1, r2, r3
 8006a26:	461f      	mov	r7, r3
 8006a28:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006a2c:	9100      	str	r1, [sp, #0]
 8006a2e:	2830      	cmp	r0, #48	; 0x30
 8006a30:	d0f8      	beq.n	8006a24 <__gethex+0x3c>
 8006a32:	f7ff ffc4 	bl	80069be <__hexdig_fun>
 8006a36:	4604      	mov	r4, r0
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	d13a      	bne.n	8006ab2 <__gethex+0xca>
 8006a3c:	9901      	ldr	r1, [sp, #4]
 8006a3e:	4652      	mov	r2, sl
 8006a40:	4638      	mov	r0, r7
 8006a42:	f001 fb90 	bl	8008166 <strncmp>
 8006a46:	4605      	mov	r5, r0
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	d168      	bne.n	8006b1e <__gethex+0x136>
 8006a4c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006a50:	eb07 060a 	add.w	r6, r7, sl
 8006a54:	f7ff ffb3 	bl	80069be <__hexdig_fun>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	d062      	beq.n	8006b22 <__gethex+0x13a>
 8006a5c:	4633      	mov	r3, r6
 8006a5e:	7818      	ldrb	r0, [r3, #0]
 8006a60:	2830      	cmp	r0, #48	; 0x30
 8006a62:	461f      	mov	r7, r3
 8006a64:	f103 0301 	add.w	r3, r3, #1
 8006a68:	d0f9      	beq.n	8006a5e <__gethex+0x76>
 8006a6a:	f7ff ffa8 	bl	80069be <__hexdig_fun>
 8006a6e:	2301      	movs	r3, #1
 8006a70:	fab0 f480 	clz	r4, r0
 8006a74:	0964      	lsrs	r4, r4, #5
 8006a76:	4635      	mov	r5, r6
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	463a      	mov	r2, r7
 8006a7c:	4616      	mov	r6, r2
 8006a7e:	3201      	adds	r2, #1
 8006a80:	7830      	ldrb	r0, [r6, #0]
 8006a82:	f7ff ff9c 	bl	80069be <__hexdig_fun>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d1f8      	bne.n	8006a7c <__gethex+0x94>
 8006a8a:	9901      	ldr	r1, [sp, #4]
 8006a8c:	4652      	mov	r2, sl
 8006a8e:	4630      	mov	r0, r6
 8006a90:	f001 fb69 	bl	8008166 <strncmp>
 8006a94:	b980      	cbnz	r0, 8006ab8 <__gethex+0xd0>
 8006a96:	b94d      	cbnz	r5, 8006aac <__gethex+0xc4>
 8006a98:	eb06 050a 	add.w	r5, r6, sl
 8006a9c:	462a      	mov	r2, r5
 8006a9e:	4616      	mov	r6, r2
 8006aa0:	3201      	adds	r2, #1
 8006aa2:	7830      	ldrb	r0, [r6, #0]
 8006aa4:	f7ff ff8b 	bl	80069be <__hexdig_fun>
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d1f8      	bne.n	8006a9e <__gethex+0xb6>
 8006aac:	1bad      	subs	r5, r5, r6
 8006aae:	00ad      	lsls	r5, r5, #2
 8006ab0:	e004      	b.n	8006abc <__gethex+0xd4>
 8006ab2:	2400      	movs	r4, #0
 8006ab4:	4625      	mov	r5, r4
 8006ab6:	e7e0      	b.n	8006a7a <__gethex+0x92>
 8006ab8:	2d00      	cmp	r5, #0
 8006aba:	d1f7      	bne.n	8006aac <__gethex+0xc4>
 8006abc:	7833      	ldrb	r3, [r6, #0]
 8006abe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006ac2:	2b50      	cmp	r3, #80	; 0x50
 8006ac4:	d13b      	bne.n	8006b3e <__gethex+0x156>
 8006ac6:	7873      	ldrb	r3, [r6, #1]
 8006ac8:	2b2b      	cmp	r3, #43	; 0x2b
 8006aca:	d02c      	beq.n	8006b26 <__gethex+0x13e>
 8006acc:	2b2d      	cmp	r3, #45	; 0x2d
 8006ace:	d02e      	beq.n	8006b2e <__gethex+0x146>
 8006ad0:	1c71      	adds	r1, r6, #1
 8006ad2:	f04f 0900 	mov.w	r9, #0
 8006ad6:	7808      	ldrb	r0, [r1, #0]
 8006ad8:	f7ff ff71 	bl	80069be <__hexdig_fun>
 8006adc:	1e43      	subs	r3, r0, #1
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	2b18      	cmp	r3, #24
 8006ae2:	d82c      	bhi.n	8006b3e <__gethex+0x156>
 8006ae4:	f1a0 0210 	sub.w	r2, r0, #16
 8006ae8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006aec:	f7ff ff67 	bl	80069be <__hexdig_fun>
 8006af0:	1e43      	subs	r3, r0, #1
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b18      	cmp	r3, #24
 8006af6:	d91d      	bls.n	8006b34 <__gethex+0x14c>
 8006af8:	f1b9 0f00 	cmp.w	r9, #0
 8006afc:	d000      	beq.n	8006b00 <__gethex+0x118>
 8006afe:	4252      	negs	r2, r2
 8006b00:	4415      	add	r5, r2
 8006b02:	f8cb 1000 	str.w	r1, [fp]
 8006b06:	b1e4      	cbz	r4, 8006b42 <__gethex+0x15a>
 8006b08:	9b00      	ldr	r3, [sp, #0]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	bf14      	ite	ne
 8006b0e:	2700      	movne	r7, #0
 8006b10:	2706      	moveq	r7, #6
 8006b12:	4638      	mov	r0, r7
 8006b14:	b009      	add	sp, #36	; 0x24
 8006b16:	ecbd 8b02 	vpop	{d8}
 8006b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1e:	463e      	mov	r6, r7
 8006b20:	4625      	mov	r5, r4
 8006b22:	2401      	movs	r4, #1
 8006b24:	e7ca      	b.n	8006abc <__gethex+0xd4>
 8006b26:	f04f 0900 	mov.w	r9, #0
 8006b2a:	1cb1      	adds	r1, r6, #2
 8006b2c:	e7d3      	b.n	8006ad6 <__gethex+0xee>
 8006b2e:	f04f 0901 	mov.w	r9, #1
 8006b32:	e7fa      	b.n	8006b2a <__gethex+0x142>
 8006b34:	230a      	movs	r3, #10
 8006b36:	fb03 0202 	mla	r2, r3, r2, r0
 8006b3a:	3a10      	subs	r2, #16
 8006b3c:	e7d4      	b.n	8006ae8 <__gethex+0x100>
 8006b3e:	4631      	mov	r1, r6
 8006b40:	e7df      	b.n	8006b02 <__gethex+0x11a>
 8006b42:	1bf3      	subs	r3, r6, r7
 8006b44:	3b01      	subs	r3, #1
 8006b46:	4621      	mov	r1, r4
 8006b48:	2b07      	cmp	r3, #7
 8006b4a:	dc0b      	bgt.n	8006b64 <__gethex+0x17c>
 8006b4c:	ee18 0a10 	vmov	r0, s16
 8006b50:	f000 fa82 	bl	8007058 <_Balloc>
 8006b54:	4604      	mov	r4, r0
 8006b56:	b940      	cbnz	r0, 8006b6a <__gethex+0x182>
 8006b58:	4b65      	ldr	r3, [pc, #404]	; (8006cf0 <__gethex+0x308>)
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	21de      	movs	r1, #222	; 0xde
 8006b5e:	4865      	ldr	r0, [pc, #404]	; (8006cf4 <__gethex+0x30c>)
 8006b60:	f001 fbf4 	bl	800834c <__assert_func>
 8006b64:	3101      	adds	r1, #1
 8006b66:	105b      	asrs	r3, r3, #1
 8006b68:	e7ee      	b.n	8006b48 <__gethex+0x160>
 8006b6a:	f100 0914 	add.w	r9, r0, #20
 8006b6e:	f04f 0b00 	mov.w	fp, #0
 8006b72:	f1ca 0301 	rsb	r3, sl, #1
 8006b76:	f8cd 9008 	str.w	r9, [sp, #8]
 8006b7a:	f8cd b000 	str.w	fp, [sp]
 8006b7e:	9306      	str	r3, [sp, #24]
 8006b80:	42b7      	cmp	r7, r6
 8006b82:	d340      	bcc.n	8006c06 <__gethex+0x21e>
 8006b84:	9802      	ldr	r0, [sp, #8]
 8006b86:	9b00      	ldr	r3, [sp, #0]
 8006b88:	f840 3b04 	str.w	r3, [r0], #4
 8006b8c:	eba0 0009 	sub.w	r0, r0, r9
 8006b90:	1080      	asrs	r0, r0, #2
 8006b92:	0146      	lsls	r6, r0, #5
 8006b94:	6120      	str	r0, [r4, #16]
 8006b96:	4618      	mov	r0, r3
 8006b98:	f000 fb54 	bl	8007244 <__hi0bits>
 8006b9c:	1a30      	subs	r0, r6, r0
 8006b9e:	f8d8 6000 	ldr.w	r6, [r8]
 8006ba2:	42b0      	cmp	r0, r6
 8006ba4:	dd63      	ble.n	8006c6e <__gethex+0x286>
 8006ba6:	1b87      	subs	r7, r0, r6
 8006ba8:	4639      	mov	r1, r7
 8006baa:	4620      	mov	r0, r4
 8006bac:	f000 feee 	bl	800798c <__any_on>
 8006bb0:	4682      	mov	sl, r0
 8006bb2:	b1a8      	cbz	r0, 8006be0 <__gethex+0x1f8>
 8006bb4:	1e7b      	subs	r3, r7, #1
 8006bb6:	1159      	asrs	r1, r3, #5
 8006bb8:	f003 021f 	and.w	r2, r3, #31
 8006bbc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006bc0:	f04f 0a01 	mov.w	sl, #1
 8006bc4:	fa0a f202 	lsl.w	r2, sl, r2
 8006bc8:	420a      	tst	r2, r1
 8006bca:	d009      	beq.n	8006be0 <__gethex+0x1f8>
 8006bcc:	4553      	cmp	r3, sl
 8006bce:	dd05      	ble.n	8006bdc <__gethex+0x1f4>
 8006bd0:	1eb9      	subs	r1, r7, #2
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f000 feda 	bl	800798c <__any_on>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	d145      	bne.n	8006c68 <__gethex+0x280>
 8006bdc:	f04f 0a02 	mov.w	sl, #2
 8006be0:	4639      	mov	r1, r7
 8006be2:	4620      	mov	r0, r4
 8006be4:	f7ff fe99 	bl	800691a <rshift>
 8006be8:	443d      	add	r5, r7
 8006bea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bee:	42ab      	cmp	r3, r5
 8006bf0:	da4c      	bge.n	8006c8c <__gethex+0x2a4>
 8006bf2:	ee18 0a10 	vmov	r0, s16
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	f000 fa6e 	bl	80070d8 <_Bfree>
 8006bfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006bfe:	2300      	movs	r3, #0
 8006c00:	6013      	str	r3, [r2, #0]
 8006c02:	27a3      	movs	r7, #163	; 0xa3
 8006c04:	e785      	b.n	8006b12 <__gethex+0x12a>
 8006c06:	1e73      	subs	r3, r6, #1
 8006c08:	9a05      	ldr	r2, [sp, #20]
 8006c0a:	9303      	str	r3, [sp, #12]
 8006c0c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d019      	beq.n	8006c48 <__gethex+0x260>
 8006c14:	f1bb 0f20 	cmp.w	fp, #32
 8006c18:	d107      	bne.n	8006c2a <__gethex+0x242>
 8006c1a:	9b02      	ldr	r3, [sp, #8]
 8006c1c:	9a00      	ldr	r2, [sp, #0]
 8006c1e:	f843 2b04 	str.w	r2, [r3], #4
 8006c22:	9302      	str	r3, [sp, #8]
 8006c24:	2300      	movs	r3, #0
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	469b      	mov	fp, r3
 8006c2a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006c2e:	f7ff fec6 	bl	80069be <__hexdig_fun>
 8006c32:	9b00      	ldr	r3, [sp, #0]
 8006c34:	f000 000f 	and.w	r0, r0, #15
 8006c38:	fa00 f00b 	lsl.w	r0, r0, fp
 8006c3c:	4303      	orrs	r3, r0
 8006c3e:	9300      	str	r3, [sp, #0]
 8006c40:	f10b 0b04 	add.w	fp, fp, #4
 8006c44:	9b03      	ldr	r3, [sp, #12]
 8006c46:	e00d      	b.n	8006c64 <__gethex+0x27c>
 8006c48:	9b03      	ldr	r3, [sp, #12]
 8006c4a:	9a06      	ldr	r2, [sp, #24]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	42bb      	cmp	r3, r7
 8006c50:	d3e0      	bcc.n	8006c14 <__gethex+0x22c>
 8006c52:	4618      	mov	r0, r3
 8006c54:	9901      	ldr	r1, [sp, #4]
 8006c56:	9307      	str	r3, [sp, #28]
 8006c58:	4652      	mov	r2, sl
 8006c5a:	f001 fa84 	bl	8008166 <strncmp>
 8006c5e:	9b07      	ldr	r3, [sp, #28]
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d1d7      	bne.n	8006c14 <__gethex+0x22c>
 8006c64:	461e      	mov	r6, r3
 8006c66:	e78b      	b.n	8006b80 <__gethex+0x198>
 8006c68:	f04f 0a03 	mov.w	sl, #3
 8006c6c:	e7b8      	b.n	8006be0 <__gethex+0x1f8>
 8006c6e:	da0a      	bge.n	8006c86 <__gethex+0x29e>
 8006c70:	1a37      	subs	r7, r6, r0
 8006c72:	4621      	mov	r1, r4
 8006c74:	ee18 0a10 	vmov	r0, s16
 8006c78:	463a      	mov	r2, r7
 8006c7a:	f000 fc49 	bl	8007510 <__lshift>
 8006c7e:	1bed      	subs	r5, r5, r7
 8006c80:	4604      	mov	r4, r0
 8006c82:	f100 0914 	add.w	r9, r0, #20
 8006c86:	f04f 0a00 	mov.w	sl, #0
 8006c8a:	e7ae      	b.n	8006bea <__gethex+0x202>
 8006c8c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006c90:	42a8      	cmp	r0, r5
 8006c92:	dd72      	ble.n	8006d7a <__gethex+0x392>
 8006c94:	1b45      	subs	r5, r0, r5
 8006c96:	42ae      	cmp	r6, r5
 8006c98:	dc36      	bgt.n	8006d08 <__gethex+0x320>
 8006c9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d02a      	beq.n	8006cf8 <__gethex+0x310>
 8006ca2:	2b03      	cmp	r3, #3
 8006ca4:	d02c      	beq.n	8006d00 <__gethex+0x318>
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d115      	bne.n	8006cd6 <__gethex+0x2ee>
 8006caa:	42ae      	cmp	r6, r5
 8006cac:	d113      	bne.n	8006cd6 <__gethex+0x2ee>
 8006cae:	2e01      	cmp	r6, #1
 8006cb0:	d10b      	bne.n	8006cca <__gethex+0x2e2>
 8006cb2:	9a04      	ldr	r2, [sp, #16]
 8006cb4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006cb8:	6013      	str	r3, [r2, #0]
 8006cba:	2301      	movs	r3, #1
 8006cbc:	6123      	str	r3, [r4, #16]
 8006cbe:	f8c9 3000 	str.w	r3, [r9]
 8006cc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006cc4:	2762      	movs	r7, #98	; 0x62
 8006cc6:	601c      	str	r4, [r3, #0]
 8006cc8:	e723      	b.n	8006b12 <__gethex+0x12a>
 8006cca:	1e71      	subs	r1, r6, #1
 8006ccc:	4620      	mov	r0, r4
 8006cce:	f000 fe5d 	bl	800798c <__any_on>
 8006cd2:	2800      	cmp	r0, #0
 8006cd4:	d1ed      	bne.n	8006cb2 <__gethex+0x2ca>
 8006cd6:	ee18 0a10 	vmov	r0, s16
 8006cda:	4621      	mov	r1, r4
 8006cdc:	f000 f9fc 	bl	80070d8 <_Bfree>
 8006ce0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	6013      	str	r3, [r2, #0]
 8006ce6:	2750      	movs	r7, #80	; 0x50
 8006ce8:	e713      	b.n	8006b12 <__gethex+0x12a>
 8006cea:	bf00      	nop
 8006cec:	08008b1c 	.word	0x08008b1c
 8006cf0:	08008a3c 	.word	0x08008a3c
 8006cf4:	08008ab0 	.word	0x08008ab0
 8006cf8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1eb      	bne.n	8006cd6 <__gethex+0x2ee>
 8006cfe:	e7d8      	b.n	8006cb2 <__gethex+0x2ca>
 8006d00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1d5      	bne.n	8006cb2 <__gethex+0x2ca>
 8006d06:	e7e6      	b.n	8006cd6 <__gethex+0x2ee>
 8006d08:	1e6f      	subs	r7, r5, #1
 8006d0a:	f1ba 0f00 	cmp.w	sl, #0
 8006d0e:	d131      	bne.n	8006d74 <__gethex+0x38c>
 8006d10:	b127      	cbz	r7, 8006d1c <__gethex+0x334>
 8006d12:	4639      	mov	r1, r7
 8006d14:	4620      	mov	r0, r4
 8006d16:	f000 fe39 	bl	800798c <__any_on>
 8006d1a:	4682      	mov	sl, r0
 8006d1c:	117b      	asrs	r3, r7, #5
 8006d1e:	2101      	movs	r1, #1
 8006d20:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006d24:	f007 071f 	and.w	r7, r7, #31
 8006d28:	fa01 f707 	lsl.w	r7, r1, r7
 8006d2c:	421f      	tst	r7, r3
 8006d2e:	4629      	mov	r1, r5
 8006d30:	4620      	mov	r0, r4
 8006d32:	bf18      	it	ne
 8006d34:	f04a 0a02 	orrne.w	sl, sl, #2
 8006d38:	1b76      	subs	r6, r6, r5
 8006d3a:	f7ff fdee 	bl	800691a <rshift>
 8006d3e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006d42:	2702      	movs	r7, #2
 8006d44:	f1ba 0f00 	cmp.w	sl, #0
 8006d48:	d048      	beq.n	8006ddc <__gethex+0x3f4>
 8006d4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d015      	beq.n	8006d7e <__gethex+0x396>
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d017      	beq.n	8006d86 <__gethex+0x39e>
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d109      	bne.n	8006d6e <__gethex+0x386>
 8006d5a:	f01a 0f02 	tst.w	sl, #2
 8006d5e:	d006      	beq.n	8006d6e <__gethex+0x386>
 8006d60:	f8d9 0000 	ldr.w	r0, [r9]
 8006d64:	ea4a 0a00 	orr.w	sl, sl, r0
 8006d68:	f01a 0f01 	tst.w	sl, #1
 8006d6c:	d10e      	bne.n	8006d8c <__gethex+0x3a4>
 8006d6e:	f047 0710 	orr.w	r7, r7, #16
 8006d72:	e033      	b.n	8006ddc <__gethex+0x3f4>
 8006d74:	f04f 0a01 	mov.w	sl, #1
 8006d78:	e7d0      	b.n	8006d1c <__gethex+0x334>
 8006d7a:	2701      	movs	r7, #1
 8006d7c:	e7e2      	b.n	8006d44 <__gethex+0x35c>
 8006d7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d80:	f1c3 0301 	rsb	r3, r3, #1
 8006d84:	9315      	str	r3, [sp, #84]	; 0x54
 8006d86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d0f0      	beq.n	8006d6e <__gethex+0x386>
 8006d8c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006d90:	f104 0314 	add.w	r3, r4, #20
 8006d94:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006d98:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006d9c:	f04f 0c00 	mov.w	ip, #0
 8006da0:	4618      	mov	r0, r3
 8006da2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006da6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006daa:	d01c      	beq.n	8006de6 <__gethex+0x3fe>
 8006dac:	3201      	adds	r2, #1
 8006dae:	6002      	str	r2, [r0, #0]
 8006db0:	2f02      	cmp	r7, #2
 8006db2:	f104 0314 	add.w	r3, r4, #20
 8006db6:	d13f      	bne.n	8006e38 <__gethex+0x450>
 8006db8:	f8d8 2000 	ldr.w	r2, [r8]
 8006dbc:	3a01      	subs	r2, #1
 8006dbe:	42b2      	cmp	r2, r6
 8006dc0:	d10a      	bne.n	8006dd8 <__gethex+0x3f0>
 8006dc2:	1171      	asrs	r1, r6, #5
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006dca:	f006 061f 	and.w	r6, r6, #31
 8006dce:	fa02 f606 	lsl.w	r6, r2, r6
 8006dd2:	421e      	tst	r6, r3
 8006dd4:	bf18      	it	ne
 8006dd6:	4617      	movne	r7, r2
 8006dd8:	f047 0720 	orr.w	r7, r7, #32
 8006ddc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006dde:	601c      	str	r4, [r3, #0]
 8006de0:	9b04      	ldr	r3, [sp, #16]
 8006de2:	601d      	str	r5, [r3, #0]
 8006de4:	e695      	b.n	8006b12 <__gethex+0x12a>
 8006de6:	4299      	cmp	r1, r3
 8006de8:	f843 cc04 	str.w	ip, [r3, #-4]
 8006dec:	d8d8      	bhi.n	8006da0 <__gethex+0x3b8>
 8006dee:	68a3      	ldr	r3, [r4, #8]
 8006df0:	459b      	cmp	fp, r3
 8006df2:	db19      	blt.n	8006e28 <__gethex+0x440>
 8006df4:	6861      	ldr	r1, [r4, #4]
 8006df6:	ee18 0a10 	vmov	r0, s16
 8006dfa:	3101      	adds	r1, #1
 8006dfc:	f000 f92c 	bl	8007058 <_Balloc>
 8006e00:	4681      	mov	r9, r0
 8006e02:	b918      	cbnz	r0, 8006e0c <__gethex+0x424>
 8006e04:	4b1a      	ldr	r3, [pc, #104]	; (8006e70 <__gethex+0x488>)
 8006e06:	4602      	mov	r2, r0
 8006e08:	2184      	movs	r1, #132	; 0x84
 8006e0a:	e6a8      	b.n	8006b5e <__gethex+0x176>
 8006e0c:	6922      	ldr	r2, [r4, #16]
 8006e0e:	3202      	adds	r2, #2
 8006e10:	f104 010c 	add.w	r1, r4, #12
 8006e14:	0092      	lsls	r2, r2, #2
 8006e16:	300c      	adds	r0, #12
 8006e18:	f000 f910 	bl	800703c <memcpy>
 8006e1c:	4621      	mov	r1, r4
 8006e1e:	ee18 0a10 	vmov	r0, s16
 8006e22:	f000 f959 	bl	80070d8 <_Bfree>
 8006e26:	464c      	mov	r4, r9
 8006e28:	6923      	ldr	r3, [r4, #16]
 8006e2a:	1c5a      	adds	r2, r3, #1
 8006e2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e30:	6122      	str	r2, [r4, #16]
 8006e32:	2201      	movs	r2, #1
 8006e34:	615a      	str	r2, [r3, #20]
 8006e36:	e7bb      	b.n	8006db0 <__gethex+0x3c8>
 8006e38:	6922      	ldr	r2, [r4, #16]
 8006e3a:	455a      	cmp	r2, fp
 8006e3c:	dd0b      	ble.n	8006e56 <__gethex+0x46e>
 8006e3e:	2101      	movs	r1, #1
 8006e40:	4620      	mov	r0, r4
 8006e42:	f7ff fd6a 	bl	800691a <rshift>
 8006e46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e4a:	3501      	adds	r5, #1
 8006e4c:	42ab      	cmp	r3, r5
 8006e4e:	f6ff aed0 	blt.w	8006bf2 <__gethex+0x20a>
 8006e52:	2701      	movs	r7, #1
 8006e54:	e7c0      	b.n	8006dd8 <__gethex+0x3f0>
 8006e56:	f016 061f 	ands.w	r6, r6, #31
 8006e5a:	d0fa      	beq.n	8006e52 <__gethex+0x46a>
 8006e5c:	449a      	add	sl, r3
 8006e5e:	f1c6 0620 	rsb	r6, r6, #32
 8006e62:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006e66:	f000 f9ed 	bl	8007244 <__hi0bits>
 8006e6a:	42b0      	cmp	r0, r6
 8006e6c:	dbe7      	blt.n	8006e3e <__gethex+0x456>
 8006e6e:	e7f0      	b.n	8006e52 <__gethex+0x46a>
 8006e70:	08008a3c 	.word	0x08008a3c

08006e74 <L_shift>:
 8006e74:	f1c2 0208 	rsb	r2, r2, #8
 8006e78:	0092      	lsls	r2, r2, #2
 8006e7a:	b570      	push	{r4, r5, r6, lr}
 8006e7c:	f1c2 0620 	rsb	r6, r2, #32
 8006e80:	6843      	ldr	r3, [r0, #4]
 8006e82:	6804      	ldr	r4, [r0, #0]
 8006e84:	fa03 f506 	lsl.w	r5, r3, r6
 8006e88:	432c      	orrs	r4, r5
 8006e8a:	40d3      	lsrs	r3, r2
 8006e8c:	6004      	str	r4, [r0, #0]
 8006e8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006e92:	4288      	cmp	r0, r1
 8006e94:	d3f4      	bcc.n	8006e80 <L_shift+0xc>
 8006e96:	bd70      	pop	{r4, r5, r6, pc}

08006e98 <__match>:
 8006e98:	b530      	push	{r4, r5, lr}
 8006e9a:	6803      	ldr	r3, [r0, #0]
 8006e9c:	3301      	adds	r3, #1
 8006e9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ea2:	b914      	cbnz	r4, 8006eaa <__match+0x12>
 8006ea4:	6003      	str	r3, [r0, #0]
 8006ea6:	2001      	movs	r0, #1
 8006ea8:	bd30      	pop	{r4, r5, pc}
 8006eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006eae:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006eb2:	2d19      	cmp	r5, #25
 8006eb4:	bf98      	it	ls
 8006eb6:	3220      	addls	r2, #32
 8006eb8:	42a2      	cmp	r2, r4
 8006eba:	d0f0      	beq.n	8006e9e <__match+0x6>
 8006ebc:	2000      	movs	r0, #0
 8006ebe:	e7f3      	b.n	8006ea8 <__match+0x10>

08006ec0 <__hexnan>:
 8006ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec4:	680b      	ldr	r3, [r1, #0]
 8006ec6:	6801      	ldr	r1, [r0, #0]
 8006ec8:	115e      	asrs	r6, r3, #5
 8006eca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006ece:	f013 031f 	ands.w	r3, r3, #31
 8006ed2:	b087      	sub	sp, #28
 8006ed4:	bf18      	it	ne
 8006ed6:	3604      	addne	r6, #4
 8006ed8:	2500      	movs	r5, #0
 8006eda:	1f37      	subs	r7, r6, #4
 8006edc:	4682      	mov	sl, r0
 8006ede:	4690      	mov	r8, r2
 8006ee0:	9301      	str	r3, [sp, #4]
 8006ee2:	f846 5c04 	str.w	r5, [r6, #-4]
 8006ee6:	46b9      	mov	r9, r7
 8006ee8:	463c      	mov	r4, r7
 8006eea:	9502      	str	r5, [sp, #8]
 8006eec:	46ab      	mov	fp, r5
 8006eee:	784a      	ldrb	r2, [r1, #1]
 8006ef0:	1c4b      	adds	r3, r1, #1
 8006ef2:	9303      	str	r3, [sp, #12]
 8006ef4:	b342      	cbz	r2, 8006f48 <__hexnan+0x88>
 8006ef6:	4610      	mov	r0, r2
 8006ef8:	9105      	str	r1, [sp, #20]
 8006efa:	9204      	str	r2, [sp, #16]
 8006efc:	f7ff fd5f 	bl	80069be <__hexdig_fun>
 8006f00:	2800      	cmp	r0, #0
 8006f02:	d14f      	bne.n	8006fa4 <__hexnan+0xe4>
 8006f04:	9a04      	ldr	r2, [sp, #16]
 8006f06:	9905      	ldr	r1, [sp, #20]
 8006f08:	2a20      	cmp	r2, #32
 8006f0a:	d818      	bhi.n	8006f3e <__hexnan+0x7e>
 8006f0c:	9b02      	ldr	r3, [sp, #8]
 8006f0e:	459b      	cmp	fp, r3
 8006f10:	dd13      	ble.n	8006f3a <__hexnan+0x7a>
 8006f12:	454c      	cmp	r4, r9
 8006f14:	d206      	bcs.n	8006f24 <__hexnan+0x64>
 8006f16:	2d07      	cmp	r5, #7
 8006f18:	dc04      	bgt.n	8006f24 <__hexnan+0x64>
 8006f1a:	462a      	mov	r2, r5
 8006f1c:	4649      	mov	r1, r9
 8006f1e:	4620      	mov	r0, r4
 8006f20:	f7ff ffa8 	bl	8006e74 <L_shift>
 8006f24:	4544      	cmp	r4, r8
 8006f26:	d950      	bls.n	8006fca <__hexnan+0x10a>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	f1a4 0904 	sub.w	r9, r4, #4
 8006f2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006f32:	f8cd b008 	str.w	fp, [sp, #8]
 8006f36:	464c      	mov	r4, r9
 8006f38:	461d      	mov	r5, r3
 8006f3a:	9903      	ldr	r1, [sp, #12]
 8006f3c:	e7d7      	b.n	8006eee <__hexnan+0x2e>
 8006f3e:	2a29      	cmp	r2, #41	; 0x29
 8006f40:	d156      	bne.n	8006ff0 <__hexnan+0x130>
 8006f42:	3102      	adds	r1, #2
 8006f44:	f8ca 1000 	str.w	r1, [sl]
 8006f48:	f1bb 0f00 	cmp.w	fp, #0
 8006f4c:	d050      	beq.n	8006ff0 <__hexnan+0x130>
 8006f4e:	454c      	cmp	r4, r9
 8006f50:	d206      	bcs.n	8006f60 <__hexnan+0xa0>
 8006f52:	2d07      	cmp	r5, #7
 8006f54:	dc04      	bgt.n	8006f60 <__hexnan+0xa0>
 8006f56:	462a      	mov	r2, r5
 8006f58:	4649      	mov	r1, r9
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	f7ff ff8a 	bl	8006e74 <L_shift>
 8006f60:	4544      	cmp	r4, r8
 8006f62:	d934      	bls.n	8006fce <__hexnan+0x10e>
 8006f64:	f1a8 0204 	sub.w	r2, r8, #4
 8006f68:	4623      	mov	r3, r4
 8006f6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8006f6e:	f842 1f04 	str.w	r1, [r2, #4]!
 8006f72:	429f      	cmp	r7, r3
 8006f74:	d2f9      	bcs.n	8006f6a <__hexnan+0xaa>
 8006f76:	1b3b      	subs	r3, r7, r4
 8006f78:	f023 0303 	bic.w	r3, r3, #3
 8006f7c:	3304      	adds	r3, #4
 8006f7e:	3401      	adds	r4, #1
 8006f80:	3e03      	subs	r6, #3
 8006f82:	42b4      	cmp	r4, r6
 8006f84:	bf88      	it	hi
 8006f86:	2304      	movhi	r3, #4
 8006f88:	4443      	add	r3, r8
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f843 2b04 	str.w	r2, [r3], #4
 8006f90:	429f      	cmp	r7, r3
 8006f92:	d2fb      	bcs.n	8006f8c <__hexnan+0xcc>
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	b91b      	cbnz	r3, 8006fa0 <__hexnan+0xe0>
 8006f98:	4547      	cmp	r7, r8
 8006f9a:	d127      	bne.n	8006fec <__hexnan+0x12c>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	603b      	str	r3, [r7, #0]
 8006fa0:	2005      	movs	r0, #5
 8006fa2:	e026      	b.n	8006ff2 <__hexnan+0x132>
 8006fa4:	3501      	adds	r5, #1
 8006fa6:	2d08      	cmp	r5, #8
 8006fa8:	f10b 0b01 	add.w	fp, fp, #1
 8006fac:	dd06      	ble.n	8006fbc <__hexnan+0xfc>
 8006fae:	4544      	cmp	r4, r8
 8006fb0:	d9c3      	bls.n	8006f3a <__hexnan+0x7a>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f844 3c04 	str.w	r3, [r4, #-4]
 8006fb8:	2501      	movs	r5, #1
 8006fba:	3c04      	subs	r4, #4
 8006fbc:	6822      	ldr	r2, [r4, #0]
 8006fbe:	f000 000f 	and.w	r0, r0, #15
 8006fc2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006fc6:	6022      	str	r2, [r4, #0]
 8006fc8:	e7b7      	b.n	8006f3a <__hexnan+0x7a>
 8006fca:	2508      	movs	r5, #8
 8006fcc:	e7b5      	b.n	8006f3a <__hexnan+0x7a>
 8006fce:	9b01      	ldr	r3, [sp, #4]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d0df      	beq.n	8006f94 <__hexnan+0xd4>
 8006fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd8:	f1c3 0320 	rsb	r3, r3, #32
 8006fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8006fe0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006fe4:	401a      	ands	r2, r3
 8006fe6:	f846 2c04 	str.w	r2, [r6, #-4]
 8006fea:	e7d3      	b.n	8006f94 <__hexnan+0xd4>
 8006fec:	3f04      	subs	r7, #4
 8006fee:	e7d1      	b.n	8006f94 <__hexnan+0xd4>
 8006ff0:	2004      	movs	r0, #4
 8006ff2:	b007      	add	sp, #28
 8006ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ff8 <_localeconv_r>:
 8006ff8:	4800      	ldr	r0, [pc, #0]	; (8006ffc <_localeconv_r+0x4>)
 8006ffa:	4770      	bx	lr
 8006ffc:	20000164 	.word	0x20000164

08007000 <__retarget_lock_init_recursive>:
 8007000:	4770      	bx	lr

08007002 <__retarget_lock_acquire_recursive>:
 8007002:	4770      	bx	lr

08007004 <__retarget_lock_release_recursive>:
 8007004:	4770      	bx	lr
	...

08007008 <malloc>:
 8007008:	4b02      	ldr	r3, [pc, #8]	; (8007014 <malloc+0xc>)
 800700a:	4601      	mov	r1, r0
 800700c:	6818      	ldr	r0, [r3, #0]
 800700e:	f000 bd3d 	b.w	8007a8c <_malloc_r>
 8007012:	bf00      	nop
 8007014:	2000000c 	.word	0x2000000c

08007018 <__ascii_mbtowc>:
 8007018:	b082      	sub	sp, #8
 800701a:	b901      	cbnz	r1, 800701e <__ascii_mbtowc+0x6>
 800701c:	a901      	add	r1, sp, #4
 800701e:	b142      	cbz	r2, 8007032 <__ascii_mbtowc+0x1a>
 8007020:	b14b      	cbz	r3, 8007036 <__ascii_mbtowc+0x1e>
 8007022:	7813      	ldrb	r3, [r2, #0]
 8007024:	600b      	str	r3, [r1, #0]
 8007026:	7812      	ldrb	r2, [r2, #0]
 8007028:	1e10      	subs	r0, r2, #0
 800702a:	bf18      	it	ne
 800702c:	2001      	movne	r0, #1
 800702e:	b002      	add	sp, #8
 8007030:	4770      	bx	lr
 8007032:	4610      	mov	r0, r2
 8007034:	e7fb      	b.n	800702e <__ascii_mbtowc+0x16>
 8007036:	f06f 0001 	mvn.w	r0, #1
 800703a:	e7f8      	b.n	800702e <__ascii_mbtowc+0x16>

0800703c <memcpy>:
 800703c:	440a      	add	r2, r1
 800703e:	4291      	cmp	r1, r2
 8007040:	f100 33ff 	add.w	r3, r0, #4294967295
 8007044:	d100      	bne.n	8007048 <memcpy+0xc>
 8007046:	4770      	bx	lr
 8007048:	b510      	push	{r4, lr}
 800704a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800704e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007052:	4291      	cmp	r1, r2
 8007054:	d1f9      	bne.n	800704a <memcpy+0xe>
 8007056:	bd10      	pop	{r4, pc}

08007058 <_Balloc>:
 8007058:	b570      	push	{r4, r5, r6, lr}
 800705a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800705c:	4604      	mov	r4, r0
 800705e:	460d      	mov	r5, r1
 8007060:	b976      	cbnz	r6, 8007080 <_Balloc+0x28>
 8007062:	2010      	movs	r0, #16
 8007064:	f7ff ffd0 	bl	8007008 <malloc>
 8007068:	4602      	mov	r2, r0
 800706a:	6260      	str	r0, [r4, #36]	; 0x24
 800706c:	b920      	cbnz	r0, 8007078 <_Balloc+0x20>
 800706e:	4b18      	ldr	r3, [pc, #96]	; (80070d0 <_Balloc+0x78>)
 8007070:	4818      	ldr	r0, [pc, #96]	; (80070d4 <_Balloc+0x7c>)
 8007072:	2166      	movs	r1, #102	; 0x66
 8007074:	f001 f96a 	bl	800834c <__assert_func>
 8007078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800707c:	6006      	str	r6, [r0, #0]
 800707e:	60c6      	str	r6, [r0, #12]
 8007080:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007082:	68f3      	ldr	r3, [r6, #12]
 8007084:	b183      	cbz	r3, 80070a8 <_Balloc+0x50>
 8007086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800708e:	b9b8      	cbnz	r0, 80070c0 <_Balloc+0x68>
 8007090:	2101      	movs	r1, #1
 8007092:	fa01 f605 	lsl.w	r6, r1, r5
 8007096:	1d72      	adds	r2, r6, #5
 8007098:	0092      	lsls	r2, r2, #2
 800709a:	4620      	mov	r0, r4
 800709c:	f000 fc97 	bl	80079ce <_calloc_r>
 80070a0:	b160      	cbz	r0, 80070bc <_Balloc+0x64>
 80070a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070a6:	e00e      	b.n	80070c6 <_Balloc+0x6e>
 80070a8:	2221      	movs	r2, #33	; 0x21
 80070aa:	2104      	movs	r1, #4
 80070ac:	4620      	mov	r0, r4
 80070ae:	f000 fc8e 	bl	80079ce <_calloc_r>
 80070b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070b4:	60f0      	str	r0, [r6, #12]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1e4      	bne.n	8007086 <_Balloc+0x2e>
 80070bc:	2000      	movs	r0, #0
 80070be:	bd70      	pop	{r4, r5, r6, pc}
 80070c0:	6802      	ldr	r2, [r0, #0]
 80070c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070c6:	2300      	movs	r3, #0
 80070c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070cc:	e7f7      	b.n	80070be <_Balloc+0x66>
 80070ce:	bf00      	nop
 80070d0:	080089c6 	.word	0x080089c6
 80070d4:	08008b30 	.word	0x08008b30

080070d8 <_Bfree>:
 80070d8:	b570      	push	{r4, r5, r6, lr}
 80070da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80070dc:	4605      	mov	r5, r0
 80070de:	460c      	mov	r4, r1
 80070e0:	b976      	cbnz	r6, 8007100 <_Bfree+0x28>
 80070e2:	2010      	movs	r0, #16
 80070e4:	f7ff ff90 	bl	8007008 <malloc>
 80070e8:	4602      	mov	r2, r0
 80070ea:	6268      	str	r0, [r5, #36]	; 0x24
 80070ec:	b920      	cbnz	r0, 80070f8 <_Bfree+0x20>
 80070ee:	4b09      	ldr	r3, [pc, #36]	; (8007114 <_Bfree+0x3c>)
 80070f0:	4809      	ldr	r0, [pc, #36]	; (8007118 <_Bfree+0x40>)
 80070f2:	218a      	movs	r1, #138	; 0x8a
 80070f4:	f001 f92a 	bl	800834c <__assert_func>
 80070f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070fc:	6006      	str	r6, [r0, #0]
 80070fe:	60c6      	str	r6, [r0, #12]
 8007100:	b13c      	cbz	r4, 8007112 <_Bfree+0x3a>
 8007102:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007104:	6862      	ldr	r2, [r4, #4]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800710c:	6021      	str	r1, [r4, #0]
 800710e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007112:	bd70      	pop	{r4, r5, r6, pc}
 8007114:	080089c6 	.word	0x080089c6
 8007118:	08008b30 	.word	0x08008b30

0800711c <__multadd>:
 800711c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007120:	690e      	ldr	r6, [r1, #16]
 8007122:	4607      	mov	r7, r0
 8007124:	4698      	mov	r8, r3
 8007126:	460c      	mov	r4, r1
 8007128:	f101 0014 	add.w	r0, r1, #20
 800712c:	2300      	movs	r3, #0
 800712e:	6805      	ldr	r5, [r0, #0]
 8007130:	b2a9      	uxth	r1, r5
 8007132:	fb02 8101 	mla	r1, r2, r1, r8
 8007136:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800713a:	0c2d      	lsrs	r5, r5, #16
 800713c:	fb02 c505 	mla	r5, r2, r5, ip
 8007140:	b289      	uxth	r1, r1
 8007142:	3301      	adds	r3, #1
 8007144:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007148:	429e      	cmp	r6, r3
 800714a:	f840 1b04 	str.w	r1, [r0], #4
 800714e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007152:	dcec      	bgt.n	800712e <__multadd+0x12>
 8007154:	f1b8 0f00 	cmp.w	r8, #0
 8007158:	d022      	beq.n	80071a0 <__multadd+0x84>
 800715a:	68a3      	ldr	r3, [r4, #8]
 800715c:	42b3      	cmp	r3, r6
 800715e:	dc19      	bgt.n	8007194 <__multadd+0x78>
 8007160:	6861      	ldr	r1, [r4, #4]
 8007162:	4638      	mov	r0, r7
 8007164:	3101      	adds	r1, #1
 8007166:	f7ff ff77 	bl	8007058 <_Balloc>
 800716a:	4605      	mov	r5, r0
 800716c:	b928      	cbnz	r0, 800717a <__multadd+0x5e>
 800716e:	4602      	mov	r2, r0
 8007170:	4b0d      	ldr	r3, [pc, #52]	; (80071a8 <__multadd+0x8c>)
 8007172:	480e      	ldr	r0, [pc, #56]	; (80071ac <__multadd+0x90>)
 8007174:	21b5      	movs	r1, #181	; 0xb5
 8007176:	f001 f8e9 	bl	800834c <__assert_func>
 800717a:	6922      	ldr	r2, [r4, #16]
 800717c:	3202      	adds	r2, #2
 800717e:	f104 010c 	add.w	r1, r4, #12
 8007182:	0092      	lsls	r2, r2, #2
 8007184:	300c      	adds	r0, #12
 8007186:	f7ff ff59 	bl	800703c <memcpy>
 800718a:	4621      	mov	r1, r4
 800718c:	4638      	mov	r0, r7
 800718e:	f7ff ffa3 	bl	80070d8 <_Bfree>
 8007192:	462c      	mov	r4, r5
 8007194:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007198:	3601      	adds	r6, #1
 800719a:	f8c3 8014 	str.w	r8, [r3, #20]
 800719e:	6126      	str	r6, [r4, #16]
 80071a0:	4620      	mov	r0, r4
 80071a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071a6:	bf00      	nop
 80071a8:	08008a3c 	.word	0x08008a3c
 80071ac:	08008b30 	.word	0x08008b30

080071b0 <__s2b>:
 80071b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071b4:	460c      	mov	r4, r1
 80071b6:	4615      	mov	r5, r2
 80071b8:	461f      	mov	r7, r3
 80071ba:	2209      	movs	r2, #9
 80071bc:	3308      	adds	r3, #8
 80071be:	4606      	mov	r6, r0
 80071c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80071c4:	2100      	movs	r1, #0
 80071c6:	2201      	movs	r2, #1
 80071c8:	429a      	cmp	r2, r3
 80071ca:	db09      	blt.n	80071e0 <__s2b+0x30>
 80071cc:	4630      	mov	r0, r6
 80071ce:	f7ff ff43 	bl	8007058 <_Balloc>
 80071d2:	b940      	cbnz	r0, 80071e6 <__s2b+0x36>
 80071d4:	4602      	mov	r2, r0
 80071d6:	4b19      	ldr	r3, [pc, #100]	; (800723c <__s2b+0x8c>)
 80071d8:	4819      	ldr	r0, [pc, #100]	; (8007240 <__s2b+0x90>)
 80071da:	21ce      	movs	r1, #206	; 0xce
 80071dc:	f001 f8b6 	bl	800834c <__assert_func>
 80071e0:	0052      	lsls	r2, r2, #1
 80071e2:	3101      	adds	r1, #1
 80071e4:	e7f0      	b.n	80071c8 <__s2b+0x18>
 80071e6:	9b08      	ldr	r3, [sp, #32]
 80071e8:	6143      	str	r3, [r0, #20]
 80071ea:	2d09      	cmp	r5, #9
 80071ec:	f04f 0301 	mov.w	r3, #1
 80071f0:	6103      	str	r3, [r0, #16]
 80071f2:	dd16      	ble.n	8007222 <__s2b+0x72>
 80071f4:	f104 0909 	add.w	r9, r4, #9
 80071f8:	46c8      	mov	r8, r9
 80071fa:	442c      	add	r4, r5
 80071fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007200:	4601      	mov	r1, r0
 8007202:	3b30      	subs	r3, #48	; 0x30
 8007204:	220a      	movs	r2, #10
 8007206:	4630      	mov	r0, r6
 8007208:	f7ff ff88 	bl	800711c <__multadd>
 800720c:	45a0      	cmp	r8, r4
 800720e:	d1f5      	bne.n	80071fc <__s2b+0x4c>
 8007210:	f1a5 0408 	sub.w	r4, r5, #8
 8007214:	444c      	add	r4, r9
 8007216:	1b2d      	subs	r5, r5, r4
 8007218:	1963      	adds	r3, r4, r5
 800721a:	42bb      	cmp	r3, r7
 800721c:	db04      	blt.n	8007228 <__s2b+0x78>
 800721e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007222:	340a      	adds	r4, #10
 8007224:	2509      	movs	r5, #9
 8007226:	e7f6      	b.n	8007216 <__s2b+0x66>
 8007228:	f814 3b01 	ldrb.w	r3, [r4], #1
 800722c:	4601      	mov	r1, r0
 800722e:	3b30      	subs	r3, #48	; 0x30
 8007230:	220a      	movs	r2, #10
 8007232:	4630      	mov	r0, r6
 8007234:	f7ff ff72 	bl	800711c <__multadd>
 8007238:	e7ee      	b.n	8007218 <__s2b+0x68>
 800723a:	bf00      	nop
 800723c:	08008a3c 	.word	0x08008a3c
 8007240:	08008b30 	.word	0x08008b30

08007244 <__hi0bits>:
 8007244:	0c03      	lsrs	r3, r0, #16
 8007246:	041b      	lsls	r3, r3, #16
 8007248:	b9d3      	cbnz	r3, 8007280 <__hi0bits+0x3c>
 800724a:	0400      	lsls	r0, r0, #16
 800724c:	2310      	movs	r3, #16
 800724e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007252:	bf04      	itt	eq
 8007254:	0200      	lsleq	r0, r0, #8
 8007256:	3308      	addeq	r3, #8
 8007258:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800725c:	bf04      	itt	eq
 800725e:	0100      	lsleq	r0, r0, #4
 8007260:	3304      	addeq	r3, #4
 8007262:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007266:	bf04      	itt	eq
 8007268:	0080      	lsleq	r0, r0, #2
 800726a:	3302      	addeq	r3, #2
 800726c:	2800      	cmp	r0, #0
 800726e:	db05      	blt.n	800727c <__hi0bits+0x38>
 8007270:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007274:	f103 0301 	add.w	r3, r3, #1
 8007278:	bf08      	it	eq
 800727a:	2320      	moveq	r3, #32
 800727c:	4618      	mov	r0, r3
 800727e:	4770      	bx	lr
 8007280:	2300      	movs	r3, #0
 8007282:	e7e4      	b.n	800724e <__hi0bits+0xa>

08007284 <__lo0bits>:
 8007284:	6803      	ldr	r3, [r0, #0]
 8007286:	f013 0207 	ands.w	r2, r3, #7
 800728a:	4601      	mov	r1, r0
 800728c:	d00b      	beq.n	80072a6 <__lo0bits+0x22>
 800728e:	07da      	lsls	r2, r3, #31
 8007290:	d424      	bmi.n	80072dc <__lo0bits+0x58>
 8007292:	0798      	lsls	r0, r3, #30
 8007294:	bf49      	itett	mi
 8007296:	085b      	lsrmi	r3, r3, #1
 8007298:	089b      	lsrpl	r3, r3, #2
 800729a:	2001      	movmi	r0, #1
 800729c:	600b      	strmi	r3, [r1, #0]
 800729e:	bf5c      	itt	pl
 80072a0:	600b      	strpl	r3, [r1, #0]
 80072a2:	2002      	movpl	r0, #2
 80072a4:	4770      	bx	lr
 80072a6:	b298      	uxth	r0, r3
 80072a8:	b9b0      	cbnz	r0, 80072d8 <__lo0bits+0x54>
 80072aa:	0c1b      	lsrs	r3, r3, #16
 80072ac:	2010      	movs	r0, #16
 80072ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 80072b2:	bf04      	itt	eq
 80072b4:	0a1b      	lsreq	r3, r3, #8
 80072b6:	3008      	addeq	r0, #8
 80072b8:	071a      	lsls	r2, r3, #28
 80072ba:	bf04      	itt	eq
 80072bc:	091b      	lsreq	r3, r3, #4
 80072be:	3004      	addeq	r0, #4
 80072c0:	079a      	lsls	r2, r3, #30
 80072c2:	bf04      	itt	eq
 80072c4:	089b      	lsreq	r3, r3, #2
 80072c6:	3002      	addeq	r0, #2
 80072c8:	07da      	lsls	r2, r3, #31
 80072ca:	d403      	bmi.n	80072d4 <__lo0bits+0x50>
 80072cc:	085b      	lsrs	r3, r3, #1
 80072ce:	f100 0001 	add.w	r0, r0, #1
 80072d2:	d005      	beq.n	80072e0 <__lo0bits+0x5c>
 80072d4:	600b      	str	r3, [r1, #0]
 80072d6:	4770      	bx	lr
 80072d8:	4610      	mov	r0, r2
 80072da:	e7e8      	b.n	80072ae <__lo0bits+0x2a>
 80072dc:	2000      	movs	r0, #0
 80072de:	4770      	bx	lr
 80072e0:	2020      	movs	r0, #32
 80072e2:	4770      	bx	lr

080072e4 <__i2b>:
 80072e4:	b510      	push	{r4, lr}
 80072e6:	460c      	mov	r4, r1
 80072e8:	2101      	movs	r1, #1
 80072ea:	f7ff feb5 	bl	8007058 <_Balloc>
 80072ee:	4602      	mov	r2, r0
 80072f0:	b928      	cbnz	r0, 80072fe <__i2b+0x1a>
 80072f2:	4b05      	ldr	r3, [pc, #20]	; (8007308 <__i2b+0x24>)
 80072f4:	4805      	ldr	r0, [pc, #20]	; (800730c <__i2b+0x28>)
 80072f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80072fa:	f001 f827 	bl	800834c <__assert_func>
 80072fe:	2301      	movs	r3, #1
 8007300:	6144      	str	r4, [r0, #20]
 8007302:	6103      	str	r3, [r0, #16]
 8007304:	bd10      	pop	{r4, pc}
 8007306:	bf00      	nop
 8007308:	08008a3c 	.word	0x08008a3c
 800730c:	08008b30 	.word	0x08008b30

08007310 <__multiply>:
 8007310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007314:	4614      	mov	r4, r2
 8007316:	690a      	ldr	r2, [r1, #16]
 8007318:	6923      	ldr	r3, [r4, #16]
 800731a:	429a      	cmp	r2, r3
 800731c:	bfb8      	it	lt
 800731e:	460b      	movlt	r3, r1
 8007320:	460d      	mov	r5, r1
 8007322:	bfbc      	itt	lt
 8007324:	4625      	movlt	r5, r4
 8007326:	461c      	movlt	r4, r3
 8007328:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800732c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007330:	68ab      	ldr	r3, [r5, #8]
 8007332:	6869      	ldr	r1, [r5, #4]
 8007334:	eb0a 0709 	add.w	r7, sl, r9
 8007338:	42bb      	cmp	r3, r7
 800733a:	b085      	sub	sp, #20
 800733c:	bfb8      	it	lt
 800733e:	3101      	addlt	r1, #1
 8007340:	f7ff fe8a 	bl	8007058 <_Balloc>
 8007344:	b930      	cbnz	r0, 8007354 <__multiply+0x44>
 8007346:	4602      	mov	r2, r0
 8007348:	4b42      	ldr	r3, [pc, #264]	; (8007454 <__multiply+0x144>)
 800734a:	4843      	ldr	r0, [pc, #268]	; (8007458 <__multiply+0x148>)
 800734c:	f240 115d 	movw	r1, #349	; 0x15d
 8007350:	f000 fffc 	bl	800834c <__assert_func>
 8007354:	f100 0614 	add.w	r6, r0, #20
 8007358:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800735c:	4633      	mov	r3, r6
 800735e:	2200      	movs	r2, #0
 8007360:	4543      	cmp	r3, r8
 8007362:	d31e      	bcc.n	80073a2 <__multiply+0x92>
 8007364:	f105 0c14 	add.w	ip, r5, #20
 8007368:	f104 0314 	add.w	r3, r4, #20
 800736c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007370:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007374:	9202      	str	r2, [sp, #8]
 8007376:	ebac 0205 	sub.w	r2, ip, r5
 800737a:	3a15      	subs	r2, #21
 800737c:	f022 0203 	bic.w	r2, r2, #3
 8007380:	3204      	adds	r2, #4
 8007382:	f105 0115 	add.w	r1, r5, #21
 8007386:	458c      	cmp	ip, r1
 8007388:	bf38      	it	cc
 800738a:	2204      	movcc	r2, #4
 800738c:	9201      	str	r2, [sp, #4]
 800738e:	9a02      	ldr	r2, [sp, #8]
 8007390:	9303      	str	r3, [sp, #12]
 8007392:	429a      	cmp	r2, r3
 8007394:	d808      	bhi.n	80073a8 <__multiply+0x98>
 8007396:	2f00      	cmp	r7, #0
 8007398:	dc55      	bgt.n	8007446 <__multiply+0x136>
 800739a:	6107      	str	r7, [r0, #16]
 800739c:	b005      	add	sp, #20
 800739e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a2:	f843 2b04 	str.w	r2, [r3], #4
 80073a6:	e7db      	b.n	8007360 <__multiply+0x50>
 80073a8:	f8b3 a000 	ldrh.w	sl, [r3]
 80073ac:	f1ba 0f00 	cmp.w	sl, #0
 80073b0:	d020      	beq.n	80073f4 <__multiply+0xe4>
 80073b2:	f105 0e14 	add.w	lr, r5, #20
 80073b6:	46b1      	mov	r9, r6
 80073b8:	2200      	movs	r2, #0
 80073ba:	f85e 4b04 	ldr.w	r4, [lr], #4
 80073be:	f8d9 b000 	ldr.w	fp, [r9]
 80073c2:	b2a1      	uxth	r1, r4
 80073c4:	fa1f fb8b 	uxth.w	fp, fp
 80073c8:	fb0a b101 	mla	r1, sl, r1, fp
 80073cc:	4411      	add	r1, r2
 80073ce:	f8d9 2000 	ldr.w	r2, [r9]
 80073d2:	0c24      	lsrs	r4, r4, #16
 80073d4:	0c12      	lsrs	r2, r2, #16
 80073d6:	fb0a 2404 	mla	r4, sl, r4, r2
 80073da:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80073de:	b289      	uxth	r1, r1
 80073e0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80073e4:	45f4      	cmp	ip, lr
 80073e6:	f849 1b04 	str.w	r1, [r9], #4
 80073ea:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80073ee:	d8e4      	bhi.n	80073ba <__multiply+0xaa>
 80073f0:	9901      	ldr	r1, [sp, #4]
 80073f2:	5072      	str	r2, [r6, r1]
 80073f4:	9a03      	ldr	r2, [sp, #12]
 80073f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80073fa:	3304      	adds	r3, #4
 80073fc:	f1b9 0f00 	cmp.w	r9, #0
 8007400:	d01f      	beq.n	8007442 <__multiply+0x132>
 8007402:	6834      	ldr	r4, [r6, #0]
 8007404:	f105 0114 	add.w	r1, r5, #20
 8007408:	46b6      	mov	lr, r6
 800740a:	f04f 0a00 	mov.w	sl, #0
 800740e:	880a      	ldrh	r2, [r1, #0]
 8007410:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007414:	fb09 b202 	mla	r2, r9, r2, fp
 8007418:	4492      	add	sl, r2
 800741a:	b2a4      	uxth	r4, r4
 800741c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007420:	f84e 4b04 	str.w	r4, [lr], #4
 8007424:	f851 4b04 	ldr.w	r4, [r1], #4
 8007428:	f8be 2000 	ldrh.w	r2, [lr]
 800742c:	0c24      	lsrs	r4, r4, #16
 800742e:	fb09 2404 	mla	r4, r9, r4, r2
 8007432:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007436:	458c      	cmp	ip, r1
 8007438:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800743c:	d8e7      	bhi.n	800740e <__multiply+0xfe>
 800743e:	9a01      	ldr	r2, [sp, #4]
 8007440:	50b4      	str	r4, [r6, r2]
 8007442:	3604      	adds	r6, #4
 8007444:	e7a3      	b.n	800738e <__multiply+0x7e>
 8007446:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1a5      	bne.n	800739a <__multiply+0x8a>
 800744e:	3f01      	subs	r7, #1
 8007450:	e7a1      	b.n	8007396 <__multiply+0x86>
 8007452:	bf00      	nop
 8007454:	08008a3c 	.word	0x08008a3c
 8007458:	08008b30 	.word	0x08008b30

0800745c <__pow5mult>:
 800745c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007460:	4615      	mov	r5, r2
 8007462:	f012 0203 	ands.w	r2, r2, #3
 8007466:	4606      	mov	r6, r0
 8007468:	460f      	mov	r7, r1
 800746a:	d007      	beq.n	800747c <__pow5mult+0x20>
 800746c:	4c25      	ldr	r4, [pc, #148]	; (8007504 <__pow5mult+0xa8>)
 800746e:	3a01      	subs	r2, #1
 8007470:	2300      	movs	r3, #0
 8007472:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007476:	f7ff fe51 	bl	800711c <__multadd>
 800747a:	4607      	mov	r7, r0
 800747c:	10ad      	asrs	r5, r5, #2
 800747e:	d03d      	beq.n	80074fc <__pow5mult+0xa0>
 8007480:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007482:	b97c      	cbnz	r4, 80074a4 <__pow5mult+0x48>
 8007484:	2010      	movs	r0, #16
 8007486:	f7ff fdbf 	bl	8007008 <malloc>
 800748a:	4602      	mov	r2, r0
 800748c:	6270      	str	r0, [r6, #36]	; 0x24
 800748e:	b928      	cbnz	r0, 800749c <__pow5mult+0x40>
 8007490:	4b1d      	ldr	r3, [pc, #116]	; (8007508 <__pow5mult+0xac>)
 8007492:	481e      	ldr	r0, [pc, #120]	; (800750c <__pow5mult+0xb0>)
 8007494:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007498:	f000 ff58 	bl	800834c <__assert_func>
 800749c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074a0:	6004      	str	r4, [r0, #0]
 80074a2:	60c4      	str	r4, [r0, #12]
 80074a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80074a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074ac:	b94c      	cbnz	r4, 80074c2 <__pow5mult+0x66>
 80074ae:	f240 2171 	movw	r1, #625	; 0x271
 80074b2:	4630      	mov	r0, r6
 80074b4:	f7ff ff16 	bl	80072e4 <__i2b>
 80074b8:	2300      	movs	r3, #0
 80074ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80074be:	4604      	mov	r4, r0
 80074c0:	6003      	str	r3, [r0, #0]
 80074c2:	f04f 0900 	mov.w	r9, #0
 80074c6:	07eb      	lsls	r3, r5, #31
 80074c8:	d50a      	bpl.n	80074e0 <__pow5mult+0x84>
 80074ca:	4639      	mov	r1, r7
 80074cc:	4622      	mov	r2, r4
 80074ce:	4630      	mov	r0, r6
 80074d0:	f7ff ff1e 	bl	8007310 <__multiply>
 80074d4:	4639      	mov	r1, r7
 80074d6:	4680      	mov	r8, r0
 80074d8:	4630      	mov	r0, r6
 80074da:	f7ff fdfd 	bl	80070d8 <_Bfree>
 80074de:	4647      	mov	r7, r8
 80074e0:	106d      	asrs	r5, r5, #1
 80074e2:	d00b      	beq.n	80074fc <__pow5mult+0xa0>
 80074e4:	6820      	ldr	r0, [r4, #0]
 80074e6:	b938      	cbnz	r0, 80074f8 <__pow5mult+0x9c>
 80074e8:	4622      	mov	r2, r4
 80074ea:	4621      	mov	r1, r4
 80074ec:	4630      	mov	r0, r6
 80074ee:	f7ff ff0f 	bl	8007310 <__multiply>
 80074f2:	6020      	str	r0, [r4, #0]
 80074f4:	f8c0 9000 	str.w	r9, [r0]
 80074f8:	4604      	mov	r4, r0
 80074fa:	e7e4      	b.n	80074c6 <__pow5mult+0x6a>
 80074fc:	4638      	mov	r0, r7
 80074fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007502:	bf00      	nop
 8007504:	08008c80 	.word	0x08008c80
 8007508:	080089c6 	.word	0x080089c6
 800750c:	08008b30 	.word	0x08008b30

08007510 <__lshift>:
 8007510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007514:	460c      	mov	r4, r1
 8007516:	6849      	ldr	r1, [r1, #4]
 8007518:	6923      	ldr	r3, [r4, #16]
 800751a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800751e:	68a3      	ldr	r3, [r4, #8]
 8007520:	4607      	mov	r7, r0
 8007522:	4691      	mov	r9, r2
 8007524:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007528:	f108 0601 	add.w	r6, r8, #1
 800752c:	42b3      	cmp	r3, r6
 800752e:	db0b      	blt.n	8007548 <__lshift+0x38>
 8007530:	4638      	mov	r0, r7
 8007532:	f7ff fd91 	bl	8007058 <_Balloc>
 8007536:	4605      	mov	r5, r0
 8007538:	b948      	cbnz	r0, 800754e <__lshift+0x3e>
 800753a:	4602      	mov	r2, r0
 800753c:	4b28      	ldr	r3, [pc, #160]	; (80075e0 <__lshift+0xd0>)
 800753e:	4829      	ldr	r0, [pc, #164]	; (80075e4 <__lshift+0xd4>)
 8007540:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007544:	f000 ff02 	bl	800834c <__assert_func>
 8007548:	3101      	adds	r1, #1
 800754a:	005b      	lsls	r3, r3, #1
 800754c:	e7ee      	b.n	800752c <__lshift+0x1c>
 800754e:	2300      	movs	r3, #0
 8007550:	f100 0114 	add.w	r1, r0, #20
 8007554:	f100 0210 	add.w	r2, r0, #16
 8007558:	4618      	mov	r0, r3
 800755a:	4553      	cmp	r3, sl
 800755c:	db33      	blt.n	80075c6 <__lshift+0xb6>
 800755e:	6920      	ldr	r0, [r4, #16]
 8007560:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007564:	f104 0314 	add.w	r3, r4, #20
 8007568:	f019 091f 	ands.w	r9, r9, #31
 800756c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007570:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007574:	d02b      	beq.n	80075ce <__lshift+0xbe>
 8007576:	f1c9 0e20 	rsb	lr, r9, #32
 800757a:	468a      	mov	sl, r1
 800757c:	2200      	movs	r2, #0
 800757e:	6818      	ldr	r0, [r3, #0]
 8007580:	fa00 f009 	lsl.w	r0, r0, r9
 8007584:	4302      	orrs	r2, r0
 8007586:	f84a 2b04 	str.w	r2, [sl], #4
 800758a:	f853 2b04 	ldr.w	r2, [r3], #4
 800758e:	459c      	cmp	ip, r3
 8007590:	fa22 f20e 	lsr.w	r2, r2, lr
 8007594:	d8f3      	bhi.n	800757e <__lshift+0x6e>
 8007596:	ebac 0304 	sub.w	r3, ip, r4
 800759a:	3b15      	subs	r3, #21
 800759c:	f023 0303 	bic.w	r3, r3, #3
 80075a0:	3304      	adds	r3, #4
 80075a2:	f104 0015 	add.w	r0, r4, #21
 80075a6:	4584      	cmp	ip, r0
 80075a8:	bf38      	it	cc
 80075aa:	2304      	movcc	r3, #4
 80075ac:	50ca      	str	r2, [r1, r3]
 80075ae:	b10a      	cbz	r2, 80075b4 <__lshift+0xa4>
 80075b0:	f108 0602 	add.w	r6, r8, #2
 80075b4:	3e01      	subs	r6, #1
 80075b6:	4638      	mov	r0, r7
 80075b8:	612e      	str	r6, [r5, #16]
 80075ba:	4621      	mov	r1, r4
 80075bc:	f7ff fd8c 	bl	80070d8 <_Bfree>
 80075c0:	4628      	mov	r0, r5
 80075c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80075ca:	3301      	adds	r3, #1
 80075cc:	e7c5      	b.n	800755a <__lshift+0x4a>
 80075ce:	3904      	subs	r1, #4
 80075d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80075d8:	459c      	cmp	ip, r3
 80075da:	d8f9      	bhi.n	80075d0 <__lshift+0xc0>
 80075dc:	e7ea      	b.n	80075b4 <__lshift+0xa4>
 80075de:	bf00      	nop
 80075e0:	08008a3c 	.word	0x08008a3c
 80075e4:	08008b30 	.word	0x08008b30

080075e8 <__mcmp>:
 80075e8:	b530      	push	{r4, r5, lr}
 80075ea:	6902      	ldr	r2, [r0, #16]
 80075ec:	690c      	ldr	r4, [r1, #16]
 80075ee:	1b12      	subs	r2, r2, r4
 80075f0:	d10e      	bne.n	8007610 <__mcmp+0x28>
 80075f2:	f100 0314 	add.w	r3, r0, #20
 80075f6:	3114      	adds	r1, #20
 80075f8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80075fc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007600:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007604:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007608:	42a5      	cmp	r5, r4
 800760a:	d003      	beq.n	8007614 <__mcmp+0x2c>
 800760c:	d305      	bcc.n	800761a <__mcmp+0x32>
 800760e:	2201      	movs	r2, #1
 8007610:	4610      	mov	r0, r2
 8007612:	bd30      	pop	{r4, r5, pc}
 8007614:	4283      	cmp	r3, r0
 8007616:	d3f3      	bcc.n	8007600 <__mcmp+0x18>
 8007618:	e7fa      	b.n	8007610 <__mcmp+0x28>
 800761a:	f04f 32ff 	mov.w	r2, #4294967295
 800761e:	e7f7      	b.n	8007610 <__mcmp+0x28>

08007620 <__mdiff>:
 8007620:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	460c      	mov	r4, r1
 8007626:	4606      	mov	r6, r0
 8007628:	4611      	mov	r1, r2
 800762a:	4620      	mov	r0, r4
 800762c:	4617      	mov	r7, r2
 800762e:	f7ff ffdb 	bl	80075e8 <__mcmp>
 8007632:	1e05      	subs	r5, r0, #0
 8007634:	d110      	bne.n	8007658 <__mdiff+0x38>
 8007636:	4629      	mov	r1, r5
 8007638:	4630      	mov	r0, r6
 800763a:	f7ff fd0d 	bl	8007058 <_Balloc>
 800763e:	b930      	cbnz	r0, 800764e <__mdiff+0x2e>
 8007640:	4b39      	ldr	r3, [pc, #228]	; (8007728 <__mdiff+0x108>)
 8007642:	4602      	mov	r2, r0
 8007644:	f240 2132 	movw	r1, #562	; 0x232
 8007648:	4838      	ldr	r0, [pc, #224]	; (800772c <__mdiff+0x10c>)
 800764a:	f000 fe7f 	bl	800834c <__assert_func>
 800764e:	2301      	movs	r3, #1
 8007650:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007654:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007658:	bfa4      	itt	ge
 800765a:	463b      	movge	r3, r7
 800765c:	4627      	movge	r7, r4
 800765e:	4630      	mov	r0, r6
 8007660:	6879      	ldr	r1, [r7, #4]
 8007662:	bfa6      	itte	ge
 8007664:	461c      	movge	r4, r3
 8007666:	2500      	movge	r5, #0
 8007668:	2501      	movlt	r5, #1
 800766a:	f7ff fcf5 	bl	8007058 <_Balloc>
 800766e:	b920      	cbnz	r0, 800767a <__mdiff+0x5a>
 8007670:	4b2d      	ldr	r3, [pc, #180]	; (8007728 <__mdiff+0x108>)
 8007672:	4602      	mov	r2, r0
 8007674:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007678:	e7e6      	b.n	8007648 <__mdiff+0x28>
 800767a:	693e      	ldr	r6, [r7, #16]
 800767c:	60c5      	str	r5, [r0, #12]
 800767e:	6925      	ldr	r5, [r4, #16]
 8007680:	f107 0114 	add.w	r1, r7, #20
 8007684:	f104 0914 	add.w	r9, r4, #20
 8007688:	f100 0e14 	add.w	lr, r0, #20
 800768c:	f107 0210 	add.w	r2, r7, #16
 8007690:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007694:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007698:	46f2      	mov	sl, lr
 800769a:	2700      	movs	r7, #0
 800769c:	f859 3b04 	ldr.w	r3, [r9], #4
 80076a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80076a4:	fa1f f883 	uxth.w	r8, r3
 80076a8:	fa17 f78b 	uxtah	r7, r7, fp
 80076ac:	0c1b      	lsrs	r3, r3, #16
 80076ae:	eba7 0808 	sub.w	r8, r7, r8
 80076b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80076b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80076ba:	fa1f f888 	uxth.w	r8, r8
 80076be:	141f      	asrs	r7, r3, #16
 80076c0:	454d      	cmp	r5, r9
 80076c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80076c6:	f84a 3b04 	str.w	r3, [sl], #4
 80076ca:	d8e7      	bhi.n	800769c <__mdiff+0x7c>
 80076cc:	1b2b      	subs	r3, r5, r4
 80076ce:	3b15      	subs	r3, #21
 80076d0:	f023 0303 	bic.w	r3, r3, #3
 80076d4:	3304      	adds	r3, #4
 80076d6:	3415      	adds	r4, #21
 80076d8:	42a5      	cmp	r5, r4
 80076da:	bf38      	it	cc
 80076dc:	2304      	movcc	r3, #4
 80076de:	4419      	add	r1, r3
 80076e0:	4473      	add	r3, lr
 80076e2:	469e      	mov	lr, r3
 80076e4:	460d      	mov	r5, r1
 80076e6:	4565      	cmp	r5, ip
 80076e8:	d30e      	bcc.n	8007708 <__mdiff+0xe8>
 80076ea:	f10c 0203 	add.w	r2, ip, #3
 80076ee:	1a52      	subs	r2, r2, r1
 80076f0:	f022 0203 	bic.w	r2, r2, #3
 80076f4:	3903      	subs	r1, #3
 80076f6:	458c      	cmp	ip, r1
 80076f8:	bf38      	it	cc
 80076fa:	2200      	movcc	r2, #0
 80076fc:	441a      	add	r2, r3
 80076fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007702:	b17b      	cbz	r3, 8007724 <__mdiff+0x104>
 8007704:	6106      	str	r6, [r0, #16]
 8007706:	e7a5      	b.n	8007654 <__mdiff+0x34>
 8007708:	f855 8b04 	ldr.w	r8, [r5], #4
 800770c:	fa17 f488 	uxtah	r4, r7, r8
 8007710:	1422      	asrs	r2, r4, #16
 8007712:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007716:	b2a4      	uxth	r4, r4
 8007718:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800771c:	f84e 4b04 	str.w	r4, [lr], #4
 8007720:	1417      	asrs	r7, r2, #16
 8007722:	e7e0      	b.n	80076e6 <__mdiff+0xc6>
 8007724:	3e01      	subs	r6, #1
 8007726:	e7ea      	b.n	80076fe <__mdiff+0xde>
 8007728:	08008a3c 	.word	0x08008a3c
 800772c:	08008b30 	.word	0x08008b30

08007730 <__ulp>:
 8007730:	b082      	sub	sp, #8
 8007732:	ed8d 0b00 	vstr	d0, [sp]
 8007736:	9b01      	ldr	r3, [sp, #4]
 8007738:	4912      	ldr	r1, [pc, #72]	; (8007784 <__ulp+0x54>)
 800773a:	4019      	ands	r1, r3
 800773c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007740:	2900      	cmp	r1, #0
 8007742:	dd05      	ble.n	8007750 <__ulp+0x20>
 8007744:	2200      	movs	r2, #0
 8007746:	460b      	mov	r3, r1
 8007748:	ec43 2b10 	vmov	d0, r2, r3
 800774c:	b002      	add	sp, #8
 800774e:	4770      	bx	lr
 8007750:	4249      	negs	r1, r1
 8007752:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007756:	ea4f 5021 	mov.w	r0, r1, asr #20
 800775a:	f04f 0200 	mov.w	r2, #0
 800775e:	f04f 0300 	mov.w	r3, #0
 8007762:	da04      	bge.n	800776e <__ulp+0x3e>
 8007764:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007768:	fa41 f300 	asr.w	r3, r1, r0
 800776c:	e7ec      	b.n	8007748 <__ulp+0x18>
 800776e:	f1a0 0114 	sub.w	r1, r0, #20
 8007772:	291e      	cmp	r1, #30
 8007774:	bfda      	itte	le
 8007776:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800777a:	fa20 f101 	lsrle.w	r1, r0, r1
 800777e:	2101      	movgt	r1, #1
 8007780:	460a      	mov	r2, r1
 8007782:	e7e1      	b.n	8007748 <__ulp+0x18>
 8007784:	7ff00000 	.word	0x7ff00000

08007788 <__b2d>:
 8007788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800778a:	6905      	ldr	r5, [r0, #16]
 800778c:	f100 0714 	add.w	r7, r0, #20
 8007790:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007794:	1f2e      	subs	r6, r5, #4
 8007796:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800779a:	4620      	mov	r0, r4
 800779c:	f7ff fd52 	bl	8007244 <__hi0bits>
 80077a0:	f1c0 0320 	rsb	r3, r0, #32
 80077a4:	280a      	cmp	r0, #10
 80077a6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007824 <__b2d+0x9c>
 80077aa:	600b      	str	r3, [r1, #0]
 80077ac:	dc14      	bgt.n	80077d8 <__b2d+0x50>
 80077ae:	f1c0 0e0b 	rsb	lr, r0, #11
 80077b2:	fa24 f10e 	lsr.w	r1, r4, lr
 80077b6:	42b7      	cmp	r7, r6
 80077b8:	ea41 030c 	orr.w	r3, r1, ip
 80077bc:	bf34      	ite	cc
 80077be:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80077c2:	2100      	movcs	r1, #0
 80077c4:	3015      	adds	r0, #21
 80077c6:	fa04 f000 	lsl.w	r0, r4, r0
 80077ca:	fa21 f10e 	lsr.w	r1, r1, lr
 80077ce:	ea40 0201 	orr.w	r2, r0, r1
 80077d2:	ec43 2b10 	vmov	d0, r2, r3
 80077d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077d8:	42b7      	cmp	r7, r6
 80077da:	bf3a      	itte	cc
 80077dc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80077e0:	f1a5 0608 	subcc.w	r6, r5, #8
 80077e4:	2100      	movcs	r1, #0
 80077e6:	380b      	subs	r0, #11
 80077e8:	d017      	beq.n	800781a <__b2d+0x92>
 80077ea:	f1c0 0c20 	rsb	ip, r0, #32
 80077ee:	fa04 f500 	lsl.w	r5, r4, r0
 80077f2:	42be      	cmp	r6, r7
 80077f4:	fa21 f40c 	lsr.w	r4, r1, ip
 80077f8:	ea45 0504 	orr.w	r5, r5, r4
 80077fc:	bf8c      	ite	hi
 80077fe:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007802:	2400      	movls	r4, #0
 8007804:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007808:	fa01 f000 	lsl.w	r0, r1, r0
 800780c:	fa24 f40c 	lsr.w	r4, r4, ip
 8007810:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007814:	ea40 0204 	orr.w	r2, r0, r4
 8007818:	e7db      	b.n	80077d2 <__b2d+0x4a>
 800781a:	ea44 030c 	orr.w	r3, r4, ip
 800781e:	460a      	mov	r2, r1
 8007820:	e7d7      	b.n	80077d2 <__b2d+0x4a>
 8007822:	bf00      	nop
 8007824:	3ff00000 	.word	0x3ff00000

08007828 <__d2b>:
 8007828:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800782c:	4689      	mov	r9, r1
 800782e:	2101      	movs	r1, #1
 8007830:	ec57 6b10 	vmov	r6, r7, d0
 8007834:	4690      	mov	r8, r2
 8007836:	f7ff fc0f 	bl	8007058 <_Balloc>
 800783a:	4604      	mov	r4, r0
 800783c:	b930      	cbnz	r0, 800784c <__d2b+0x24>
 800783e:	4602      	mov	r2, r0
 8007840:	4b25      	ldr	r3, [pc, #148]	; (80078d8 <__d2b+0xb0>)
 8007842:	4826      	ldr	r0, [pc, #152]	; (80078dc <__d2b+0xb4>)
 8007844:	f240 310a 	movw	r1, #778	; 0x30a
 8007848:	f000 fd80 	bl	800834c <__assert_func>
 800784c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007850:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007854:	bb35      	cbnz	r5, 80078a4 <__d2b+0x7c>
 8007856:	2e00      	cmp	r6, #0
 8007858:	9301      	str	r3, [sp, #4]
 800785a:	d028      	beq.n	80078ae <__d2b+0x86>
 800785c:	4668      	mov	r0, sp
 800785e:	9600      	str	r6, [sp, #0]
 8007860:	f7ff fd10 	bl	8007284 <__lo0bits>
 8007864:	9900      	ldr	r1, [sp, #0]
 8007866:	b300      	cbz	r0, 80078aa <__d2b+0x82>
 8007868:	9a01      	ldr	r2, [sp, #4]
 800786a:	f1c0 0320 	rsb	r3, r0, #32
 800786e:	fa02 f303 	lsl.w	r3, r2, r3
 8007872:	430b      	orrs	r3, r1
 8007874:	40c2      	lsrs	r2, r0
 8007876:	6163      	str	r3, [r4, #20]
 8007878:	9201      	str	r2, [sp, #4]
 800787a:	9b01      	ldr	r3, [sp, #4]
 800787c:	61a3      	str	r3, [r4, #24]
 800787e:	2b00      	cmp	r3, #0
 8007880:	bf14      	ite	ne
 8007882:	2202      	movne	r2, #2
 8007884:	2201      	moveq	r2, #1
 8007886:	6122      	str	r2, [r4, #16]
 8007888:	b1d5      	cbz	r5, 80078c0 <__d2b+0x98>
 800788a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800788e:	4405      	add	r5, r0
 8007890:	f8c9 5000 	str.w	r5, [r9]
 8007894:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007898:	f8c8 0000 	str.w	r0, [r8]
 800789c:	4620      	mov	r0, r4
 800789e:	b003      	add	sp, #12
 80078a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078a8:	e7d5      	b.n	8007856 <__d2b+0x2e>
 80078aa:	6161      	str	r1, [r4, #20]
 80078ac:	e7e5      	b.n	800787a <__d2b+0x52>
 80078ae:	a801      	add	r0, sp, #4
 80078b0:	f7ff fce8 	bl	8007284 <__lo0bits>
 80078b4:	9b01      	ldr	r3, [sp, #4]
 80078b6:	6163      	str	r3, [r4, #20]
 80078b8:	2201      	movs	r2, #1
 80078ba:	6122      	str	r2, [r4, #16]
 80078bc:	3020      	adds	r0, #32
 80078be:	e7e3      	b.n	8007888 <__d2b+0x60>
 80078c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078c8:	f8c9 0000 	str.w	r0, [r9]
 80078cc:	6918      	ldr	r0, [r3, #16]
 80078ce:	f7ff fcb9 	bl	8007244 <__hi0bits>
 80078d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80078d6:	e7df      	b.n	8007898 <__d2b+0x70>
 80078d8:	08008a3c 	.word	0x08008a3c
 80078dc:	08008b30 	.word	0x08008b30

080078e0 <__ratio>:
 80078e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e4:	4688      	mov	r8, r1
 80078e6:	4669      	mov	r1, sp
 80078e8:	4681      	mov	r9, r0
 80078ea:	f7ff ff4d 	bl	8007788 <__b2d>
 80078ee:	a901      	add	r1, sp, #4
 80078f0:	4640      	mov	r0, r8
 80078f2:	ec55 4b10 	vmov	r4, r5, d0
 80078f6:	f7ff ff47 	bl	8007788 <__b2d>
 80078fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80078fe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007902:	eba3 0c02 	sub.w	ip, r3, r2
 8007906:	e9dd 3200 	ldrd	r3, r2, [sp]
 800790a:	1a9b      	subs	r3, r3, r2
 800790c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007910:	ec51 0b10 	vmov	r0, r1, d0
 8007914:	2b00      	cmp	r3, #0
 8007916:	bfd6      	itet	le
 8007918:	460a      	movle	r2, r1
 800791a:	462a      	movgt	r2, r5
 800791c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007920:	468b      	mov	fp, r1
 8007922:	462f      	mov	r7, r5
 8007924:	bfd4      	ite	le
 8007926:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800792a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800792e:	4620      	mov	r0, r4
 8007930:	ee10 2a10 	vmov	r2, s0
 8007934:	465b      	mov	r3, fp
 8007936:	4639      	mov	r1, r7
 8007938:	f7f8 ff90 	bl	800085c <__aeabi_ddiv>
 800793c:	ec41 0b10 	vmov	d0, r0, r1
 8007940:	b003      	add	sp, #12
 8007942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007946 <__copybits>:
 8007946:	3901      	subs	r1, #1
 8007948:	b570      	push	{r4, r5, r6, lr}
 800794a:	1149      	asrs	r1, r1, #5
 800794c:	6914      	ldr	r4, [r2, #16]
 800794e:	3101      	adds	r1, #1
 8007950:	f102 0314 	add.w	r3, r2, #20
 8007954:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007958:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800795c:	1f05      	subs	r5, r0, #4
 800795e:	42a3      	cmp	r3, r4
 8007960:	d30c      	bcc.n	800797c <__copybits+0x36>
 8007962:	1aa3      	subs	r3, r4, r2
 8007964:	3b11      	subs	r3, #17
 8007966:	f023 0303 	bic.w	r3, r3, #3
 800796a:	3211      	adds	r2, #17
 800796c:	42a2      	cmp	r2, r4
 800796e:	bf88      	it	hi
 8007970:	2300      	movhi	r3, #0
 8007972:	4418      	add	r0, r3
 8007974:	2300      	movs	r3, #0
 8007976:	4288      	cmp	r0, r1
 8007978:	d305      	bcc.n	8007986 <__copybits+0x40>
 800797a:	bd70      	pop	{r4, r5, r6, pc}
 800797c:	f853 6b04 	ldr.w	r6, [r3], #4
 8007980:	f845 6f04 	str.w	r6, [r5, #4]!
 8007984:	e7eb      	b.n	800795e <__copybits+0x18>
 8007986:	f840 3b04 	str.w	r3, [r0], #4
 800798a:	e7f4      	b.n	8007976 <__copybits+0x30>

0800798c <__any_on>:
 800798c:	f100 0214 	add.w	r2, r0, #20
 8007990:	6900      	ldr	r0, [r0, #16]
 8007992:	114b      	asrs	r3, r1, #5
 8007994:	4298      	cmp	r0, r3
 8007996:	b510      	push	{r4, lr}
 8007998:	db11      	blt.n	80079be <__any_on+0x32>
 800799a:	dd0a      	ble.n	80079b2 <__any_on+0x26>
 800799c:	f011 011f 	ands.w	r1, r1, #31
 80079a0:	d007      	beq.n	80079b2 <__any_on+0x26>
 80079a2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80079a6:	fa24 f001 	lsr.w	r0, r4, r1
 80079aa:	fa00 f101 	lsl.w	r1, r0, r1
 80079ae:	428c      	cmp	r4, r1
 80079b0:	d10b      	bne.n	80079ca <__any_on+0x3e>
 80079b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d803      	bhi.n	80079c2 <__any_on+0x36>
 80079ba:	2000      	movs	r0, #0
 80079bc:	bd10      	pop	{r4, pc}
 80079be:	4603      	mov	r3, r0
 80079c0:	e7f7      	b.n	80079b2 <__any_on+0x26>
 80079c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80079c6:	2900      	cmp	r1, #0
 80079c8:	d0f5      	beq.n	80079b6 <__any_on+0x2a>
 80079ca:	2001      	movs	r0, #1
 80079cc:	e7f6      	b.n	80079bc <__any_on+0x30>

080079ce <_calloc_r>:
 80079ce:	b513      	push	{r0, r1, r4, lr}
 80079d0:	434a      	muls	r2, r1
 80079d2:	4611      	mov	r1, r2
 80079d4:	9201      	str	r2, [sp, #4]
 80079d6:	f000 f859 	bl	8007a8c <_malloc_r>
 80079da:	4604      	mov	r4, r0
 80079dc:	b118      	cbz	r0, 80079e6 <_calloc_r+0x18>
 80079de:	9a01      	ldr	r2, [sp, #4]
 80079e0:	2100      	movs	r1, #0
 80079e2:	f7fc fab9 	bl	8003f58 <memset>
 80079e6:	4620      	mov	r0, r4
 80079e8:	b002      	add	sp, #8
 80079ea:	bd10      	pop	{r4, pc}

080079ec <_free_r>:
 80079ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079ee:	2900      	cmp	r1, #0
 80079f0:	d048      	beq.n	8007a84 <_free_r+0x98>
 80079f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079f6:	9001      	str	r0, [sp, #4]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f1a1 0404 	sub.w	r4, r1, #4
 80079fe:	bfb8      	it	lt
 8007a00:	18e4      	addlt	r4, r4, r3
 8007a02:	f000 fe35 	bl	8008670 <__malloc_lock>
 8007a06:	4a20      	ldr	r2, [pc, #128]	; (8007a88 <_free_r+0x9c>)
 8007a08:	9801      	ldr	r0, [sp, #4]
 8007a0a:	6813      	ldr	r3, [r2, #0]
 8007a0c:	4615      	mov	r5, r2
 8007a0e:	b933      	cbnz	r3, 8007a1e <_free_r+0x32>
 8007a10:	6063      	str	r3, [r4, #4]
 8007a12:	6014      	str	r4, [r2, #0]
 8007a14:	b003      	add	sp, #12
 8007a16:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a1a:	f000 be2f 	b.w	800867c <__malloc_unlock>
 8007a1e:	42a3      	cmp	r3, r4
 8007a20:	d90b      	bls.n	8007a3a <_free_r+0x4e>
 8007a22:	6821      	ldr	r1, [r4, #0]
 8007a24:	1862      	adds	r2, r4, r1
 8007a26:	4293      	cmp	r3, r2
 8007a28:	bf04      	itt	eq
 8007a2a:	681a      	ldreq	r2, [r3, #0]
 8007a2c:	685b      	ldreq	r3, [r3, #4]
 8007a2e:	6063      	str	r3, [r4, #4]
 8007a30:	bf04      	itt	eq
 8007a32:	1852      	addeq	r2, r2, r1
 8007a34:	6022      	streq	r2, [r4, #0]
 8007a36:	602c      	str	r4, [r5, #0]
 8007a38:	e7ec      	b.n	8007a14 <_free_r+0x28>
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	b10b      	cbz	r3, 8007a44 <_free_r+0x58>
 8007a40:	42a3      	cmp	r3, r4
 8007a42:	d9fa      	bls.n	8007a3a <_free_r+0x4e>
 8007a44:	6811      	ldr	r1, [r2, #0]
 8007a46:	1855      	adds	r5, r2, r1
 8007a48:	42a5      	cmp	r5, r4
 8007a4a:	d10b      	bne.n	8007a64 <_free_r+0x78>
 8007a4c:	6824      	ldr	r4, [r4, #0]
 8007a4e:	4421      	add	r1, r4
 8007a50:	1854      	adds	r4, r2, r1
 8007a52:	42a3      	cmp	r3, r4
 8007a54:	6011      	str	r1, [r2, #0]
 8007a56:	d1dd      	bne.n	8007a14 <_free_r+0x28>
 8007a58:	681c      	ldr	r4, [r3, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	6053      	str	r3, [r2, #4]
 8007a5e:	4421      	add	r1, r4
 8007a60:	6011      	str	r1, [r2, #0]
 8007a62:	e7d7      	b.n	8007a14 <_free_r+0x28>
 8007a64:	d902      	bls.n	8007a6c <_free_r+0x80>
 8007a66:	230c      	movs	r3, #12
 8007a68:	6003      	str	r3, [r0, #0]
 8007a6a:	e7d3      	b.n	8007a14 <_free_r+0x28>
 8007a6c:	6825      	ldr	r5, [r4, #0]
 8007a6e:	1961      	adds	r1, r4, r5
 8007a70:	428b      	cmp	r3, r1
 8007a72:	bf04      	itt	eq
 8007a74:	6819      	ldreq	r1, [r3, #0]
 8007a76:	685b      	ldreq	r3, [r3, #4]
 8007a78:	6063      	str	r3, [r4, #4]
 8007a7a:	bf04      	itt	eq
 8007a7c:	1949      	addeq	r1, r1, r5
 8007a7e:	6021      	streq	r1, [r4, #0]
 8007a80:	6054      	str	r4, [r2, #4]
 8007a82:	e7c7      	b.n	8007a14 <_free_r+0x28>
 8007a84:	b003      	add	sp, #12
 8007a86:	bd30      	pop	{r4, r5, pc}
 8007a88:	20000200 	.word	0x20000200

08007a8c <_malloc_r>:
 8007a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8e:	1ccd      	adds	r5, r1, #3
 8007a90:	f025 0503 	bic.w	r5, r5, #3
 8007a94:	3508      	adds	r5, #8
 8007a96:	2d0c      	cmp	r5, #12
 8007a98:	bf38      	it	cc
 8007a9a:	250c      	movcc	r5, #12
 8007a9c:	2d00      	cmp	r5, #0
 8007a9e:	4606      	mov	r6, r0
 8007aa0:	db01      	blt.n	8007aa6 <_malloc_r+0x1a>
 8007aa2:	42a9      	cmp	r1, r5
 8007aa4:	d903      	bls.n	8007aae <_malloc_r+0x22>
 8007aa6:	230c      	movs	r3, #12
 8007aa8:	6033      	str	r3, [r6, #0]
 8007aaa:	2000      	movs	r0, #0
 8007aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007aae:	f000 fddf 	bl	8008670 <__malloc_lock>
 8007ab2:	4921      	ldr	r1, [pc, #132]	; (8007b38 <_malloc_r+0xac>)
 8007ab4:	680a      	ldr	r2, [r1, #0]
 8007ab6:	4614      	mov	r4, r2
 8007ab8:	b99c      	cbnz	r4, 8007ae2 <_malloc_r+0x56>
 8007aba:	4f20      	ldr	r7, [pc, #128]	; (8007b3c <_malloc_r+0xb0>)
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	b923      	cbnz	r3, 8007aca <_malloc_r+0x3e>
 8007ac0:	4621      	mov	r1, r4
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	f000 fafc 	bl	80080c0 <_sbrk_r>
 8007ac8:	6038      	str	r0, [r7, #0]
 8007aca:	4629      	mov	r1, r5
 8007acc:	4630      	mov	r0, r6
 8007ace:	f000 faf7 	bl	80080c0 <_sbrk_r>
 8007ad2:	1c43      	adds	r3, r0, #1
 8007ad4:	d123      	bne.n	8007b1e <_malloc_r+0x92>
 8007ad6:	230c      	movs	r3, #12
 8007ad8:	6033      	str	r3, [r6, #0]
 8007ada:	4630      	mov	r0, r6
 8007adc:	f000 fdce 	bl	800867c <__malloc_unlock>
 8007ae0:	e7e3      	b.n	8007aaa <_malloc_r+0x1e>
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	1b5b      	subs	r3, r3, r5
 8007ae6:	d417      	bmi.n	8007b18 <_malloc_r+0x8c>
 8007ae8:	2b0b      	cmp	r3, #11
 8007aea:	d903      	bls.n	8007af4 <_malloc_r+0x68>
 8007aec:	6023      	str	r3, [r4, #0]
 8007aee:	441c      	add	r4, r3
 8007af0:	6025      	str	r5, [r4, #0]
 8007af2:	e004      	b.n	8007afe <_malloc_r+0x72>
 8007af4:	6863      	ldr	r3, [r4, #4]
 8007af6:	42a2      	cmp	r2, r4
 8007af8:	bf0c      	ite	eq
 8007afa:	600b      	streq	r3, [r1, #0]
 8007afc:	6053      	strne	r3, [r2, #4]
 8007afe:	4630      	mov	r0, r6
 8007b00:	f000 fdbc 	bl	800867c <__malloc_unlock>
 8007b04:	f104 000b 	add.w	r0, r4, #11
 8007b08:	1d23      	adds	r3, r4, #4
 8007b0a:	f020 0007 	bic.w	r0, r0, #7
 8007b0e:	1ac2      	subs	r2, r0, r3
 8007b10:	d0cc      	beq.n	8007aac <_malloc_r+0x20>
 8007b12:	1a1b      	subs	r3, r3, r0
 8007b14:	50a3      	str	r3, [r4, r2]
 8007b16:	e7c9      	b.n	8007aac <_malloc_r+0x20>
 8007b18:	4622      	mov	r2, r4
 8007b1a:	6864      	ldr	r4, [r4, #4]
 8007b1c:	e7cc      	b.n	8007ab8 <_malloc_r+0x2c>
 8007b1e:	1cc4      	adds	r4, r0, #3
 8007b20:	f024 0403 	bic.w	r4, r4, #3
 8007b24:	42a0      	cmp	r0, r4
 8007b26:	d0e3      	beq.n	8007af0 <_malloc_r+0x64>
 8007b28:	1a21      	subs	r1, r4, r0
 8007b2a:	4630      	mov	r0, r6
 8007b2c:	f000 fac8 	bl	80080c0 <_sbrk_r>
 8007b30:	3001      	adds	r0, #1
 8007b32:	d1dd      	bne.n	8007af0 <_malloc_r+0x64>
 8007b34:	e7cf      	b.n	8007ad6 <_malloc_r+0x4a>
 8007b36:	bf00      	nop
 8007b38:	20000200 	.word	0x20000200
 8007b3c:	20000204 	.word	0x20000204

08007b40 <__ssputs_r>:
 8007b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b44:	688e      	ldr	r6, [r1, #8]
 8007b46:	429e      	cmp	r6, r3
 8007b48:	4682      	mov	sl, r0
 8007b4a:	460c      	mov	r4, r1
 8007b4c:	4690      	mov	r8, r2
 8007b4e:	461f      	mov	r7, r3
 8007b50:	d838      	bhi.n	8007bc4 <__ssputs_r+0x84>
 8007b52:	898a      	ldrh	r2, [r1, #12]
 8007b54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b58:	d032      	beq.n	8007bc0 <__ssputs_r+0x80>
 8007b5a:	6825      	ldr	r5, [r4, #0]
 8007b5c:	6909      	ldr	r1, [r1, #16]
 8007b5e:	eba5 0901 	sub.w	r9, r5, r1
 8007b62:	6965      	ldr	r5, [r4, #20]
 8007b64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	444b      	add	r3, r9
 8007b70:	106d      	asrs	r5, r5, #1
 8007b72:	429d      	cmp	r5, r3
 8007b74:	bf38      	it	cc
 8007b76:	461d      	movcc	r5, r3
 8007b78:	0553      	lsls	r3, r2, #21
 8007b7a:	d531      	bpl.n	8007be0 <__ssputs_r+0xa0>
 8007b7c:	4629      	mov	r1, r5
 8007b7e:	f7ff ff85 	bl	8007a8c <_malloc_r>
 8007b82:	4606      	mov	r6, r0
 8007b84:	b950      	cbnz	r0, 8007b9c <__ssputs_r+0x5c>
 8007b86:	230c      	movs	r3, #12
 8007b88:	f8ca 3000 	str.w	r3, [sl]
 8007b8c:	89a3      	ldrh	r3, [r4, #12]
 8007b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b92:	81a3      	strh	r3, [r4, #12]
 8007b94:	f04f 30ff 	mov.w	r0, #4294967295
 8007b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b9c:	6921      	ldr	r1, [r4, #16]
 8007b9e:	464a      	mov	r2, r9
 8007ba0:	f7ff fa4c 	bl	800703c <memcpy>
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bae:	81a3      	strh	r3, [r4, #12]
 8007bb0:	6126      	str	r6, [r4, #16]
 8007bb2:	6165      	str	r5, [r4, #20]
 8007bb4:	444e      	add	r6, r9
 8007bb6:	eba5 0509 	sub.w	r5, r5, r9
 8007bba:	6026      	str	r6, [r4, #0]
 8007bbc:	60a5      	str	r5, [r4, #8]
 8007bbe:	463e      	mov	r6, r7
 8007bc0:	42be      	cmp	r6, r7
 8007bc2:	d900      	bls.n	8007bc6 <__ssputs_r+0x86>
 8007bc4:	463e      	mov	r6, r7
 8007bc6:	4632      	mov	r2, r6
 8007bc8:	6820      	ldr	r0, [r4, #0]
 8007bca:	4641      	mov	r1, r8
 8007bcc:	f000 fd36 	bl	800863c <memmove>
 8007bd0:	68a3      	ldr	r3, [r4, #8]
 8007bd2:	6822      	ldr	r2, [r4, #0]
 8007bd4:	1b9b      	subs	r3, r3, r6
 8007bd6:	4432      	add	r2, r6
 8007bd8:	60a3      	str	r3, [r4, #8]
 8007bda:	6022      	str	r2, [r4, #0]
 8007bdc:	2000      	movs	r0, #0
 8007bde:	e7db      	b.n	8007b98 <__ssputs_r+0x58>
 8007be0:	462a      	mov	r2, r5
 8007be2:	f000 fd51 	bl	8008688 <_realloc_r>
 8007be6:	4606      	mov	r6, r0
 8007be8:	2800      	cmp	r0, #0
 8007bea:	d1e1      	bne.n	8007bb0 <__ssputs_r+0x70>
 8007bec:	6921      	ldr	r1, [r4, #16]
 8007bee:	4650      	mov	r0, sl
 8007bf0:	f7ff fefc 	bl	80079ec <_free_r>
 8007bf4:	e7c7      	b.n	8007b86 <__ssputs_r+0x46>
	...

08007bf8 <_svfiprintf_r>:
 8007bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bfc:	4698      	mov	r8, r3
 8007bfe:	898b      	ldrh	r3, [r1, #12]
 8007c00:	061b      	lsls	r3, r3, #24
 8007c02:	b09d      	sub	sp, #116	; 0x74
 8007c04:	4607      	mov	r7, r0
 8007c06:	460d      	mov	r5, r1
 8007c08:	4614      	mov	r4, r2
 8007c0a:	d50e      	bpl.n	8007c2a <_svfiprintf_r+0x32>
 8007c0c:	690b      	ldr	r3, [r1, #16]
 8007c0e:	b963      	cbnz	r3, 8007c2a <_svfiprintf_r+0x32>
 8007c10:	2140      	movs	r1, #64	; 0x40
 8007c12:	f7ff ff3b 	bl	8007a8c <_malloc_r>
 8007c16:	6028      	str	r0, [r5, #0]
 8007c18:	6128      	str	r0, [r5, #16]
 8007c1a:	b920      	cbnz	r0, 8007c26 <_svfiprintf_r+0x2e>
 8007c1c:	230c      	movs	r3, #12
 8007c1e:	603b      	str	r3, [r7, #0]
 8007c20:	f04f 30ff 	mov.w	r0, #4294967295
 8007c24:	e0d1      	b.n	8007dca <_svfiprintf_r+0x1d2>
 8007c26:	2340      	movs	r3, #64	; 0x40
 8007c28:	616b      	str	r3, [r5, #20]
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	9309      	str	r3, [sp, #36]	; 0x24
 8007c2e:	2320      	movs	r3, #32
 8007c30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c34:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c38:	2330      	movs	r3, #48	; 0x30
 8007c3a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007de4 <_svfiprintf_r+0x1ec>
 8007c3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c42:	f04f 0901 	mov.w	r9, #1
 8007c46:	4623      	mov	r3, r4
 8007c48:	469a      	mov	sl, r3
 8007c4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c4e:	b10a      	cbz	r2, 8007c54 <_svfiprintf_r+0x5c>
 8007c50:	2a25      	cmp	r2, #37	; 0x25
 8007c52:	d1f9      	bne.n	8007c48 <_svfiprintf_r+0x50>
 8007c54:	ebba 0b04 	subs.w	fp, sl, r4
 8007c58:	d00b      	beq.n	8007c72 <_svfiprintf_r+0x7a>
 8007c5a:	465b      	mov	r3, fp
 8007c5c:	4622      	mov	r2, r4
 8007c5e:	4629      	mov	r1, r5
 8007c60:	4638      	mov	r0, r7
 8007c62:	f7ff ff6d 	bl	8007b40 <__ssputs_r>
 8007c66:	3001      	adds	r0, #1
 8007c68:	f000 80aa 	beq.w	8007dc0 <_svfiprintf_r+0x1c8>
 8007c6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c6e:	445a      	add	r2, fp
 8007c70:	9209      	str	r2, [sp, #36]	; 0x24
 8007c72:	f89a 3000 	ldrb.w	r3, [sl]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f000 80a2 	beq.w	8007dc0 <_svfiprintf_r+0x1c8>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c86:	f10a 0a01 	add.w	sl, sl, #1
 8007c8a:	9304      	str	r3, [sp, #16]
 8007c8c:	9307      	str	r3, [sp, #28]
 8007c8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c92:	931a      	str	r3, [sp, #104]	; 0x68
 8007c94:	4654      	mov	r4, sl
 8007c96:	2205      	movs	r2, #5
 8007c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c9c:	4851      	ldr	r0, [pc, #324]	; (8007de4 <_svfiprintf_r+0x1ec>)
 8007c9e:	f7f8 faa7 	bl	80001f0 <memchr>
 8007ca2:	9a04      	ldr	r2, [sp, #16]
 8007ca4:	b9d8      	cbnz	r0, 8007cde <_svfiprintf_r+0xe6>
 8007ca6:	06d0      	lsls	r0, r2, #27
 8007ca8:	bf44      	itt	mi
 8007caa:	2320      	movmi	r3, #32
 8007cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cb0:	0711      	lsls	r1, r2, #28
 8007cb2:	bf44      	itt	mi
 8007cb4:	232b      	movmi	r3, #43	; 0x2b
 8007cb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cba:	f89a 3000 	ldrb.w	r3, [sl]
 8007cbe:	2b2a      	cmp	r3, #42	; 0x2a
 8007cc0:	d015      	beq.n	8007cee <_svfiprintf_r+0xf6>
 8007cc2:	9a07      	ldr	r2, [sp, #28]
 8007cc4:	4654      	mov	r4, sl
 8007cc6:	2000      	movs	r0, #0
 8007cc8:	f04f 0c0a 	mov.w	ip, #10
 8007ccc:	4621      	mov	r1, r4
 8007cce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cd2:	3b30      	subs	r3, #48	; 0x30
 8007cd4:	2b09      	cmp	r3, #9
 8007cd6:	d94e      	bls.n	8007d76 <_svfiprintf_r+0x17e>
 8007cd8:	b1b0      	cbz	r0, 8007d08 <_svfiprintf_r+0x110>
 8007cda:	9207      	str	r2, [sp, #28]
 8007cdc:	e014      	b.n	8007d08 <_svfiprintf_r+0x110>
 8007cde:	eba0 0308 	sub.w	r3, r0, r8
 8007ce2:	fa09 f303 	lsl.w	r3, r9, r3
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	9304      	str	r3, [sp, #16]
 8007cea:	46a2      	mov	sl, r4
 8007cec:	e7d2      	b.n	8007c94 <_svfiprintf_r+0x9c>
 8007cee:	9b03      	ldr	r3, [sp, #12]
 8007cf0:	1d19      	adds	r1, r3, #4
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	9103      	str	r1, [sp, #12]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	bfbb      	ittet	lt
 8007cfa:	425b      	neglt	r3, r3
 8007cfc:	f042 0202 	orrlt.w	r2, r2, #2
 8007d00:	9307      	strge	r3, [sp, #28]
 8007d02:	9307      	strlt	r3, [sp, #28]
 8007d04:	bfb8      	it	lt
 8007d06:	9204      	strlt	r2, [sp, #16]
 8007d08:	7823      	ldrb	r3, [r4, #0]
 8007d0a:	2b2e      	cmp	r3, #46	; 0x2e
 8007d0c:	d10c      	bne.n	8007d28 <_svfiprintf_r+0x130>
 8007d0e:	7863      	ldrb	r3, [r4, #1]
 8007d10:	2b2a      	cmp	r3, #42	; 0x2a
 8007d12:	d135      	bne.n	8007d80 <_svfiprintf_r+0x188>
 8007d14:	9b03      	ldr	r3, [sp, #12]
 8007d16:	1d1a      	adds	r2, r3, #4
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	9203      	str	r2, [sp, #12]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	bfb8      	it	lt
 8007d20:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d24:	3402      	adds	r4, #2
 8007d26:	9305      	str	r3, [sp, #20]
 8007d28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007df4 <_svfiprintf_r+0x1fc>
 8007d2c:	7821      	ldrb	r1, [r4, #0]
 8007d2e:	2203      	movs	r2, #3
 8007d30:	4650      	mov	r0, sl
 8007d32:	f7f8 fa5d 	bl	80001f0 <memchr>
 8007d36:	b140      	cbz	r0, 8007d4a <_svfiprintf_r+0x152>
 8007d38:	2340      	movs	r3, #64	; 0x40
 8007d3a:	eba0 000a 	sub.w	r0, r0, sl
 8007d3e:	fa03 f000 	lsl.w	r0, r3, r0
 8007d42:	9b04      	ldr	r3, [sp, #16]
 8007d44:	4303      	orrs	r3, r0
 8007d46:	3401      	adds	r4, #1
 8007d48:	9304      	str	r3, [sp, #16]
 8007d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d4e:	4826      	ldr	r0, [pc, #152]	; (8007de8 <_svfiprintf_r+0x1f0>)
 8007d50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d54:	2206      	movs	r2, #6
 8007d56:	f7f8 fa4b 	bl	80001f0 <memchr>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d038      	beq.n	8007dd0 <_svfiprintf_r+0x1d8>
 8007d5e:	4b23      	ldr	r3, [pc, #140]	; (8007dec <_svfiprintf_r+0x1f4>)
 8007d60:	bb1b      	cbnz	r3, 8007daa <_svfiprintf_r+0x1b2>
 8007d62:	9b03      	ldr	r3, [sp, #12]
 8007d64:	3307      	adds	r3, #7
 8007d66:	f023 0307 	bic.w	r3, r3, #7
 8007d6a:	3308      	adds	r3, #8
 8007d6c:	9303      	str	r3, [sp, #12]
 8007d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d70:	4433      	add	r3, r6
 8007d72:	9309      	str	r3, [sp, #36]	; 0x24
 8007d74:	e767      	b.n	8007c46 <_svfiprintf_r+0x4e>
 8007d76:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d7a:	460c      	mov	r4, r1
 8007d7c:	2001      	movs	r0, #1
 8007d7e:	e7a5      	b.n	8007ccc <_svfiprintf_r+0xd4>
 8007d80:	2300      	movs	r3, #0
 8007d82:	3401      	adds	r4, #1
 8007d84:	9305      	str	r3, [sp, #20]
 8007d86:	4619      	mov	r1, r3
 8007d88:	f04f 0c0a 	mov.w	ip, #10
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d92:	3a30      	subs	r2, #48	; 0x30
 8007d94:	2a09      	cmp	r2, #9
 8007d96:	d903      	bls.n	8007da0 <_svfiprintf_r+0x1a8>
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d0c5      	beq.n	8007d28 <_svfiprintf_r+0x130>
 8007d9c:	9105      	str	r1, [sp, #20]
 8007d9e:	e7c3      	b.n	8007d28 <_svfiprintf_r+0x130>
 8007da0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007da4:	4604      	mov	r4, r0
 8007da6:	2301      	movs	r3, #1
 8007da8:	e7f0      	b.n	8007d8c <_svfiprintf_r+0x194>
 8007daa:	ab03      	add	r3, sp, #12
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	462a      	mov	r2, r5
 8007db0:	4b0f      	ldr	r3, [pc, #60]	; (8007df0 <_svfiprintf_r+0x1f8>)
 8007db2:	a904      	add	r1, sp, #16
 8007db4:	4638      	mov	r0, r7
 8007db6:	f7fc f977 	bl	80040a8 <_printf_float>
 8007dba:	1c42      	adds	r2, r0, #1
 8007dbc:	4606      	mov	r6, r0
 8007dbe:	d1d6      	bne.n	8007d6e <_svfiprintf_r+0x176>
 8007dc0:	89ab      	ldrh	r3, [r5, #12]
 8007dc2:	065b      	lsls	r3, r3, #25
 8007dc4:	f53f af2c 	bmi.w	8007c20 <_svfiprintf_r+0x28>
 8007dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dca:	b01d      	add	sp, #116	; 0x74
 8007dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd0:	ab03      	add	r3, sp, #12
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	462a      	mov	r2, r5
 8007dd6:	4b06      	ldr	r3, [pc, #24]	; (8007df0 <_svfiprintf_r+0x1f8>)
 8007dd8:	a904      	add	r1, sp, #16
 8007dda:	4638      	mov	r0, r7
 8007ddc:	f7fc fc08 	bl	80045f0 <_printf_i>
 8007de0:	e7eb      	b.n	8007dba <_svfiprintf_r+0x1c2>
 8007de2:	bf00      	nop
 8007de4:	08008c8c 	.word	0x08008c8c
 8007de8:	08008c96 	.word	0x08008c96
 8007dec:	080040a9 	.word	0x080040a9
 8007df0:	08007b41 	.word	0x08007b41
 8007df4:	08008c92 	.word	0x08008c92

08007df8 <__sfputc_r>:
 8007df8:	6893      	ldr	r3, [r2, #8]
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	b410      	push	{r4}
 8007e00:	6093      	str	r3, [r2, #8]
 8007e02:	da08      	bge.n	8007e16 <__sfputc_r+0x1e>
 8007e04:	6994      	ldr	r4, [r2, #24]
 8007e06:	42a3      	cmp	r3, r4
 8007e08:	db01      	blt.n	8007e0e <__sfputc_r+0x16>
 8007e0a:	290a      	cmp	r1, #10
 8007e0c:	d103      	bne.n	8007e16 <__sfputc_r+0x1e>
 8007e0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e12:	f000 b9bb 	b.w	800818c <__swbuf_r>
 8007e16:	6813      	ldr	r3, [r2, #0]
 8007e18:	1c58      	adds	r0, r3, #1
 8007e1a:	6010      	str	r0, [r2, #0]
 8007e1c:	7019      	strb	r1, [r3, #0]
 8007e1e:	4608      	mov	r0, r1
 8007e20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <__sfputs_r>:
 8007e26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e28:	4606      	mov	r6, r0
 8007e2a:	460f      	mov	r7, r1
 8007e2c:	4614      	mov	r4, r2
 8007e2e:	18d5      	adds	r5, r2, r3
 8007e30:	42ac      	cmp	r4, r5
 8007e32:	d101      	bne.n	8007e38 <__sfputs_r+0x12>
 8007e34:	2000      	movs	r0, #0
 8007e36:	e007      	b.n	8007e48 <__sfputs_r+0x22>
 8007e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e3c:	463a      	mov	r2, r7
 8007e3e:	4630      	mov	r0, r6
 8007e40:	f7ff ffda 	bl	8007df8 <__sfputc_r>
 8007e44:	1c43      	adds	r3, r0, #1
 8007e46:	d1f3      	bne.n	8007e30 <__sfputs_r+0xa>
 8007e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e4c <_vfiprintf_r>:
 8007e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	460d      	mov	r5, r1
 8007e52:	b09d      	sub	sp, #116	; 0x74
 8007e54:	4614      	mov	r4, r2
 8007e56:	4698      	mov	r8, r3
 8007e58:	4606      	mov	r6, r0
 8007e5a:	b118      	cbz	r0, 8007e64 <_vfiprintf_r+0x18>
 8007e5c:	6983      	ldr	r3, [r0, #24]
 8007e5e:	b90b      	cbnz	r3, 8007e64 <_vfiprintf_r+0x18>
 8007e60:	f7fe fcbe 	bl	80067e0 <__sinit>
 8007e64:	4b89      	ldr	r3, [pc, #548]	; (800808c <_vfiprintf_r+0x240>)
 8007e66:	429d      	cmp	r5, r3
 8007e68:	d11b      	bne.n	8007ea2 <_vfiprintf_r+0x56>
 8007e6a:	6875      	ldr	r5, [r6, #4]
 8007e6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e6e:	07d9      	lsls	r1, r3, #31
 8007e70:	d405      	bmi.n	8007e7e <_vfiprintf_r+0x32>
 8007e72:	89ab      	ldrh	r3, [r5, #12]
 8007e74:	059a      	lsls	r2, r3, #22
 8007e76:	d402      	bmi.n	8007e7e <_vfiprintf_r+0x32>
 8007e78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e7a:	f7ff f8c2 	bl	8007002 <__retarget_lock_acquire_recursive>
 8007e7e:	89ab      	ldrh	r3, [r5, #12]
 8007e80:	071b      	lsls	r3, r3, #28
 8007e82:	d501      	bpl.n	8007e88 <_vfiprintf_r+0x3c>
 8007e84:	692b      	ldr	r3, [r5, #16]
 8007e86:	b9eb      	cbnz	r3, 8007ec4 <_vfiprintf_r+0x78>
 8007e88:	4629      	mov	r1, r5
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	f000 f9f0 	bl	8008270 <__swsetup_r>
 8007e90:	b1c0      	cbz	r0, 8007ec4 <_vfiprintf_r+0x78>
 8007e92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e94:	07dc      	lsls	r4, r3, #31
 8007e96:	d50e      	bpl.n	8007eb6 <_vfiprintf_r+0x6a>
 8007e98:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9c:	b01d      	add	sp, #116	; 0x74
 8007e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea2:	4b7b      	ldr	r3, [pc, #492]	; (8008090 <_vfiprintf_r+0x244>)
 8007ea4:	429d      	cmp	r5, r3
 8007ea6:	d101      	bne.n	8007eac <_vfiprintf_r+0x60>
 8007ea8:	68b5      	ldr	r5, [r6, #8]
 8007eaa:	e7df      	b.n	8007e6c <_vfiprintf_r+0x20>
 8007eac:	4b79      	ldr	r3, [pc, #484]	; (8008094 <_vfiprintf_r+0x248>)
 8007eae:	429d      	cmp	r5, r3
 8007eb0:	bf08      	it	eq
 8007eb2:	68f5      	ldreq	r5, [r6, #12]
 8007eb4:	e7da      	b.n	8007e6c <_vfiprintf_r+0x20>
 8007eb6:	89ab      	ldrh	r3, [r5, #12]
 8007eb8:	0598      	lsls	r0, r3, #22
 8007eba:	d4ed      	bmi.n	8007e98 <_vfiprintf_r+0x4c>
 8007ebc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ebe:	f7ff f8a1 	bl	8007004 <__retarget_lock_release_recursive>
 8007ec2:	e7e9      	b.n	8007e98 <_vfiprintf_r+0x4c>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ec8:	2320      	movs	r3, #32
 8007eca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ece:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ed2:	2330      	movs	r3, #48	; 0x30
 8007ed4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008098 <_vfiprintf_r+0x24c>
 8007ed8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007edc:	f04f 0901 	mov.w	r9, #1
 8007ee0:	4623      	mov	r3, r4
 8007ee2:	469a      	mov	sl, r3
 8007ee4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ee8:	b10a      	cbz	r2, 8007eee <_vfiprintf_r+0xa2>
 8007eea:	2a25      	cmp	r2, #37	; 0x25
 8007eec:	d1f9      	bne.n	8007ee2 <_vfiprintf_r+0x96>
 8007eee:	ebba 0b04 	subs.w	fp, sl, r4
 8007ef2:	d00b      	beq.n	8007f0c <_vfiprintf_r+0xc0>
 8007ef4:	465b      	mov	r3, fp
 8007ef6:	4622      	mov	r2, r4
 8007ef8:	4629      	mov	r1, r5
 8007efa:	4630      	mov	r0, r6
 8007efc:	f7ff ff93 	bl	8007e26 <__sfputs_r>
 8007f00:	3001      	adds	r0, #1
 8007f02:	f000 80aa 	beq.w	800805a <_vfiprintf_r+0x20e>
 8007f06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f08:	445a      	add	r2, fp
 8007f0a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	f000 80a2 	beq.w	800805a <_vfiprintf_r+0x20e>
 8007f16:	2300      	movs	r3, #0
 8007f18:	f04f 32ff 	mov.w	r2, #4294967295
 8007f1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f20:	f10a 0a01 	add.w	sl, sl, #1
 8007f24:	9304      	str	r3, [sp, #16]
 8007f26:	9307      	str	r3, [sp, #28]
 8007f28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f2c:	931a      	str	r3, [sp, #104]	; 0x68
 8007f2e:	4654      	mov	r4, sl
 8007f30:	2205      	movs	r2, #5
 8007f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f36:	4858      	ldr	r0, [pc, #352]	; (8008098 <_vfiprintf_r+0x24c>)
 8007f38:	f7f8 f95a 	bl	80001f0 <memchr>
 8007f3c:	9a04      	ldr	r2, [sp, #16]
 8007f3e:	b9d8      	cbnz	r0, 8007f78 <_vfiprintf_r+0x12c>
 8007f40:	06d1      	lsls	r1, r2, #27
 8007f42:	bf44      	itt	mi
 8007f44:	2320      	movmi	r3, #32
 8007f46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f4a:	0713      	lsls	r3, r2, #28
 8007f4c:	bf44      	itt	mi
 8007f4e:	232b      	movmi	r3, #43	; 0x2b
 8007f50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f54:	f89a 3000 	ldrb.w	r3, [sl]
 8007f58:	2b2a      	cmp	r3, #42	; 0x2a
 8007f5a:	d015      	beq.n	8007f88 <_vfiprintf_r+0x13c>
 8007f5c:	9a07      	ldr	r2, [sp, #28]
 8007f5e:	4654      	mov	r4, sl
 8007f60:	2000      	movs	r0, #0
 8007f62:	f04f 0c0a 	mov.w	ip, #10
 8007f66:	4621      	mov	r1, r4
 8007f68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f6c:	3b30      	subs	r3, #48	; 0x30
 8007f6e:	2b09      	cmp	r3, #9
 8007f70:	d94e      	bls.n	8008010 <_vfiprintf_r+0x1c4>
 8007f72:	b1b0      	cbz	r0, 8007fa2 <_vfiprintf_r+0x156>
 8007f74:	9207      	str	r2, [sp, #28]
 8007f76:	e014      	b.n	8007fa2 <_vfiprintf_r+0x156>
 8007f78:	eba0 0308 	sub.w	r3, r0, r8
 8007f7c:	fa09 f303 	lsl.w	r3, r9, r3
 8007f80:	4313      	orrs	r3, r2
 8007f82:	9304      	str	r3, [sp, #16]
 8007f84:	46a2      	mov	sl, r4
 8007f86:	e7d2      	b.n	8007f2e <_vfiprintf_r+0xe2>
 8007f88:	9b03      	ldr	r3, [sp, #12]
 8007f8a:	1d19      	adds	r1, r3, #4
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	9103      	str	r1, [sp, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	bfbb      	ittet	lt
 8007f94:	425b      	neglt	r3, r3
 8007f96:	f042 0202 	orrlt.w	r2, r2, #2
 8007f9a:	9307      	strge	r3, [sp, #28]
 8007f9c:	9307      	strlt	r3, [sp, #28]
 8007f9e:	bfb8      	it	lt
 8007fa0:	9204      	strlt	r2, [sp, #16]
 8007fa2:	7823      	ldrb	r3, [r4, #0]
 8007fa4:	2b2e      	cmp	r3, #46	; 0x2e
 8007fa6:	d10c      	bne.n	8007fc2 <_vfiprintf_r+0x176>
 8007fa8:	7863      	ldrb	r3, [r4, #1]
 8007faa:	2b2a      	cmp	r3, #42	; 0x2a
 8007fac:	d135      	bne.n	800801a <_vfiprintf_r+0x1ce>
 8007fae:	9b03      	ldr	r3, [sp, #12]
 8007fb0:	1d1a      	adds	r2, r3, #4
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	9203      	str	r2, [sp, #12]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	bfb8      	it	lt
 8007fba:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fbe:	3402      	adds	r4, #2
 8007fc0:	9305      	str	r3, [sp, #20]
 8007fc2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80080a8 <_vfiprintf_r+0x25c>
 8007fc6:	7821      	ldrb	r1, [r4, #0]
 8007fc8:	2203      	movs	r2, #3
 8007fca:	4650      	mov	r0, sl
 8007fcc:	f7f8 f910 	bl	80001f0 <memchr>
 8007fd0:	b140      	cbz	r0, 8007fe4 <_vfiprintf_r+0x198>
 8007fd2:	2340      	movs	r3, #64	; 0x40
 8007fd4:	eba0 000a 	sub.w	r0, r0, sl
 8007fd8:	fa03 f000 	lsl.w	r0, r3, r0
 8007fdc:	9b04      	ldr	r3, [sp, #16]
 8007fde:	4303      	orrs	r3, r0
 8007fe0:	3401      	adds	r4, #1
 8007fe2:	9304      	str	r3, [sp, #16]
 8007fe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fe8:	482c      	ldr	r0, [pc, #176]	; (800809c <_vfiprintf_r+0x250>)
 8007fea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fee:	2206      	movs	r2, #6
 8007ff0:	f7f8 f8fe 	bl	80001f0 <memchr>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	d03f      	beq.n	8008078 <_vfiprintf_r+0x22c>
 8007ff8:	4b29      	ldr	r3, [pc, #164]	; (80080a0 <_vfiprintf_r+0x254>)
 8007ffa:	bb1b      	cbnz	r3, 8008044 <_vfiprintf_r+0x1f8>
 8007ffc:	9b03      	ldr	r3, [sp, #12]
 8007ffe:	3307      	adds	r3, #7
 8008000:	f023 0307 	bic.w	r3, r3, #7
 8008004:	3308      	adds	r3, #8
 8008006:	9303      	str	r3, [sp, #12]
 8008008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800800a:	443b      	add	r3, r7
 800800c:	9309      	str	r3, [sp, #36]	; 0x24
 800800e:	e767      	b.n	8007ee0 <_vfiprintf_r+0x94>
 8008010:	fb0c 3202 	mla	r2, ip, r2, r3
 8008014:	460c      	mov	r4, r1
 8008016:	2001      	movs	r0, #1
 8008018:	e7a5      	b.n	8007f66 <_vfiprintf_r+0x11a>
 800801a:	2300      	movs	r3, #0
 800801c:	3401      	adds	r4, #1
 800801e:	9305      	str	r3, [sp, #20]
 8008020:	4619      	mov	r1, r3
 8008022:	f04f 0c0a 	mov.w	ip, #10
 8008026:	4620      	mov	r0, r4
 8008028:	f810 2b01 	ldrb.w	r2, [r0], #1
 800802c:	3a30      	subs	r2, #48	; 0x30
 800802e:	2a09      	cmp	r2, #9
 8008030:	d903      	bls.n	800803a <_vfiprintf_r+0x1ee>
 8008032:	2b00      	cmp	r3, #0
 8008034:	d0c5      	beq.n	8007fc2 <_vfiprintf_r+0x176>
 8008036:	9105      	str	r1, [sp, #20]
 8008038:	e7c3      	b.n	8007fc2 <_vfiprintf_r+0x176>
 800803a:	fb0c 2101 	mla	r1, ip, r1, r2
 800803e:	4604      	mov	r4, r0
 8008040:	2301      	movs	r3, #1
 8008042:	e7f0      	b.n	8008026 <_vfiprintf_r+0x1da>
 8008044:	ab03      	add	r3, sp, #12
 8008046:	9300      	str	r3, [sp, #0]
 8008048:	462a      	mov	r2, r5
 800804a:	4b16      	ldr	r3, [pc, #88]	; (80080a4 <_vfiprintf_r+0x258>)
 800804c:	a904      	add	r1, sp, #16
 800804e:	4630      	mov	r0, r6
 8008050:	f7fc f82a 	bl	80040a8 <_printf_float>
 8008054:	4607      	mov	r7, r0
 8008056:	1c78      	adds	r0, r7, #1
 8008058:	d1d6      	bne.n	8008008 <_vfiprintf_r+0x1bc>
 800805a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800805c:	07d9      	lsls	r1, r3, #31
 800805e:	d405      	bmi.n	800806c <_vfiprintf_r+0x220>
 8008060:	89ab      	ldrh	r3, [r5, #12]
 8008062:	059a      	lsls	r2, r3, #22
 8008064:	d402      	bmi.n	800806c <_vfiprintf_r+0x220>
 8008066:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008068:	f7fe ffcc 	bl	8007004 <__retarget_lock_release_recursive>
 800806c:	89ab      	ldrh	r3, [r5, #12]
 800806e:	065b      	lsls	r3, r3, #25
 8008070:	f53f af12 	bmi.w	8007e98 <_vfiprintf_r+0x4c>
 8008074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008076:	e711      	b.n	8007e9c <_vfiprintf_r+0x50>
 8008078:	ab03      	add	r3, sp, #12
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	462a      	mov	r2, r5
 800807e:	4b09      	ldr	r3, [pc, #36]	; (80080a4 <_vfiprintf_r+0x258>)
 8008080:	a904      	add	r1, sp, #16
 8008082:	4630      	mov	r0, r6
 8008084:	f7fc fab4 	bl	80045f0 <_printf_i>
 8008088:	e7e4      	b.n	8008054 <_vfiprintf_r+0x208>
 800808a:	bf00      	nop
 800808c:	08008a70 	.word	0x08008a70
 8008090:	08008a90 	.word	0x08008a90
 8008094:	08008a50 	.word	0x08008a50
 8008098:	08008c8c 	.word	0x08008c8c
 800809c:	08008c96 	.word	0x08008c96
 80080a0:	080040a9 	.word	0x080040a9
 80080a4:	08007e27 	.word	0x08007e27
 80080a8:	08008c92 	.word	0x08008c92
 80080ac:	00000000 	.word	0x00000000

080080b0 <nan>:
 80080b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80080b8 <nan+0x8>
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	00000000 	.word	0x00000000
 80080bc:	7ff80000 	.word	0x7ff80000

080080c0 <_sbrk_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4d06      	ldr	r5, [pc, #24]	; (80080dc <_sbrk_r+0x1c>)
 80080c4:	2300      	movs	r3, #0
 80080c6:	4604      	mov	r4, r0
 80080c8:	4608      	mov	r0, r1
 80080ca:	602b      	str	r3, [r5, #0]
 80080cc:	f7f9 f96e 	bl	80013ac <_sbrk>
 80080d0:	1c43      	adds	r3, r0, #1
 80080d2:	d102      	bne.n	80080da <_sbrk_r+0x1a>
 80080d4:	682b      	ldr	r3, [r5, #0]
 80080d6:	b103      	cbz	r3, 80080da <_sbrk_r+0x1a>
 80080d8:	6023      	str	r3, [r4, #0]
 80080da:	bd38      	pop	{r3, r4, r5, pc}
 80080dc:	200002a4 	.word	0x200002a4

080080e0 <__sread>:
 80080e0:	b510      	push	{r4, lr}
 80080e2:	460c      	mov	r4, r1
 80080e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080e8:	f000 faf4 	bl	80086d4 <_read_r>
 80080ec:	2800      	cmp	r0, #0
 80080ee:	bfab      	itete	ge
 80080f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080f2:	89a3      	ldrhlt	r3, [r4, #12]
 80080f4:	181b      	addge	r3, r3, r0
 80080f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80080fa:	bfac      	ite	ge
 80080fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80080fe:	81a3      	strhlt	r3, [r4, #12]
 8008100:	bd10      	pop	{r4, pc}

08008102 <__swrite>:
 8008102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008106:	461f      	mov	r7, r3
 8008108:	898b      	ldrh	r3, [r1, #12]
 800810a:	05db      	lsls	r3, r3, #23
 800810c:	4605      	mov	r5, r0
 800810e:	460c      	mov	r4, r1
 8008110:	4616      	mov	r6, r2
 8008112:	d505      	bpl.n	8008120 <__swrite+0x1e>
 8008114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008118:	2302      	movs	r3, #2
 800811a:	2200      	movs	r2, #0
 800811c:	f000 fa18 	bl	8008550 <_lseek_r>
 8008120:	89a3      	ldrh	r3, [r4, #12]
 8008122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008126:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800812a:	81a3      	strh	r3, [r4, #12]
 800812c:	4632      	mov	r2, r6
 800812e:	463b      	mov	r3, r7
 8008130:	4628      	mov	r0, r5
 8008132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008136:	f000 b889 	b.w	800824c <_write_r>

0800813a <__sseek>:
 800813a:	b510      	push	{r4, lr}
 800813c:	460c      	mov	r4, r1
 800813e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008142:	f000 fa05 	bl	8008550 <_lseek_r>
 8008146:	1c43      	adds	r3, r0, #1
 8008148:	89a3      	ldrh	r3, [r4, #12]
 800814a:	bf15      	itete	ne
 800814c:	6560      	strne	r0, [r4, #84]	; 0x54
 800814e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008152:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008156:	81a3      	strheq	r3, [r4, #12]
 8008158:	bf18      	it	ne
 800815a:	81a3      	strhne	r3, [r4, #12]
 800815c:	bd10      	pop	{r4, pc}

0800815e <__sclose>:
 800815e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008162:	f000 b911 	b.w	8008388 <_close_r>

08008166 <strncmp>:
 8008166:	b510      	push	{r4, lr}
 8008168:	b16a      	cbz	r2, 8008186 <strncmp+0x20>
 800816a:	3901      	subs	r1, #1
 800816c:	1884      	adds	r4, r0, r2
 800816e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008172:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008176:	4293      	cmp	r3, r2
 8008178:	d103      	bne.n	8008182 <strncmp+0x1c>
 800817a:	42a0      	cmp	r0, r4
 800817c:	d001      	beq.n	8008182 <strncmp+0x1c>
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1f5      	bne.n	800816e <strncmp+0x8>
 8008182:	1a98      	subs	r0, r3, r2
 8008184:	bd10      	pop	{r4, pc}
 8008186:	4610      	mov	r0, r2
 8008188:	e7fc      	b.n	8008184 <strncmp+0x1e>
	...

0800818c <__swbuf_r>:
 800818c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818e:	460e      	mov	r6, r1
 8008190:	4614      	mov	r4, r2
 8008192:	4605      	mov	r5, r0
 8008194:	b118      	cbz	r0, 800819e <__swbuf_r+0x12>
 8008196:	6983      	ldr	r3, [r0, #24]
 8008198:	b90b      	cbnz	r3, 800819e <__swbuf_r+0x12>
 800819a:	f7fe fb21 	bl	80067e0 <__sinit>
 800819e:	4b21      	ldr	r3, [pc, #132]	; (8008224 <__swbuf_r+0x98>)
 80081a0:	429c      	cmp	r4, r3
 80081a2:	d12b      	bne.n	80081fc <__swbuf_r+0x70>
 80081a4:	686c      	ldr	r4, [r5, #4]
 80081a6:	69a3      	ldr	r3, [r4, #24]
 80081a8:	60a3      	str	r3, [r4, #8]
 80081aa:	89a3      	ldrh	r3, [r4, #12]
 80081ac:	071a      	lsls	r2, r3, #28
 80081ae:	d52f      	bpl.n	8008210 <__swbuf_r+0x84>
 80081b0:	6923      	ldr	r3, [r4, #16]
 80081b2:	b36b      	cbz	r3, 8008210 <__swbuf_r+0x84>
 80081b4:	6923      	ldr	r3, [r4, #16]
 80081b6:	6820      	ldr	r0, [r4, #0]
 80081b8:	1ac0      	subs	r0, r0, r3
 80081ba:	6963      	ldr	r3, [r4, #20]
 80081bc:	b2f6      	uxtb	r6, r6
 80081be:	4283      	cmp	r3, r0
 80081c0:	4637      	mov	r7, r6
 80081c2:	dc04      	bgt.n	80081ce <__swbuf_r+0x42>
 80081c4:	4621      	mov	r1, r4
 80081c6:	4628      	mov	r0, r5
 80081c8:	f000 f974 	bl	80084b4 <_fflush_r>
 80081cc:	bb30      	cbnz	r0, 800821c <__swbuf_r+0x90>
 80081ce:	68a3      	ldr	r3, [r4, #8]
 80081d0:	3b01      	subs	r3, #1
 80081d2:	60a3      	str	r3, [r4, #8]
 80081d4:	6823      	ldr	r3, [r4, #0]
 80081d6:	1c5a      	adds	r2, r3, #1
 80081d8:	6022      	str	r2, [r4, #0]
 80081da:	701e      	strb	r6, [r3, #0]
 80081dc:	6963      	ldr	r3, [r4, #20]
 80081de:	3001      	adds	r0, #1
 80081e0:	4283      	cmp	r3, r0
 80081e2:	d004      	beq.n	80081ee <__swbuf_r+0x62>
 80081e4:	89a3      	ldrh	r3, [r4, #12]
 80081e6:	07db      	lsls	r3, r3, #31
 80081e8:	d506      	bpl.n	80081f8 <__swbuf_r+0x6c>
 80081ea:	2e0a      	cmp	r6, #10
 80081ec:	d104      	bne.n	80081f8 <__swbuf_r+0x6c>
 80081ee:	4621      	mov	r1, r4
 80081f0:	4628      	mov	r0, r5
 80081f2:	f000 f95f 	bl	80084b4 <_fflush_r>
 80081f6:	b988      	cbnz	r0, 800821c <__swbuf_r+0x90>
 80081f8:	4638      	mov	r0, r7
 80081fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081fc:	4b0a      	ldr	r3, [pc, #40]	; (8008228 <__swbuf_r+0x9c>)
 80081fe:	429c      	cmp	r4, r3
 8008200:	d101      	bne.n	8008206 <__swbuf_r+0x7a>
 8008202:	68ac      	ldr	r4, [r5, #8]
 8008204:	e7cf      	b.n	80081a6 <__swbuf_r+0x1a>
 8008206:	4b09      	ldr	r3, [pc, #36]	; (800822c <__swbuf_r+0xa0>)
 8008208:	429c      	cmp	r4, r3
 800820a:	bf08      	it	eq
 800820c:	68ec      	ldreq	r4, [r5, #12]
 800820e:	e7ca      	b.n	80081a6 <__swbuf_r+0x1a>
 8008210:	4621      	mov	r1, r4
 8008212:	4628      	mov	r0, r5
 8008214:	f000 f82c 	bl	8008270 <__swsetup_r>
 8008218:	2800      	cmp	r0, #0
 800821a:	d0cb      	beq.n	80081b4 <__swbuf_r+0x28>
 800821c:	f04f 37ff 	mov.w	r7, #4294967295
 8008220:	e7ea      	b.n	80081f8 <__swbuf_r+0x6c>
 8008222:	bf00      	nop
 8008224:	08008a70 	.word	0x08008a70
 8008228:	08008a90 	.word	0x08008a90
 800822c:	08008a50 	.word	0x08008a50

08008230 <__ascii_wctomb>:
 8008230:	b149      	cbz	r1, 8008246 <__ascii_wctomb+0x16>
 8008232:	2aff      	cmp	r2, #255	; 0xff
 8008234:	bf85      	ittet	hi
 8008236:	238a      	movhi	r3, #138	; 0x8a
 8008238:	6003      	strhi	r3, [r0, #0]
 800823a:	700a      	strbls	r2, [r1, #0]
 800823c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008240:	bf98      	it	ls
 8008242:	2001      	movls	r0, #1
 8008244:	4770      	bx	lr
 8008246:	4608      	mov	r0, r1
 8008248:	4770      	bx	lr
	...

0800824c <_write_r>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4d07      	ldr	r5, [pc, #28]	; (800826c <_write_r+0x20>)
 8008250:	4604      	mov	r4, r0
 8008252:	4608      	mov	r0, r1
 8008254:	4611      	mov	r1, r2
 8008256:	2200      	movs	r2, #0
 8008258:	602a      	str	r2, [r5, #0]
 800825a:	461a      	mov	r2, r3
 800825c:	f7f9 f855 	bl	800130a <_write>
 8008260:	1c43      	adds	r3, r0, #1
 8008262:	d102      	bne.n	800826a <_write_r+0x1e>
 8008264:	682b      	ldr	r3, [r5, #0]
 8008266:	b103      	cbz	r3, 800826a <_write_r+0x1e>
 8008268:	6023      	str	r3, [r4, #0]
 800826a:	bd38      	pop	{r3, r4, r5, pc}
 800826c:	200002a4 	.word	0x200002a4

08008270 <__swsetup_r>:
 8008270:	4b32      	ldr	r3, [pc, #200]	; (800833c <__swsetup_r+0xcc>)
 8008272:	b570      	push	{r4, r5, r6, lr}
 8008274:	681d      	ldr	r5, [r3, #0]
 8008276:	4606      	mov	r6, r0
 8008278:	460c      	mov	r4, r1
 800827a:	b125      	cbz	r5, 8008286 <__swsetup_r+0x16>
 800827c:	69ab      	ldr	r3, [r5, #24]
 800827e:	b913      	cbnz	r3, 8008286 <__swsetup_r+0x16>
 8008280:	4628      	mov	r0, r5
 8008282:	f7fe faad 	bl	80067e0 <__sinit>
 8008286:	4b2e      	ldr	r3, [pc, #184]	; (8008340 <__swsetup_r+0xd0>)
 8008288:	429c      	cmp	r4, r3
 800828a:	d10f      	bne.n	80082ac <__swsetup_r+0x3c>
 800828c:	686c      	ldr	r4, [r5, #4]
 800828e:	89a3      	ldrh	r3, [r4, #12]
 8008290:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008294:	0719      	lsls	r1, r3, #28
 8008296:	d42c      	bmi.n	80082f2 <__swsetup_r+0x82>
 8008298:	06dd      	lsls	r5, r3, #27
 800829a:	d411      	bmi.n	80082c0 <__swsetup_r+0x50>
 800829c:	2309      	movs	r3, #9
 800829e:	6033      	str	r3, [r6, #0]
 80082a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80082a4:	81a3      	strh	r3, [r4, #12]
 80082a6:	f04f 30ff 	mov.w	r0, #4294967295
 80082aa:	e03e      	b.n	800832a <__swsetup_r+0xba>
 80082ac:	4b25      	ldr	r3, [pc, #148]	; (8008344 <__swsetup_r+0xd4>)
 80082ae:	429c      	cmp	r4, r3
 80082b0:	d101      	bne.n	80082b6 <__swsetup_r+0x46>
 80082b2:	68ac      	ldr	r4, [r5, #8]
 80082b4:	e7eb      	b.n	800828e <__swsetup_r+0x1e>
 80082b6:	4b24      	ldr	r3, [pc, #144]	; (8008348 <__swsetup_r+0xd8>)
 80082b8:	429c      	cmp	r4, r3
 80082ba:	bf08      	it	eq
 80082bc:	68ec      	ldreq	r4, [r5, #12]
 80082be:	e7e6      	b.n	800828e <__swsetup_r+0x1e>
 80082c0:	0758      	lsls	r0, r3, #29
 80082c2:	d512      	bpl.n	80082ea <__swsetup_r+0x7a>
 80082c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80082c6:	b141      	cbz	r1, 80082da <__swsetup_r+0x6a>
 80082c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082cc:	4299      	cmp	r1, r3
 80082ce:	d002      	beq.n	80082d6 <__swsetup_r+0x66>
 80082d0:	4630      	mov	r0, r6
 80082d2:	f7ff fb8b 	bl	80079ec <_free_r>
 80082d6:	2300      	movs	r3, #0
 80082d8:	6363      	str	r3, [r4, #52]	; 0x34
 80082da:	89a3      	ldrh	r3, [r4, #12]
 80082dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80082e0:	81a3      	strh	r3, [r4, #12]
 80082e2:	2300      	movs	r3, #0
 80082e4:	6063      	str	r3, [r4, #4]
 80082e6:	6923      	ldr	r3, [r4, #16]
 80082e8:	6023      	str	r3, [r4, #0]
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f043 0308 	orr.w	r3, r3, #8
 80082f0:	81a3      	strh	r3, [r4, #12]
 80082f2:	6923      	ldr	r3, [r4, #16]
 80082f4:	b94b      	cbnz	r3, 800830a <__swsetup_r+0x9a>
 80082f6:	89a3      	ldrh	r3, [r4, #12]
 80082f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80082fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008300:	d003      	beq.n	800830a <__swsetup_r+0x9a>
 8008302:	4621      	mov	r1, r4
 8008304:	4630      	mov	r0, r6
 8008306:	f000 f959 	bl	80085bc <__smakebuf_r>
 800830a:	89a0      	ldrh	r0, [r4, #12]
 800830c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008310:	f010 0301 	ands.w	r3, r0, #1
 8008314:	d00a      	beq.n	800832c <__swsetup_r+0xbc>
 8008316:	2300      	movs	r3, #0
 8008318:	60a3      	str	r3, [r4, #8]
 800831a:	6963      	ldr	r3, [r4, #20]
 800831c:	425b      	negs	r3, r3
 800831e:	61a3      	str	r3, [r4, #24]
 8008320:	6923      	ldr	r3, [r4, #16]
 8008322:	b943      	cbnz	r3, 8008336 <__swsetup_r+0xc6>
 8008324:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008328:	d1ba      	bne.n	80082a0 <__swsetup_r+0x30>
 800832a:	bd70      	pop	{r4, r5, r6, pc}
 800832c:	0781      	lsls	r1, r0, #30
 800832e:	bf58      	it	pl
 8008330:	6963      	ldrpl	r3, [r4, #20]
 8008332:	60a3      	str	r3, [r4, #8]
 8008334:	e7f4      	b.n	8008320 <__swsetup_r+0xb0>
 8008336:	2000      	movs	r0, #0
 8008338:	e7f7      	b.n	800832a <__swsetup_r+0xba>
 800833a:	bf00      	nop
 800833c:	2000000c 	.word	0x2000000c
 8008340:	08008a70 	.word	0x08008a70
 8008344:	08008a90 	.word	0x08008a90
 8008348:	08008a50 	.word	0x08008a50

0800834c <__assert_func>:
 800834c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800834e:	4614      	mov	r4, r2
 8008350:	461a      	mov	r2, r3
 8008352:	4b09      	ldr	r3, [pc, #36]	; (8008378 <__assert_func+0x2c>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4605      	mov	r5, r0
 8008358:	68d8      	ldr	r0, [r3, #12]
 800835a:	b14c      	cbz	r4, 8008370 <__assert_func+0x24>
 800835c:	4b07      	ldr	r3, [pc, #28]	; (800837c <__assert_func+0x30>)
 800835e:	9100      	str	r1, [sp, #0]
 8008360:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008364:	4906      	ldr	r1, [pc, #24]	; (8008380 <__assert_func+0x34>)
 8008366:	462b      	mov	r3, r5
 8008368:	f000 f8e0 	bl	800852c <fiprintf>
 800836c:	f000 f9c4 	bl	80086f8 <abort>
 8008370:	4b04      	ldr	r3, [pc, #16]	; (8008384 <__assert_func+0x38>)
 8008372:	461c      	mov	r4, r3
 8008374:	e7f3      	b.n	800835e <__assert_func+0x12>
 8008376:	bf00      	nop
 8008378:	2000000c 	.word	0x2000000c
 800837c:	08008c9d 	.word	0x08008c9d
 8008380:	08008caa 	.word	0x08008caa
 8008384:	08008cd8 	.word	0x08008cd8

08008388 <_close_r>:
 8008388:	b538      	push	{r3, r4, r5, lr}
 800838a:	4d06      	ldr	r5, [pc, #24]	; (80083a4 <_close_r+0x1c>)
 800838c:	2300      	movs	r3, #0
 800838e:	4604      	mov	r4, r0
 8008390:	4608      	mov	r0, r1
 8008392:	602b      	str	r3, [r5, #0]
 8008394:	f7f8 ffd5 	bl	8001342 <_close>
 8008398:	1c43      	adds	r3, r0, #1
 800839a:	d102      	bne.n	80083a2 <_close_r+0x1a>
 800839c:	682b      	ldr	r3, [r5, #0]
 800839e:	b103      	cbz	r3, 80083a2 <_close_r+0x1a>
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	bd38      	pop	{r3, r4, r5, pc}
 80083a4:	200002a4 	.word	0x200002a4

080083a8 <__sflush_r>:
 80083a8:	898a      	ldrh	r2, [r1, #12]
 80083aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083ae:	4605      	mov	r5, r0
 80083b0:	0710      	lsls	r0, r2, #28
 80083b2:	460c      	mov	r4, r1
 80083b4:	d458      	bmi.n	8008468 <__sflush_r+0xc0>
 80083b6:	684b      	ldr	r3, [r1, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	dc05      	bgt.n	80083c8 <__sflush_r+0x20>
 80083bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80083be:	2b00      	cmp	r3, #0
 80083c0:	dc02      	bgt.n	80083c8 <__sflush_r+0x20>
 80083c2:	2000      	movs	r0, #0
 80083c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083ca:	2e00      	cmp	r6, #0
 80083cc:	d0f9      	beq.n	80083c2 <__sflush_r+0x1a>
 80083ce:	2300      	movs	r3, #0
 80083d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80083d4:	682f      	ldr	r7, [r5, #0]
 80083d6:	602b      	str	r3, [r5, #0]
 80083d8:	d032      	beq.n	8008440 <__sflush_r+0x98>
 80083da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80083dc:	89a3      	ldrh	r3, [r4, #12]
 80083de:	075a      	lsls	r2, r3, #29
 80083e0:	d505      	bpl.n	80083ee <__sflush_r+0x46>
 80083e2:	6863      	ldr	r3, [r4, #4]
 80083e4:	1ac0      	subs	r0, r0, r3
 80083e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80083e8:	b10b      	cbz	r3, 80083ee <__sflush_r+0x46>
 80083ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80083ec:	1ac0      	subs	r0, r0, r3
 80083ee:	2300      	movs	r3, #0
 80083f0:	4602      	mov	r2, r0
 80083f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083f4:	6a21      	ldr	r1, [r4, #32]
 80083f6:	4628      	mov	r0, r5
 80083f8:	47b0      	blx	r6
 80083fa:	1c43      	adds	r3, r0, #1
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	d106      	bne.n	800840e <__sflush_r+0x66>
 8008400:	6829      	ldr	r1, [r5, #0]
 8008402:	291d      	cmp	r1, #29
 8008404:	d82c      	bhi.n	8008460 <__sflush_r+0xb8>
 8008406:	4a2a      	ldr	r2, [pc, #168]	; (80084b0 <__sflush_r+0x108>)
 8008408:	40ca      	lsrs	r2, r1
 800840a:	07d6      	lsls	r6, r2, #31
 800840c:	d528      	bpl.n	8008460 <__sflush_r+0xb8>
 800840e:	2200      	movs	r2, #0
 8008410:	6062      	str	r2, [r4, #4]
 8008412:	04d9      	lsls	r1, r3, #19
 8008414:	6922      	ldr	r2, [r4, #16]
 8008416:	6022      	str	r2, [r4, #0]
 8008418:	d504      	bpl.n	8008424 <__sflush_r+0x7c>
 800841a:	1c42      	adds	r2, r0, #1
 800841c:	d101      	bne.n	8008422 <__sflush_r+0x7a>
 800841e:	682b      	ldr	r3, [r5, #0]
 8008420:	b903      	cbnz	r3, 8008424 <__sflush_r+0x7c>
 8008422:	6560      	str	r0, [r4, #84]	; 0x54
 8008424:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008426:	602f      	str	r7, [r5, #0]
 8008428:	2900      	cmp	r1, #0
 800842a:	d0ca      	beq.n	80083c2 <__sflush_r+0x1a>
 800842c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008430:	4299      	cmp	r1, r3
 8008432:	d002      	beq.n	800843a <__sflush_r+0x92>
 8008434:	4628      	mov	r0, r5
 8008436:	f7ff fad9 	bl	80079ec <_free_r>
 800843a:	2000      	movs	r0, #0
 800843c:	6360      	str	r0, [r4, #52]	; 0x34
 800843e:	e7c1      	b.n	80083c4 <__sflush_r+0x1c>
 8008440:	6a21      	ldr	r1, [r4, #32]
 8008442:	2301      	movs	r3, #1
 8008444:	4628      	mov	r0, r5
 8008446:	47b0      	blx	r6
 8008448:	1c41      	adds	r1, r0, #1
 800844a:	d1c7      	bne.n	80083dc <__sflush_r+0x34>
 800844c:	682b      	ldr	r3, [r5, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0c4      	beq.n	80083dc <__sflush_r+0x34>
 8008452:	2b1d      	cmp	r3, #29
 8008454:	d001      	beq.n	800845a <__sflush_r+0xb2>
 8008456:	2b16      	cmp	r3, #22
 8008458:	d101      	bne.n	800845e <__sflush_r+0xb6>
 800845a:	602f      	str	r7, [r5, #0]
 800845c:	e7b1      	b.n	80083c2 <__sflush_r+0x1a>
 800845e:	89a3      	ldrh	r3, [r4, #12]
 8008460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008464:	81a3      	strh	r3, [r4, #12]
 8008466:	e7ad      	b.n	80083c4 <__sflush_r+0x1c>
 8008468:	690f      	ldr	r7, [r1, #16]
 800846a:	2f00      	cmp	r7, #0
 800846c:	d0a9      	beq.n	80083c2 <__sflush_r+0x1a>
 800846e:	0793      	lsls	r3, r2, #30
 8008470:	680e      	ldr	r6, [r1, #0]
 8008472:	bf08      	it	eq
 8008474:	694b      	ldreq	r3, [r1, #20]
 8008476:	600f      	str	r7, [r1, #0]
 8008478:	bf18      	it	ne
 800847a:	2300      	movne	r3, #0
 800847c:	eba6 0807 	sub.w	r8, r6, r7
 8008480:	608b      	str	r3, [r1, #8]
 8008482:	f1b8 0f00 	cmp.w	r8, #0
 8008486:	dd9c      	ble.n	80083c2 <__sflush_r+0x1a>
 8008488:	6a21      	ldr	r1, [r4, #32]
 800848a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800848c:	4643      	mov	r3, r8
 800848e:	463a      	mov	r2, r7
 8008490:	4628      	mov	r0, r5
 8008492:	47b0      	blx	r6
 8008494:	2800      	cmp	r0, #0
 8008496:	dc06      	bgt.n	80084a6 <__sflush_r+0xfe>
 8008498:	89a3      	ldrh	r3, [r4, #12]
 800849a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800849e:	81a3      	strh	r3, [r4, #12]
 80084a0:	f04f 30ff 	mov.w	r0, #4294967295
 80084a4:	e78e      	b.n	80083c4 <__sflush_r+0x1c>
 80084a6:	4407      	add	r7, r0
 80084a8:	eba8 0800 	sub.w	r8, r8, r0
 80084ac:	e7e9      	b.n	8008482 <__sflush_r+0xda>
 80084ae:	bf00      	nop
 80084b0:	20400001 	.word	0x20400001

080084b4 <_fflush_r>:
 80084b4:	b538      	push	{r3, r4, r5, lr}
 80084b6:	690b      	ldr	r3, [r1, #16]
 80084b8:	4605      	mov	r5, r0
 80084ba:	460c      	mov	r4, r1
 80084bc:	b913      	cbnz	r3, 80084c4 <_fflush_r+0x10>
 80084be:	2500      	movs	r5, #0
 80084c0:	4628      	mov	r0, r5
 80084c2:	bd38      	pop	{r3, r4, r5, pc}
 80084c4:	b118      	cbz	r0, 80084ce <_fflush_r+0x1a>
 80084c6:	6983      	ldr	r3, [r0, #24]
 80084c8:	b90b      	cbnz	r3, 80084ce <_fflush_r+0x1a>
 80084ca:	f7fe f989 	bl	80067e0 <__sinit>
 80084ce:	4b14      	ldr	r3, [pc, #80]	; (8008520 <_fflush_r+0x6c>)
 80084d0:	429c      	cmp	r4, r3
 80084d2:	d11b      	bne.n	800850c <_fflush_r+0x58>
 80084d4:	686c      	ldr	r4, [r5, #4]
 80084d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d0ef      	beq.n	80084be <_fflush_r+0xa>
 80084de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80084e0:	07d0      	lsls	r0, r2, #31
 80084e2:	d404      	bmi.n	80084ee <_fflush_r+0x3a>
 80084e4:	0599      	lsls	r1, r3, #22
 80084e6:	d402      	bmi.n	80084ee <_fflush_r+0x3a>
 80084e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084ea:	f7fe fd8a 	bl	8007002 <__retarget_lock_acquire_recursive>
 80084ee:	4628      	mov	r0, r5
 80084f0:	4621      	mov	r1, r4
 80084f2:	f7ff ff59 	bl	80083a8 <__sflush_r>
 80084f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084f8:	07da      	lsls	r2, r3, #31
 80084fa:	4605      	mov	r5, r0
 80084fc:	d4e0      	bmi.n	80084c0 <_fflush_r+0xc>
 80084fe:	89a3      	ldrh	r3, [r4, #12]
 8008500:	059b      	lsls	r3, r3, #22
 8008502:	d4dd      	bmi.n	80084c0 <_fflush_r+0xc>
 8008504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008506:	f7fe fd7d 	bl	8007004 <__retarget_lock_release_recursive>
 800850a:	e7d9      	b.n	80084c0 <_fflush_r+0xc>
 800850c:	4b05      	ldr	r3, [pc, #20]	; (8008524 <_fflush_r+0x70>)
 800850e:	429c      	cmp	r4, r3
 8008510:	d101      	bne.n	8008516 <_fflush_r+0x62>
 8008512:	68ac      	ldr	r4, [r5, #8]
 8008514:	e7df      	b.n	80084d6 <_fflush_r+0x22>
 8008516:	4b04      	ldr	r3, [pc, #16]	; (8008528 <_fflush_r+0x74>)
 8008518:	429c      	cmp	r4, r3
 800851a:	bf08      	it	eq
 800851c:	68ec      	ldreq	r4, [r5, #12]
 800851e:	e7da      	b.n	80084d6 <_fflush_r+0x22>
 8008520:	08008a70 	.word	0x08008a70
 8008524:	08008a90 	.word	0x08008a90
 8008528:	08008a50 	.word	0x08008a50

0800852c <fiprintf>:
 800852c:	b40e      	push	{r1, r2, r3}
 800852e:	b503      	push	{r0, r1, lr}
 8008530:	4601      	mov	r1, r0
 8008532:	ab03      	add	r3, sp, #12
 8008534:	4805      	ldr	r0, [pc, #20]	; (800854c <fiprintf+0x20>)
 8008536:	f853 2b04 	ldr.w	r2, [r3], #4
 800853a:	6800      	ldr	r0, [r0, #0]
 800853c:	9301      	str	r3, [sp, #4]
 800853e:	f7ff fc85 	bl	8007e4c <_vfiprintf_r>
 8008542:	b002      	add	sp, #8
 8008544:	f85d eb04 	ldr.w	lr, [sp], #4
 8008548:	b003      	add	sp, #12
 800854a:	4770      	bx	lr
 800854c:	2000000c 	.word	0x2000000c

08008550 <_lseek_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4d07      	ldr	r5, [pc, #28]	; (8008570 <_lseek_r+0x20>)
 8008554:	4604      	mov	r4, r0
 8008556:	4608      	mov	r0, r1
 8008558:	4611      	mov	r1, r2
 800855a:	2200      	movs	r2, #0
 800855c:	602a      	str	r2, [r5, #0]
 800855e:	461a      	mov	r2, r3
 8008560:	f7f8 ff16 	bl	8001390 <_lseek>
 8008564:	1c43      	adds	r3, r0, #1
 8008566:	d102      	bne.n	800856e <_lseek_r+0x1e>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	b103      	cbz	r3, 800856e <_lseek_r+0x1e>
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	bd38      	pop	{r3, r4, r5, pc}
 8008570:	200002a4 	.word	0x200002a4

08008574 <__swhatbuf_r>:
 8008574:	b570      	push	{r4, r5, r6, lr}
 8008576:	460e      	mov	r6, r1
 8008578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800857c:	2900      	cmp	r1, #0
 800857e:	b096      	sub	sp, #88	; 0x58
 8008580:	4614      	mov	r4, r2
 8008582:	461d      	mov	r5, r3
 8008584:	da07      	bge.n	8008596 <__swhatbuf_r+0x22>
 8008586:	2300      	movs	r3, #0
 8008588:	602b      	str	r3, [r5, #0]
 800858a:	89b3      	ldrh	r3, [r6, #12]
 800858c:	061a      	lsls	r2, r3, #24
 800858e:	d410      	bmi.n	80085b2 <__swhatbuf_r+0x3e>
 8008590:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008594:	e00e      	b.n	80085b4 <__swhatbuf_r+0x40>
 8008596:	466a      	mov	r2, sp
 8008598:	f000 f8b6 	bl	8008708 <_fstat_r>
 800859c:	2800      	cmp	r0, #0
 800859e:	dbf2      	blt.n	8008586 <__swhatbuf_r+0x12>
 80085a0:	9a01      	ldr	r2, [sp, #4]
 80085a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80085a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80085aa:	425a      	negs	r2, r3
 80085ac:	415a      	adcs	r2, r3
 80085ae:	602a      	str	r2, [r5, #0]
 80085b0:	e7ee      	b.n	8008590 <__swhatbuf_r+0x1c>
 80085b2:	2340      	movs	r3, #64	; 0x40
 80085b4:	2000      	movs	r0, #0
 80085b6:	6023      	str	r3, [r4, #0]
 80085b8:	b016      	add	sp, #88	; 0x58
 80085ba:	bd70      	pop	{r4, r5, r6, pc}

080085bc <__smakebuf_r>:
 80085bc:	898b      	ldrh	r3, [r1, #12]
 80085be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80085c0:	079d      	lsls	r5, r3, #30
 80085c2:	4606      	mov	r6, r0
 80085c4:	460c      	mov	r4, r1
 80085c6:	d507      	bpl.n	80085d8 <__smakebuf_r+0x1c>
 80085c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80085cc:	6023      	str	r3, [r4, #0]
 80085ce:	6123      	str	r3, [r4, #16]
 80085d0:	2301      	movs	r3, #1
 80085d2:	6163      	str	r3, [r4, #20]
 80085d4:	b002      	add	sp, #8
 80085d6:	bd70      	pop	{r4, r5, r6, pc}
 80085d8:	ab01      	add	r3, sp, #4
 80085da:	466a      	mov	r2, sp
 80085dc:	f7ff ffca 	bl	8008574 <__swhatbuf_r>
 80085e0:	9900      	ldr	r1, [sp, #0]
 80085e2:	4605      	mov	r5, r0
 80085e4:	4630      	mov	r0, r6
 80085e6:	f7ff fa51 	bl	8007a8c <_malloc_r>
 80085ea:	b948      	cbnz	r0, 8008600 <__smakebuf_r+0x44>
 80085ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085f0:	059a      	lsls	r2, r3, #22
 80085f2:	d4ef      	bmi.n	80085d4 <__smakebuf_r+0x18>
 80085f4:	f023 0303 	bic.w	r3, r3, #3
 80085f8:	f043 0302 	orr.w	r3, r3, #2
 80085fc:	81a3      	strh	r3, [r4, #12]
 80085fe:	e7e3      	b.n	80085c8 <__smakebuf_r+0xc>
 8008600:	4b0d      	ldr	r3, [pc, #52]	; (8008638 <__smakebuf_r+0x7c>)
 8008602:	62b3      	str	r3, [r6, #40]	; 0x28
 8008604:	89a3      	ldrh	r3, [r4, #12]
 8008606:	6020      	str	r0, [r4, #0]
 8008608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800860c:	81a3      	strh	r3, [r4, #12]
 800860e:	9b00      	ldr	r3, [sp, #0]
 8008610:	6163      	str	r3, [r4, #20]
 8008612:	9b01      	ldr	r3, [sp, #4]
 8008614:	6120      	str	r0, [r4, #16]
 8008616:	b15b      	cbz	r3, 8008630 <__smakebuf_r+0x74>
 8008618:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800861c:	4630      	mov	r0, r6
 800861e:	f000 f885 	bl	800872c <_isatty_r>
 8008622:	b128      	cbz	r0, 8008630 <__smakebuf_r+0x74>
 8008624:	89a3      	ldrh	r3, [r4, #12]
 8008626:	f023 0303 	bic.w	r3, r3, #3
 800862a:	f043 0301 	orr.w	r3, r3, #1
 800862e:	81a3      	strh	r3, [r4, #12]
 8008630:	89a0      	ldrh	r0, [r4, #12]
 8008632:	4305      	orrs	r5, r0
 8008634:	81a5      	strh	r5, [r4, #12]
 8008636:	e7cd      	b.n	80085d4 <__smakebuf_r+0x18>
 8008638:	08006779 	.word	0x08006779

0800863c <memmove>:
 800863c:	4288      	cmp	r0, r1
 800863e:	b510      	push	{r4, lr}
 8008640:	eb01 0402 	add.w	r4, r1, r2
 8008644:	d902      	bls.n	800864c <memmove+0x10>
 8008646:	4284      	cmp	r4, r0
 8008648:	4623      	mov	r3, r4
 800864a:	d807      	bhi.n	800865c <memmove+0x20>
 800864c:	1e43      	subs	r3, r0, #1
 800864e:	42a1      	cmp	r1, r4
 8008650:	d008      	beq.n	8008664 <memmove+0x28>
 8008652:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008656:	f803 2f01 	strb.w	r2, [r3, #1]!
 800865a:	e7f8      	b.n	800864e <memmove+0x12>
 800865c:	4402      	add	r2, r0
 800865e:	4601      	mov	r1, r0
 8008660:	428a      	cmp	r2, r1
 8008662:	d100      	bne.n	8008666 <memmove+0x2a>
 8008664:	bd10      	pop	{r4, pc}
 8008666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800866a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800866e:	e7f7      	b.n	8008660 <memmove+0x24>

08008670 <__malloc_lock>:
 8008670:	4801      	ldr	r0, [pc, #4]	; (8008678 <__malloc_lock+0x8>)
 8008672:	f7fe bcc6 	b.w	8007002 <__retarget_lock_acquire_recursive>
 8008676:	bf00      	nop
 8008678:	2000029c 	.word	0x2000029c

0800867c <__malloc_unlock>:
 800867c:	4801      	ldr	r0, [pc, #4]	; (8008684 <__malloc_unlock+0x8>)
 800867e:	f7fe bcc1 	b.w	8007004 <__retarget_lock_release_recursive>
 8008682:	bf00      	nop
 8008684:	2000029c 	.word	0x2000029c

08008688 <_realloc_r>:
 8008688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800868a:	4607      	mov	r7, r0
 800868c:	4614      	mov	r4, r2
 800868e:	460e      	mov	r6, r1
 8008690:	b921      	cbnz	r1, 800869c <_realloc_r+0x14>
 8008692:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008696:	4611      	mov	r1, r2
 8008698:	f7ff b9f8 	b.w	8007a8c <_malloc_r>
 800869c:	b922      	cbnz	r2, 80086a8 <_realloc_r+0x20>
 800869e:	f7ff f9a5 	bl	80079ec <_free_r>
 80086a2:	4625      	mov	r5, r4
 80086a4:	4628      	mov	r0, r5
 80086a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a8:	f000 f850 	bl	800874c <_malloc_usable_size_r>
 80086ac:	42a0      	cmp	r0, r4
 80086ae:	d20f      	bcs.n	80086d0 <_realloc_r+0x48>
 80086b0:	4621      	mov	r1, r4
 80086b2:	4638      	mov	r0, r7
 80086b4:	f7ff f9ea 	bl	8007a8c <_malloc_r>
 80086b8:	4605      	mov	r5, r0
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d0f2      	beq.n	80086a4 <_realloc_r+0x1c>
 80086be:	4631      	mov	r1, r6
 80086c0:	4622      	mov	r2, r4
 80086c2:	f7fe fcbb 	bl	800703c <memcpy>
 80086c6:	4631      	mov	r1, r6
 80086c8:	4638      	mov	r0, r7
 80086ca:	f7ff f98f 	bl	80079ec <_free_r>
 80086ce:	e7e9      	b.n	80086a4 <_realloc_r+0x1c>
 80086d0:	4635      	mov	r5, r6
 80086d2:	e7e7      	b.n	80086a4 <_realloc_r+0x1c>

080086d4 <_read_r>:
 80086d4:	b538      	push	{r3, r4, r5, lr}
 80086d6:	4d07      	ldr	r5, [pc, #28]	; (80086f4 <_read_r+0x20>)
 80086d8:	4604      	mov	r4, r0
 80086da:	4608      	mov	r0, r1
 80086dc:	4611      	mov	r1, r2
 80086de:	2200      	movs	r2, #0
 80086e0:	602a      	str	r2, [r5, #0]
 80086e2:	461a      	mov	r2, r3
 80086e4:	f7f8 fdf4 	bl	80012d0 <_read>
 80086e8:	1c43      	adds	r3, r0, #1
 80086ea:	d102      	bne.n	80086f2 <_read_r+0x1e>
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	b103      	cbz	r3, 80086f2 <_read_r+0x1e>
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	bd38      	pop	{r3, r4, r5, pc}
 80086f4:	200002a4 	.word	0x200002a4

080086f8 <abort>:
 80086f8:	b508      	push	{r3, lr}
 80086fa:	2006      	movs	r0, #6
 80086fc:	f000 f856 	bl	80087ac <raise>
 8008700:	2001      	movs	r0, #1
 8008702:	f7f8 fddb 	bl	80012bc <_exit>
	...

08008708 <_fstat_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	4d07      	ldr	r5, [pc, #28]	; (8008728 <_fstat_r+0x20>)
 800870c:	2300      	movs	r3, #0
 800870e:	4604      	mov	r4, r0
 8008710:	4608      	mov	r0, r1
 8008712:	4611      	mov	r1, r2
 8008714:	602b      	str	r3, [r5, #0]
 8008716:	f7f8 fe20 	bl	800135a <_fstat>
 800871a:	1c43      	adds	r3, r0, #1
 800871c:	d102      	bne.n	8008724 <_fstat_r+0x1c>
 800871e:	682b      	ldr	r3, [r5, #0]
 8008720:	b103      	cbz	r3, 8008724 <_fstat_r+0x1c>
 8008722:	6023      	str	r3, [r4, #0]
 8008724:	bd38      	pop	{r3, r4, r5, pc}
 8008726:	bf00      	nop
 8008728:	200002a4 	.word	0x200002a4

0800872c <_isatty_r>:
 800872c:	b538      	push	{r3, r4, r5, lr}
 800872e:	4d06      	ldr	r5, [pc, #24]	; (8008748 <_isatty_r+0x1c>)
 8008730:	2300      	movs	r3, #0
 8008732:	4604      	mov	r4, r0
 8008734:	4608      	mov	r0, r1
 8008736:	602b      	str	r3, [r5, #0]
 8008738:	f7f8 fe1f 	bl	800137a <_isatty>
 800873c:	1c43      	adds	r3, r0, #1
 800873e:	d102      	bne.n	8008746 <_isatty_r+0x1a>
 8008740:	682b      	ldr	r3, [r5, #0]
 8008742:	b103      	cbz	r3, 8008746 <_isatty_r+0x1a>
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	bd38      	pop	{r3, r4, r5, pc}
 8008748:	200002a4 	.word	0x200002a4

0800874c <_malloc_usable_size_r>:
 800874c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008750:	1f18      	subs	r0, r3, #4
 8008752:	2b00      	cmp	r3, #0
 8008754:	bfbc      	itt	lt
 8008756:	580b      	ldrlt	r3, [r1, r0]
 8008758:	18c0      	addlt	r0, r0, r3
 800875a:	4770      	bx	lr

0800875c <_raise_r>:
 800875c:	291f      	cmp	r1, #31
 800875e:	b538      	push	{r3, r4, r5, lr}
 8008760:	4604      	mov	r4, r0
 8008762:	460d      	mov	r5, r1
 8008764:	d904      	bls.n	8008770 <_raise_r+0x14>
 8008766:	2316      	movs	r3, #22
 8008768:	6003      	str	r3, [r0, #0]
 800876a:	f04f 30ff 	mov.w	r0, #4294967295
 800876e:	bd38      	pop	{r3, r4, r5, pc}
 8008770:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008772:	b112      	cbz	r2, 800877a <_raise_r+0x1e>
 8008774:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008778:	b94b      	cbnz	r3, 800878e <_raise_r+0x32>
 800877a:	4620      	mov	r0, r4
 800877c:	f000 f830 	bl	80087e0 <_getpid_r>
 8008780:	462a      	mov	r2, r5
 8008782:	4601      	mov	r1, r0
 8008784:	4620      	mov	r0, r4
 8008786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800878a:	f000 b817 	b.w	80087bc <_kill_r>
 800878e:	2b01      	cmp	r3, #1
 8008790:	d00a      	beq.n	80087a8 <_raise_r+0x4c>
 8008792:	1c59      	adds	r1, r3, #1
 8008794:	d103      	bne.n	800879e <_raise_r+0x42>
 8008796:	2316      	movs	r3, #22
 8008798:	6003      	str	r3, [r0, #0]
 800879a:	2001      	movs	r0, #1
 800879c:	e7e7      	b.n	800876e <_raise_r+0x12>
 800879e:	2400      	movs	r4, #0
 80087a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80087a4:	4628      	mov	r0, r5
 80087a6:	4798      	blx	r3
 80087a8:	2000      	movs	r0, #0
 80087aa:	e7e0      	b.n	800876e <_raise_r+0x12>

080087ac <raise>:
 80087ac:	4b02      	ldr	r3, [pc, #8]	; (80087b8 <raise+0xc>)
 80087ae:	4601      	mov	r1, r0
 80087b0:	6818      	ldr	r0, [r3, #0]
 80087b2:	f7ff bfd3 	b.w	800875c <_raise_r>
 80087b6:	bf00      	nop
 80087b8:	2000000c 	.word	0x2000000c

080087bc <_kill_r>:
 80087bc:	b538      	push	{r3, r4, r5, lr}
 80087be:	4d07      	ldr	r5, [pc, #28]	; (80087dc <_kill_r+0x20>)
 80087c0:	2300      	movs	r3, #0
 80087c2:	4604      	mov	r4, r0
 80087c4:	4608      	mov	r0, r1
 80087c6:	4611      	mov	r1, r2
 80087c8:	602b      	str	r3, [r5, #0]
 80087ca:	f7f8 fd67 	bl	800129c <_kill>
 80087ce:	1c43      	adds	r3, r0, #1
 80087d0:	d102      	bne.n	80087d8 <_kill_r+0x1c>
 80087d2:	682b      	ldr	r3, [r5, #0]
 80087d4:	b103      	cbz	r3, 80087d8 <_kill_r+0x1c>
 80087d6:	6023      	str	r3, [r4, #0]
 80087d8:	bd38      	pop	{r3, r4, r5, pc}
 80087da:	bf00      	nop
 80087dc:	200002a4 	.word	0x200002a4

080087e0 <_getpid_r>:
 80087e0:	f7f8 bd54 	b.w	800128c <_getpid>

080087e4 <_init>:
 80087e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e6:	bf00      	nop
 80087e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ea:	bc08      	pop	{r3}
 80087ec:	469e      	mov	lr, r3
 80087ee:	4770      	bx	lr

080087f0 <_fini>:
 80087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f2:	bf00      	nop
 80087f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087f6:	bc08      	pop	{r3}
 80087f8:	469e      	mov	lr, r3
 80087fa:	4770      	bx	lr
