INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.sim/sim_1/synth/func/xsim/filter_sim_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-307] analyzing entity mac
INFO: [VRFC 10-307] analyzing entity mlab_ram
INFO: [VRFC 10-307] analyzing entity mlab_rom
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sim_1/new/sim_fir_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filter_sim
