Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 27CAB181714
	for <lists+qemu-devel@lfdr.de>; Wed, 11 Mar 2020 12:50:35 +0100 (CET)
Received: from localhost ([::1]:50168 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jBzsg-0005IS-82
	for lists+qemu-devel@lfdr.de; Wed, 11 Mar 2020 07:50:34 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:35021)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <imammedo@redhat.com>) id 1jBzrZ-0004Jy-Lx
 for qemu-devel@nongnu.org; Wed, 11 Mar 2020 07:49:27 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <imammedo@redhat.com>) id 1jBzrX-0005GX-T9
 for qemu-devel@nongnu.org; Wed, 11 Mar 2020 07:49:25 -0400
Received: from us-smtp-2.mimecast.com ([207.211.31.81]:56325
 helo=us-smtp-delivery-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <imammedo@redhat.com>) id 1jBzrX-0005Fw-Ob
 for qemu-devel@nongnu.org; Wed, 11 Mar 2020 07:49:23 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1583927363;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=WPDBD4+BI1TadVNo2YvrTSx1iOGIg2UYezwDjc2e9pI=;
 b=OHx0nhjJ2dp8pDhSc7vI2BEYDoHL4m7U5D7USxiYrsE8GXAAyuokFVfURxY7rja48xF0Ue
 N0fSGnLJdjJ87RrWiPtaf/5rzJ5LYr3DByNv5NSZ3AiwEYGdfOuEDH/whEuOVBo9Ta53fA
 7/tT1I8BQOz3LFBTdj5JiKdkLfyxIqg=
Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com
 [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-247-DODs6VAUM_eDKWL-0gSkyw-1; Wed, 11 Mar 2020 07:49:21 -0400
X-MC-Unique: DODs6VAUM_eDKWL-0gSkyw-1
Received: from smtp.corp.redhat.com (int-mx07.intmail.prod.int.phx2.redhat.com
 [10.5.11.22])
 (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
 (No client certificate requested)
 by mimecast-mx01.redhat.com (Postfix) with ESMTPS id 9B1408010F2;
 Wed, 11 Mar 2020 11:49:20 +0000 (UTC)
Received: from localhost (ovpn-200-57.brq.redhat.com [10.40.200.57])
 by smtp.corp.redhat.com (Postfix) with ESMTP id E499610013A1;
 Wed, 11 Mar 2020 11:49:10 +0000 (UTC)
Date: Wed, 11 Mar 2020 12:49:08 +0100
From: Igor Mammedov <imammedo@redhat.com>
To: Babu Moger <babu.moger@amd.com>
Subject: Re: [PATCH v6 08/13] target/i386: Cleanup and use the EPYC mode
 topology functions
Message-ID: <20200311124908.26fc3bb7@redhat.com>
In-Reply-To: <158389405195.22020.11480351700004650224.stgit@naples-babu.amd.com>
References: <158389385028.22020.7608244627303132902.stgit@naples-babu.amd.com>
 <158389405195.22020.11480351700004650224.stgit@naples-babu.amd.com>
MIME-Version: 1.0
X-Scanned-By: MIMEDefang 2.84 on 10.5.11.22
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 207.211.31.81
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: ehabkost@redhat.com, mst@redhat.com, qemu-devel@nongnu.org,
 pbonzini@redhat.com, rth@twiddle.net
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Tue, 10 Mar 2020 21:34:11 -0500
Babu Moger <babu.moger@amd.com> wrote:

> Use the new functions from topology.h and delete the unused code. Given t=
he
> sockets, nodes, cores and threads, the new functions generate apic id for=
 EPYC
> mode. Removes all the hardcoded values.
>=20
> Signed-off-by: Babu Moger <babu.moger@amd.com>
> Acked-by: Michael S. Tsirkin <mst@redhat.com>

Acked-by: Igor Mammedov <imammedo@redhat.com>

PS:
see minor nitpick below

> ---
>  target/i386/cpu.c |  162 +++++++++++------------------------------------=
------
>  1 file changed, 35 insertions(+), 127 deletions(-)
>=20
> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
> index 2e5be37b21..a3051524a2 100644
> --- a/target/i386/cpu.c
> +++ b/target/i386/cpu.c
> @@ -338,68 +338,15 @@ static void encode_cache_cpuid80000006(CPUCacheInfo=
 *l2,
>      }
>  }
> =20
> -/*
> - * Definitions used for building CPUID Leaf 0x8000001D and 0x8000001E
> - * Please refer to the AMD64 Architecture Programmer=E2=80=99s Manual Vo=
lume 3.
> - * Define the constants to build the cpu topology. Right now, TOPOEXT
> - * feature is enabled only on EPYC. So, these constants are based on
> - * EPYC supported configurations. We may need to handle the cases if
> - * these values change in future.
> - */
> -/* Maximum core complexes in a node */
> -#define MAX_CCX 2
> -/* Maximum cores in a core complex */
> -#define MAX_CORES_IN_CCX 4
> -/* Maximum cores in a node */
> -#define MAX_CORES_IN_NODE 8
> -/* Maximum nodes in a socket */
> -#define MAX_NODES_PER_SOCKET 4
> -
> -/*
> - * Figure out the number of nodes required to build this config.
> - * Max cores in a node is 8
> - */
> -static int nodes_in_socket(int nr_cores)
> -{
> -    int nodes;
> -
> -    nodes =3D DIV_ROUND_UP(nr_cores, MAX_CORES_IN_NODE);
> -
> -   /* Hardware does not support config with 3 nodes, return 4 in that ca=
se */
> -    return (nodes =3D=3D 3) ? 4 : nodes;
> -}
> -
> -/*
> - * Decide the number of cores in a core complex with the given nr_cores =
using
> - * following set constants MAX_CCX, MAX_CORES_IN_CCX, MAX_CORES_IN_NODE =
and
> - * MAX_NODES_PER_SOCKET. Maintain symmetry as much as possible
> - * L3 cache is shared across all cores in a core complex. So, this will =
also
> - * tell us how many cores are sharing the L3 cache.
> - */
> -static int cores_in_core_complex(int nr_cores)
> -{
> -    int nodes;
> -
> -    /* Check if we can fit all the cores in one core complex */
> -    if (nr_cores <=3D MAX_CORES_IN_CCX) {
> -        return nr_cores;
> -    }
> -    /* Get the number of nodes required to build this config */
> -    nodes =3D nodes_in_socket(nr_cores);
> -
> -    /*
> -     * Divide the cores accros all the core complexes
> -     * Return rounded up value
> -     */
> -    return DIV_ROUND_UP(nr_cores, nodes * MAX_CCX);
> -}
> -
>  /* Encode cache info for CPUID[8000001D] */
> -static void encode_cache_cpuid8000001d(CPUCacheInfo *cache, CPUState *cs=
,
> -                                uint32_t *eax, uint32_t *ebx,
> -                                uint32_t *ecx, uint32_t *edx)
> +static void encode_cache_cpuid8000001d(CPUCacheInfo *cache,
> +                                       X86CPUTopoInfo *topo_info,
> +                                       uint32_t *eax, uint32_t *ebx,
> +                                       uint32_t *ecx, uint32_t *edx)
>  {
>      uint32_t l3_cores;
> +    unsigned nodes =3D MAX(topo_info->nodes_per_pkg, 1);
> +
>      assert(cache->size =3D=3D cache->line_size * cache->associativity *
>                            cache->partitions * cache->sets);
> =20
> @@ -408,10 +355,13 @@ static void encode_cache_cpuid8000001d(CPUCacheInfo=
 *cache, CPUState *cs,
> =20
>      /* L3 is shared among multiple cores */
>      if (cache->level =3D=3D 3) {
> -        l3_cores =3D cores_in_core_complex(cs->nr_cores);
> -        *eax |=3D ((l3_cores * cs->nr_threads) - 1) << 14;
> +        l3_cores =3D DIV_ROUND_UP((topo_info->dies_per_pkg *
> +                                 topo_info->cores_per_die *
> +                                 topo_info->threads_per_core),
> +                                 nodes);
> +        *eax |=3D (l3_cores - 1) << 14;
>      } else {
> -        *eax |=3D ((cs->nr_threads - 1) << 14);
> +        *eax |=3D ((topo_info->threads_per_core - 1) << 14);
>      }
> =20
>      assert(cache->line_size > 0);
> @@ -431,55 +381,17 @@ static void encode_cache_cpuid8000001d(CPUCacheInfo=
 *cache, CPUState *cs,
>             (cache->complex_indexing ? CACHE_COMPLEX_IDX : 0);
>  }
> =20
> -/* Data structure to hold the configuration info for a given core index =
*/
> -struct core_topology {
> -    /* core complex id of the current core index */
> -    int ccx_id;
> -    /*
> -     * Adjusted core index for this core in the topology
> -     * This can be 0,1,2,3 with max 4 cores in a core complex
> -     */
> -    int core_id;
> -    /* Node id for this core index */
> -    int node_id;
> -    /* Number of nodes in this config */
> -    int num_nodes;
> -};
> -
> -/*
> - * Build the configuration closely match the EPYC hardware. Using the EP=
YC
> - * hardware configuration values (MAX_CCX, MAX_CORES_IN_CCX, MAX_CORES_I=
N_NODE)
> - * right now. This could change in future.
> - * nr_cores : Total number of cores in the config
> - * core_id  : Core index of the current CPU
> - * topo     : Data structure to hold all the config info for this core i=
ndex
> - */
> -static void build_core_topology(int nr_cores, int core_id,
> -                                struct core_topology *topo)
> -{
> -    int nodes, cores_in_ccx;
> -
> -    /* First get the number of nodes required */
> -    nodes =3D nodes_in_socket(nr_cores);
> -
> -    cores_in_ccx =3D cores_in_core_complex(nr_cores);
> -
> -    topo->node_id =3D core_id / (cores_in_ccx * MAX_CCX);
> -    topo->ccx_id =3D (core_id % (cores_in_ccx * MAX_CCX)) / cores_in_ccx=
;
> -    topo->core_id =3D core_id % cores_in_ccx;
> -    topo->num_nodes =3D nodes;
> -}
> -
>  /* Encode cache info for CPUID[8000001E] */
> -static void encode_topo_cpuid8000001e(CPUState *cs, X86CPU *cpu,
> +static void encode_topo_cpuid8000001e(X86CPUTopoInfo *topo_info, X86CPU =
*cpu,
>                                         uint32_t *eax, uint32_t *ebx,
>                                         uint32_t *ecx, uint32_t *edx)
>  {
> -    struct core_topology topo =3D {0};
> -    unsigned long nodes;
> +    X86CPUTopoIDs topo_ids =3D {0};
> +    unsigned long nodes =3D MAX(topo_info->nodes_per_pkg, 1);
>      int shift;
> =20
> -    build_core_topology(cs->nr_cores, cpu->core_id, &topo);
> +    x86_topo_ids_from_apicid_epyc(cpu->apic_id, topo_info, &topo_ids);
> +
>      *eax =3D cpu->apic_id;
>      /*
>       * CPUID_Fn8000001E_EBX
> @@ -496,12 +408,8 @@ static void encode_topo_cpuid8000001e(CPUState *cs, =
X86CPU *cpu,
>       *             3 Core complex id
>       *           1:0 Core id
>       */
> -    if (cs->nr_threads - 1) {
> -        *ebx =3D ((cs->nr_threads - 1) << 8) | (topo.node_id << 3) |
> -                (topo.ccx_id << 2) | topo.core_id;
> -    } else {
> -        *ebx =3D (topo.node_id << 4) | (topo.ccx_id << 3) | topo.core_id=
;
> -    }
> +    *ebx =3D ((topo_info->threads_per_core - 1) << 8) | (topo_ids.node_i=
d << 3) |
> +            (topo_ids.core_id);
>      /*
>       * CPUID_Fn8000001E_ECX
>       * 31:11 Reserved
> @@ -510,9 +418,9 @@ static void encode_topo_cpuid8000001e(CPUState *cs, X=
86CPU *cpu,
>       *         2  Socket id
>       *       1:0  Node id
>       */
> -    if (topo.num_nodes <=3D 4) {
> -        *ecx =3D ((topo.num_nodes - 1) << 8) | (cpu->socket_id << 2) |
> -                topo.node_id;
> +
not necessary white-space

> +    if (nodes <=3D 4) {
> +        *ecx =3D ((nodes - 1) << 8) | (topo_ids.pkg_id << 2) | topo_ids.=
node_id;
>      } else {
>          /*
>           * Node id fix up. Actual hardware supports up to 4 nodes. But w=
ith
> @@ -527,10 +435,10 @@ static void encode_topo_cpuid8000001e(CPUState *cs,=
 X86CPU *cpu,
>           * number of nodes. find_last_bit returns last set bit(0 based).=
 Left
>           * shift(+1) the socket id to represent all the nodes.
>           */
> -        nodes =3D topo.num_nodes - 1;
> +        nodes -=3D 1;
>          shift =3D find_last_bit(&nodes, 8);
> -        *ecx =3D ((topo.num_nodes - 1) << 8) | (cpu->socket_id << (shift=
 + 1)) |
> -                topo.node_id;
> +        *ecx =3D (nodes << 8) | (topo_ids.pkg_id << (shift + 1)) |
> +               topo_ids.node_id;
>      }
>      *edx =3D 0;
>  }
> @@ -5499,6 +5407,7 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t index=
, uint32_t count,
>      uint32_t signature[3];
>      X86CPUTopoInfo topo_info;
> =20
> +    topo_info.nodes_per_pkg =3D env->nr_nodes;
>      topo_info.dies_per_pkg =3D env->nr_dies;
>      topo_info.cores_per_die =3D cs->nr_cores;
>      topo_info.threads_per_core =3D cs->nr_threads;
> @@ -5918,20 +5827,20 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t ind=
ex, uint32_t count,
>          }
>          switch (count) {
>          case 0: /* L1 dcache info */
> -            encode_cache_cpuid8000001d(env->cache_info_amd.l1d_cache, cs=
,
> -                                       eax, ebx, ecx, edx);
> +            encode_cache_cpuid8000001d(env->cache_info_amd.l1d_cache,
> +                                       &topo_info, eax, ebx, ecx, edx);
>              break;
>          case 1: /* L1 icache info */
> -            encode_cache_cpuid8000001d(env->cache_info_amd.l1i_cache, cs=
,
> -                                       eax, ebx, ecx, edx);
> +            encode_cache_cpuid8000001d(env->cache_info_amd.l1i_cache,
> +                                       &topo_info, eax, ebx, ecx, edx);
>              break;
>          case 2: /* L2 cache info */
> -            encode_cache_cpuid8000001d(env->cache_info_amd.l2_cache, cs,
> -                                       eax, ebx, ecx, edx);
> +            encode_cache_cpuid8000001d(env->cache_info_amd.l2_cache,
> +                                       &topo_info, eax, ebx, ecx, edx);
>              break;
>          case 3: /* L3 cache info */
> -            encode_cache_cpuid8000001d(env->cache_info_amd.l3_cache, cs,
> -                                       eax, ebx, ecx, edx);
> +            encode_cache_cpuid8000001d(env->cache_info_amd.l3_cache,
> +                                       &topo_info, eax, ebx, ecx, edx);
>              break;
>          default: /* end of info */
>              *eax =3D *ebx =3D *ecx =3D *edx =3D 0;
> @@ -5940,8 +5849,7 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t index=
, uint32_t count,
>          break;
>      case 0x8000001E:
>          assert(cpu->core_id <=3D 255);
> -        encode_topo_cpuid8000001e(cs, cpu,
> -                                  eax, ebx, ecx, edx);
> +        encode_topo_cpuid8000001e(&topo_info, cpu, eax, ebx, ecx, edx);
>          break;
>      case 0xC0000000:
>          *eax =3D env->cpuid_xlevel2;
>=20


