#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  9 20:32:08 2019
# Process ID: 22316
# Current directory: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27620 C:\Users\silead\Documents\GitHub\DMA-S2MM-and-MM2S\project\DMA_test\DMA_test.xpr
# Log file: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/vivado.log
# Journal file: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.xpr
INFO: [Project 1-313] Project file moved from 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_User_DMA_0_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 879.621 ; gain = 160.973
update_compile_order -fileset sources_1
open_bd_design {C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 956.188 ; gain = 54.906
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  system_User_DMA_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_User_DMA_0_0 (User_DMA_v1.0 1.0) from revision 15 to revision 16
Wrote  : <C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_User_DMA_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.tmp/User_DMA_v1_0_project c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/silead/documents/github/dma-s2mm-and-mm2s/project/dma_test/dma_test.tmp/user_dma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.750 ; gain = 27.520
update_compile_order -fileset sources_1
close_project
generate_target all [get_files  C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /s00_entry_pipeline/s00_mmu/S_AXI(0) and /S00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /s00_entry_pipeline/s00_mmu/S_AXI(0) and /S00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block User_DMA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1229.336 ; gain = 186.473
catch { config_ip_cache -export [get_ips -all system_User_DMA_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 16a029a04169dc00; cache size = 20.478 MB.
export_ip_user_files -of_objects [get_files C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_User_DMA_0_0_synth_1
[Wed Jan  9 20:33:47 2019] Launched system_User_DMA_0_0_synth_1...
Run output will be captured here: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.runs/system_User_DMA_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd] -directory C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.ip_user_files -ipstatic_source_dir C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.cache/compile_simlib/modelsim} {questa=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.cache/compile_simlib/questa} {riviera=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.cache/compile_simlib/riviera} {activehdl=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan  9 20:35:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.runs/synth_1/runme.log
[Wed Jan  9 20:35:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.runs/impl_1/runme.log
file copy -force C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.runs/impl_1/system_wrapper.sysdef C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk -hwspec C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk -hwspec C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  9 20:51:29 2019...
