<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p46" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_46{left:679px;bottom:1140px;letter-spacing:-0.14px;}
#t2_46{left:704px;bottom:1140px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t3_46{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_46{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_46{left:138px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t6_46{left:650px;bottom:1083px;letter-spacing:0.21px;}
#t7_46{left:680px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t8_46{left:138px;bottom:1065px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t9_46{left:138px;bottom:1046px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ta_46{left:138px;bottom:1028px;letter-spacing:0.11px;word-spacing:0.03px;}
#tb_46{left:138px;bottom:991px;letter-spacing:0.11px;}
#tc_46{left:138px;bottom:961px;}
#td_46{left:165px;bottom:961px;letter-spacing:0.12px;}
#te_46{left:138px;bottom:930px;}
#tf_46{left:165px;bottom:930px;letter-spacing:0.13px;}
#tg_46{left:138px;bottom:893px;letter-spacing:0.11px;word-spacing:0.01px;}
#th_46{left:138px;bottom:863px;}
#ti_46{left:165px;bottom:863px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tj_46{left:110px;bottom:823px;letter-spacing:0.14px;}
#tk_46{left:160px;bottom:823px;letter-spacing:0.18px;word-spacing:-0.05px;}
#tl_46{left:138px;bottom:784px;letter-spacing:0.1px;word-spacing:-0.07px;}
#tm_46{left:172px;bottom:784px;letter-spacing:0.1px;}
#tn_46{left:234px;bottom:784px;letter-spacing:0.11px;word-spacing:-0.03px;}
#to_46{left:137px;bottom:765px;letter-spacing:0.07px;word-spacing:0.02px;}
#tp_46{left:110px;bottom:725px;letter-spacing:0.14px;}
#tq_46{left:160px;bottom:725px;letter-spacing:0.19px;word-spacing:0.04px;}
#tr_46{left:138px;bottom:686px;letter-spacing:0.11px;word-spacing:-0.18px;}
#ts_46{left:164px;bottom:686px;letter-spacing:0.08px;}
#tt_46{left:211px;bottom:686px;letter-spacing:0.11px;word-spacing:-0.11px;}
#tu_46{left:137px;bottom:667px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tv_46{left:715px;bottom:667px;letter-spacing:0.05px;word-spacing:0.09px;}
#tw_46{left:137px;bottom:649px;letter-spacing:0.1px;}
#tx_46{left:648px;bottom:649px;letter-spacing:0.07px;word-spacing:-0.02px;}
#ty_46{left:775px;bottom:649px;letter-spacing:0.11px;}
#tz_46{left:137px;bottom:631px;letter-spacing:0.1px;}
#t10_46{left:137px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t11_46{left:137px;bottom:576px;letter-spacing:0.1px;}
#t12_46{left:137px;bottom:557px;letter-spacing:0.09px;word-spacing:0.04px;}
#t13_46{left:293px;bottom:557px;letter-spacing:0.05px;word-spacing:0.09px;}
#t14_46{left:397px;bottom:557px;letter-spacing:0.11px;}
#t15_46{left:137px;bottom:521px;letter-spacing:0.09px;}
#t16_46{left:137px;bottom:502px;letter-spacing:0.07px;word-spacing:0.01px;}
#t17_46{left:110px;bottom:462px;letter-spacing:0.14px;}
#t18_46{left:160px;bottom:462px;letter-spacing:0.17px;word-spacing:0.01px;}
#t19_46{left:138px;bottom:423px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1a_46{left:138px;bottom:405px;letter-spacing:0.09px;word-spacing:-0.19px;}
#t1b_46{left:138px;bottom:386px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1c_46{left:138px;bottom:350px;letter-spacing:0.11px;}
#t1d_46{left:138px;bottom:331px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1e_46{left:138px;bottom:295px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1f_46{left:138px;bottom:258px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1g_46{left:138px;bottom:240px;letter-spacing:0.06px;word-spacing:0.04px;}
#t1h_46{left:138px;bottom:221px;letter-spacing:-0.1px;}
#t1i_46{left:138px;bottom:185px;letter-spacing:0.11px;word-spacing:-0.21px;}
#t1j_46{left:138px;bottom:166px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1k_46{left:138px;bottom:148px;letter-spacing:0.11px;word-spacing:-0.01px;}

.s1_46{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_46{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_46{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_46{font-size:15px;font-family:Times-Italic_ay;color:#000;}
.s5_46{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts46" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg46Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg46" style="-webkit-user-select: none;"><object width="935" height="1210" data="46/46.svg" type="image/svg+xml" id="pdf46" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_46" class="t s1_46">4.6 </span><span id="t2_46" class="t s1_46">Memory Access Types </span>
<span id="t3_46" class="t s2_46">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_46" class="t s2_46">46 </span>
<span id="t5_46" class="t s3_46">The memory access type is identified by the Cacheability and Coherency Attribute (</span><span id="t6_46" class="t s4_46">CCA</span><span id="t7_46" class="t s3_46">) bits in the TLB entry for </span>
<span id="t8_46" class="t s3_46">each mapped virtual page. The access type used for a location is associated with the virtual address, not the physical </span>
<span id="t9_46" class="t s3_46">address or the instruction making the reference. Memory access types are available for both uniprocessor and multi- </span>
<span id="ta_46" class="t s3_46">processor (MP) implementations. </span>
<span id="tb_46" class="t s3_46">All implementations must provide the following memory access types: </span>
<span id="tc_46" class="t s3_46">• </span><span id="td_46" class="t s3_46">Uncached </span>
<span id="te_46" class="t s3_46">• </span><span id="tf_46" class="t s3_46">Cached </span>
<span id="tg_46" class="t s3_46">Implementations may include this optional memory access type: </span>
<span id="th_46" class="t s3_46">• </span><span id="ti_46" class="t s3_46">Uncached Accelerated </span>
<span id="tj_46" class="t s5_46">4.6.1 </span><span id="tk_46" class="t s5_46">Uncached Memory Access </span>
<span id="tl_46" class="t s3_46">In an </span><span id="tm_46" class="t s4_46">uncached </span><span id="tn_46" class="t s3_46">access, physical memory resolves the access. Each reference causes a read or write to physical mem- </span>
<span id="to_46" class="t s3_46">ory. Caches are neither examined nor modified. </span>
<span id="tp_46" class="t s5_46">4.6.2 </span><span id="tq_46" class="t s5_46">Cached Memory Access </span>
<span id="tr_46" class="t s3_46">In a </span><span id="ts_46" class="t s4_46">cached </span><span id="tt_46" class="t s3_46">access, physical memory and all caches in the system containing a copy of the physical location are used </span>
<span id="tu_46" class="t s3_46">to resolve the access. A copy of a location is coherent if the copy was placed in the cache by a </span><span id="tv_46" class="t s4_46">cached coherent </span>
<span id="tw_46" class="t s3_46">access; a copy of a location is noncoherent if the copy was placed in the cache by a </span><span id="tx_46" class="t s4_46">cached noncoherent </span><span id="ty_46" class="t s3_46">access. </span>
<span id="tz_46" class="t s3_46">(Coherency is dictated by the system architecture, not the processor implementation.) </span>
<span id="t10_46" class="t s3_46">Caches containing a coherent copy of the location are examined and/or modified to keep the contents of the location </span>
<span id="t11_46" class="t s3_46">coherent. It is not possible to predict whether caches holding a noncoherent copy of the location will be examined </span>
<span id="t12_46" class="t s3_46">and/or modified during a </span><span id="t13_46" class="t s4_46">cached coherent </span><span id="t14_46" class="t s3_46">access. </span>
<span id="t15_46" class="t s3_46">Prefetches for data and instructions are allowed. Speculative prefetching of data that may never be used or instruc- </span>
<span id="t16_46" class="t s3_46">tions that may never be executed is allowed. </span>
<span id="t17_46" class="t s5_46">4.6.3 </span><span id="t18_46" class="t s5_46">Uncached Accelerated Memory Access </span>
<span id="t19_46" class="t s3_46">In revisions of this specification prior to 3.50, the behavior of the Uncached Accelerated Memory Access type was </span>
<span id="t1a_46" class="t s3_46">not architecturally defined, but rather was implementation-specific. Beginning with the 3.50 revision, the behavior of </span>
<span id="t1b_46" class="t s3_46">the Uncached Accelerated access type is defined, and the access type is optional. </span>
<span id="t1c_46" class="t s3_46">In an uncached accelerated access, physical memory resolves the access. Each reference causes a read or write to </span>
<span id="t1d_46" class="t s3_46">physical memory. Caches are neither examined nor modified. </span>
<span id="t1e_46" class="t s3_46">In uncached access, each store instruction causes a separate, unique request to physical memory. </span>
<span id="t1f_46" class="t s3_46">In MIPS CPUs, writes are allowed to be buffered within the CPU. Write buffers are usually of cache-line in size. </span>
<span id="t1g_46" class="t s3_46">Usually, if there is sufficient data within the write buffer, the data is sent in one burst transaction for higher effi- </span>
<span id="t1h_46" class="t s3_46">ciency. </span>
<span id="t1i_46" class="t s3_46">In uncached accelerated access, the data from multiple store instructions can be sent together to the physical memory </span>
<span id="t1j_46" class="t s3_46">in one burst transaction. This is achieved by using write buffers to gather the data from multiple store instructions </span>
<span id="t1k_46" class="t s3_46">before sending out the memory request. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
