Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Aug 31 23:34:56 2022
| Host             : LAPTOP-23T3KV5V running 64-bit major release  (build 9200)
| Command          : report_power -file teach_soc_top_power_routed.rpt -pb teach_soc_top_power_summary_routed.pb -rpx teach_soc_top_power_routed.rpx
| Design           : teach_soc_top
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.205        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.131        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        5 |       --- |             --- |
| Slice Logic    |     0.006 |     3024 |       --- |             --- |
|   LUT as Logic |     0.006 |     1276 |     20800 |            6.13 |
|   CARRY4       |    <0.001 |       38 |      8150 |            0.47 |
|   F7/F8 Muxes  |    <0.001 |      256 |     32600 |            0.79 |
|   Register     |    <0.001 |     1162 |     41600 |            2.79 |
|   Others       |     0.000 |      115 |       --- |             --- |
| Signals        |     0.011 |     2716 |       --- |             --- |
| Block RAM      |     0.007 |       50 |        50 |          100.00 |
| PLL            |     0.099 |        1 |         5 |           20.00 |
| I/O            |     0.005 |       24 |       210 |           11.43 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.205 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.035 |      0.011 |
| Vccaux    |       1.800 |     0.063 |       0.050 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+-------------------------------+-----------------+
| Clock            | Domain                        | Constraint (ns) |
+------------------+-------------------------------+-----------------+
| clk              | clk                           |            10.0 |
| clkfbout_clk_pll | clk_pll/inst/clkfbout_clk_pll |            20.0 |
| soc_clk_clk_pll  | clk_pll/inst/soc_clk_clk_pll  |            20.0 |
+------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| teach_soc_top          |     0.131 |
|   clk_pll              |     0.100 |
|     inst               |     0.100 |
|   cpu                  |     0.014 |
|     regFile            |     0.013 |
|   data_ram             |     0.004 |
|     U0                 |     0.004 |
|       inst_blk_mem_gen |     0.004 |
|   inst_ram             |     0.007 |
|     U0                 |     0.007 |
|       inst_blk_mem_gen |     0.007 |
+------------------------+-----------+


