{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525541688679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525541688683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 05 14:34:48 2018 " "Processing started: Sat May 05 14:34:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525541688683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541688683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplexadores -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplexadores -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541688683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525541689380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525541689380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_TB " "Found entity 1: mux1_2_TB" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2 " "Found entity 1: mux1_2" {  } { { "mux1_2.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2a.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2a.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2a " "Found entity 1: mux1_2a" {  } { { "mux1_2a.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4 " "Found entity 1: mux1_4" {  } { { "mux1_4.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_8 " "Found entity 1: mux1_8" {  } { { "mux1_8.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux12_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux12_2 " "Found entity 1: mux12_2" {  } { { "mux12_2.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux12_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_2 " "Found entity 1: mux32_2" {  } { { "mux32_2.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_8 " "Found entity 1: mux32_8" {  } { { "mux32_8.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32 " "Found entity 1: mux32_32" {  } { { "mux32_32.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32a.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_32a.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32a " "Found entity 1: mux32_32a" {  } { { "mux32_32a.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_32a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700715 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1525541700719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525541700720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux1_2_TB " "Elaborating entity \"mux1_2_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525541700747 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 0, Dado0 = 0, Dado1 = 0, Saida = 0 mux1_2_TB.v(11) " "Verilog HDL Display System Task info at mux1_2_TB.v(11): Sel = 0, Dado0 = 0, Dado1 = 0, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 11 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700747 "|mux1_2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 0, Dado0 = 0, Dado1 = 1, Saida = 0 mux1_2_TB.v(16) " "Verilog HDL Display System Task info at mux1_2_TB.v(16): Sel = 0, Dado0 = 0, Dado1 = 1, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700747 "|mux1_2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 0, Dado0 = 1, Dado1 = 0, Saida = 0 mux1_2_TB.v(21) " "Verilog HDL Display System Task info at mux1_2_TB.v(21): Sel = 0, Dado0 = 1, Dado1 = 0, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700747 "|mux1_2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 0, Dado0 = 1, Dado1 = 1, Saida = 0 mux1_2_TB.v(26) " "Verilog HDL Display System Task info at mux1_2_TB.v(26): Sel = 0, Dado0 = 1, Dado1 = 1, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700747 "|mux1_2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 1, Dado0 = 0, Dado1 = 0, Saida = 0 mux1_2_TB.v(31) " "Verilog HDL Display System Task info at mux1_2_TB.v(31): Sel = 1, Dado0 = 0, Dado1 = 0, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 31 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700748 "|mux1_2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 1, Dado0 = 0, Dado1 = 1, Saida = 0 mux1_2_TB.v(36) " "Verilog HDL Display System Task info at mux1_2_TB.v(36): Sel = 1, Dado0 = 0, Dado1 = 1, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700748 "|mux1_2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 1, Dado0 = 1, Dado1 = 0, Saida = 0 mux1_2_TB.v(41) " "Verilog HDL Display System Task info at mux1_2_TB.v(41): Sel = 1, Dado0 = 1, Dado1 = 0, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 41 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700748 "|mux1_2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sel = 1, Dado0 = 1, Dado1 = 1, Saida = 0 mux1_2_TB.v(46) " "Verilog HDL Display System Task info at mux1_2_TB.v(46): Sel = 1, Dado0 = 1, Dado1 = 1, Saida = 0" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541700748 "|mux1_2_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1_2a mux1_2a:dut " "Elaborating entity \"mux1_2a\" for hierarchy \"mux1_2a:dut\"" {  } { { "mux1_2_TB.v" "dut" { Text "C:/Users/henri/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525541700756 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1525541701138 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525541701210 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 05 14:35:01 2018 " "Processing ended: Sat May 05 14:35:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525541701210 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525541701210 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525541701210 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525541701210 ""}
