Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Tue Aug  9 17:33:21 2022
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   749 |
|    Minimum number of control sets                        |   749 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1207 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   749 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |   116 |
| >= 8 to < 10       |   106 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |   156 |
| >= 16              |   249 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             773 |          430 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |             549 |          231 |
| Yes          | No                    | No                     |           22857 |         6144 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            6008 |         1803 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                              Enable Signal                                                                                                                                             |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/ap_CS_fsm_state5                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/select_ln603_1_reg_764[7]_i_1_n_1                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/pX_2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/pX_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/i_reg_6450                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/j_0_reg_3820                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/j_0_reg_382                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/j6_0_reg_4150                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/j6_0_reg_415                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0_data_V_data_31_V_read                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/ap_NS_fsm19_out                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/E[0]                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/SR[0]                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/j_0_reg_3820                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/j_0_reg_382                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0_data_V_data_0_V_read                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/ap_NS_fsm19_out                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/ap_NS_fsm16_out                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/i1_0_reg_393[3]_i_1_n_1                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/j6_0_reg_4150                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/j6_0_reg_415                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/i_reg_6450                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ap_CS_fsm_reg[1][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/ap_NS_fsm16_out                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/i1_0_reg_393[3]_i_1__0_n_1                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outstep_0_i_i_reg_16515                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/ap_NS_fsm19_out                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/icmp_ln958_reg_6200                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_15[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/mOutPtr[4]_i_1__1_n_1                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/E[0]                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_12[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_10[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_13[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_11[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_14[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_9[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_full_n_reg_16[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_ufixed_3u_config14_U0/ap_CS_fsm_state2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/trunc_ln203_reg_415420                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_ufixed_3u_config14_U0/ap_NS_fsm1                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_ufixed_3u_config14_U0/i1_0_reg_71_0                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_0_V_U/WEA[0]                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_ufixed_3u_config14_U0/j3_0_reg_82                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_11_V_U/mOutPtr[6]_i_1__83_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_24_V_U/mOutPtr[6]_i_1__6_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/ap_NS_fsm1                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/indvar_flatten85_reg_1256                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_10_V_U/mOutPtr[6]_i_1__84_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_0_V_U/mOutPtr[6]_i_1__94_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_2_V_U/mOutPtr[6]_i_1__21_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_30_V_U/mOutPtr[6]_i_1__0_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_31_V_U/mOutPtr[6]_i_1_n_1                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_3_V_U/mOutPtr[6]_i_1__22_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_20_V_U/mOutPtr[6]_i_1__10_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_4_V_U/mOutPtr[6]_i_1__23_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_5_V_U/mOutPtr[6]_i_1__24_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_6_V_U/mOutPtr[6]_i_1__25_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_7_V_U/mOutPtr[6]_i_1__26_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_8_V_U/mOutPtr[6]_i_1__27_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_9_V_U/mOutPtr[6]_i_1__28_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_23_V_U/mOutPtr[6]_i_1__7_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_22_V_U/mOutPtr[6]_i_1__8_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_7_V_U/mOutPtr[6]_i_1__87_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_21_V_U/mOutPtr[6]_i_1__9_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_15_V_U/mOutPtr[6]_i_1__18_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_25_V_U/mOutPtr[6]_i_1__69_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_25_V_U/mOutPtr[6]_i_1__5_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_6_V_U/mOutPtr[6]_i_1__88_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_5_V_U/mOutPtr[6]_i_1__89_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/m_5_reg_6250                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/m_5_reg_625[6]_i_1_n_1                                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_4_V_U/mOutPtr[6]_i_1__90_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_3_V_U/mOutPtr[6]_i_1__91_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_31_V_U/mOutPtr[6]_i_1__63_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_30_V_U/mOutPtr[6]_i_1__64_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_2_V_U/mOutPtr[6]_i_1__92_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_29_V_U/mOutPtr[6]_i_1__65_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_28_V_U/mOutPtr[6]_i_1__66_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_27_V_U/mOutPtr[6]_i_1__67_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_26_V_U/mOutPtr[6]_i_1__68_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_12_V_U/mOutPtr[6]_i_1__82_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_24_V_U/mOutPtr[6]_i_1__70_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_23_V_U/mOutPtr[6]_i_1__71_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_22_V_U/mOutPtr[6]_i_1__72_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_21_V_U/mOutPtr[6]_i_1__73_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_20_V_U/mOutPtr[6]_i_1__74_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_1_V_U/mOutPtr[6]_i_1__93_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_19_V_U/mOutPtr[6]_i_1__75_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_18_V_U/mOutPtr[6]_i_1__76_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_17_V_U/mOutPtr[6]_i_1__77_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_16_V_U/mOutPtr[6]_i_1__78_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_15_V_U/mOutPtr[6]_i_1__79_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_14_V_U/mOutPtr[6]_i_1__80_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_13_V_U/mOutPtr[6]_i_1__81_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_17[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_18[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_1_V_U/mOutPtr[6]_i_1__20_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_19[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_2[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_20[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_21[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_22[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_23[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_24[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_25[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_26[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_27_V_U/mOutPtr[6]_i_1__3_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/ap_NS_fsm1                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/indvar_flatten85_reg_1262                                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_9[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_27[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_28[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_29[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_3[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_8[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_7[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_30[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_6[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_5[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_4[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_9_V_U/mOutPtr[6]_i_1__85_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_19_V_U/mOutPtr[6]_i_1__11_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_18_V_U/mOutPtr[6]_i_1__12_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_17_V_U/mOutPtr[6]_i_1__13_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_16_V_U/mOutPtr[6]_i_1__14_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_14_V_U/mOutPtr[6]_i_1__17_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_13_V_U/mOutPtr[6]_i_1__16_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_12_V_U/mOutPtr[6]_i_1__15_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_11_V_U/mOutPtr[6]_i_1__30_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_10_V_U/mOutPtr[6]_i_1__29_n_1                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_0_V_U/mOutPtr[6]_i_1__19_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/i_in_0_reg_85540                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/i_in_0_reg_8554                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_8_V_U/mOutPtr[6]_i_1__86_n_1                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_16[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_1[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_15[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_14[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_13[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_12[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_11[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_10[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_26_V_U/mOutPtr[6]_i_1__4_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg_0[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_full_n_reg[0]                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_28_V_U/mOutPtr[6]_i_1__2_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_29_V_U/mOutPtr[6]_i_1__1_n_1                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_15[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_13[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_17[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_11[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_5[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_1[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/E[0]                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_7                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_6                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_5                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_4                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_3                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_2                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_1                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce_0                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/shiftReg_ce                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_0_V_U/pop                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/E[0]                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_2_V_U/pop                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/pop                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_2[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_1[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_10[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_11[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_12[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_13[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_14[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_15[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_16[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_17[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_18[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_19[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg[0]                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_20[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_21[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_22[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_23[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_24[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_25[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_26[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_27[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_21[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_9[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_8[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_7[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_6[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_5[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                         |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/E[0]                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_0[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_37[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_55[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_53[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_51[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_49[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_47[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_45[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_43[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_41[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_39[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_29[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_35[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_33[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_31[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_3[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_29[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_27[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_25[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_23[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_19[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_4[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_0_V_U/U_fifo_w8_d10_A_ram/shiftReg_ce                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_57[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_59[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_9[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_28[0]                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/internal_empty_n_reg_7[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/internal_empty_n_reg_3[0]                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/D[2]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom_U/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_phi_mux_w_index83_phi_fu_518_p41                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/w_index83_reg_514                                                                                                                                                          |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_2_V_U/usedw[9]_i_1_n_1                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/usedw[9]_i_1__1_n_1                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_NS_fsm1                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/indvar_flatten84_reg_502                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_0_V_U/usedw[9]_i_1__0_n_1                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_7_U/ap_sync_reg_channel_write_tmp_data_V_9                                                                                                                                                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/ap_CS_fsm_state5                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/push                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/i_0_i_reg_151                                                                                                                                                                                                        |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/ap_CS_fsm_state2                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_1_V_U/usedw[0]_i_1__3_n_1                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_0_V_U/usedw[0]_i_1__2_n_1                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_2_V_U/usedw[0]_i_1__4_n_1                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/E[0]                                           |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/icmp_ln151_reg_30156_pp0_iter1_reg_reg[0]_2[0] | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/icmp_ln151_reg_30156_pp0_iter1_reg_reg[0]_1[0] | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/icmp_ln151_reg_30156_pp0_iter1_reg_reg[0]_0[0] | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/icmp_ln151_reg_30156_pp0_iter1_reg_reg[0][0]   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/ram_reg_0_0_0[0]                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/ram_reg_0_2_0[0]                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/ram_reg_0_2_1[0]                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/ram_reg_0_2_2[0]                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/ram_reg_0_2_3[0]                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/acc_8_V_030_reg_16747[11]_i_1_n_1                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                 |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_11[0]                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_13                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_10[0]                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_12[0]                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_13[0]                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_2[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_16_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_3[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_4[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_5[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_6[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_7[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_8[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_9[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/ap_phi_mux_w_index84_phi_fu_1272_p41                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/w_index84_reg_1268                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_10                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_11                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_12                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_14[0]                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_22                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_7[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/ap_phi_mux_w_index84_phi_fu_1278_p41                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/w_index84_reg_1274                                                                                                                                                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_6[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_5[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_4[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_3[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_2[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_16[0]                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_15[0]                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_1[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_13[0]                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_12[0]                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_11[0]                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_10[0]                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_1[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_0[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0]_0[0]                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/icmp_ln387_reg_7798_pp0_iter1_reg_reg[0][0]                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_15[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_24[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_23[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_22[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_21[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_20[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_2[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_19[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_18[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_17[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_16[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_25[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_14[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_13[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_12[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_11[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_10[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_1[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_0[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/E[0]                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_8[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_3                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_4                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_5                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_6                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_7                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_8                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_9                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_31_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/w8_V_U/conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V_rom_U/RDEN                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_9[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/shiftReg_ce_2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_7[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_6[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_5[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_4[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_30[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_3[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_29[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_28[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_27[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/outidx_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_26[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_18                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_9                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_8                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_7                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_6                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_5                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_4                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_15                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_16                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_3                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_17                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_20                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_19                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_9[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_8[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_29                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_7[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_28                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_6[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_5[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_4[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_15[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_10                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_11                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_12                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_13                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_14                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_17[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_16[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/w5_V_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V_rom_U/RDEN                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_14[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_13[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_12[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_11[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_10[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_0[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_1[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/E[0]                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_27                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_9[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_21                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_23                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_24                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_19[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_18[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_2[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_20[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_21[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/outidx4_U/conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U/q0_reg_8[0]                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_22[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_23[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_3[0]                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_29[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_28[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_27[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_26[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_25[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_30[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_25                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/shiftReg_ce_26                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/outidx2_U/conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U/q0_reg_1_24[0]                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/we0                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/ap_NS_fsm19_out                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/RDEN                                                |                                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_2_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_19_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_24_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_31_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_15_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_1_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_20_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_1_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_5_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_21_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_3_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_23_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_4_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_22_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_11_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_8_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_25_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_26_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_27_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_28_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_29_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_0_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_10_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_18_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_2_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_12_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_13_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_30_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_14_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_15_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_16_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_17_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_6_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_9_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/shiftReg_ce                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_14_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/shiftReg_ce_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/shiftReg_ce_2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/shiftReg_ce_1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_4_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_7_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_8_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_13_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_12_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_7_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_11_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_10_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_8_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_0_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_3_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_4_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_5_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_6_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_7_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_9_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_9_V_U/U_fifo_w8_d64_A_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/m_5_reg_6250                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/ap_CS_fsm_pp0_stage0                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_0_V_U/pop                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_1_V_U/pop                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_2_V_U/pop                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/ap_CS_fsm_state6                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                      |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                        | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                              |                                                                                                                                                                                                                                                                               |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/pX_1                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/sY_10_in[0]                                                                                                                                                                |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/pX_2                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/sY_20_in[0]                                                                                                                                                               |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata[31]_i_2_n_1                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg01_out                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                                   |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/pX_1                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/pY_1                                                                                                                                                                       |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                 |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/p_7_in8_in                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/sX_20_in[0]                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/pX_2                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/pY_2                                                                                                                                                                      |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/p_7_in8_in                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/sX_10_in[0]                                                                                                                                                                |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/p_7_in8_in                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/pX_2                                                                                                                                                                      |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/select_ln404_reg_13385[0]_i_2_n_1                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/select_ln404_reg_13385                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_condition_464                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/select_ln404_reg_7951                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_condition_2106                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/pY                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                  |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/sY[31]_i_2_n_1                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/pY                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/regslice_both_in_last_V_U/obuf_inst/ap_CS_fsm_reg[3][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525[31]_i_2_n_1                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/in_index_0_i_i_i_i82_reg_525                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/select_ln404_reg_13391[0]_i_2_n_1                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/select_ln404_reg_13391                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/p_7_in8_in                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/pX_1                                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U/RDEN                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/select_ln168_reg_30151                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285[31]_i_1_n_1                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/in_index_0_i_i_i_i83_reg_1285                                                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279[31]_i_1_n_1                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/in_index_0_i_i_i_i83_reg_1279                                                                                                                                             |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/regslice_both_in_data_U/obuf_inst/E[0]                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/regslice_both_in_data_U/obuf_inst/SR[0]                                                                                                                                                                              |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/regslice_both_in_last_V_U/obuf_inst/E[0]                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                      |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                         |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                            |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                    |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               14 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                  |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/outidx_1_U/dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U/ap_enable_reg_pp0_iter1_reg                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/in_index_0_i_i60_reg_16527_0                                                                        |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/ap_CS_fsm_state4                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               22 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                   |               15 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_0_V_U/WEA[0]                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               23 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |               10 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |               12 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc225_U0/push                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_condition_693                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_condition_2106                                                                                                                                                          |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                                                               |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565/ap_enable_reg_pp0_iter2                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/internal_empty_n_reg_1                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |               24 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/SS[0]                                                                                                                                                                                            |               78 |            157 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_13_fu_19240                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_20_fu_28200                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_1_fu_3880                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_19_fu_26920                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_16_fu_23080                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               55 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_14_fu_20520                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               55 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_11_fu_16680                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_2_fu_5160                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               57 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_18_fu_25640                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_17_fu_24360                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_15_fu_21800                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_12_fu_17960                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_10_fu_15400                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_57_fu_75560                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               64 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_45_fu_60200                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_46_fu_61480                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_47_fu_62760                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               57 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_48_fu_64040                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_49_fu_65320                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_4_fu_7720                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               63 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_50_fu_66600                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               64 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_51_fu_67880                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_52_fu_69160                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_53_fu_70440                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_54_fu_71720                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_55_fu_73000                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_56_fu_74280                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_22_fu_30760                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_58_fu_76840                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_59_fu_78120                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_5_fu_9000                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_60_fu_79400                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_61_fu_80680                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               57 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_62_fu_81960                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_63_fu_83240                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_6_fu_10280                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_7_fu_11560                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               57 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_8_fu_12840                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_9_fu_14120                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_fu_2600                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               60 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_43_fu_57640                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               63 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_21_fu_29480                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_23_fu_32040                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_24_fu_33320                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               65 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_25_fu_34600                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_26_fu_35880                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_27_fu_37160                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_28_fu_38440                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_29_fu_39720                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               63 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_30_fu_41000                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_31_fu_42280                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               63 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_32_fu_43560                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_33_fu_44840                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_34_fu_46120                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_35_fu_47400                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_36_fu_48680                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               55 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_37_fu_49960                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_38_fu_51240                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               62 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_39_fu_52520                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_3_fu_6440                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               66 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_40_fu_53800                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               58 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_41_fu_55080                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               61 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_44_fu_58920                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               63 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0/data_2016_V_42_fu_56360                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               59 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config4_U0/ap_enable_reg_pp0_iter2                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               96 |            288 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/p_0_in[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               96 |            288 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/p_0_in[1]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               96 |            288 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/conv_2d_cl_array_array_ap_fixed_32u_config4_U0_data_V_data_0_V_read                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              102 |            405 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |              431 |            774 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config16_U0/shiftReg_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |              256 |           1024 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_32u_config15_U0/shiftReg_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |              288 |           1024 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config10_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config10_s_fu_4916/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ap_CS_fsm_reg[1]                    |                                                                                                                                                                                                                                                                               |              747 |           2954 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_32u_config7_U0/call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U/ap_CS_fsm_reg[1]                    |                                                                                                                                                                                                                                                                               |              771 |           2954 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


