<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: include/S32K148.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_s32_k148_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">S32K148.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s32_k148_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processor:           S32K148</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**     Reference manual:    S32K1XX RM Rev.13</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**     Version:             rev. 4.4, 2021-04-26</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**     Build:               b210426</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Abstract:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**         Peripheral Access Layer for S32K148</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**     Copyright 1997-2016 Freescale Semiconductor, Inc.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Copyright 2016-2021 NXP</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     NXP Confidential. This software is owned or controlled by NXP and may only be</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     used strictly in accordance with the applicable license terms. By expressly</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     accepting such terms or by downloading, installing, activating and/or otherwise</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     using the software, you are agreeing that you have read, and that you agree to</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     comply with and are bound by, such license terms. If you do not agree to be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     bound by the applicable license terms, then you may not retain, install,</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     activate or otherwise use the software. The production use license in</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Section 2.3 is expressly granted for this software.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     http:                 www.nxp.com</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     mail:                 support@nxp.com</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**     Revisions:</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     - rev. 1.0 (2016-11-24) - Iulian Talpiga</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**         Initial version.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**     - rev. 1.1 (2017-01-09) - Iulian Talpiga</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**         Fix interrupts</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     - rev. 2.0 (2017-02-23) - Iulian Talpiga</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**         Update header as per rev S32K14XRM Rev. 2, 02/2017</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**         Updated modules AIPS, CAN, LPI2C, LPSPI, MCM, MPU, SCG and SIM</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     - rev. 2.1 (2017-04-03) - Iulian Talpiga</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**         Correct SAI registers: split TCR and RCR arrays.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     - rev. 3.0 (2017-08-04) - Mihai Volmer</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Update header as per rev S32K1XXRM Rev. 4, 06/2017</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**         Updated modules CAN, MCM and PORTn</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     - rev. 3.1 (2017-09-25) - Andrei Bolojan</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         Update NVIC Size of Registers Arrays</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     - rev. 4.0 (2018-02-28) - Mihai Volmer</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         Updated header as per rev S32K1XXRM Rev. 6, 12/2017</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**         Updated modules ERM, I2C, MSCM and SIM</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     - rev. 4.1 (2018-07-19) - Dan Nastasa</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 8, 06/2018.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     - rev. 4.2 (2019-02-19) - Ionut Pavel</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 9, 09/2018.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Removed the QuadSPI_FR[AHBGNT] bitfield.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**         Removed the QuadSPI_FR[IPGEF] bitfield.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Removed the QuadSPI_FR[IPGEIE] bitfield.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**     - rev. 4.3 (2020-05-14) - Van Nguyen Nam</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 12.1, 02/2020.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**     - rev. 4.4 (2021-04-26) - Minh Quan Trinh</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 13, 04/2020.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         Modified AIPS Register Layout</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**         Modified LPI2C_MTDR, LPI2C_STDR, LPIT_CLRTEN and QuadSPI_SPTRCLR registers to Write-Only</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Modified SIM_FCFG1 registers to Read-Only</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**         Added RCM_PARAM_ECMU_LOC bit field</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         Removed SAI_TCR2_BCS, SAI_RCR2_BCS bit field</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">   -- MCU activation</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#if !defined(S32K148_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define S32K148_H_</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a724eabb8a2365f621f175f886c830fba">  119</a></span>&#160;<span class="preprocessor">#define MCU_S32K148</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #error S32K148 memory map: There is already included another memory map. Only one memory map can be included.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a8514d8d6cd73e72192314d085ffaa555">  125</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  131</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0400u</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a548743cf2764e560797b15c2a8b82e59">  133</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0004u</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">   -- Generic macros</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">  149</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">  151</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">  152</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#if !defined(REG_READ32)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a4038b77716b4d2bc90da626a362a9c10">  160</a></span>&#160;<span class="preprocessor">  #define REG_READ32(address)               (*(volatile uint32_t*)(address))</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#if !defined(REG_WRITE32)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#acb24a92762dea2af92d44758e943cd71">  167</a></span>&#160;<span class="preprocessor">  #define REG_WRITE32(address, value)       ((*(volatile uint32_t*)(address))= (uint32_t)(value))</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_SET32)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#ab0d7c1492d2895434db471cbe6f20725">  174</a></span>&#160;<span class="preprocessor">  #define REG_BIT_SET32(address, mask)      ((*(volatile uint32_t*)(address))|= (uint32_t)(mask))</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_CLEAR32)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#ad9b4ac7ccff6b9e28de1054e5a296a34">  181</a></span>&#160;<span class="preprocessor">  #define REG_BIT_CLEAR32(address, mask)    ((*(volatile uint32_t*)(address))&amp;= ((uint32_t)~((uint32_t)(mask))))</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#if !defined(REG_RMW32)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#add96c00219fa4d152bda4a4af378aaf2">  189</a></span>&#160;<span class="preprocessor">  #define REG_RMW32(address, mask, value)   (REG_WRITE32((address), ((REG_READ32(address)&amp; ((uint32_t)~((uint32_t)(mask))))| ((uint32_t)(value)))))</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">   -- Interrupt vector numbers for S32K148</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  203</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 163u               </span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#ga7e1129cd8a196f4284d41db3e82ad5c8">  212</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">/* Auxiliary constants */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">  215</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>                = -128,             </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">/* Core interrupts */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">  218</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">  219</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">  220</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">  221</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">  222</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">  223</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">  224</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">  225</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">  226</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">  229</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0u,               </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">  230</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1u,               </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">  231</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2u,               </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">  232</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3u,               </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">  233</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4u,               </div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">  234</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5u,               </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">  235</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6u,               </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">  236</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7u,               </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">  237</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8u,               </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">  238</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9u,               </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">  239</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10u,              </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">  240</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11u,              </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">  241</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12u,              </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">  242</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13u,              </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">  243</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14u,              </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">  244</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15u,              </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">  245</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16u,              </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">  246</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17u,              </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">  247</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a>                    = 18u,              </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">  248</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19u,              </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">  249</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20u,              </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">  250</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">FTFC_Fault_IRQn</a>              = 21u,              </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">  251</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a>                = 22u,              </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">  252</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a>                     = 23u,              </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">  253</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">LPI2C0_Master_IRQn</a>           = 24u,              </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">  254</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">LPI2C0_Slave_IRQn</a>            = 25u,              </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">  255</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a>                  = 26u,              </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">  256</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a>                  = 27u,              </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">  257</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">LPSPI2_IRQn</a>                  = 28u,              </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094">  258</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094">LPI2C1_Master_IRQn</a>           = 29u,              </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c">  259</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c">LPI2C1_Slave_IRQn</a>            = 30u,              </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">  260</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a>            = 31u,              </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">  261</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a>            = 33u,              </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">  262</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">LPUART2_RxTx_IRQn</a>            = 35u,              </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">  263</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 39u,              </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">  264</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 40u,              </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">  265</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 41u,              </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">  266</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">ERM_single_fault_IRQn</a>        = 44u,              </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">  267</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">ERM_double_fault_IRQn</a>        = 45u,              </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">  268</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 46u,              </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">  269</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 47u,              </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">  270</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">LPIT0_Ch0_IRQn</a>               = 48u,              </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">  271</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">LPIT0_Ch1_IRQn</a>               = 49u,              </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">  272</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">LPIT0_Ch2_IRQn</a>               = 50u,              </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">  273</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">LPIT0_Ch3_IRQn</a>               = 51u,              </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">  274</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 52u,              </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c">  275</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c">SAI1_Tx_IRQn</a>                 = 55u,              </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc">  276</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc">SAI1_Rx_IRQn</a>                 = 56u,              </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">  277</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">SCG_IRQn</a>                     = 57u,              </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">  278</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 58u,              </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  279</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 59u,              </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">  280</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 60u,              </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">  281</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 61u,              </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">  282</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 62u,              </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">  283</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 63u,              </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  284</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 64u,              </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">  285</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">QSPI_IRQn</a>                    = 65u,              </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">  286</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">PDB1_IRQn</a>                    = 68u,              </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">  287</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a>                  = 69u,              </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003">  288</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003">SAI0_Tx_IRQn</a>                 = 70u,              </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3">  289</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3">SAI0_Rx_IRQn</a>                 = 71u,              </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc">  290</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc">ENET_TIMER_IRQn</a>              = 72u,              </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95">  291</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95">ENET_TX_IRQn</a>                 = 73u,              </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f">  292</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f">ENET_RX_IRQn</a>                 = 74u,              </div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de">  293</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de">ENET_ERR_IRQn</a>                = 75u,              </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913">  294</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913">ENET_STOP_IRQn</a>               = 76u,              </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb">  295</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb">ENET_WAKE_IRQn</a>               = 77u,              </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">  296</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>               = 78u,              </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">  297</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 79u,              </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">  298</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 80u,              </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">  299</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a>       = 81u,              </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">  300</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a>      = 82u,              </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">  301</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>               = 85u,              </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">  302</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a>              = 86u,              </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">  303</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a>       = 88u,              </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">  304</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">CAN1_ORed_16_31_MB_IRQn</a>      = 89u,              </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">  305</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a>               = 92u,              </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">  306</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">CAN2_Error_IRQn</a>              = 93u,              </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">  307</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">CAN2_ORed_0_15_MB_IRQn</a>       = 95u,              </div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">  308</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">CAN2_ORed_16_31_MB_IRQn</a>      = 96u,              </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">  309</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a>            = 99u,              </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">  310</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a>            = 100u,             </div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">  311</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a>            = 101u,             </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">  312</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a>            = 102u,             </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">  313</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a>              = 103u,             </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">  314</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>         = 104u,             </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">  315</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a>            = 105u,             </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">  316</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a>            = 106u,             </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">  317</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a>            = 107u,             </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">  318</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a>            = 108u,             </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">  319</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a>              = 109u,             </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">  320</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>         = 110u,             </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">  321</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a>            = 111u,             </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">  322</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a>            = 112u,             </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">  323</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a>            = 113u,             </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">  324</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a>            = 114u,             </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">  325</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a>              = 115u,             </div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">  326</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a>         = 116u,             </div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">  327</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a>            = 117u,             </div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">  328</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a>            = 118u,             </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">  329</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a>            = 119u,             </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">  330</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a>            = 120u,             </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">  331</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a>              = 121u,             </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">  332</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a>         = 122u,             </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">  333</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">FTM4_Ch0_Ch1_IRQn</a>            = 123u,             </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">  334</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">FTM4_Ch2_Ch3_IRQn</a>            = 124u,             </div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">  335</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">FTM4_Ch4_Ch5_IRQn</a>            = 125u,             </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">  336</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">FTM4_Ch6_Ch7_IRQn</a>            = 126u,             </div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">  337</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">FTM4_Fault_IRQn</a>              = 127u,             </div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">  338</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a>         = 128u,             </div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">  339</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">FTM5_Ch0_Ch1_IRQn</a>            = 129u,             </div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">  340</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">FTM5_Ch2_Ch3_IRQn</a>            = 130u,             </div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">  341</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">FTM5_Ch4_Ch5_IRQn</a>            = 131u,             </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">  342</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">FTM5_Ch6_Ch7_IRQn</a>            = 132u,             </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">  343</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">FTM5_Fault_IRQn</a>              = 133u,             </div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">  344</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a>         = 134u,             </div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">  345</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">FTM6_Ch0_Ch1_IRQn</a>            = 135u,             </div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">  346</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">FTM6_Ch2_Ch3_IRQn</a>            = 136u,             </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">  347</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">FTM6_Ch4_Ch5_IRQn</a>            = 137u,             </div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">  348</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">FTM6_Ch6_Ch7_IRQn</a>            = 138u,             </div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">  349</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">FTM6_Fault_IRQn</a>              = 139u,             </div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">  350</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a>         = 140u,             </div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">  351</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">FTM7_Ch0_Ch1_IRQn</a>            = 141u,             </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">  352</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">FTM7_Ch2_Ch3_IRQn</a>            = 142u,             </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">  353</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">FTM7_Ch4_Ch5_IRQn</a>            = 143u,             </div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">  354</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">FTM7_Ch6_Ch7_IRQn</a>            = 144u,             </div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">  355</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">FTM7_Fault_IRQn</a>              = 145u,             </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a>         = 146u              </div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">  357</a></span>&#160;} <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers_S32K148 */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">   -- Cortex M4 Core Configuration</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  373</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  1         </span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  374</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  375</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gac1ba8a48ca926bddc88be9bfd7d42641">  376</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1          </span><span class="comment">/* end of group Cortex_Core_Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">   -- Device Peripheral Access Layer for S32K148</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* @brief This module covers memory mapped registers available on SoC */</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">  406</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            16u</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">  407</a></span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              16u</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">  408</a></span>&#160;<span class="preprocessor">#define ADC_CV_COUNT                             2u</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga4461adf358d1eb810b6ae170c5052823">  409</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_COUNT                           32u</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga27079677cc830a2a398830bbdd2383a8">  410</a></span>&#160;<span class="preprocessor">#define ADC_aR_COUNT                             32u</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  413</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1d6368ee89d9a8c206c04e9f232832f9">  414</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a>];                </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">  415</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">CFG1</a>;                              </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">  416</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a>;                              </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#afaf6701c855d98130292ee26d5738446">  417</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a>];                    </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aa05eda2e0e19c5d8a87bd87bd1d4848c">  418</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a>];                  </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">  419</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">SC2</a>;                               </div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">  420</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">SC3</a>;                               </div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a41685226eb072151f6bfcbedaaa378da">  421</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a41685226eb072151f6bfcbedaaa378da">BASE_OFS</a>;                          </div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">  422</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">OFS</a>;                               </div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aab93507c41fe66c77f56c0668a3e89a5">  423</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aab93507c41fe66c77f56c0668a3e89a5">USR_OFS</a>;                           </div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a64b099d30a5f2caccaaa9d6dc7cd7f79">  424</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a64b099d30a5f2caccaaa9d6dc7cd7f79">XOFS</a>;                              </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a909abf44af7556d037012591921f7aca">  425</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a909abf44af7556d037012591921f7aca">YOFS</a>;                              </div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a15f874ab0973cd3405834e3dffc172dd">  426</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a15f874ab0973cd3405834e3dffc172dd">G</a>;                                 </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a9831667aad2400968861c2e5fa26423c">  427</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a9831667aad2400968861c2e5fa26423c">UG</a>;                                </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">  428</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">CLPS</a>;                              </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">  429</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">CLP3</a>;                              </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">  430</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">CLP2</a>;                              </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">  431</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">CLP1</a>;                              </div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">  432</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">CLP0</a>;                              </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab13ee71bf26f9ca755a1d89bb0849dd4">  433</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab13ee71bf26f9ca755a1d89bb0849dd4">CLPX</a>;                              </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a12a348b4e6f4287a0230b005953f861a">  434</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a12a348b4e6f4287a0230b005953f861a">CLP9</a>;                              </div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a5c0dc152bdb1c4da81ec36d437d1e149">  435</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a5c0dc152bdb1c4da81ec36d437d1e149">CLPS_OFS</a>;                          </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a55da0a5df9196abf2c9839458601637a">  436</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a55da0a5df9196abf2c9839458601637a">CLP3_OFS</a>;                          </div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aa2ca59cdf3349e9935a9cca2cd57cd1f">  437</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aa2ca59cdf3349e9935a9cca2cd57cd1f">CLP2_OFS</a>;                          </div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6f1db243b2da0d84410ae6e6c0e63f50">  438</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6f1db243b2da0d84410ae6e6c0e63f50">CLP1_OFS</a>;                          </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a76599aad4a390d6c50d633921a9594eb">  439</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a76599aad4a390d6c50d633921a9594eb">CLP0_OFS</a>;                          </div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af4b6e1f32c98c9cae8cffe26b93a31ed">  440</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af4b6e1f32c98c9cae8cffe26b93a31ed">CLPX_OFS</a>;                          </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3d0f7ffea46bc91fef7c94b00c1fa811">  441</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a3d0f7ffea46bc91fef7c94b00c1fa811">CLP9_OFS</a>;                          </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#abc36545658b11a98b00c51de3a3c5d42">  442</a></span>&#160;       uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a435c7793b3fea755d48dd570d5e50ca4">  443</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t aSC1[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga4461adf358d1eb810b6ae170c5052823">ADC_aSC1_COUNT</a>];              </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7cfe22443df58f76a56f15d7a648b77e">  444</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t aR[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga27079677cc830a2a398830bbdd2383a8">ADC_aR_COUNT</a>];                  </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">  445</a></span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>, *<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaa099a8c9e68a5f4d2753def209f2e59a">  448</a></span>&#160;<span class="preprocessor">#define ADC_INSTANCE_COUNT                       (2u)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  453</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  455</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">  457</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                                (0x40027000u)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">  459</a></span>&#160;<span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  461</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE, ADC1_BASE }</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  463</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0, ADC1 }</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf61035d9ec52f2f56792e159878255a1">  465</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d850b5bb6409c8f545e7578ba3da3e6">  467</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">  469</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn, ADC1_IRQn }</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">   -- ADC Register Masks</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  481</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x3Fu</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  482</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0u</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0046fac9670adad2c5c32406778cb6c5">  483</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_WIDTH                       6u</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  484</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  485</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  486</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6u</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab68ea2489a9dc1ff87bae31ec7274b0c">  487</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_WIDTH                       1u</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63500f6af77c0494e67395a35716285b">  488</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_AIEN_SHIFT))&amp;ADC_SC1_AIEN_MASK)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  489</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  490</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7u</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8179ad1951c841c5d9897f9021f2dc">  491</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_WIDTH                       1u</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9393e3e7b4f420e8871e93d81302ddef">  492</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_COCO_SHIFT))&amp;ADC_SC1_COCO_MASK)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  494</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  495</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0u</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8fa2164045d99bef7460c95c28cb4c55">  496</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_WIDTH                    2u</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  497</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  498</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  499</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2u</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gade75565f2366a6435ea80b91998e7c5f">  500</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_WIDTH                      2u</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  501</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  502</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  503</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5u</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63a22b10722c4d62a3324fd6ea4c3f47">  504</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_WIDTH                      2u</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  505</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab23a7aa5f12ee524dd24d95a0034e615">  506</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_MASK                    0x100u</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4cd2adfa93dcf8f93a3169d36db2e8e1">  507</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_SHIFT                   8u</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga27b986f9eb6e4de98520c11ed854a374">  508</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_WIDTH                   1u</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga18215cb814b613318f31b76c1727b610">  509</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_CLRLTRG_SHIFT))&amp;ADC_CFG1_CLRLTRG_MASK)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9d5cf0dbf9e27dac045f935e91d14194">  511</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_MASK                     0xFFu</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga073886c0229fc19f43b7d7866da5e1db">  512</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_SHIFT                    0u</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga03aa5f8f80c65cfee26ff721c85a76f8">  513</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_WIDTH                    8u</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabde8288874c1da4a4b419187a3f406f5">  514</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_SMPLTS_SHIFT))&amp;ADC_CFG2_SMPLTS_MASK)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* R Bit Fields */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  516</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFu</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  517</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0u</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6ebc6a2da6646c9490242aad02a7f256">  518</a></span>&#160;<span class="preprocessor">#define ADC_R_D_WIDTH                            12u</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  519</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* CV Bit Fields */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga06e38e8b489f1d1f8e47621b830e93a3">  521</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6d8235945d9a0cade86ecb5a467c2887">  522</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_SHIFT                          0u</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaacf4889f3466798c6e2c71e7135ce728">  523</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_WIDTH                          16u</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee4194403b3ea63ae345f0647cbd7d46">  524</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV_CV_SHIFT))&amp;ADC_CV_CV_MASK)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  526</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  527</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0u</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1496a450e28c3a3e8c5e42f2ea8b128c">  528</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_WIDTH                     2u</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  529</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  530</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  531</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2u</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a633ef97e7f3c787aaf3c02a62d5a69">  532</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_WIDTH                      1u</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">  533</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_DMAEN_SHIFT))&amp;ADC_SC2_DMAEN_MASK)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  534</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  535</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3u</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2966e0d0aec7702984ea3fbbcf19d55e">  536</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_WIDTH                      1u</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad7fb3f932510bfc9289e81b533ab0e3c">  537</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACREN_SHIFT))&amp;ADC_SC2_ACREN_MASK)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  538</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  539</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4u</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4e218c948672d8a5db323ab5e570437a">  540</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_WIDTH                      1u</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9c0a129086504b0b4a517d9ac2c48690">  541</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFGT_SHIFT))&amp;ADC_SC2_ACFGT_MASK)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  542</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  543</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5u</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45b99dd6f1cb246685d7e615ee18efd8">  544</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_WIDTH                       1u</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7694354f2e8d79359a86e4facdc1996">  545</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFE_SHIFT))&amp;ADC_SC2_ACFE_MASK)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  546</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  547</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6u</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga24c172267f18356dad141ce0f335e69d">  548</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_WIDTH                      1u</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf29a088073467afcfa39e0265ffd3a6a">  549</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADTRG_SHIFT))&amp;ADC_SC2_ADTRG_MASK)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  550</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  551</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7u</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b068246e1bbec777ed479ea7aeb5e30">  552</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_WIDTH                      1u</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">  553</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADACT_SHIFT))&amp;ADC_SC2_ADACT_MASK)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae5afb194b27e3d72a5f66023503e3da0">  554</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_MASK                    0x6000u</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga49b52d9efe704e52067b1dd184c735b5">  555</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_SHIFT                   13u</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7b32ad2ace796e5509c347d5737d632">  556</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_WIDTH                   2u</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga598382f67fdd70d0f6e4c40844625df3">  557</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGPRNUM_SHIFT))&amp;ADC_SC2_TRGPRNUM_MASK)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa3263536cef4657af93d381e382f9734">  558</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_MASK                    0xF0000u</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6e2ee52d363118bac96c19e2e1463ff6">  559</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_SHIFT                   16u</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2b690e6d61344564dfcc9daf012cb1e4">  560</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_WIDTH                   4u</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8baddbd10cecc84fd4193685d3091b62">  561</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTLAT_SHIFT))&amp;ADC_SC2_TRGSTLAT_MASK)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3ff425f715462cc254fd9702f85a8a9d">  562</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_MASK                    0xF000000u</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabc6212caf4cc8420e1ae1d923da2afec">  563</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_SHIFT                   24u</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0b6bb9ee7e6f5861940784401493fc09">  564</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_WIDTH                   4u</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad34b9049b8be1d83d8bc8f8b887db9e1">  565</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTERR_SHIFT))&amp;ADC_SC2_TRGSTERR_MASK)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  567</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  568</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0u</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c93062e04d7c6bdb1dd029b4ec64a61">  569</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_WIDTH                       2u</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  570</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  571</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  572</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2u</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2dac2a63e6695131f9a6a010d8b359b2">  573</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_WIDTH                       1u</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga85f16b549c4fb29fb7e24ab525fdca12">  574</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGE_SHIFT))&amp;ADC_SC3_AVGE_MASK)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  575</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  576</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3u</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga27799cbecb37d0b0fc6d7b38525a6ab1">  577</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_WIDTH                       1u</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa0533bb7840bfc57b7f764013808b74d">  578</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_ADCO_SHIFT))&amp;ADC_SC3_ADCO_MASK)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  579</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  580</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7u</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga497daa0b976fb712b07c7b99af3c1c9d">  581</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_WIDTH                        1u</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1bfd643a932720e0eba32688dca9c795">  582</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CAL_SHIFT))&amp;ADC_SC3_CAL_MASK)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* BASE_OFS Bit Fields */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5dbe80b00931863c8c9791c5d5a96275">  584</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_MASK                 0xFFu</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4ec847adb8d208ae4e35d20cc5792dc9">  585</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_SHIFT                0u</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad71bcceda7b40ba31e5568ccb3795ab4">  586</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_WIDTH                8u</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab028e80318f83134261b73ff4e30e871">  587</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_BASE_OFS_BA_OFS_SHIFT))&amp;ADC_BASE_OFS_BA_OFS_MASK)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  589</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  590</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0u</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga276c4139f34ff98c28f21ca5c12ba04d">  591</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_WIDTH                        16u</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  592</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* USR_OFS Bit Fields */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga998510438f41d4513742c52004eb5648">  594</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_MASK                 0xFFu</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0f05ad61c517624150287da72e7ab5af">  595</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_SHIFT                0u</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab67b5327478870af33ff5444cc513568">  596</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_WIDTH                8u</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga02c28347618779a628fc954ceff133ea">  597</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_USR_OFS_USR_OFS_SHIFT))&amp;ADC_USR_OFS_USR_OFS_MASK)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* XOFS Bit Fields */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5419363e80f10cec5b9bee14fcb63587">  599</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa01e8916dd4102af52ea88991a0264d2">  600</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_SHIFT                      0u</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6a0abd7c59b0ce8580ab8be18134e4f8">  601</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_WIDTH                      6u</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a946fb4ae1b1f70946d96a4f9c5c312">  602</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_XOFS_XOFS_SHIFT))&amp;ADC_XOFS_XOFS_MASK)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/* YOFS Bit Fields */</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga40ef60bd4f41352a7b5415500dbd9e11">  604</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_MASK                       0xFFu</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga64a5f8194d764a428c97463f72341f7f">  605</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_SHIFT                      0u</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga476bdb9eb28e6655be9f001ea79d1206">  606</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_WIDTH                      8u</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaded961dfe066e1c5b8f2320bdda59c91">  607</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_YOFS_YOFS_SHIFT))&amp;ADC_YOFS_YOFS_MASK)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* G Bit Fields */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga67254580818b9c9434e385e376966ee6">  609</a></span>&#160;<span class="preprocessor">#define ADC_G_G_MASK                             0x7FFu</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabb943eb705facefd2862a51e64f9ec67">  610</a></span>&#160;<span class="preprocessor">#define ADC_G_G_SHIFT                            0u</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8cfd1de1fce5a4e0b624d008c01f9ef3">  611</a></span>&#160;<span class="preprocessor">#define ADC_G_G_WIDTH                            11u</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3aed782a9fa63a3a76781a522f3de9e8">  612</a></span>&#160;<span class="preprocessor">#define ADC_G_G(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_G_G_SHIFT))&amp;ADC_G_G_MASK)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* UG Bit Fields */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae902788364eee178c217ce9070d43c87">  614</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_MASK                           0x3FFu</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadd984b1226043155da3bee654a3ebf40">  615</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_SHIFT                          0u</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafd174c024fc5aa88929d8951ab000834">  616</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_WIDTH                          10u</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga06eef2ea9930c3900cbe32bc8b5f806f">  617</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_UG_UG_SHIFT))&amp;ADC_UG_UG_MASK)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  619</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  620</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0u</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d279839f0eecfe25ec2a9b950021ea7">  621</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_WIDTH                      7u</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  622</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  624</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  625</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0u</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a9aa9ff8142549e4afd697e5267eaf5">  626</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_WIDTH                      10u</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  627</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  629</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  630</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0u</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8fa7c0afca0bdb804fcf82e3d6648378">  631</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_WIDTH                      10u</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  632</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  634</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  635</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0u</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga271788786ba82ca0cf0bb248c4439bad">  636</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_WIDTH                      9u</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  637</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  639</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0xFFu</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  640</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0u</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga61b35be32cc0e2950e790885f09f5fd4">  641</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_WIDTH                      8u</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  642</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* CLPX Bit Fields */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf627f70bacabfc2b2f6b7a061f33894">  644</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae60df9a2826c5db0bf19867c2f0bfea8">  645</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_SHIFT                      0u</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga42164a8ccabdb11c5ce726b39b894a77">  646</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_WIDTH                      7u</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad5cc8dab459e14250e966165081faedf">  647</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_CLPX_SHIFT))&amp;ADC_CLPX_CLPX_MASK)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* CLP9 Bit Fields */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace183b92831910ab35b1a85c90c60975">  649</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga847faa01e63cfb930c59f2612fa3da97">  650</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_SHIFT                      0u</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadd5b87fe60b4329dda7443e2c690d5de">  651</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_WIDTH                      7u</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0f6ca4e85f2c3e33755dd5da0151a285">  652</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_CLP9_SHIFT))&amp;ADC_CLP9_CLP9_MASK)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* CLPS_OFS Bit Fields */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0142f351073aa3bdb3ee56fdab7e7ae7">  654</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4d9a3d0359e46c04ba9a5d2d3b516a1f">  655</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2c9a30738d853f39fde7fe85227dd132">  656</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1fde4000394b4f5cbc4c856a94048c14">  657</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_OFS_CLPS_OFS_SHIFT))&amp;ADC_CLPS_OFS_CLPS_OFS_MASK)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/* CLP3_OFS Bit Fields */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad9f17dd274091808820bc579851e18dc">  659</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga315c78442e22b98b2dbaced325124ae5">  660</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0c1b2a71d48e83fee0641e0325d6cc07">  661</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac9a66909dbbd99ef208984683264c066">  662</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_OFS_CLP3_OFS_SHIFT))&amp;ADC_CLP3_OFS_CLP3_OFS_MASK)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/* CLP2_OFS Bit Fields */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1e4fef0ef926bb5f2bbfa5f076580acc">  664</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1a7e36590baecccf7a3d71aace92a1da">  665</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga28a5dcb6991ec57ac11417db2caa4b70">  666</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1bd8733bd75ad2d8f8f032c305635f7a">  667</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_OFS_CLP2_OFS_SHIFT))&amp;ADC_CLP2_OFS_CLP2_OFS_MASK)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* CLP1_OFS Bit Fields */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7ffc0007cd8d5b7f5cf5a842d98bb6e9">  669</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9a9a061079f5256257844a70ea1d127a">  670</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gada96248cfa8c00df350f31821d04fc99">  671</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab1d255b044aee92d0f7adcb5cf042ed0">  672</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_OFS_CLP1_OFS_SHIFT))&amp;ADC_CLP1_OFS_CLP1_OFS_MASK)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/* CLP0_OFS Bit Fields */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga720698e081da5a72f69f06b8eba226a5">  674</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac740269f38aa694269f8b13923754356">  675</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad113c6678c8f8f06d156083829921a87">  676</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaec406a2f718afd89032a3b3d21ae52b0">  677</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_OFS_CLP0_OFS_SHIFT))&amp;ADC_CLP0_OFS_CLP0_OFS_MASK)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* CLPX_OFS Bit Fields */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7e0641a411bb346e1acf0407361084c5">  679</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_MASK               0xFFFu</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fa2cfc97b0567da481498dd371bec73">  680</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabd2bb041787980e084fe00fd1ad53298">  681</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_WIDTH              12u</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ce5df7d8e2f31056aa55c3024ce51f0">  682</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_OFS_CLPX_OFS_SHIFT))&amp;ADC_CLPX_OFS_CLPX_OFS_MASK)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* CLP9_OFS Bit Fields */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4751f44b500f9b1e2fc3cfce37fcb9e9">  684</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_MASK               0xFFFu</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacfa12d77b740109d272ac706b18be6ce">  685</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1a8307e8abd411a3df6968d5cff3b80b">  686</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_WIDTH              12u</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga396ea1bee377309c33c12dcb551f4e25">  687</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_OFS_CLP9_OFS_SHIFT))&amp;ADC_CLP9_OFS_CLP9_OFS_MASK)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* aSC1 Bit Fields */</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaadd3f04f327aae9c59610bfd6a58b502">  689</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa451e93bfd4b08e63d06898942ca4356">  690</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH_SHIFT                      0u</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae4d3bd45809166db7ae0522eecd52c1c">  691</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH_WIDTH                      6u</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac75a13698e509ae228bdbe20ec6272cd">  692</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aSC1_ADCH_SHIFT))&amp;ADC_aSC1_ADCH_MASK)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacb4384393c6d45b2dfb0d09a28aeb969">  693</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN_MASK                       0x40u</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5e2544c40dac951ea52e80594bf477f1">  694</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN_SHIFT                      6u</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga70437ae1042950242360b2db8c1b8db5">  695</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN_WIDTH                      1u</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d813ea18e2894bfeac3808c77ad67e4">  696</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aSC1_AIEN_SHIFT))&amp;ADC_aSC1_AIEN_MASK)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga51213faeb5c124480da2fc9b865b3de9">  697</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO_MASK                       0x80u</span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga23952d9bf45f9c3599546c7ae0600a94">  698</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO_SHIFT                      7u</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8f4fb77127697e91e28e2b5c0a0a175b">  699</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO_WIDTH                      1u</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7317660e7491014eef6954fbe94a2248">  700</a></span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aSC1_COCO_SHIFT))&amp;ADC_aSC1_COCO_MASK)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/* aR Bit Fields */</span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae133cdb389faba2a609c4d703411fc4f">  702</a></span>&#160;<span class="preprocessor">#define ADC_aR_D_MASK                            0xFFFu</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaafbc4482bc796f607cfa58b18f21963c">  703</a></span>&#160;<span class="preprocessor">#define ADC_aR_D_SHIFT                           0u</span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8564b501a61ad0d00e7e457e0755bd6b">  704</a></span>&#160;<span class="preprocessor">#define ADC_aR_D_WIDTH                           12u</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7035bcd79cc986645c6a06b602acf02e">  705</a></span>&#160;<span class="preprocessor">#define ADC_aR_D(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aR_D_SHIFT))&amp;ADC_aR_D_MASK)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160; </div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">  728</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_COUNT                          12u</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html">  731</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a896a4a1f7862550beba46cd8e2e2317b">  732</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a896a4a1f7862550beba46cd8e2e2317b">MPRA</a>;                              </div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#abc36545658b11a98b00c51de3a3c5d42">  733</a></span>&#160;  uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#ae1b74145d956e4f06a59881f23aaa7a3">  734</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#ae1b74145d956e4f06a59881f23aaa7a3">PACRA</a>;                             </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a2c740e89a51c22d18560a674a92e4f1e">  735</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a2c740e89a51c22d18560a674a92e4f1e">PACRB</a>;                             </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a422ac2beba1cc5c797380d1c5832b885">  736</a></span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a230a8f141b20cdb4e7f0f2ac13661be1">  737</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a230a8f141b20cdb4e7f0f2ac13661be1">PACRD</a>;                             </div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a290262cc4edb96ebeefaae3da3cda0d7">  738</a></span>&#160;  uint8_t RESERVED_2[16];</div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a7ad852b9a6f89343662b39d3c2085e32">  739</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPACR[<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">AIPS_OPACR_COUNT</a>];           </div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">  740</a></span>&#160;} <a class="code" href="struct_a_i_p_s___type.html">AIPS_Type</a>, *<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a>;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga1af92203d416b715de4b769a8c94cc98">  743</a></span>&#160;<span class="preprocessor">#define AIPS_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160; </div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga098ceea9159bc6929c5bae3b5bb798a3">  748</a></span>&#160;<span class="preprocessor">#define AIPS_BASE                                (0x40000000u)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga783553fe0a5d01525540e0cae643bbbd">  750</a></span>&#160;<span class="preprocessor">#define AIPS                                     ((AIPS_Type *)AIPS_BASE)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga8aa4e4d4ece25fca4cf74a31f58951ec">  752</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_ADDRS                          { AIPS_BASE }</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gacdda032ccd174e1d8c1a02b1e0f7a441">  754</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS }</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4d087bd54013cebe84f39e2a7ce805f6">  768</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      (0x10000U)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga514800328ca5057bc302a655d4b582ed">  769</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     (16U)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c16ad68c557be7a683bba83fbbb25e4">  770</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7248589b0c02ee7a45e59bddd1f2ea1e">  771</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL3_SHIFT)) &amp; AIPS_MPRA_MPL3_MASK)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e6b3d1dd3a2ad73b12a981e8b19b840">  773</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      (0x20000U)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa8977d2ad62651772db08080130c288a">  774</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     (17U)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga72e8e974f60a51be99d91a8e108e4d8e">  775</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab33de4e3a9ac3f5a4797283d5cdac83a">  776</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW3_SHIFT)) &amp; AIPS_MPRA_MTW3_MASK)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga373ba49149f837bf7a4e6fc4919edf5c">  778</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      (0x40000U)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c05eee95b3f5fd8cc95ee16d2963a77">  779</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     (18U)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab271e61db9f1cb34758b460651fb7ef">  780</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga70803dd787a6225859c183a32c23cc7e">  781</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR3_SHIFT)) &amp; AIPS_MPRA_MTR3_MASK)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160; </div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fa61f1f86b84741e5a4e3484a3906d6">  783</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      (0x100000U)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09c44f94729b70aab309dcbbd100071d">  784</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     (20U)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga443c2a5d85b0066915e114f4f283a275">  785</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8b8f6baae923d6968fcf81597adf501">  786</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL2_SHIFT)) &amp; AIPS_MPRA_MPL2_MASK)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22f665d4b34bc36d18f7840834c2d8ec">  788</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      (0x200000U)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacba4e2743a846f34382eb36a1b5b96fb">  789</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     (21U)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3521e6283ee3e7298ef16bb3c73a97ed">  790</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30489de5cf04db0c05e342126fb6fe24">  791</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW2_SHIFT)) &amp; AIPS_MPRA_MTW2_MASK)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f0788074eb8af6b49e1e4731657d51d">  793</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      (0x400000U)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d422270654f5185914f5f7e3956242b">  794</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     (22U)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga86fcc46961582930d01801cc1c326be0">  795</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5cfbb0357acfe31ffc8f839a60d399d3">  796</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR2_SHIFT)) &amp; AIPS_MPRA_MTR2_MASK)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4">  798</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0eb7bf97dc1d63e94c93c7f6f690785">  799</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab7119b5d7ecae173d921885c74b91670">  800</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga919c00f8998dc4f5df28372f7f5a1021">  801</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL1_SHIFT)) &amp; AIPS_MPRA_MPL1_MASK)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54a1962c09edd7b129e2dd4b67a7b5ec">  803</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b5e668ac41d155473af3519b08e114c">  804</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabf88452e31d526c9e4c6c18de1d971ad">  805</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a0d80bd8b8fedd103e61765ccbc7bef">  806</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW1_SHIFT)) &amp; AIPS_MPRA_MTW1_MASK)</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160; </div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89303525553285ea9f444821628d92af">  808</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4382b84815388eda50c7775ab6c5d21">  809</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5e6808d78751eeea67c5f654d86fbc70">  810</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac24cb612e1d1f45bc7ef7aae1d05a735">  811</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR1_SHIFT)) &amp; AIPS_MPRA_MTR1_MASK)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga640ea29414892ddc0f47e1180953d72c">  813</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea845919f2f15a046304226437e9eb60">  814</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae57735dcd752d21615c239b7d17c2c89">  815</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf67623999ad2ff5333eef83eeb3880c">  816</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL0_SHIFT)) &amp; AIPS_MPRA_MPL0_MASK)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0919bce3b10414e45d53ac21b329222e">  818</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga901e75ccb4b546a07d81aa6cd484dc3e">  819</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05986c04a4d6e4d51a16f2624a2a3016">  820</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89f87a33d85ba3dd105a22b11d2c46f6">  821</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW0_SHIFT)) &amp; AIPS_MPRA_MTW0_MASK)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160; </div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa68ee45071324871f38ab8d2afcc6bef">  823</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15ba628750b5bb7f2ca634208ee31189">  824</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac10ab9785ae04289d9e75eaa6a6d1166">  825</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafebace8deec840ae3368ac5a76b2307e">  826</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR0_SHIFT)) &amp; AIPS_MPRA_MTR0_MASK)</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa9ebd1bff158d65e3bb7f77c8342da1f">  832</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga628f05d8495846197d30edcf2f2b8124">  833</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe2d609b7d15899b3b34f7c390b66e8b">  834</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae31addcc0fab5deb58c3b96f39720184">  835</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP1_SHIFT)) &amp; AIPS_PACRA_TP1_MASK)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e1d1ddbb4f1a72e4161ff3a3947fd37">  837</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de52ee500d270b40469284b847ad104">  838</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ccbd85d5c8fa4aa1e18b1b0a70539e0">  839</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga045274b303956ca1f03ba5c642207762">  840</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP1_SHIFT)) &amp; AIPS_PACRA_WP1_MASK)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160; </div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd11dbd526cf34cbe3115f557488787">  842</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6277f8f693688829febd2a5445672be7">  843</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b1937ef8289aab86a6010a6473c7f21">  844</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81095ba7c8025a05478c56dc69e6e6d9">  845</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP1_SHIFT)) &amp; AIPS_PACRA_SP1_MASK)</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160; </div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e60cecb13c7963ae381bd9f4a0c9aa7">  847</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14b0fbe8a5d4d3c2c687090698f4d307">  848</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9c9939724e63d1c00ef4df394daba63">  849</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6043eb359c7fcff68ba08d971d69f0db">  850</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP0_SHIFT)) &amp; AIPS_PACRA_TP0_MASK)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0dbe95e59c91126a667fc20a0d1f061">  852</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga452355a55a160bcfb7e17f060569d0b8">  853</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac50c36d5e84a1710c139596078ebfe30">  854</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0d43dcfd0440be9060ca40108731e165">  855</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP0_SHIFT)) &amp; AIPS_PACRA_WP0_MASK)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11109b3502f454b24cff8a1de4f0c5eb">  857</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a99d46f8a65968fe1ec041bb24e4643">  858</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02c47aa8876a8f9bf040a673c0fdf729">  859</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5694c91348db5c5c9e290f1a919353b5">  860</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP0_SHIFT)) &amp; AIPS_PACRA_SP0_MASK)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64db55385ee3e8c1f47003ffd64de4d8">  866</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga855a70742669846050b00ee244a74fdc">  867</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37f9a053ded0cab30927ac50a747bb73">  868</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0a4ef7243ce93c841b7d26e9096461f">  869</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP5_SHIFT)) &amp; AIPS_PACRB_TP5_MASK)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25b565014770d74ea1ac88022084f874">  871</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71fcc393eda33ff430ed027a61bc8b26">  872</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac811bbe036c22be319def365ce01eeab">  873</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33d7539b43885f3e6ede644a217c38fd">  874</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP5_SHIFT)) &amp; AIPS_PACRB_WP5_MASK)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52c3df23f1b065e739d26df962af3651">  876</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafecd0d166e8b8f4a9810ba87cc786884">  877</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8606be8465314eb19ece67cd2e4ce43">  878</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9f8a56dd907eba289ea0aa7f9dae3a6">  879</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP5_SHIFT)) &amp; AIPS_PACRB_SP5_MASK)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160; </div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae937628c6d0eb166336c0f432110c118">  881</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48fadbc800728c286a968bdb5468ced8">  882</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1638727f0ff36775de8b52502d0a7c43">  883</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97b92aa22ce882432d50279e0e5a4fdd">  884</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP1_SHIFT)) &amp; AIPS_PACRB_TP1_MASK)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd63112c58fb22cde7130bf7a0aec3d2">  886</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b3e2ec4b285ab5b5ce6667a05ef7ad1">  887</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadaf50bed9f1a751ba22e36681c6fb349">  888</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28cc7e677a42eb972b3c903f375280b4">  889</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP1_SHIFT)) &amp; AIPS_PACRB_WP1_MASK)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160; </div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2eb0bc5160930c4b4e1a45f98267785">  891</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd1757a9bf7adb1995c5e5ffebd7b9b8">  892</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3ac4ef52eb2ca640b9a4cdcd2d0e0e60">  893</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad00d6f14fd3cf7fea2244b4e827002f3">  894</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP1_SHIFT)) &amp; AIPS_PACRB_SP1_MASK)</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06911e10e7c4fb7a6efe6ec5c2234521">  896</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe5ca43a0feeca2dec0c39051c9c2e2">  897</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4aae065a37d0fef49fedcaa1e4687fb5">  898</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd1988b773da36eb43e69a8b72a7474a">  899</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP0_SHIFT)) &amp; AIPS_PACRB_TP0_MASK)</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160; </div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab296240a3309bbec807d04984f43afc7">  901</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ba26e1b70a4103215a4843f8682bb6">  902</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga16c7d8b7df220849ed48db0223667441">  903</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e100545618060c3564669d496baa878">  904</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP0_SHIFT)) &amp; AIPS_PACRB_WP0_MASK)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c4083394fd1c5a1bdf0f5e75a3eada3">  906</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4da8bd7ed1f2724720ba203ab6a7a1">  907</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69b4ee677479d107a109fc754fea7777">  908</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga35e871340b467cd1e6812afcf35f6b24">  909</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP0_SHIFT)) &amp; AIPS_PACRB_SP0_MASK)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcd4b3b6c8f30bfb2c00734085d672ee">  915</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac9dda4ac143e1f9b192d0c3881a5ab19">  916</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9cb1a7b47a3a71874de3c8152c45f54">  917</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga415fc5e3576fce6fb80932e00a968b70">  918</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP1_SHIFT)) &amp; AIPS_PACRD_TP1_MASK)</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; </div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7b7df71ca00c77a7bc509549669454c">  920</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga644673f7f2e0212bd11a3f1a6b85884a">  921</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6df7929e903894a64d24a79bba713fe1">  922</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga523f92b46ded31454e1f4d514da3eaa7">  923</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP1_SHIFT)) &amp; AIPS_PACRD_WP1_MASK)</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160; </div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga241bd7210bde69f69f42d0b09b255044">  925</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2016362f517305d3780b3db76654c9e2">  926</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga406b43de3f2fa925a18f184d8f57b04d">  927</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4669146c6167a31d345b4672049f7d66">  928</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP1_SHIFT)) &amp; AIPS_PACRD_SP1_MASK)</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160; </div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6c35b9973f892499844b50d600f19e2">  930</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga393a80798d513d45177147291c0d3da6">  931</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac2c03e28bafcf6bcd8998043677da2c7">  932</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc0496d54137c6fa62bd70db20b5f206">  933</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP0_SHIFT)) &amp; AIPS_PACRD_TP0_MASK)</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160; </div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71e04e5cf8734bccacc3a6611df85704">  935</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga673fcdf4f6746f32014d13feb92a0944">  936</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa91707fe72563e03c42472a933a17b87">  937</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaef9f50652fd816a4ef0d5122ac71d6d0">  938</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP0_SHIFT)) &amp; AIPS_PACRD_WP0_MASK)</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160; </div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b4b9b7c34e414f70b7bec814e4d4188">  940</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fdb80a8a443be4b480e4174d9f94866">  941</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c796a39540f0115f76fb9186c947d42">  942</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga032eca6a741c2625c1e186f2b61f91b1">  943</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP0_SHIFT)) &amp; AIPS_PACRD_SP0_MASK)</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61ff1f2cf3b6aac2e138ed96e166be6c">  949</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad020dd59244433ac0bc2819f48094da9">  950</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54c7dcc70cce56f060f62bb98f01d260">  951</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5054c8b102b3bb438e4530380847ca38">  952</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP7_SHIFT)) &amp; AIPS_OPACR_TP7_MASK)</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160; </div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab83c8b86fb0763bd376d9b5ee776e0b3">  954</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5224e71ac6792342b34930df8fda57f8">  955</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae439f50c1ca9a33a453d40f3f9409457">  956</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ba377b644012786260898cdf42d3297">  957</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP7_SHIFT)) &amp; AIPS_OPACR_WP7_MASK)</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb8e9df2162444e947648c79d8a56731">  959</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga70d0035ab3eb50b86877fa4e2942dd0f">  960</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b07e513af3ee812c844ef8403d7cc90">  961</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f3ff4a54fa3e4ee0c7db09f68dc7fed">  962</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP7_SHIFT)) &amp; AIPS_OPACR_SP7_MASK)</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa13d97dfe53e084b4738cc6d5962b4df">  964</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad24a9a89db1bcc2a89892f42b1544c25">  965</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd72aaf75db848e8c944053121c1635">  966</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga577c823a503fb30d3711041b83ec797c">  967</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP6_SHIFT)) &amp; AIPS_OPACR_TP6_MASK)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160; </div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga01cb6107441210c67274a625aaec97ed">  969</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52cd939134b4f0f4b39b21c1be8d2fab">  970</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga392d8e0860fd8012afe8303fe481a6f1">  971</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41571a2c8743dbe3274370b71185cdba">  972</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP6_SHIFT)) &amp; AIPS_OPACR_WP6_MASK)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160; </div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9d49883c9447d712a15adcebc04e563e">  974</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f12c85d906fbc8eaae7579b346d4d89">  975</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7237631aa9edf88dc794e72a9992fc1f">  976</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95074fa3a33971fa5fe7849ba184d9a2">  977</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP6_SHIFT)) &amp; AIPS_OPACR_SP6_MASK)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160; </div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab66014b73c54c96af625f086be7fefaa">  979</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8d4c0aed8b66411ffe205fe3bc427d4">  980</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga755931e8abc71d8b2a746c722f6f8ef9">  981</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga75660470fdb51eba4909165e867c31a0">  982</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP5_SHIFT)) &amp; AIPS_OPACR_TP5_MASK)</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; </div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7429644bf187fdb461a6e8808a20ed9b">  984</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99cb4ef8948076e312fd3f3ecd6f0006">  985</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1acc41ea41681a4116d557ed4c5cb35">  986</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56c52fde27fb45f51107a83b3d3dd93d">  987</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP5_SHIFT)) &amp; AIPS_OPACR_WP5_MASK)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160; </div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48293e6259fb7c2805c753283d426237">  989</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7da6ccf6173df01d16980c1d9a1ff516">  990</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga426d8859cbaee3f1ccdbf162bce263ec">  991</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaff63ff8328f773dee146ee3825d2633e">  992</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP5_SHIFT)) &amp; AIPS_OPACR_SP5_MASK)</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160; </div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga446a330d30900f9a83a428a015bec41d">  994</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b97def71c96c58571107e01deacbe1a">  995</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3cfe8cd65de1776e944538493ed14f95">  996</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ed8a2e0b1571e9423278ee0e6116fa6">  997</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP4_SHIFT)) &amp; AIPS_OPACR_TP4_MASK)</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; </div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga996d6f0f3b29439015f97b2279a1c16d">  999</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6eb56e83e0db6b11b3e20c60c47c77b"> 1000</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad55d45d3ed12daed94c9d494f6f6a6f0"> 1001</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41b282dfc4b7f22a8d4c788f1f6cf05e"> 1002</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP4_SHIFT)) &amp; AIPS_OPACR_WP4_MASK)</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6132ae1374c3e8a2caa085ca9afacbc6"> 1004</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga08453f1651559bfd1ab20e797d84fd25"> 1005</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga054ffffa8fa3ca8f8027d320e2e9a52d"> 1006</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18eec57ed03898bceb46a76a014abf6e"> 1007</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP4_SHIFT)) &amp; AIPS_OPACR_SP4_MASK)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160; </div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3712d57f7bb3dc2e2ea862d24aa81b65"> 1009</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3bfe7854c2072cc7b04b2c1591cdb4b2"> 1010</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaedee6c3bfd73dbaea25dc323af852168"> 1011</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85c9eeb42258c9ddc148a89d588f18c4"> 1012</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP3_SHIFT)) &amp; AIPS_OPACR_TP3_MASK)</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160; </div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1d1bee7ca95cac72bd6e9b6cb4e8b9e8"> 1014</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e6884b1f97c5482281449985e126e82"> 1015</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9dc73f7f3971a1de0149dac266ad2c16"> 1016</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b301a7d275632d8840ad1aff7b469b2"> 1017</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP3_SHIFT)) &amp; AIPS_OPACR_WP3_MASK)</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160; </div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaddef57691bd177d204a244143b6ca8a6"> 1019</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3ae6d75b9c87e1f674e02bfdbbfd35b"> 1020</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga23a076832ec5b9cc15c6295ecd5e5107"> 1021</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5883facbf03ae0fff34a8a6ff95a6aa6"> 1022</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP3_SHIFT)) &amp; AIPS_OPACR_SP3_MASK)</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160; </div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93ef29da681be18293dc4725c5794025"> 1024</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59f928143f1861efd0305088084255eb"> 1025</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e50582721466ba1e8c7ccf7af6f9a41"> 1026</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac1deb647f8688d4225f72e2522f3e2a7"> 1027</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP2_SHIFT)) &amp; AIPS_OPACR_TP2_MASK)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9eea725ace896529a3f2e2456668a2f1"> 1029</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5981227b991e0c4a29a6a422fbe7eb53"> 1030</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad214c4dec7d9212be4b1b2419ae47140"> 1031</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c0830e398470dfbe7175e7fa62dacec"> 1032</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP2_SHIFT)) &amp; AIPS_OPACR_WP2_MASK)</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160; </div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47ec8e26beb6daad588b2beb741d290c"> 1034</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82da8f4fb58070b9ed226319eaf9d09a"> 1035</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6f7546e425c2646ad00bd6d309528447"> 1036</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafc04921b732e9c3225c4f5c749517eea"> 1037</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP2_SHIFT)) &amp; AIPS_OPACR_SP2_MASK)</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160; </div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8529c5fa51fa40b0214e9b5f8ffb9163"> 1039</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ccd5624ef505fdb3c698984bbad9d79"> 1040</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7736753e282ddbd8670d118dd728158"> 1041</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea4b6bafd9b66b5357e006f32b04b24d"> 1042</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP1_SHIFT)) &amp; AIPS_OPACR_TP1_MASK)</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160; </div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e57c2960f1133aa45a862b798ca95a8"> 1044</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga86a8865f495e3e5b9487f4aab30e2006"> 1045</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac4f7bd5915963558c84a9b3a92251146"> 1046</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b06a6dc879933033ad53f35cb117adf"> 1047</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP1_SHIFT)) &amp; AIPS_OPACR_WP1_MASK)</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga68b3c6ccd95f6fb7b73cd5f72f323e7b"> 1049</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43fb8c31149b61804d4a996843f4b9f3"> 1050</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeea7a129a9a9d05d95b23b7914dbe387"> 1051</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0baba1e3993ea46c3f361e4e830e39b"> 1052</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP1_SHIFT)) &amp; AIPS_OPACR_SP1_MASK)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga815bed5594ea734bd019bb425d2798a5"> 1054</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5466b1decde289578ed31a164120f75"> 1055</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga98705da97618a9d5473ee56cfc75800b"> 1056</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6dd28684917f4f804c3c02103bb21a90"> 1057</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP0_SHIFT)) &amp; AIPS_OPACR_TP0_MASK)</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160; </div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88c4af9043b29fe0ee588c919468ef5b"> 1059</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e0af0424feb525a0a110e8ed31a18e3"> 1060</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54088334c3401c5a67b8c1faf237a492"> 1061</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga395473bb09de7106d9e872c8bfc4d71a"> 1062</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP0_SHIFT)) &amp; AIPS_OPACR_WP0_MASK)</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160; </div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee36cc394caebf8189bdc0dd60c23245"> 1064</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5daf99672fd92a3e1c4139a7ed71d439"> 1065</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf5d3827410d3a665bc6918095fcf3464"> 1066</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga819ea77e7357b088522a66e06af03ed7"> 1067</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP0_SHIFT)) &amp; AIPS_OPACR_SP0_MASK)</span> <span class="comment">/* end of group AIPS_Register_Masks */</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160; </div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160; </div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160; </div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160; </div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"> 1091</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_COUNT                           128u</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc"> 1092</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_COUNT                          32u</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16"> 1093</a></span>&#160;<span class="preprocessor">#define CAN_WMB_COUNT                            4u</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160; </div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html"> 1096</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a27af4e9f888f0b7b1e8da7e002d98798"> 1097</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a57996484e084b8cc5005765971c49681"> 1098</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a57996484e084b8cc5005765971c49681">CTRL1</a>;                             </div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ae7b8b29e4cdd642fd36ac94c68c33357"> 1099</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ae7b8b29e4cdd642fd36ac94c68c33357">TIMER</a>;                             </div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a71277aaa40be4473ac2521981f273bd3"> 1100</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a5c2048bfa07070031acbee2dd7e64391"> 1101</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a5c2048bfa07070031acbee2dd7e64391">RXMGMASK</a>;                          </div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a30926c424788b94e5d29ab98cb8bac1e"> 1102</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a30926c424788b94e5d29ab98cb8bac1e">RX14MASK</a>;                          </div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab3ebd58a3a24c6ca80f804ea56fd3d3b"> 1103</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ab3ebd58a3a24c6ca80f804ea56fd3d3b">RX15MASK</a>;                          </div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b"> 1104</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>;                               </div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a6b6c4a2f3760d4fb727c7c070d0555e4"> 1105</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a6b6c4a2f3760d4fb727c7c070d0555e4">ESR1</a>;                              </div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a422ac2beba1cc5c797380d1c5832b885"> 1106</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a0071f98a0dbef8205320a7b4b1dd9031"> 1107</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a0071f98a0dbef8205320a7b4b1dd9031">IMASK1</a>;                            </div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 1108</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aa45c5366e27007e4ceedba56462d190c"> 1109</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aa45c5366e27007e4ceedba56462d190c">IFLAG1</a>;                            </div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aa664264685320acc9b7ce3c69b986c39"> 1110</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aa664264685320acc9b7ce3c69b986c39">CTRL2</a>;                             </div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a39e345241e4dcbd3d51d8aedfcdb03c8"> 1111</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a39e345241e4dcbd3d51d8aedfcdb03c8">ESR2</a>;                              </div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a86684537b595133db57a7bcc73843d2a"> 1112</a></span>&#160;       uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aa45f956fe143e80070116cda6ecf5f1b"> 1113</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#aa45f956fe143e80070116cda6ecf5f1b">CRCR</a>;                              </div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a0dea8ce252243b9f7caaabeb24bd880a"> 1114</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a0dea8ce252243b9f7caaabeb24bd880a">RXFGMASK</a>;                          </div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a068e84aeb58da0d6b60963aba62ca254"> 1115</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a068e84aeb58da0d6b60963aba62ca254">RXFIR</a>;                             </div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af81370e9a1e6d7d445ba1c5a780ead88"> 1116</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#af81370e9a1e6d7d445ba1c5a780ead88">CBT</a>;                               </div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ac69a17463d0d60995aaf9c4a6ebaee8e"> 1117</a></span>&#160;       uint8_t RESERVED_4[44];</div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7282b53b7b50ec119d0c8cef03bd7af0"> 1118</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAMn[<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a>];              </div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a754a74ec9bbb332248582984f052e5a0"> 1119</a></span>&#160;       uint8_t RESERVED_5[1536];</div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a4931de67ca76faa8f6e5cbaa06a87247"> 1120</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[<a class="code" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a>];            </div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af4adcabd25db4bb33167566bc997cdc5"> 1121</a></span>&#160;       uint8_t RESERVED_6[512];</div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af073d0ef12e175e84b07fd899ff43277"> 1122</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#af073d0ef12e175e84b07fd899ff43277">CTRL1_PN</a>;                          </div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a00d323e2e3b88dc1d55f399a45959826"> 1123</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a00d323e2e3b88dc1d55f399a45959826">CTRL2_PN</a>;                          </div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2f5e095a4071db805dcd3c42a9a3fdc9"> 1124</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a2f5e095a4071db805dcd3c42a9a3fdc9">WU_MTC</a>;                            </div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a66acff91df0f4fb9904b939c94380878"> 1125</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a66acff91df0f4fb9904b939c94380878">FLT_ID1</a>;                           </div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a89f46912ebd046e7ad432e50dc7de10e"> 1126</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a89f46912ebd046e7ad432e50dc7de10e">FLT_DLC</a>;                           </div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a067e69553504894e09369327013fcdda"> 1127</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a067e69553504894e09369327013fcdda">PL1_LO</a>;                            </div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2a1ff38ada513f08351be88fa5415406"> 1128</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a2a1ff38ada513f08351be88fa5415406">PL1_HI</a>;                            </div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a336ca9d4506c4fe0c5da9e050391bbbe"> 1129</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a336ca9d4506c4fe0c5da9e050391bbbe">FLT_ID2_IDMASK</a>;                    </div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a67fa69ee29d76501d3533df82e7e632a"> 1130</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a67fa69ee29d76501d3533df82e7e632a">PL2_PLMASK_LO</a>;                     </div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a398327b53197765768ecafeff709ce31"> 1131</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a398327b53197765768ecafeff709ce31">PL2_PLMASK_HI</a>;                     </div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a12b0f5b94b46e307d64707e334c71093"> 1132</a></span>&#160;       uint8_t RESERVED_7[24];</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xB40, array step: 0x10 */</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a4d41adcfbb8f98b31bfbe7d9f144d4fa"> 1134</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a4d41adcfbb8f98b31bfbe7d9f144d4fa">WMBn_CS</a>;                           </div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a6c9e8d76e1149e40eb46cae752422ce3"> 1135</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a6c9e8d76e1149e40eb46cae752422ce3">WMBn_ID</a>;                           </div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2e48415297e9f681fa5669e8b41c98b4"> 1136</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a2e48415297e9f681fa5669e8b41c98b4">WMBn_D03</a>;                          </div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a588c1925b6163e91c2405036f3af54c5"> 1137</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a588c1925b6163e91c2405036f3af54c5">WMBn_D47</a>;                          </div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ade2bbb315207bfa88dd92da7afdd30df"> 1138</a></span>&#160;  } WMB[<a class="code" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a>];</div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7be48f9221b3280f367c322a84c4f80d"> 1139</a></span>&#160;       uint8_t RESERVED_8[128];</div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2c03cda1df4c6f7c71ee274857e7a171"> 1140</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a2c03cda1df4c6f7c71ee274857e7a171">FDCTRL</a>;                            </div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3474ed6902852ea98ad143096d179a43"> 1141</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a3474ed6902852ea98ad143096d179a43">FDCBT</a>;                             </div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad6729055d74e0945881de7a9bf406f3f"> 1142</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#ad6729055d74e0945881de7a9bf406f3f">FDCRC</a>;                             </div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed"> 1143</a></span>&#160;} <a class="code" href="struct_c_a_n___type.html">CAN_Type</a>, *<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a>;</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160; </div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gafd01fb85304b17e511f1f581b1eaffbd"> 1146</a></span>&#160;<span class="preprocessor">#define CAN_INSTANCE_COUNT                       (3u)</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160; </div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160; </div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd"> 1151</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5"> 1153</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 1155</a></span>&#160;<span class="preprocessor">#define CAN1_BASE                                (0x40025000u)</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 1157</a></span>&#160;<span class="preprocessor">#define CAN1                                     ((CAN_Type *)CAN1_BASE)</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1"> 1159</a></span>&#160;<span class="preprocessor">#define CAN2_BASE                                (0x4002B000u)</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gac5e4c86ed487dc91418b156e24808033"> 1161</a></span>&#160;<span class="preprocessor">#define CAN2                                     ((CAN_Type *)CAN2_BASE)</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gae13d94ba45c7672726f65ae76ba7242d"> 1163</a></span>&#160;<span class="preprocessor">#define CAN_BASE_ADDRS                           { CAN0_BASE, CAN1_BASE, CAN2_BASE }</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c"> 1165</a></span>&#160;<span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0, CAN1, CAN2 }</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gab5a72fb92419fe266bdff06e123984e9"> 1167</a></span>&#160;<span class="preprocessor">#define CAN_IRQS_ARR_COUNT                       (7u)</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga95cdfc13d13db45a4080bc2904c29587"> 1169</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS_CH_COUNT             (1u)</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gacabd590b6272c02d8d36bbe6af34c706"> 1171</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS_CH_COUNT             (1u)</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1751bd225b350591178ba212ea1a247b"> 1173</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga659e068b0b952ea0d0c92e2962063027"> 1175</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1f74e60256af47f0222559bc1aa47e5c"> 1177</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad4a1681aaf0aac7ab2c6473a0de28292"> 1179</a></span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS_CH_COUNT           (1u)</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gac91955c1bdcf7314db698b2c21a978bd"> 1181</a></span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS_CH_COUNT          (1u)</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga5609c3f62c9fe288c8362a6e1948375e"> 1183</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn, CAN2_ORed_IRQn }</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4e858b19eac173235a4e58b2a3e69f3c"> 1184</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn, CAN2_ORed_IRQn }</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaab18753c846eb2768096c229c071ae71"> 1185</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS                         { CAN0_Wake_Up_IRQn, NotAvail_IRQn, NotAvail_IRQn }</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga47edac921401ee8f0df52d065b601a53"> 1186</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS                           { CAN0_Error_IRQn, CAN1_Error_IRQn, CAN2_Error_IRQn }</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga604a6aaa0be9157da90a6e389cd04875"> 1187</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS                         { CAN0_ORed_IRQn, CAN1_ORed_IRQn, CAN2_ORed_IRQn }</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga81f9a6f2eeb214eaa1b26e7d97e7f1e7"> 1188</a></span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS                    { CAN0_ORed_0_15_MB_IRQn, CAN1_ORed_0_15_MB_IRQn, CAN2_ORed_0_15_MB_IRQn }</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad832e5940f87bdffb578fc218c7b45b4"> 1189</a></span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS                   { CAN0_ORed_16_31_MB_IRQn, CAN1_ORed_16_31_MB_IRQn, CAN2_ORed_16_31_MB_IRQn }</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160; </div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">   -- CAN Register Masks</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b59c74c0b9f310c3922c7c8c04dd03"> 1201</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0807275385d5041baeca3bb7ddb4bdf5"> 1202</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0u</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacfdd03819df5bfbd2dd5b0f66bb1367c"> 1203</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_WIDTH                      7u</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3b4797e2f712a545396f339653929457"> 1204</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga758ccb033a3d823109f8bf4e23b46827"> 1205</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae76a75d680b0c33f41429f14132ee78f"> 1206</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8u</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5cee2f981d27845b0a65f7545a36b80f"> 1207</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_WIDTH                       2u</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864867bd7c0475f033af7efa7f021b07"> 1208</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9eeca9b1afc6883a6f830ddc08086a64"> 1209</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_MASK                        0x800u</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa5c5665cb38919ce4204735d6c335447"> 1210</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_SHIFT                       11u</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabee86ed3b1c5e42225f004d319faeee9"> 1211</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaea2c521e4d41eecc901cf5adafacaf74"> 1212</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FDEN_SHIFT))&amp;CAN_MCR_FDEN_MASK)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf788111bd2bf9a69160d0a0cb713c926"> 1213</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c610bd65cb9471ad0ca511dbe2c86d4"> 1214</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12u</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7162303d9da3c6e67f9605cfb690db4f"> 1215</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_WIDTH                        1u</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2fb502edd0ac4e4d316eb75eec68335"> 1216</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_AEN_SHIFT))&amp;CAN_MCR_AEN_MASK)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420cc0cb40d414296a741397ee07116"> 1217</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf89fabb5183062196edf8dc4a3f6770"> 1218</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13u</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga546a6632a9a22b3e373dbf51acc0381e"> 1219</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_WIDTH                    1u</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaefb54a6e0f58b9146a8c05e9f5f34ff9"> 1220</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPRIOEN_SHIFT))&amp;CAN_MCR_LPRIOEN_MASK)</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe610da0100368baf921960b531963f6"> 1221</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_MASK                     0x4000u</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3353ab2ef35da2dd83686b6e9c492dba"> 1222</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_SHIFT                    14u</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacb86c1643e5409a7a0cd726d9589479d"> 1223</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_WIDTH                    1u</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7bc593d96fff8565fc62ddfdcc997992"> 1224</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_PNET_EN_SHIFT))&amp;CAN_MCR_PNET_EN_MASK)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bef4b319bca5571bc48820a4ffbf50d"> 1225</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_MASK                         0x8000u</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga131dcc60cfe5323b4973b5a33c877b74"> 1226</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_SHIFT                        15u</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9eb25ca76bdf5e1478d6ea9afbf9b62c"> 1227</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_WIDTH                        1u</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga200237736ca7991ae6034a85a784b4e2"> 1228</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_DMA_SHIFT))&amp;CAN_MCR_DMA_MASK)</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad68843c21c6243f255601d8973f4e7eb"> 1229</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae30b928fb3ce512c48cb0be04af69acd"> 1230</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16u</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad61f271548cf1ad8eb0f04d2f052a92a"> 1231</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_WIDTH                       1u</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f8d329fa60f2a124132e1166003e5f7"> 1232</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IRMQ_SHIFT))&amp;CAN_MCR_IRMQ_MASK)</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29b3d428d19a7204c53f56c7467172f1"> 1233</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2513ad87a72bc6f2bb88be59a3e0836"> 1234</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17u</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd1aa12086ae8fad4c9fbdf18a0e1788"> 1235</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_WIDTH                     1u</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91f3e7ffdf7e5d37eeb141cfc0871f4c"> 1236</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SRXDIS_SHIFT))&amp;CAN_MCR_SRXDIS_MASK)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga599f0c162d665f019269aace68e3fb17"> 1237</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bd209cf2829ba4c96fc00ec18c6e2d6"> 1238</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20u</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d205ce311ab9135cff649d092db8455"> 1239</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_WIDTH                     1u</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga701160f4d286716bd61c2773274f0dbe"> 1240</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPMACK_SHIFT))&amp;CAN_MCR_LPMACK_MASK)</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga235a7c2b04cfd0765fa2a9313fc1fcd1"> 1241</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga728f73a79721a9cc4b1b82ce6eaa74a7"> 1242</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21u</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae37a693b0577c03380851f2c88eb7d33"> 1243</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_WIDTH                      1u</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab2d3edb6cf1aa5fd9ef050497726b871"> 1244</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_WRNEN_SHIFT))&amp;CAN_MCR_WRNEN_MASK)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga00521c6adbee738b0f73380052600203"> 1245</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a448e496f0243c035ddcb70b8a07c4e"> 1246</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23u</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5dc7dbde5844d657dae17864fe75ee80"> 1247</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_WIDTH                       1u</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga286baa5198853ca7e0772f1a72a94d63"> 1248</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SUPV_SHIFT))&amp;CAN_MCR_SUPV_MASK)</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabec15eb427d7b249e72902c35bfc5f6e"> 1249</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga666c7d11b911c7803d94b85ba54a05c3"> 1250</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24u</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3aec8d5970d67f14a9cc55cc514f9c5d"> 1251</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_WIDTH                     1u</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98fbe4ab91bd89356cd35e217639d5d5"> 1252</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZACK_SHIFT))&amp;CAN_MCR_FRZACK_MASK)</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9b1cfdb7014655d12f0a5ebafb3fc9b"> 1253</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff8b8b1d5645fca57a02109df3e507b"> 1254</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25u</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab524691632f84b99ca11e979bb88a9b6"> 1255</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_WIDTH                    1u</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga020356d24e8d1dfa3f2de43f89fd0bd2"> 1256</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SOFTRST_SHIFT))&amp;CAN_MCR_SOFTRST_MASK)</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga013a34c0c5b808052d13ed4b9db2af75"> 1257</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga90886e532a436fbd5b6e94e723acd148"> 1258</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27u</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17120f045c6411dc9e02233db468db0d"> 1259</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_WIDTH                     1u</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d01fd09c4ed47ee3d81e41e001f2b09"> 1260</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_NOTRDY_SHIFT))&amp;CAN_MCR_NOTRDY_MASK)</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad5282ba01498ad05fa9ce4387050f1df"> 1261</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab976a082962ddeb0a7738bc5385b35da"> 1262</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28u</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad9f577fad1d4989d76550c87717ee61b"> 1263</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_WIDTH                       1u</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8bb51d38c56b2536b21a45f2ae4077c7"> 1264</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_HALT_SHIFT))&amp;CAN_MCR_HALT_MASK)</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55cd060ac6cdad670aeb97522a118930"> 1265</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaffab6b0e09ace8e09cb1487dd6639955"> 1266</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29u</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a1df3ce0baef4e0ed033df1e217bbdb"> 1267</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e90761fd2e6a7ce0ff5a2ad70493bbd"> 1268</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_RFEN_SHIFT))&amp;CAN_MCR_RFEN_MASK)</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b55e4024cec7ad30bcba945a70c3383"> 1269</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3aac50a6bba3516d60fd881e8a8b069"> 1270</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30u</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac6dae2c196f184d1cc3234d469b5b1ff"> 1271</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_WIDTH                        1u</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3a96c35c14d9da4d13643cd350dcb0bb"> 1272</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZ_SHIFT))&amp;CAN_MCR_FRZ_MASK)</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadea43214ec6dcbab21d59988ae401bb"> 1273</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15f1bf3b87536155c2b13f279b06ba93"> 1274</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31u</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6e4278c71f9289717c65b3305b9c0b66"> 1275</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_WIDTH                       1u</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga559e8302a043c22abd3845c8d32f3a9c"> 1276</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MDIS_SHIFT))&amp;CAN_MCR_MDIS_MASK)</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0541429f7e3d35ec374c462a83c3ef49"> 1278</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7eada40e9f9aafd9d58c38b3a3b295b5"> 1279</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0u</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad53cef9d75e36ad42ebd16841b247f2f"> 1280</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_WIDTH                  3u</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57ce21067eb8d33398e104ce39eb5100"> 1281</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac216e0dd5c6df92a49c15077ca628187"> 1282</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd8f79e66670cb6df0d70e93795649c6"> 1283</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3u</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c3392152461634a3951c1e06147a834"> 1284</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_WIDTH                      1u</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ffd5e38637c827fe6472ec8c7243631"> 1285</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LOM_SHIFT))&amp;CAN_CTRL1_LOM_MASK)</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91b1b6502a9996e9639d28760d00ee88"> 1286</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ebb72a42560e1f78bb6f10cfeec8945"> 1287</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4u</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2e7d73aaacf22963d645edf4f0699a59"> 1288</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_WIDTH                     1u</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga13ecdb7d2b91cd6756605304611656b2"> 1289</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LBUF_SHIFT))&amp;CAN_CTRL1_LBUF_MASK)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ceb4b7bca561020b4899dd2087e5260"> 1290</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff5bfe8a985c0511b72d2518b0bb1708"> 1291</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5u</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada23f68b9d427fe052cdf8691a8d1f44"> 1292</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_WIDTH                     1u</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae6271a14b5458a165d99c9aa425dc0b2"> 1293</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TSYN_SHIFT))&amp;CAN_CTRL1_TSYN_MASK)</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga830ac693c34ebcc732acb2649afd87b2"> 1294</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0c22289dc934d1dcc577a77f1c7130a4"> 1295</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6u</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23f7f40fc7a16d59b6b8571ff838b214"> 1296</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_WIDTH                  1u</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadcca446785b173a8d594c5f23cb5fc20"> 1297</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFREC_SHIFT))&amp;CAN_CTRL1_BOFFREC_MASK)</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3f5256ab5fbe54468bce422ba7ee4fbf"> 1298</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51311c5bddb44be7525e317cde09d9b4"> 1299</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7u</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga80c8c778b97a583b751b4c0fdef63bd7"> 1300</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_WIDTH                      1u</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d7c146788cd507627e53c660e0e7f67"> 1301</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_SMP_SHIFT))&amp;CAN_CTRL1_SMP_MASK)</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f1140aae7ce80eb8ee0793c3171f841"> 1302</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaaa2935c6f8490bc19c7514f9a3eea5c"> 1303</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10u</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga94c6944b84136acd3520ecf05561a69f"> 1304</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4293aec6f02d9f6541f850b0db4a6de3"> 1305</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RWRNMSK_SHIFT))&amp;CAN_CTRL1_RWRNMSK_MASK)</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga87f6ef900cc1d1a39b28eb8ac2a47493"> 1306</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1bd84bad38306a14085dc57cb8728bf"> 1307</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11u</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5736b020b63e375c5bc96b2cf7962dc"> 1308</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad790213c13d13d762cb506097dc4f439"> 1309</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TWRNMSK_SHIFT))&amp;CAN_CTRL1_TWRNMSK_MASK)</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c3587074ec8b0646ec8c99f659bc90b"> 1310</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61cd46b497234d979cda54fa0952b848"> 1311</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12u</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3e8112e6932299eeef9a848776ac218"> 1312</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_WIDTH                      1u</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae18f765e2797cb4f448e25536a309093"> 1313</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LPB_SHIFT))&amp;CAN_CTRL1_LPB_MASK)</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga24eac1a19c79f750c2ed88506155179d"> 1314</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba9b9a37df4f732cbd5b994aafe50eed"> 1315</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13u</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada01a0bdaa34d5ba115955f8b62113bc"> 1316</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_WIDTH                   1u</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c5077f198d6c382780761923f168407"> 1317</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_CLKSRC_SHIFT))&amp;CAN_CTRL1_CLKSRC_MASK)</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga108c8ae37e8122ea29d48b9e68fbcc43"> 1318</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga16b53de26664898f76f1cd545181782b"> 1319</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14u</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga592748a9f07e48ce0cc832fbd845f25f"> 1320</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_WIDTH                   1u</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f5bd9ca13909f4fdc536093afd818ab"> 1321</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_ERRMSK_SHIFT))&amp;CAN_CTRL1_ERRMSK_MASK)</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafda1924bc397205b585b128187af9634"> 1322</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f3df553dda57c9cb36c599ee20bc598"> 1323</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15u</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1cd47e5f404a343b3f892d8473fbc6e"> 1324</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8dc6c41e47269932b1b29114cf7921e"> 1325</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFMSK_SHIFT))&amp;CAN_CTRL1_BOFFMSK_MASK)</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga204a1f6435e791f02d599543020b4b15"> 1326</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga667a8faa98245aa9fa5afc6e71b7f640"> 1327</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16u</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadbd2f7c662f760571a7705ce5fbfbe3"> 1328</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_WIDTH                    3u</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga946e3c21fc4af7782950571c86ae9f91"> 1329</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac32963f42638264064b58687c249c994"> 1330</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab92532aaca53b7fae9c2d9d7186e3a91"> 1331</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19u</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad937098c01d6ca6f75288a936a387894"> 1332</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_WIDTH                    3u</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga513ec9c9968b0f6971bdd54c2524d919"> 1333</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10512d44b72e4fcf8fff8052dba9fd3a"> 1334</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fbcc0f866380f763269138136a2a92e"> 1335</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22u</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73970e7dfcefb4da859bf1f0698bd063"> 1336</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_WIDTH                      2u</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa54623c269b62894c35c88d10102f17b"> 1337</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad8d384c87d48a3fc0b1ae52949823818"> 1338</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762ed1bd89d4db4a6f34a12f8ae0afcf"> 1339</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24u</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0ba4cdf5800fb089754c4f513e6dd726"> 1340</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_WIDTH                  8u</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga984ade68da6423e2afc012f0979221d7"> 1341</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7323a19c6c05a13fdf8489331e9671f"> 1343</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac979f0c3637eddae258cc50c0e9bb9cf"> 1344</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0u</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f85c5846a7a17cec7a080bd2392c0c"> 1345</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_WIDTH                    16u</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf7cbb5a3d2da0895f9e873b71d8c29e8"> 1346</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d7a5f68a7047b3c535a554cc113ef4b"> 1348</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ace67c70d9f25a27ca39ce78cb0034d"> 1349</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0u</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8cff1323638f0dbad55bd32ba8c9506a"> 1350</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_WIDTH                    32u</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b21343a7f07965355955eaec76021dc"> 1351</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4687420a607d4279e24fa93f4b486ec3"> 1353</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e74b131e8180656fe9eb73191b73869"> 1354</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0u</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade5f1f3c4952d881e1ad1b4bac49b292"> 1355</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_WIDTH                 32u</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23bf60adcf45d8330ade3f9cb43578a6"> 1356</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf81f33076f662d5f4c737076e36e93b7"> 1358</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420efdd894578fe2a31563c25b58e59"> 1359</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0u</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga992426fa26785946c7f9d3335ce5adc1"> 1360</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_WIDTH                 32u</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38935337048fdd5cb3b222d00047f4fe"> 1361</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4da1b026e86291036b8b7d7e78bffa7"> 1363</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f1e9e374563ef6c0502d1a441caf396"> 1364</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0u</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad40d083f93f1aa2fe2ed83f5e2d81dee"> 1365</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_WIDTH                   8u</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64aaa4f8bafb2c1e5e79adf2acdc50fb"> 1366</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaed0f3cf7cea69b12a5166e67ad58b98e"> 1367</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8211d5f10448105a549f3f4085813922"> 1368</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8u</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c409b7a44b10df8fcb7946ef918bfa6"> 1369</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_WIDTH                   8u</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbfcb3b6cf61b7a16a75f31d40cab98c"> 1370</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e4d353d8ea7afb7f2a3c3fa0713087d"> 1371</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_MASK               0xFF0000u</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0594d718b2edbec48b8b3c74ea2fd114"> 1372</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_SHIFT              16u</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb8a043483a64be92317f7c0586f4600"> 1373</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_WIDTH              8u</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf055aaca1d3b2fb20edf1b6825aac6d7"> 1374</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_FAST_SHIFT))&amp;CAN_ECR_TXERRCNT_FAST_MASK)</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf4273c0d85ab83598e88a4e81b5df320"> 1375</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_MASK               0xFF000000u</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga723e6e34eb2a142b74e264fccb74e13e"> 1376</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_SHIFT              24u</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga79ca6d44a05f3974f574a881642dd2ba"> 1377</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_WIDTH              8u</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae52e716e01af19c80d83c967b1ff653a"> 1378</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_FAST_SHIFT))&amp;CAN_ECR_RXERRCNT_FAST_MASK)</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18448e13304efd0d4fe37d26c60c3a05"> 1380</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacee94f8f13909a6e02234076eecda564"> 1381</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1u</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba532ff4cd0eff402f08eacf1f333f3f"> 1382</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_WIDTH                    1u</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58609d99d3929630087de58539e00743"> 1383</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_SHIFT))&amp;CAN_ESR1_ERRINT_MASK)</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f997f1d2ad00476745755aa74ce5084"> 1384</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5e04e60e6627e38eaf02023308703a2e"> 1385</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2u</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8f87f324cc4ce133f0f4db381ec79bf"> 1386</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d893659f78faeeb99ad88aed8626b89"> 1387</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFINT_SHIFT))&amp;CAN_ESR1_BOFFINT_MASK)</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga246ad2ff9dd50d1d6b931b5e42ef90b3"> 1388</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f5f765579cea7bfb561f84e62b96623"> 1389</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3u</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe43b3400a795bf9847880417763e8de"> 1390</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_WIDTH                        1u</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac7a90422c4b33dc81179e56f867599d"> 1391</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RX_SHIFT))&amp;CAN_ESR1_RX_MASK)</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c81fa9d3bec21a97a304319968216a8"> 1392</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb93c702b83c1240d7b1a07fba1b33a3"> 1393</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4u</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga617723e41e71e7631ca688d790f42311"> 1394</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_WIDTH                   2u</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga280fd558442e907a131d0156629c9a9c"> 1395</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29052f7ad6fc3da4cbcd9dce8ffa59f5"> 1396</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga054c570f7af7ef5b09d3d5f5b3edaa3e"> 1397</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6u</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2ead39fef813161bda231a7d071d247"> 1398</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_WIDTH                        1u</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa5bf87cd4d633446d57467676d001383"> 1399</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TX_SHIFT))&amp;CAN_ESR1_TX_MASK)</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga68402932c750edd9ad719585c3be03d2"> 1400</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1eccf60cd0f2bf9a3a426f1ff05f8869"> 1401</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7u</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga330f06d0ac6b49d9fd678540268d5728"> 1402</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_WIDTH                      1u</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaa9b706ec3fceebaa9315a30df1878c"> 1403</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_IDLE_SHIFT))&amp;CAN_ESR1_IDLE_MASK)</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga805a12fba10c76a26fddedeb8634bbe6"> 1404</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga879a6ef8506f66a73cfc185d6814ee4e"> 1405</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8u</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10a17ec1b7c4f4656e920dec79edaef2"> 1406</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_WIDTH                     1u</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade574ca5afc974198499bd11bd198ff2"> 1407</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RXWRN_SHIFT))&amp;CAN_ESR1_RXWRN_MASK)</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62d716c6701375e3106853152e62a312"> 1408</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62114b41b2b2c5fb95cedde48d06d361"> 1409</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9u</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf2aa4ccb1bf239073cec900162f4e82b"> 1410</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_WIDTH                     1u</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6453b62a6be32eee717af1077a723306"> 1411</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TXWRN_SHIFT))&amp;CAN_ESR1_TXWRN_MASK)</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8af394ab6bb4356bc5fa71e2278332ad"> 1412</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f22b1b4cc45dbd63a5adb638b7c61a2"> 1413</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10u</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e62974140ed4f8be385583a5026e460"> 1414</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d6c6656b9644a35efcada8f20a356d9"> 1415</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_SHIFT))&amp;CAN_ESR1_STFERR_MASK)</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85fea1af50a657cc862d71d166949cbd"> 1416</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0efc518d9eecfd7ed1eaefac3fd8ec23"> 1417</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11u</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa340ac2c608fbd96bc89508d94092c11"> 1418</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7a967e12421889ffc0749fa6834898ce"> 1419</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_SHIFT))&amp;CAN_ESR1_FRMERR_MASK)</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaafa0a40c19015f5bc060267b18f2433"> 1420</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df87f92bcad133cc7c2677958c95ce4"> 1421</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12u</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2c9343c9b142ed6ee2fdddadf5a100c"> 1422</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga67ada6cca36875fac8f1cdbc7e0e47b9"> 1423</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_SHIFT))&amp;CAN_ESR1_CRCERR_MASK)</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10e077761a90dda3310ffc53a98569a7"> 1424</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe4b1042038801b2ec9d302339d6869b"> 1425</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13u</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8cc0dc00d66265fb049edfe78a0e99d9"> 1426</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7054984053d1e87496bc6c8b551ff09b"> 1427</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ACKERR_SHIFT))&amp;CAN_ESR1_ACKERR_MASK)</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd6b78abb7a9321af68208f318c7c116"> 1428</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga949e83e6333f8b4ddd5b2fb77585e2e9"> 1429</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14u</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae455b7d8692c87c0118b3d75a45983cc"> 1430</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_WIDTH                   1u</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa1c8b57b1fdfb0f0493d0e9c13ca4d3c"> 1431</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_SHIFT))&amp;CAN_ESR1_BIT0ERR_MASK)</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a260202c5a157354042a1fba8cbc882"> 1432</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2118504746ecc7ba810d5ed44dd7c31f"> 1433</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15u</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35914593a2c21bd18f15478fcb4a3b04"> 1434</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_WIDTH                   1u</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac50dc3655aa3483ccb1a465c9338620f"> 1435</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_SHIFT))&amp;CAN_ESR1_BIT1ERR_MASK)</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0e71745a764581c68a93feef2db8602"> 1436</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafcbf44277d9766061369a79e2ff761a2"> 1437</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16u</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3df47e3494cf35ed3c0560fcb276b4e4"> 1438</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4786fdb84553aef3953ab49c79d5f36"> 1439</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RWRNINT_SHIFT))&amp;CAN_ESR1_RWRNINT_MASK)</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf6b96813ed300d4649d7daec40351861"> 1440</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga651c6aee47d004060a9dbc10369cf784"> 1441</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17u</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac13672fc76159c28d1e450ba88db53d"> 1442</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga613a68f6979e2a2ddef3a23e92ab1d72"> 1443</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TWRNINT_SHIFT))&amp;CAN_ESR1_TWRNINT_MASK)</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga908135f00230ede2890a9db408908d34"> 1444</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bd04d8052247b76f7bde4e6d936c0ac"> 1445</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18u</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga76ff275552c8d1bfc70251ec93fd4582"> 1446</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_WIDTH                     1u</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1c0387fdd83af34f471fc4776557cdfb"> 1447</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_SYNCH_SHIFT))&amp;CAN_ESR1_SYNCH_MASK)</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc187e03ab8b0ad446e8b2d61e9efd85"> 1448</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_MASK                0x80000u</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad6282ede6a2a673a6176e35ef753fef7"> 1449</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_SHIFT               19u</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac7ae1193d6adfce9a6852751d875e8f3"> 1450</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_WIDTH               1u</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae9c7d4342a5e9463d48090a0e4dbf2d7"> 1451</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFDONEINT_SHIFT))&amp;CAN_ESR1_BOFFDONEINT_MASK)</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa207169406659634bb5c4b0119f691e2"> 1452</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_MASK                0x100000u</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga987079eb62436d3402a91fe2590007b4"> 1453</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_SHIFT               20u</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6bf2a2cfa479c99409e344058b5e58b0"> 1454</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0464c8263306810a523034921d86d610"> 1455</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_FAST_SHIFT))&amp;CAN_ESR1_ERRINT_FAST_MASK)</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23d9babcfaa0485d54b43a5482f5cffd"> 1456</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_MASK                     0x200000u</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4246c8c04625772797192d6b2cf0abbf"> 1457</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_SHIFT                    21u</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1a4bc19191c5e4f9bf0e227765e7fd54"> 1458</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_WIDTH                    1u</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f37db3706718dbdc6ed1529a1e95d43"> 1459</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERROVR_SHIFT))&amp;CAN_ESR1_ERROVR_MASK)</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3970b13d59729690e323290255c65245"> 1460</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_MASK                0x4000000u</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e50641748ad6396327697dd8e571d0e"> 1461</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_SHIFT               26u</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ce8e05e322471f64e6372bf2f9a0aef"> 1462</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5692d6f8748c2bb33a4df3b510ca14a0"> 1463</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_FAST_SHIFT))&amp;CAN_ESR1_STFERR_FAST_MASK)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad7b48fcc1cc368fcfa45b15c46275e1e"> 1464</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_MASK                0x8000000u</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7edc93798074cbaeaa0ecbba27bbcf3c"> 1465</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_SHIFT               27u</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4d32d71eb7fad66c07ef2165cc9a64d9"> 1466</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga522eed31b64adb862c2a7c82ca348df5"> 1467</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_FAST_SHIFT))&amp;CAN_ESR1_FRMERR_FAST_MASK)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga339bced7cf644ae7324cbda147a43136"> 1468</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_MASK                0x10000000u</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae49b2e895e31c050f7f856e0b80d635d"> 1469</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_SHIFT               28u</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga144bef7e6cc4bb56cde18462a5ff3dc5"> 1470</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga633907cd82af5d4f1f017adb7ffbd045"> 1471</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_FAST_SHIFT))&amp;CAN_ESR1_CRCERR_FAST_MASK)</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32702ffebc21529b3502c8a9e4175b45"> 1472</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_MASK               0x40000000u</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b5a9289aff2f78c0b3468275a37e129"> 1473</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_SHIFT              30u</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae20ad91bbfa4b7b40a250524bbfff936"> 1474</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d47ec8f0f526fe011bdb37e197afd14"> 1475</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT0ERR_FAST_MASK)</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe38efae9709dfcc76b69391734ed675"> 1476</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_MASK               0x80000000u</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ea2a5e68758bad3e762abd3325805ca"> 1477</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_SHIFT              31u</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38a2663b356b3e3c983662138c551608"> 1478</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacb4e3d26b27677d57640726ad24f0e01"> 1479</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT1ERR_FAST_MASK)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6312052ac35a0cc15147d327c34f0eaa"> 1481</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf2f9432da850232fc18a714e3b24da4d"> 1482</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_SHIFT               0u</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabcc0a404b02ea4c2c356f96ba641f64e"> 1483</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_WIDTH               32u</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3fd132c04f9f55144b0ec2caf479f90"> 1484</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUF31TO0M_SHIFT))&amp;CAN_IMASK1_BUF31TO0M_MASK)</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d36a4819a3f3bf511cea99565f3e852"> 1486</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_MASK                    0x1u</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae705acf892fbfc2484510abc75a3ef18"> 1487</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_SHIFT                   0u</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga489ab92f32effae5a886204dea81ff4c"> 1488</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_WIDTH                   1u</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73941b8d3e4d567ed74ece1f8d4958e3"> 1489</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF0I_SHIFT))&amp;CAN_IFLAG1_BUF0I_MASK)</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ea95efbf4b491b30529894ea5fd1e70"> 1490</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51d99b1c0de884a6dda6fba3e6826284"> 1491</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_SHIFT                1u</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab8dc8a80d78e83718dfecc63485420dd"> 1492</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_WIDTH                4u</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e9f76f73c78d9858547491a2ea951b0"> 1493</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO1I_SHIFT))&amp;CAN_IFLAG1_BUF4TO1I_MASK)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ba2a22d90a915a0504e74e0be2ae46e"> 1494</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4eef45eb97993797f0e4d25d84ae98ae"> 1495</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5u</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8c2e7ef7b72369a5b50858914dde6635"> 1496</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_WIDTH                   1u</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a9fd5d18422f31b59b1b5cdc983ea88"> 1497</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF5I_SHIFT))&amp;CAN_IFLAG1_BUF5I_MASK)</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aec3c62d96f6f8e8afd046065838df7"> 1498</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3a088607f853fdddfc0011293e1c336"> 1499</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6u</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5eee1229b6f1e6cbb608637798f40574"> 1500</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_WIDTH                   1u</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b673924b7eb5e2556b6adbff6070fd"> 1501</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF6I_SHIFT))&amp;CAN_IFLAG1_BUF6I_MASK)</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc148d0c9e26a80f08110dc2c5045809"> 1502</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga327609a9678df5c8c34053d43b550422"> 1503</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7u</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a4d067d3f4d126a3673bc427bc24c1d"> 1504</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_WIDTH                   1u</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga473442743e68ba79c0e1fb04562c174d"> 1505</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF7I_SHIFT))&amp;CAN_IFLAG1_BUF7I_MASK)</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70c705b79c7bd7451ebdee6bc0ba6f1c"> 1506</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb0d9f42c855b318796736ab6cc2de75"> 1507</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8u</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga63e61d14e663185e0b3438d04803749c"> 1508</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_WIDTH               24u</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga22a62374730326e442c1217c35584256"> 1509</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga255ab1d35cde66e8b6d33ba97341ffa1"> 1511</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_MASK                  0x800u</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2831ae01e35f429e907332821e597472"> 1512</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_SHIFT                 11u</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad438f51370821fcaec0c4010122de705"> 1513</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_WIDTH                 1u</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacffb5a0e7e0a25e37fd4ee6b49e6144a"> 1514</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EDFLTDIS_SHIFT))&amp;CAN_CTRL2_EDFLTDIS_MASK)</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe9181e468cdc084be268f50c973bd74"> 1515</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_MASK                0x1000u</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaa6701c8e634af4c97cb961a4a866c43"> 1516</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_SHIFT               12u</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac2edd1e1581ef199d1cff67bc0dcd11e"> 1517</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_WIDTH               1u</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad448b2cac3009b2af1d90a5ce8969511"> 1518</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ISOCANFDEN_SHIFT))&amp;CAN_CTRL2_ISOCANFDEN_MASK)</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3ddba7226a6ef6e03c7c371dfc5c0122"> 1519</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_MASK                   0x4000u</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ee9a81f43f14f7c7b348230ca7deba7"> 1520</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_SHIFT                  14u</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f9cd922d6ab47386d360b0aee03535b"> 1521</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_WIDTH                  1u</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga95d6ec17e8bb32821aba56828473eea7"> 1522</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PREXCEN_SHIFT))&amp;CAN_CTRL2_PREXCEN_MASK)</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga648be5db9c6eb1b99cecfdb911826488"> 1523</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_MASK                 0x8000u</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b6ef1cdca0d4538dc1dc1dadde3d8e7"> 1524</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_SHIFT                15u</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga861ddca6e3641875f316242a74bddd52"> 1525</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_WIDTH                1u</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6914e764ebc6cfb89f5d804d16a336fa"> 1526</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TIMER_SRC_SHIFT))&amp;CAN_CTRL2_TIMER_SRC_MASK)</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf49e8d44f1f8993cda6e29a36c7a90f"> 1527</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0e425b33b8b975d6a33b8e090e040e8"> 1528</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16u</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0eb99929410d9f084d4978270a85f6c6"> 1529</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_WIDTH                    1u</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b2bdb7ef61b03e9febd95f5b9638ae1"> 1530</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EACEN_SHIFT))&amp;CAN_CTRL2_EACEN_MASK)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5776a65b75ea42afc810081a66d4e1b4"> 1531</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga143cc0bdd4c88978ccbe42849d3fc038"> 1532</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17u</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga801cd92087fd5f7a9390e31df7c7f0ce"> 1533</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_WIDTH                      1u</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad6e1c431bf64441d368e11c06dc070a6"> 1534</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RRS_SHIFT))&amp;CAN_CTRL2_RRS_MASK)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f07676c379363d679cfcb6c362e1cc6"> 1535</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga868c342244c921f9824c4d0c172f4081"> 1536</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18u</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0451ca425fd08364b1be8df0ecc29a46"> 1537</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_WIDTH                      1u</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadf5c8fb098561087258f675bb458b6db"> 1538</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_MRP_SHIFT))&amp;CAN_CTRL2_MRP_MASK)</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga50bd2b3ca86be2357515614d717e8167"> 1539</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac9265ea7ee9b07803fdb62c92aa85ea0"> 1540</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19u</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5547ee6a38933ee55d27195b7d43eb6"> 1541</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_WIDTH                     5u</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf3ad35b3f0ed4a3a4fea9d9fff938109"> 1542</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2cf8e472f27dccf6b1e9b9af80f76542"> 1543</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573803e007b6904ec3b8c5ab45acf33e"> 1544</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24u</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32b384fd5f8a6c7ee7e3d35ae129be9e"> 1545</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_WIDTH                     4u</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74a275be00e2474d0621b2f09968440c"> 1546</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57d4203e1256d40017f0e1243d54d6e3"> 1547</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_MASK               0x40000000u</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5323ab2c38c1c4c2f3ae6c8231dd81f2"> 1548</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_SHIFT              30u</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b3aab17feda786a4cb722ffdab22e89"> 1549</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_WIDTH              1u</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2443bdbe3553e5ed5ffbbd4060753b68"> 1550</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_BOFFDONEMSK_SHIFT))&amp;CAN_CTRL2_BOFFDONEMSK_MASK)</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d1fee40eeba5dd5d8d230dd4e1422a5"> 1551</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_MASK               0x80000000u</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga30d5bba8df1805c1a28d7b1be5d42d8b"> 1552</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_SHIFT              31u</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba958a14e694c0a0c16f08f41cae4475"> 1553</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0ec835f130ae0d3f219a3d800a059b41"> 1554</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ERRMSK_FAST_SHIFT))&amp;CAN_CTRL2_ERRMSK_FAST_MASK)</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e8d269c3e59c20582dd8d0c5ea07daf"> 1556</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5b6c49733501a621096ab8226acafd0"> 1557</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13u</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e864f04e95a970352b987ace28b43dc"> 1558</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_WIDTH                       1u</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafc2fcffc8e22939a00461e21a9c4acb9"> 1559</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_IMB_SHIFT))&amp;CAN_ESR2_IMB_MASK)</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5fc376e62f61a97583edf7a54b8753be"> 1560</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c22b4e9fdd8beae74e86b256db23665"> 1561</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14u</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad64f165e92c51821e78ae2c7aeda0a07"> 1562</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_WIDTH                       1u</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3dd8f8d7ecc080d8f0daa5e6a132df1d"> 1563</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_VPS_SHIFT))&amp;CAN_ESR2_VPS_MASK)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864e9e1cd2a2b0e354b284bd5488f29e"> 1564</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace1651295c821917bb5b37915baa3771"> 1565</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16u</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga624b463f2cf5865f33e8e3239dc7b15e"> 1566</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_WIDTH                      7u</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4462429a39fcbba8b4db218d8a928e88"> 1567</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga84c305cf0ec60d0624b454e280c69c4b"> 1569</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56fca714ec47e9786fdf7e9378c660aa"> 1570</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0u</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga49da4443ce75221aad795eba7250725a"> 1571</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_WIDTH                     15u</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c7cb04502b4f8ab4f5e005dc3512ba2"> 1572</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b17ddaa608ead97f25b59e5919d079c"> 1573</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d18c789e52dbae45dc581a3327a1bde"> 1574</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16u</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bf2502438692d3bf66b1a46eece2470"> 1575</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_WIDTH                     7u</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaab5690dca6900f95d513ea5178e1ad25"> 1576</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5db0253c73d24a846f3f3ce6cd67e74c"> 1578</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga65e590b20d692e367f4ee9dc8a4585e2"> 1579</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0u</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff7ccc90d329ec2e17315b95896cfbad"> 1580</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_WIDTH                   32u</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15b1e73fac26a60dd1247901ed012e02"> 1581</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga097ddfd77b23ddd23341d8ea269ce64b"> 1583</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1b5e43de75851c0bdc5690c1715a14"> 1584</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0u</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4c6d058b144e1620c843ee46d5df432"> 1585</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_WIDTH                    9u</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b2cdf4be2403ad67220d43309a7ab91"> 1586</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/* CBT Bit Fields */</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4124d5508b61005b7d299a50256df4a9"> 1588</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_MASK                      0x1Fu</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb5a829131259edac69ec87339b25d0b"> 1589</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_SHIFT                     0u</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafdb945731b2fb88fb889744eb884bb1e"> 1590</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_WIDTH                     5u</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df3219e33f729f50cb70969a29f06c2"> 1591</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG2_SHIFT))&amp;CAN_CBT_EPSEG2_MASK)</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga45d5e87ccab4533cd0bdc26e12761fe3"> 1592</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_MASK                      0x3E0u</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga535125304ba608e4c3b7881b43c83a64"> 1593</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_SHIFT                     5u</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7ded15f0c81cb97eb62e6dc01f3107e5"> 1594</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_WIDTH                     5u</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace93c52a494eaadb52c821ef2b5642dd"> 1595</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG1_SHIFT))&amp;CAN_CBT_EPSEG1_MASK)</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3174bcd83bb233ade8a0f6ac244a3ada"> 1596</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_MASK                    0xFC00u</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf9409d92bd26595e54736f10ccf107ce"> 1597</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_SHIFT                   10u</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabea5072e032981945dd8b7b0772c9957"> 1598</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_WIDTH                   6u</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga89b641d489923887d066ad0bca9ba4b6"> 1599</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPROPSEG_SHIFT))&amp;CAN_CBT_EPROPSEG_MASK)</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga44e79ff16f5e8335401870089a260d2a"> 1600</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaddd06eec2fdc03202cbef53c3d896676"> 1601</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_SHIFT                       16u</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6897f82f4084772d023bbe86a2f2a96f"> 1602</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_WIDTH                       5u</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2564a414d5193f51658efbe01e6d7a3b"> 1603</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_ERJW_SHIFT))&amp;CAN_CBT_ERJW_MASK)</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98948807dd62b122f90594606ebfb98f"> 1604</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_MASK                    0x7FE00000u</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga52fb1fe76876cd7572069ac0b72b467f"> 1605</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_SHIFT                   21u</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e9e18b34ed65bae21b476c90e185329"> 1606</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_WIDTH                   10u</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0d37f28117d15e621f95ac2df7c2cc4"> 1607</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPRESDIV_SHIFT))&amp;CAN_CBT_EPRESDIV_MASK)</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10653d98a9eab530fd39987c77548c37"> 1608</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_MASK                         0x80000000u</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d86845977c1cebeed3f455723caa0a4"> 1609</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_SHIFT                        31u</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e05f68d6d24713fb5243dd3cbe89f92"> 1610</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_WIDTH                        1u</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga49a5298eb1f94cb72273c12e66a35bcf"> 1611</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_BTF_SHIFT))&amp;CAN_CBT_BTF_MASK)</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">/* RAMn Bit Fields */</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bc87e14c4be43229321145f580d2d1e"> 1613</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_MASK                0xFFu</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafdffdf1d9ea5d872d808ef147a0a06c4"> 1614</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_SHIFT               0u</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f10ac04bd257550f44d52a06906b7f3"> 1615</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_WIDTH               8u</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae889380ecd7a0859788a92af7398d020"> 1616</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_3_SHIFT))&amp;CAN_RAMn_DATA_BYTE_3_MASK)</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga240f3f5899859ad578d8888daceb5b56"> 1617</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_MASK                0xFF00u</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf4ca7b0ca65cde443ba4342e4504aafb"> 1618</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_SHIFT               8u</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab74280ecacefe00b41376bacacf808f9"> 1619</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_WIDTH               8u</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3466ae455e2a95d673a7e0957fe0f7fa"> 1620</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_2_SHIFT))&amp;CAN_RAMn_DATA_BYTE_2_MASK)</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8734393e28ad1ec275e91dbba033e070"> 1621</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_MASK                0xFF0000u</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e9c1c51c42d465a562cf642a6460c66"> 1622</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_SHIFT               16u</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae25d0bd13d10a5c77143500968b6b7e1"> 1623</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_WIDTH               8u</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4b83c4b4c15f8032ec0c2a74ea33b76"> 1624</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_1_SHIFT))&amp;CAN_RAMn_DATA_BYTE_1_MASK)</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fe2a23b8402d33369f48757512a8893"> 1625</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_MASK                0xFF000000u</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a97511e4e514c45c6fb3bdc3d1a5b4d"> 1626</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_SHIFT               24u</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf79a6b4095a5c49a102aa5221b9503c4"> 1627</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_WIDTH               8u</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff4a528fa3ab933488fcf41844c6f5a9"> 1628</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_0_SHIFT))&amp;CAN_RAMn_DATA_BYTE_0_MASK)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3cef91282e43c8e5d2c30e65d375f964"> 1630</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3dd7acc84e521ca0a05beb33f7b434c"> 1631</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0u</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga038f91f262509a56aa5881ba12949209"> 1632</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_WIDTH                       32u</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae80c7ae8e847975c034fb39476b6a840"> 1633</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/* CTRL1_PN Bit Fields */</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga978c6e9bce6b7ac8a711229cfcbbd88e"> 1635</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_MASK                    0x3u</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9a9ecb1bfb74719a7b2e68cfd5529b68"> 1636</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_SHIFT                   0u</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4797f6c778405c7ffacffb2eb7c2482a"> 1637</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_WIDTH                   2u</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2b07d895c1c4dc9b3f5d63b3e028745"> 1638</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_FCS_SHIFT))&amp;CAN_CTRL1_PN_FCS_MASK)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6991d3031bc4db19b5bf6bdc268942c1"> 1639</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_MASK                   0xCu</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac69d039fc81e540595f22f1eb1343387"> 1640</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_SHIFT                  2u</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga27b48cc4a9fc858205c9c2e4c5ab1164"> 1641</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_WIDTH                  2u</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6354fbbf7d87af35b732bcde84f88597"> 1642</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_IDFS_SHIFT))&amp;CAN_CTRL1_PN_IDFS_MASK)</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ff7b7b704738b5592be6c07a7f2286e"> 1643</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_MASK                   0x30u</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga659a9915dd1e721a931c41ad6422ef62"> 1644</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_SHIFT                  4u</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f5511b59aa1dbd1ddbb651db492594"> 1645</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_WIDTH                  2u</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac6aa1fa70cce2871d10737c82f313daf"> 1646</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_PLFS_SHIFT))&amp;CAN_CTRL1_PN_PLFS_MASK)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d5095ca99a5944c622c9914ddd05185"> 1647</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_MASK                 0xFF00u</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga59cd02820741dcc9c644dc1356339ac7"> 1648</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_SHIFT                8u</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2e65bc02665fde18c3d2d93db779be74"> 1649</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_WIDTH                8u</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga02da2e6f30e058911d3aa036b9605e60"> 1650</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_NMATCH_SHIFT))&amp;CAN_CTRL1_PN_NMATCH_MASK)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8095aef9e7e8d1378990c6c59e539dfd"> 1651</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_MASK               0x10000u</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb317a1df51d0d74119da956f6537dce"> 1652</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_SHIFT              16u</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3655d709e198df7bde9961a9a19d24f"> 1653</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_WIDTH              1u</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c4f51bca6497acfe87ada81bb66c10d"> 1654</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WUMF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WUMF_MSK_MASK)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2440ff84adbe408f7bdd4724cb376884"> 1655</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_MASK               0x20000u</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga43deae6fd68e185427bb587c05e564d6"> 1656</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_SHIFT              17u</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa82ece42de124b39d5c832c08692de7a"> 1657</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_WIDTH              1u</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdda33b66312a9aa68ab18dab9500f92"> 1658</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WTOF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WTOF_MSK_MASK)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/* CTRL2_PN Bit Fields */</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef71eb8f3bac42735d7d9e1e5974b430"> 1660</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_MASK                0xFFFFu</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga46ecc58a60e2ca2fdb5ed0401955d3d4"> 1661</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_SHIFT               0u</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8ba327146403e6c0b4bbb7661a2f6f7a"> 1662</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_WIDTH               16u</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8281aab2738aa24d09841bce68ab1d9e"> 1663</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PN_MATCHTO_SHIFT))&amp;CAN_CTRL2_PN_MATCHTO_MASK)</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">/* WU_MTC Bit Fields */</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad050cda396a30fe353b632c13cb73b34"> 1665</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_MASK                 0xFF00u</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac697819e3f7d99476841fc6996980df4"> 1666</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_SHIFT                8u</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae6bb8eadf0a26e61213703d4692a9e7e"> 1667</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_WIDTH                8u</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade05ff1946416ae2d4cbca2887d2c3d2"> 1668</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_MCOUNTER_SHIFT))&amp;CAN_WU_MTC_MCOUNTER_MASK)</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae96fa7cda0b62d132d5dd1afc88f58a"> 1669</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_MASK                     0x10000u</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03a46578c6b5747b38144e3222c2e598"> 1670</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_SHIFT                    16u</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad02b34b6d488d0c9802e818e69c5e229"> 1671</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_WIDTH                    1u</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga01573005febc95dfdf102c3c92633b59"> 1672</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WUMF_SHIFT))&amp;CAN_WU_MTC_WUMF_MASK)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf34b91bad88a31cf0ff06d4b121161e"> 1673</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_MASK                     0x20000u</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad10bc634c7189739b1cf3d167741edcb"> 1674</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_SHIFT                    17u</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51dbb85781ff2ce857927d2e69b6b50a"> 1675</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_WIDTH                    1u</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga93cf0e59a69249b6112b78905c4b03c8"> 1676</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WTOF_SHIFT))&amp;CAN_WU_MTC_WTOF_MASK)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/* FLT_ID1 Bit Fields */</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf2d9448d5e348af7e0f54da922046ff"> 1678</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_MASK                 0x1FFFFFFFu</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga48544eca2311fd8a9b8141e0b60a1a3b"> 1679</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_SHIFT                0u</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf533b9924f665187040ccc67676a5746"> 1680</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_WIDTH                29u</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62b205da5368b3df1dac279e42640e73"> 1681</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_ID1_SHIFT))&amp;CAN_FLT_ID1_FLT_ID1_MASK)</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bb7d95b4e0fff8fcb6774ecf076de12"> 1682</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_MASK                 0x20000000u</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98f3089427556d31cc1fd4899c79ac47"> 1683</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_SHIFT                29u</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab1739bf9af5a482d6972c05c13b06bdf"> 1684</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_WIDTH                1u</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga578a6e9815e620ad9b2b056202d67295"> 1685</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_RTR_SHIFT))&amp;CAN_FLT_ID1_FLT_RTR_MASK)</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef565967274c0ce3c8c090e84fdf4671"> 1686</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_MASK                 0x40000000u</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58ec5b0c68182cdde5604f2389629206"> 1687</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_SHIFT                30u</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0119c9ea47d7f45586ce9bce57386a3"> 1688</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_WIDTH                1u</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf896679258e4d6c31d9175c7d01c4747"> 1689</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_IDE_SHIFT))&amp;CAN_FLT_ID1_FLT_IDE_MASK)</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">/* FLT_DLC Bit Fields */</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb86151e356105a61a5bcbe9f76e762c"> 1691</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_MASK              0xFu</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga39110431874840f3959c4dcac0a29b41"> 1692</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_SHIFT             0u</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c888c1de16bd24aa87c8ce3f422f2e0"> 1693</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_WIDTH             4u</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7b8b776cdf88826b95cef187fdafccde"> 1694</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_HI_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_HI_MASK)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6ebd5e208d0640ccccdaa8b26dfaebb3"> 1695</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_MASK              0xF0000u</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b62e48f66b9784cb002a3db54d2e84e"> 1696</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_SHIFT             16u</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56da917086ad65356052bd5834b77d86"> 1697</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_WIDTH             4u</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8082180d4a25ab459df63e48db9610ae"> 1698</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_LO_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_LO_MASK)</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/* PL1_LO Bit Fields */</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762f52ec3af4fe0be8b4d5b095a1bd4a"> 1700</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_MASK              0xFFu</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef409b61980423bbd387bc7b8c3a4468"> 1701</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_SHIFT             0u</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac17c883e02562b58789a3f8148eb0d25"> 1702</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_WIDTH             8u</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac581d64f7509c88f19a2fe5c1a2fd1c5"> 1703</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_3_SHIFT))&amp;CAN_PL1_LO_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga956c7e9f1d609e3a562383327f1114a2"> 1704</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_MASK              0xFF00u</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d78472da82414978e983715172e900d"> 1705</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_SHIFT             8u</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad18677e32969dcf48a9d6acad045bd78"> 1706</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_WIDTH             8u</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga734a94932c0f7c76dba7ec3aef0fba37"> 1707</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_2_SHIFT))&amp;CAN_PL1_LO_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab131ce1cf3dc36569af0943139e75238"> 1708</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_MASK              0xFF0000u</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacab658ea8ffbf2169d578ec3d4c39ca2"> 1709</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_SHIFT             16u</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga94d44f0ced17a06ba526ad8187adb918"> 1710</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_WIDTH             8u</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga43f59e6c75afa34e5545a3828ab1eea0"> 1711</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_1_SHIFT))&amp;CAN_PL1_LO_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62b61783b51cbe43568b1b1a2b30912f"> 1712</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_MASK              0xFF000000u</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad927fc014f7611737f1e775879c349ce"> 1713</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_SHIFT             24u</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3d7d117c743d7297dc1d674715a8d637"> 1714</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_WIDTH             8u</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1f4d2a1a2752e1283a047bdfdf76269"> 1715</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_0_SHIFT))&amp;CAN_PL1_LO_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">/* PL1_HI Bit Fields */</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7b6b9677cb68349f47a359674af67fd0"> 1717</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_MASK              0xFFu</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03151e5c43727efe0e17653152ea15db"> 1718</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_SHIFT             0u</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7303cbcc113236f39f32a7483a394f12"> 1719</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_WIDTH             8u</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga242b8e1a07a2d5ef1edc0d2bddfdde98"> 1720</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_7_SHIFT))&amp;CAN_PL1_HI_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaec859fdb5f29b21362a8c26e4e7688cb"> 1721</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_MASK              0xFF00u</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdd9bfd5b6ec7141b91a48baa7813440"> 1722</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_SHIFT             8u</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga88d47913b5e69942ca23eaed8c740f2f"> 1723</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_WIDTH             8u</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d7d01f8990b133bcf2fb04c48db9ef9"> 1724</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_6_SHIFT))&amp;CAN_PL1_HI_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9afcb7930f7eb7ddce14ee09292cb412"> 1725</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_MASK              0xFF0000u</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03d6ed876a89e03bdf1dbf94931a066f"> 1726</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_SHIFT             16u</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1b050b1f5f999a10817864301ac56d1"> 1727</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_WIDTH             8u</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74906298526d7cdfabf7dd710d5d294f"> 1728</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_5_SHIFT))&amp;CAN_PL1_HI_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e2420a10347c4849b2bbbb8cc322a53"> 1729</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_MASK              0xFF000000u</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaabac7372e27c83d5a29ad45d3ebeff9f"> 1730</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_SHIFT             24u</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03ab19a768699ae86645fe84aa45b646"> 1731</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_WIDTH             8u</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5810e78b94d6b8454695cb12165c932"> 1732</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_4_SHIFT))&amp;CAN_PL1_HI_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/* FLT_ID2_IDMASK Bit Fields */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabbed143ea36f3dc3cc33457d6888a581"> 1734</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK   0x1FFFFFFFu</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaedc0c5b912de5957c813f62c8e7c686a"> 1735</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT  0u</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3208a4133e722fef3ea7b34b3e5cad1d"> 1736</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_WIDTH  29u</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35921f1205c277026629480b4c20a680"> 1737</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK(x)     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7fc805f64488cafd3e3df892e9b21ead"> 1738</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_MASK          0x20000000u</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad904e73a317567776ef917869b730151"> 1739</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT         29u</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab5f5e64366f40f5e24334379d7586834"> 1740</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_WIDTH         1u</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa01df5ea40ca5f9851be91d7eeee7e53"> 1741</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_RTR_MSK_MASK)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e742e0b769d7e07c94f61a3fb3853f8"> 1742</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_MASK          0x40000000u</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8817b5fdf903f6206c1fb4e0c1f73ba9"> 1743</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT         30u</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga95afdc0002f95577ac277d11c3b909e3"> 1744</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_WIDTH         1u</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae163fe84c680bea15de1e814c53e61a4"> 1745</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_IDE_MSK_MASK)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">/* PL2_PLMASK_LO Bit Fields */</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga648f4fa6833a6396641a846a2a4de6a8"> 1747</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_MASK       0xFFu</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6af9c39ab4093839b40e9ba2e764a181"> 1748</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT      0u</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a47b10a5fcc7bcca7b3d29c80880b81"> 1749</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_WIDTH      8u</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61274b7ef20f42da0b1af8d7a585c146"> 1750</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73345adb83b80be56a9ec847238e1378"> 1751</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_MASK       0xFF00u</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga253ad25a52c202327c94e9c44e740dad"> 1752</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT      8u</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad94389a7c7d7b3e4844bd96f55b233bc"> 1753</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_WIDTH      8u</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga928843d986fd6dbf1591288e1db41565"> 1754</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbd8517e94ac1f48807c3e03a2bc44b3"> 1755</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_MASK       0xFF0000u</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga115d94f71b9053dfdf64c8ad0738712d"> 1756</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT      16u</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacac90c4523771089891408401d355ded"> 1757</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_WIDTH      8u</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga63ce97d3aa5ff41a371f33681c691e56"> 1758</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4ac984c511a44a5957652020d6107dc9"> 1759</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_MASK       0xFF000000u</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga19189c69a7c0472f2946d324d969cd75"> 1760</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT      24u</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe09e620deb5fa7352fd292cf090052c"> 1761</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_WIDTH      8u</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga25ae45a41fc15c8ee03aa42ee226b357"> 1762</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">/* PL2_PLMASK_HI Bit Fields */</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga47f28d9b5aeb6676b3d8e9684d238dfa"> 1764</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_MASK       0xFFu</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1063ad871bf60aa2a2d76d81048b124"> 1765</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT      0u</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga957251434d8a500d69ff4bded9719dae"> 1766</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_WIDTH      8u</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb432cbdc88d53e4e82b1a5749be7c4f"> 1767</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3c184fc3fe0fcc385fe680fdb0911db5"> 1768</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_MASK       0xFF00u</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2daedc03d286f8723b549b7fbf1fb52"> 1769</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT      8u</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3891178e65f80699783d75b5a22a06f7"> 1770</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_WIDTH      8u</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga701b4142d7049691c4d9ae0a27d967ef"> 1771</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaeecb38001c611aeafbbfb78dc37714"> 1772</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_MASK       0xFF0000u</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace30967e59caf571cb8da6bc4aecd125"> 1773</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT      16u</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga045bff6421e2678b0b34c5067c8ff382"> 1774</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_WIDTH      8u</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga783b5e4f063e849004db7f1b42b76677"> 1775</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad7141653bc254c6b28372dab6067cb51"> 1776</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_MASK       0xFF000000u</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab387717881105a03c39d5b70fe3a9820"> 1777</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT      24u</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf92c2fb2ee3417deb2e99627f3863c1d"> 1778</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_WIDTH      8u</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga828843e83f086489a8e895ed6e60a555"> 1779</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* WMBn_CS Bit Fields */</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga799eae5bd1d979d140707f6f8862cf23"> 1781</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_MASK                     0xF0000u</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga919bdf3d720ae5ea1f76be3a336ad03d"> 1782</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_SHIFT                    16u</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d45ae698964c2d3f6b0a4d9f6fccf89"> 1783</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_WIDTH                    4u</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeaf3fd2e46509b923045b63d138dba5e"> 1784</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_DLC_SHIFT))&amp;CAN_WMBn_CS_DLC_MASK)</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32a5246508ae6f33ec35afa7ca8edd51"> 1785</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_MASK                     0x100000u</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad3c5b6b9a435de8b749488babc4e44e7"> 1786</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_SHIFT                    20u</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa63458bdc4705cc1ddfc345a04615a78"> 1787</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_WIDTH                    1u</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa0856d3d025d6c574c6742c5deda2002"> 1788</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_RTR_SHIFT))&amp;CAN_WMBn_CS_RTR_MASK)</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga555812ec9af8a10b07f40cd08ca022c1"> 1789</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_MASK                     0x200000u</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad0d9f0a1fde460e83f094af294b8a2e2"> 1790</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_SHIFT                    21u</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a9c2c2ef8e630e78dee4e19efd803f5"> 1791</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_WIDTH                    1u</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadafaf7512a41b9cdacf2fce157947081"> 1792</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_IDE_SHIFT))&amp;CAN_WMBn_CS_IDE_MASK)</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73cc1f0b7a473842c656a04fd6aedde9"> 1793</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_MASK                     0x400000u</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga014eab98cea351ae0e671cc0e94d91c1"> 1794</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_SHIFT                    22u</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3ff455aacbbd2a1d0893226fd0390b4c"> 1795</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_WIDTH                    1u</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadc453a5c19719a3f0639127897372f7d"> 1796</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_SRR_SHIFT))&amp;CAN_WMBn_CS_SRR_MASK)</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* WMBn_ID Bit Fields */</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafc0c2eadc058c0018b99d7345138be5e"> 1798</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_MASK                      0x1FFFFFFFu</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabfb5784fbfc387ef88a23dc6357e42fd"> 1799</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_SHIFT                     0u</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86d7dac1d0a4708bba2c65d69418c59a"> 1800</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_WIDTH                     29u</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga07b9a706650ad73285da333bc471ee61"> 1801</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_ID_ID_SHIFT))&amp;CAN_WMBn_ID_ID_MASK)</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/* WMBn_D03 Bit Fields */</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga72fb8c32d06f0aa0f5efaf1ed0a1fb90"> 1803</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_MASK            0xFFu</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f9bd7419a3e44709870db86bd91db53"> 1804</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_SHIFT           0u</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff404bbfe91e9f2ecf10684c6599dcaa"> 1805</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_WIDTH           8u</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga02b1929d46b51594b4edcbeead2d52a6"> 1806</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_3_SHIFT))&amp;CAN_WMBn_D03_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac8fb26b84d332522757c3082493e71af"> 1807</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_MASK            0xFF00u</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f72bd1c1b802a0b6eba5aed10dc672d"> 1808</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_SHIFT           8u</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac17834179699d79c3ba8eb8c98339670"> 1809</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_WIDTH           8u</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad1ae57bb0b0792cf15da639f1702693f"> 1810</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_2_SHIFT))&amp;CAN_WMBn_D03_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga407c753a3089ec287816b6682a0fd6f8"> 1811</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_MASK            0xFF0000u</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2dd4a15c6db3aa2bb12b2af413f0a54"> 1812</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_SHIFT           16u</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4861ed4bb97ab7ce8d5057a5df466914"> 1813</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_WIDTH           8u</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga074acd47b9b442ef85eeb4425e32defe"> 1814</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_1_SHIFT))&amp;CAN_WMBn_D03_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab6239f3d7f718aa834f455c879801b67"> 1815</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_MASK            0xFF000000u</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga06b7fd661d1115e59968f73b3fa5486c"> 1816</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_SHIFT           24u</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga102bb419e4762cd7929b4e29a4ed71d6"> 1817</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_WIDTH           8u</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4b173c1ddfea035cc14d2aba6eb50563"> 1818</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_0_SHIFT))&amp;CAN_WMBn_D03_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/* WMBn_D47 Bit Fields */</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga37aefd2cd791142de144bda4b5ae7409"> 1820</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_MASK            0xFFu</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac85405fa294d583f908bb79dd82535b7"> 1821</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_SHIFT           0u</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57bd8f9c18238ef893b4161bbd515f82"> 1822</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_WIDTH           8u</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1f75ee43226b5a5e956554eaa9c3ec2"> 1823</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_7_SHIFT))&amp;CAN_WMBn_D47_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d6a824650204155a649a61a18968666"> 1824</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_MASK            0xFF00u</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac375d49dd07415e6c9311d2f8a481632"> 1825</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_SHIFT           8u</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac11ee9377df2e95b22b8e9b43fe92e9"> 1826</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_WIDTH           8u</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac2e2f1784fc4bc033fb61c5c6f23f922"> 1827</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_6_SHIFT))&amp;CAN_WMBn_D47_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b0c4666256030818a80a7c6ab7e56e2"> 1828</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_MASK            0xFF0000u</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ae0771639891e2cf18f738b9ad1e8ed"> 1829</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_SHIFT           16u</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga023e7f62f21c24c972c04b31c56e0976"> 1830</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_WIDTH           8u</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga99adbb7d3e9ab462e1b84236f335ccf9"> 1831</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_5_SHIFT))&amp;CAN_WMBn_D47_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf90d89ee9c0844f1e5e154827b7bebd3"> 1832</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_MASK            0xFF000000u</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf0ddaec26cb83d06ae17c13eef8c060"> 1833</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_SHIFT           24u</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdec8b2790e74dc7ea7a3808da847f55"> 1834</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_WIDTH           8u</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9d5973b07d68c8cdc8f7978067a75b5"> 1835</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_4_SHIFT))&amp;CAN_WMBn_D47_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">/* FDCTRL Bit Fields */</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafbb9a349de31190c0ca404851048ebbe"> 1837</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_MASK                   0x3Fu</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabaf256ef3ac0b18ac90b974bbca76017"> 1838</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_SHIFT                  0u</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae35a845c6df96383529f093c502a974c"> 1839</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_WIDTH                  6u</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6f4612620f5c848d600b2e4ac7ecce3a"> 1840</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCVAL_SHIFT))&amp;CAN_FDCTRL_TDCVAL_MASK)</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab799ef89a33ad2e5ed477af26961b967"> 1841</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_MASK                   0x1F00u</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1a3297d39e092c55bd2d44f8d6103e19"> 1842</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_SHIFT                  8u</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga71a52e6eb3f6b0dc159488882b7c8ca1"> 1843</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_WIDTH                  5u</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga28f204d2a514890488ebd2c099818a39"> 1844</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCOFF_SHIFT))&amp;CAN_FDCTRL_TDCOFF_MASK)</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa07850fd857d04862d38e3bcd41c0e20"> 1845</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_MASK                  0x4000u</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacce1abef73e76fa30d2338bd8448bed3"> 1846</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_SHIFT                 14u</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab512a34dfa3c7e05b75be9d492b2d03d"> 1847</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_WIDTH                 1u</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaee9a4e9cc5addbcf8c71ecee04a1868d"> 1848</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCFAIL_SHIFT))&amp;CAN_FDCTRL_TDCFAIL_MASK)</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga80cecb2a92dfe38bd525bbe2b98f29e5"> 1849</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_MASK                    0x8000u</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae7449b7af69c9ea76d20f3499907c8a"> 1850</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_SHIFT                   15u</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga071a99003c668f883abfbe91b9601ce2"> 1851</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_WIDTH                   1u</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad752e552e00858afd3ce3ac05d2f5700"> 1852</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCEN_SHIFT))&amp;CAN_FDCTRL_TDCEN_MASK)</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4936390d5429b77ef4e3afc0c087a6dc"> 1853</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_MASK                   0x30000u</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga794b80bfb061961440d4a37019192cd0"> 1854</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_SHIFT                  16u</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9bcad9425e1cc022e05aa06e04c161c0"> 1855</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_WIDTH                  2u</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4de3da817a69f760a0d881f1f33ac46e"> 1856</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_MBDSR0_SHIFT))&amp;CAN_FDCTRL_MBDSR0_MASK)</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga624c1a6c25912fa95b727b95c3c4a01b"> 1857</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_MASK                   0x80000000u</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e05cc9b1d7ad20da74c0bdf1dc97b00"> 1858</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_SHIFT                  31u</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17e66bfcac83e16cc90e9cc2428922fa"> 1859</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_WIDTH                  1u</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa6619b68ae9d17a6b0925e544ba32261"> 1860</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_FDRATE_SHIFT))&amp;CAN_FDCTRL_FDRATE_MASK)</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">/* FDCBT Bit Fields */</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga697ebaee6613548a8a106c28818d3a07"> 1862</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_MASK                    0x7u</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6409b8ac4a36289c398c5133a3fd2806"> 1863</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_SHIFT                   0u</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa9612026388de4b5bd9888a8025e2b7b"> 1864</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_WIDTH                   3u</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga757c4ddc83f045fc65b1e998aec8c355"> 1865</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG2_SHIFT))&amp;CAN_FDCBT_FPSEG2_MASK)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8d093808f20cf61afded26785c7aafa4"> 1866</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_MASK                    0xE0u</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga676d5822043a520e7de79b7358d0d02d"> 1867</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_SHIFT                   5u</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabfd66c0ae87d5b0fd72de6b74ee50a18"> 1868</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_WIDTH                   3u</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaec98c2c4b627f4392ae74d96d7938ee6"> 1869</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG1_SHIFT))&amp;CAN_FDCBT_FPSEG1_MASK)</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga453e18ccf595822daf55f97aa8719b1d"> 1870</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_MASK                  0x7C00u</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4b3df0f1531e8412b2e7ef86fd51601"> 1871</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_SHIFT                 10u</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga570b40e917bfc4ab24740964c330066d"> 1872</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_WIDTH                 5u</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef26956d4885e816edfda3683899528b"> 1873</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPROPSEG_SHIFT))&amp;CAN_FDCBT_FPROPSEG_MASK)</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1edc693aa11fd10e746dbd223ff3f5b"> 1874</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_MASK                      0x70000u</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6db703ccb8b288539527dec56f14290a"> 1875</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_SHIFT                     16u</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0419e4e75c747bb0dc8099cd6fef469d"> 1876</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_WIDTH                     3u</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58d204a7494776717aed94962ed4873f"> 1877</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FRJW_SHIFT))&amp;CAN_FDCBT_FRJW_MASK)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bb5eedb1a8bd031de783d74af11c766"> 1878</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_MASK                  0x3FF00000u</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b7742c84230108183a664f3a57775bc"> 1879</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_SHIFT                 20u</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6eacb943bc27876c7ae4daa0904e83d1"> 1880</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_WIDTH                 10u</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf63b336c6c78f8c0f4f766491d7ff8ce"> 1881</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPRESDIV_SHIFT))&amp;CAN_FDCBT_FPRESDIV_MASK)</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">/* FDCRC Bit Fields */</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe1259a583a1ba4cf3174873630f2355"> 1883</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_MASK                  0x1FFFFFu</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c77b914914482f05a1d64f36db4b0de"> 1884</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_SHIFT                 0u</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga954aa7497a7cdd998feaf3863176bb9b"> 1885</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_WIDTH                 21u</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga82cc07349602ef272ea6a50c65cc9262"> 1886</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_TXCRC_SHIFT))&amp;CAN_FDCRC_FD_TXCRC_MASK)</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada22df46654cf1c2a4fdac289362af71"> 1887</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_MASK                  0x7F000000u</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade7485829f002b9c0489ae9f2a1a5357"> 1888</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_SHIFT                 24u</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3638a489df840d199e5076c139b937fc"> 1889</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_WIDTH                 7u</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c38fe48661bf749c53257798385b558"> 1890</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_MBCRC_SHIFT))&amp;CAN_FDCRC_FD_MBCRC_MASK)</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160; </div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160; <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160; </div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160; </div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160; </div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html"> 1915</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a523102893cf91ae1d5fd301f45007c8b"> 1916</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#a523102893cf91ae1d5fd301f45007c8b">C0</a>;                                </div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a7bf92f3ccb47d979d85a1c09ca148024"> 1917</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#a7bf92f3ccb47d979d85a1c09ca148024">C1</a>;                                </div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a1cf75f699212d679e7c76fa69f7f50b8"> 1918</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#a1cf75f699212d679e7c76fa69f7f50b8">C2</a>;                                </div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64"> 1919</a></span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>, *<a class="code" href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a>;</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160; </div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga9233c94281e00ab897846ab12cce15d9"> 1922</a></span>&#160;<span class="preprocessor">#define CMP_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160; </div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160; </div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 1927</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 1929</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7"> 1931</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f"> 1933</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa4151c160b138d0a743f10b84739664d"> 1935</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga10410dd1068abfb838b2a042b79f8eeb"> 1937</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 1939</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn }</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160; </div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">   -- CMP Register Masks</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160; </div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga92ed23406d7bbc111f4c3c971a7961b8"> 1951</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_MASK                      0x3u</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0172410365765fd5dcedbafe6e239a5"> 1952</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_SHIFT                     0u</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga68c8fc1b4a1bb6b24a2bf662bed204bc"> 1953</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_WIDTH                     2u</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga581f5a4a854a533d9b9320e853221370"> 1954</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_HYSTCTR_SHIFT))&amp;CMP_C0_HYSTCTR_MASK)</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga366559b5e528277ce2609a224b4d3c4c"> 1955</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_MASK                       0x4u</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga218f8975d826e469a1334a1a86228bf9"> 1956</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_SHIFT                      2u</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4687ae0e6c0fb41b2a75a95f21e12f4a"> 1957</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_WIDTH                      1u</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga16cb456b951c4992bd1dda7df10a14b9"> 1958</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OFFSET_SHIFT))&amp;CMP_C0_OFFSET_MASK)</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39489e016f476ee0dacaff0df0d9974e"> 1959</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_MASK                   0x70u</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac690da47129010c0dff8772023af5128"> 1960</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_SHIFT                  4u</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1cc5d244e1dab404aab2c004e5be9eba"> 1961</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_WIDTH                  3u</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6836d5263ccd4628f6ef2e411c8a57a6"> 1962</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FILTER_CNT_SHIFT))&amp;CMP_C0_FILTER_CNT_MASK)</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga66cba723e662de7b4a58876f322bff2e"> 1963</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_MASK                           0x100u</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga87175313bac8128b92d70016d52c8816"> 1964</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_SHIFT                          8u</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga32733290c45fa83b0853108b590fe205"> 1965</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_WIDTH                          1u</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fddace856cd4d17afa49b9acfa21332"> 1966</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_EN_SHIFT))&amp;CMP_C0_EN_MASK)</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf9df554b01e544422a7c6e72e8581427"> 1967</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_MASK                          0x200u</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5d7f74a0f9434e033995e8824630d97c"> 1968</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_SHIFT                         9u</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa18ea269fa73a06b9aab5c4a7ec07262"> 1969</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_WIDTH                         1u</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07f4dc979113c8f960d12fb55e4ea564"> 1970</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OPE_SHIFT))&amp;CMP_C0_OPE_MASK)</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae0addaa6319edba63521c489de88a2cc"> 1971</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_MASK                          0x400u</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf92362b4e2f15cf3eec8fbb0f8cb1f00"> 1972</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_SHIFT                         10u</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga97f6e5ee5fae3f42ac17e3305397669e"> 1973</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_WIDTH                         1u</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2a5525a39d025ec10927a4a319a1b9f7"> 1974</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COS_SHIFT))&amp;CMP_C0_COS_MASK)</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad09d9473aa4b488c3308713657fdb5a7"> 1975</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_MASK                         0x800u</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9d7655e2cacd69a74fef34721b688db1"> 1976</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_SHIFT                        11u</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdb8d7ce51bf30742c6de154f6005343"> 1977</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_WIDTH                        1u</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab2d319febf093f5f145d91199e54930b"> 1978</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_INVT_SHIFT))&amp;CMP_C0_INVT_MASK)</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga45908969cbf48f1d60e52b6bd5cafbd5"> 1979</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_MASK                        0x1000u</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga279ac788385060dfd4c2ecbdfc36a942"> 1980</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_SHIFT                       12u</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaea6cdcf67df653a3f32d7e09aa546c71"> 1981</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_WIDTH                       1u</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0795dc916bacac3111f819e9e880338"> 1982</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_PMODE_SHIFT))&amp;CMP_C0_PMODE_MASK)</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac8975c394c22903557a9f5f0c7c27d8b"> 1983</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_MASK                           0x4000u</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabfaa97a51242268da01fc2463267c4fa"> 1984</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_SHIFT                          14u</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3cb003950d24c693a7800ed8ee08b671"> 1985</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_WIDTH                          1u</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1ac10107d90d2f8328abcc3cbb5cc571"> 1986</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_WE_SHIFT))&amp;CMP_C0_WE_MASK)</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadb225bd692da7caaf1f8c68c2f186755"> 1987</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_MASK                           0x8000u</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa8d9100d688faee6b5e321e6a760df90"> 1988</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_SHIFT                          15u</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49ff6d728e0489a0a0c95bfd512ae446"> 1989</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_WIDTH                          1u</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78500cc30d6cf19c943e8097b108d2d4"> 1990</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_SE_SHIFT))&amp;CMP_C0_SE_MASK)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0638d0086fb55752b6bdb908b8656a6a"> 1991</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_MASK                          0xFF0000u</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8769278ed7c707ef9345ff1826b772b7"> 1992</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_SHIFT                         16u</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab5a23f8a7ffc31a510b42c34a2ebadc"> 1993</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_WIDTH                         8u</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5b7382a9290e46d7bb1dc33f44f79706"> 1994</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FPR_SHIFT))&amp;CMP_C0_FPR_MASK)</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad4c83f4fc0bbedb271c9d8e8e34af1ab"> 1995</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_MASK                         0x1000000u</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada4dc8a9bf6dde129c45c46f0659cf2d"> 1996</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_SHIFT                        24u</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga60bda8be74191d0f6897cc44c1c3afdb"> 1997</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_WIDTH                        1u</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaafba6c4154bb3ecf00bff57e4e9bf4e3"> 1998</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COUT_SHIFT))&amp;CMP_C0_COUT_MASK)</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0794eaca5adff3c3889e5d0333fcdb83"> 1999</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_MASK                          0x2000000u</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga59e0134ef4b3a6325f7a5225dabc5020"> 2000</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_SHIFT                         25u</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa36290812e054107364ebb941a6ea501"> 2001</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_WIDTH                         1u</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4a1f322c6c9f09246d401fa60b1ce410"> 2002</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFF_SHIFT))&amp;CMP_C0_CFF_MASK)</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1e2a4fcd4fd8005bc0996f4cbb743ab"> 2003</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_MASK                          0x4000000u</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga486b75e7d0428274f91c22c89cc88fe1"> 2004</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_SHIFT                         26u</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae84c657a8e8f9f416e70a6f9102dc41c"> 2005</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_WIDTH                         1u</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga48725eca5ee03a54b7755abca2e37970"> 2006</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFR_SHIFT))&amp;CMP_C0_CFR_MASK)</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78767ce96c23d8cd23af32d42d3241a8"> 2007</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_MASK                          0x8000000u</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2679a5178865d29115a1de56bf766bec"> 2008</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_SHIFT                         27u</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga133465abe8f3fa8e593ee16fce3fd432"> 2009</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_WIDTH                         1u</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga25e9f2a1fdd3b21b92a935c83659c273"> 2010</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IEF_SHIFT))&amp;CMP_C0_IEF_MASK)</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad1cbcca37c237721bb1e66852e0dd0bb"> 2011</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_MASK                          0x10000000u</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9005a4f83b27389dba25f80defad199b"> 2012</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_SHIFT                         28u</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga50f23153f00ea8156e9f45035dc59195"> 2013</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_WIDTH                         1u</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga238398cddaf78675a61125ab16082e32"> 2014</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IER_SHIFT))&amp;CMP_C0_IER_MASK)</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab433a7e8bfc13d3e9c51671bbfcdc9a0"> 2015</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_MASK                        0x40000000u</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3fdfbc0533b714e327a2ee14e89d617f"> 2016</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_SHIFT                       30u</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga028dc57f821e35a67c743fe66736a1e3"> 2017</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_WIDTH                       1u</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf36b2fa15d18323f5e03618ee37d359c"> 2018</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_DMAEN_SHIFT))&amp;CMP_C0_DMAEN_MASK)</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaafcfcbe48260b8aa5a61815812d66d9b"> 2020</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_MASK                        0xFFu</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac280b31489c71eeb36c77d45d72c88e3"> 2021</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_SHIFT                       0u</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga739dc103bba08af7c31df90761470820"> 2022</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_WIDTH                       8u</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga288cf3e06063fb9f3445ae343228b2eb"> 2023</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VOSEL_SHIFT))&amp;CMP_C1_VOSEL_MASK)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23720c8f0d58938380e3c8cad28cc185"> 2024</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_MASK                         0x700u</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga89b74d5a9bb8b78d6d96fea5853fbb8e"> 2025</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_SHIFT                        8u</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac3e890b6b933cb5816516922df46e48d"> 2026</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_WIDTH                        3u</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdb6535353ad5a7e0aadec24bb79785f"> 2027</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_MSEL_SHIFT))&amp;CMP_C1_MSEL_MASK)</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae616bd7f93737261e5ae19ce20a8a4d6"> 2028</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_MASK                         0x3800u</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae372f8a4a7ef9d1fea0bd2d72da371da"> 2029</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_SHIFT                        11u</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1a4204bcb3349b8db62ee635c870bf8"> 2030</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_WIDTH                        3u</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9412eeb4c81ca8ddf0f6d533488622cc"> 2031</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_PSEL_SHIFT))&amp;CMP_C1_PSEL_MASK)</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga366a0f4b903f6780b904259b55fbc9da"> 2032</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_MASK                        0x4000u</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga64bc7b3f8750ecc05421cb00d0d53869"> 2033</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_SHIFT                       14u</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2c108d2e0e752be4cfbda0c3f66125f1"> 2034</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_WIDTH                       1u</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga41a67c20bb9eea6972dc861298bb2d55"> 2035</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VRSEL_SHIFT))&amp;CMP_C1_VRSEL_MASK)</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49c0bd07454af8b471fe380394a7c07e"> 2036</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaeea79845e199e13ffe521a692ef5b96"> 2037</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_SHIFT                       15u</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf763c666577322a40c23f2727ee3db55"> 2038</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_WIDTH                       1u</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga67996ab0ab432e15bc73a14c7b68ab27"> 2039</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_DACEN_SHIFT))&amp;CMP_C1_DACEN_MASK)</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39deea5d7fcc62ab8c5d2931d18d05cf"> 2040</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_MASK                         0x10000u</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga591e459acd50f7ccd114b12d4ae28c66"> 2041</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_SHIFT                        16u</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa498814f5fcdcd7a3d6af2de8d273fed"> 2042</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_WIDTH                        1u</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1db2390efaba909efcb8e6c05e558f2d"> 2043</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN0_SHIFT))&amp;CMP_C1_CHN0_MASK)</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafa9172e0decbbbdf707176d300956843"> 2044</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_MASK                         0x20000u</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5f58f0a4d31a0cc273faa4e3ae9912e9"> 2045</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_SHIFT                        17u</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4de669270ae2b73044d5528ea05572e2"> 2046</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_WIDTH                        1u</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga683ee4563cbe2fd8b56532b64938987b"> 2047</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN1_SHIFT))&amp;CMP_C1_CHN1_MASK)</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf5aeca8c38343097afd0de0aabd7c884"> 2048</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_MASK                         0x40000u</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3debc09d02c815c0b8f298cbbc2ba87c"> 2049</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_SHIFT                        18u</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdc94dcf27c621be3e70b8c023a315cb"> 2050</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_WIDTH                        1u</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1eeffc60f17da8b2fcfd46ffd363d03d"> 2051</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN2_SHIFT))&amp;CMP_C1_CHN2_MASK)</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49f3f018ae33af9a829f4135bd58c0c1"> 2052</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_MASK                         0x80000u</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac463f45d3dff8063f85dca65f0591f68"> 2053</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_SHIFT                        19u</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1c77aa128febbea32ce783857c958c4"> 2054</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_WIDTH                        1u</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7014142620fbc74bea69fb3ac63b24e0"> 2055</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN3_SHIFT))&amp;CMP_C1_CHN3_MASK)</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf661d0e1dd9b6d3bbbf0ef5f04840ec0"> 2056</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_MASK                         0x100000u</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafbb954678f6ae93894abaca9fba6a288"> 2057</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_SHIFT                        20u</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5831dbb08f2845a15126db0f164dc67b"> 2058</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_WIDTH                        1u</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf44711dc3cb5c9584d76d49712b491fd"> 2059</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN4_SHIFT))&amp;CMP_C1_CHN4_MASK)</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8e2103e29a0d479ebcb94a7f30e0065b"> 2060</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_MASK                         0x200000u</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1860cece6df014ea09709655da90e029"> 2061</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_SHIFT                        21u</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae293ff62406deea7fa471aa81c905ead"> 2062</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_WIDTH                        1u</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae61a14461cde56cd8c083fc4f5e358f3"> 2063</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN5_SHIFT))&amp;CMP_C1_CHN5_MASK)</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga47138cc90d793ddbc41594eb79667436"> 2064</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_MASK                         0x400000u</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9e1f535789ff0de7e389e10fb788e454"> 2065</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_SHIFT                        22u</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa5210bb574fc4227c2f92b73c4d26d76"> 2066</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_WIDTH                        1u</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad5388904cf13632ff7463083b97fdf35"> 2067</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN6_SHIFT))&amp;CMP_C1_CHN6_MASK)</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6102447a6f4fd07ffe2f6245c51f1774"> 2068</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_MASK                         0x800000u</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga48122ff12f97e19382559fe5dbf5097b"> 2069</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_SHIFT                        23u</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0f75cea137e0a5d35d2659ae4bc8cc2"> 2070</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_WIDTH                        1u</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6bafd7aa2fe4cd776713196146a9a159"> 2071</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN7_SHIFT))&amp;CMP_C1_CHN7_MASK)</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadbde14f01b515614118f541f61d06e7a"> 2072</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_MASK                       0x3000000u</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9783a0ddb722664a4ee9fcf02b44eca4"> 2073</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_SHIFT                      24u</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0dc971e59aa1046645ae42b6bf36833d"> 2074</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a7279c3d8284e5dbfab90022c982f35"> 2075</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INNSEL_SHIFT))&amp;CMP_C1_INNSEL_MASK)</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9efba64163a7bfbd2e9a77e4fb2cf9a4"> 2076</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_MASK                       0x18000000u</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad31b783ca7f8dd7e6620dbd90e30bb49"> 2077</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_SHIFT                      27u</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3ad3621591bf2342312aff261e790565"> 2078</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacdfd2385d81481a17aede9f386c59bb7"> 2079</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INPSEL_SHIFT))&amp;CMP_C1_INPSEL_MASK)</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga19f0c01c006cce5cfbc705de00a280d4"> 2081</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_MASK                         0xFFu</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaee037e99960569015d85ccddc33a0d71"> 2082</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_SHIFT                        0u</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4ccab2c73599c713ae27aa3534e36799"> 2083</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_WIDTH                        8u</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga53516e18cc79025ac98021db7c3a666e"> 2084</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_ACOn_SHIFT))&amp;CMP_C2_ACOn_MASK)</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga92c898a364095ea342eee53ce3369505"> 2085</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_MASK                      0x3F00u</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga55bf1336148c48d84651b3fef5eb6e54"> 2086</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_SHIFT                     8u</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1171d532a65ca1876f7235c86f7fda83"> 2087</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_WIDTH                     6u</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9f8e7bd361d12b36b1b4c614984699e2"> 2088</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_INITMOD_SHIFT))&amp;CMP_C2_INITMOD_MASK)</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab34ab55c200e7d1756e72fc7c7b9ece0"> 2089</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_MASK                         0xC000u</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga53cf4b73b9a1463788e849e99c33c0f8"> 2090</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_SHIFT                        14u</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga323fd0ecf6c812bcde8be7315bd7ea3c"> 2091</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_WIDTH                        2u</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga109926de58a245f7f3f41dbad9d358bc"> 2092</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_NSAM_SHIFT))&amp;CMP_C2_NSAM_MASK)</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2aab72bc80f2cdf1611ccb9756b8c31e"> 2093</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_MASK                         0x10000u</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa30a2629a7e18ed54463d4539046b0b2"> 2094</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_SHIFT                        16u</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga683a028429d76d7599abb8ca0d02300c"> 2095</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_WIDTH                        1u</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49a8de2694ca8fc855e3e5b6c67a321a"> 2096</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH0F_SHIFT))&amp;CMP_C2_CH0F_MASK)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8e7fbdcdda7ad372152bb402ad6badaf"> 2097</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_MASK                         0x20000u</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf6ec2737a4b8d410f73c01d78ca228f5"> 2098</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_SHIFT                        17u</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d3267faf778d1ff7d800b841a6d97f5"> 2099</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_WIDTH                        1u</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad6c57e443bd941844a88d203f5e44f0e"> 2100</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH1F_SHIFT))&amp;CMP_C2_CH1F_MASK)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1e622779f431566a8c6aeb26185b5405"> 2101</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_MASK                         0x40000u</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3025f868a16a013309366450db9f96ce"> 2102</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_SHIFT                        18u</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga941b929ce216b3e617cd8ae8c847ecf7"> 2103</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_WIDTH                        1u</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga325836835d1e16b49aae50034653dde5"> 2104</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH2F_SHIFT))&amp;CMP_C2_CH2F_MASK)</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabcfecf3232e26f72988ae5635d2767de"> 2105</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_MASK                         0x80000u</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7b90f8ad72ece2e487902910b09a3c36"> 2106</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_SHIFT                        19u</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga11f9a736856b55d056c16a003a2b2f50"> 2107</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_WIDTH                        1u</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae1588863d981cd1ac9482162eb373c93"> 2108</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH3F_SHIFT))&amp;CMP_C2_CH3F_MASK)</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3e86bb30968a56da046b986625d023e7"> 2109</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_MASK                         0x100000u</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7351233d24ee17de9d3d1740bcf4b9e1"> 2110</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_SHIFT                        20u</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa93b330896378ea5e9fdfcaefd332a96"> 2111</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_WIDTH                        1u</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga64d7c3b186c28e6f873e12fd838ce307"> 2112</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH4F_SHIFT))&amp;CMP_C2_CH4F_MASK)</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga551f41cfebd79163a0d5495c95c39922"> 2113</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_MASK                         0x200000u</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad96573e37caa59876150a14b8d364409"> 2114</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_SHIFT                        21u</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac76f82984670d395b21cdbdc4ca61c0f"> 2115</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_WIDTH                        1u</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gace05f8175e8d53e6ad2ef595766b2b8e"> 2116</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH5F_SHIFT))&amp;CMP_C2_CH5F_MASK)</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada13dc2a00434585fe6550e111d71cb7"> 2117</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_MASK                         0x400000u</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafe8f5b6cd39589c8fc81cd877229770c"> 2118</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_SHIFT                        22u</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga165a3b6f488847cb4c46405a9bda65fc"> 2119</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_WIDTH                        1u</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8a924d79ba114c356b85e36ce58216fb"> 2120</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH6F_SHIFT))&amp;CMP_C2_CH6F_MASK)</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga801117efa871639ed27e0cb852a6b74f"> 2121</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_MASK                         0x800000u</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga45c4c2491d327810c1feba6bb955492d"> 2122</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_SHIFT                        23u</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4f1da9d6dbbea6dbe392c7066ba67bc8"> 2123</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_WIDTH                        1u</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacf1a9dc1e5b787a185b385e9b84bc160"> 2124</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH7F_SHIFT))&amp;CMP_C2_CH7F_MASK)</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada42c42c65fb1290a0d3f8d234dad2f8"> 2125</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_MASK                       0xE000000u</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4ca05325cbd76d388191f7dc92f3d6c9"> 2126</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_SHIFT                      25u</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0676406573be3595c6610e921ca9e012"> 2127</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_WIDTH                      3u</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2a77ae84990dfb1b6ca2587769764f80"> 2128</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMXCH_SHIFT))&amp;CMP_C2_FXMXCH_MASK)</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac98705909179768ec8cee0121928ed6e"> 2129</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_MASK                         0x20000000u</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2c76f7b30ce181e80d0bc7f2a5a96851"> 2130</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_SHIFT                        29u</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaeae928e2583d743df8e7f9822dd0e358"> 2131</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_WIDTH                        1u</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaffb25fcf4f78ebe18a8fcf69b6f96134"> 2132</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMP_SHIFT))&amp;CMP_C2_FXMP_MASK)</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1165ff78ac172225f866db6c6973f3a1"> 2133</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_MASK                         0x40000000u</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga05cacac61a33cfe8c81684100cce774d"> 2134</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_SHIFT                        30u</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga79014e284475f62ad244a3c1fc321e23"> 2135</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_WIDTH                        1u</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga67a3cf33b2d5f25fc748486c94413dae"> 2136</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRIE_SHIFT))&amp;CMP_C2_RRIE_MASK)</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39f05d68e80c96f9acf42145e3788d0a"> 2137</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_MASK                          0x80000000u</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga748b8d8747c5d94f76b92badefabd077"> 2138</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_SHIFT                         31u</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabe3ec476bc5e21a063f2afe3b17224be"> 2139</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_WIDTH                         1u</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4e28458d7b10216a3333a75e0af20428"> 2140</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRE_SHIFT))&amp;CMP_C2_RRE_MASK)</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160; </div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160; </div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160; </div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160; </div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html"> 2165</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a54cb6b41986c241ca85af803e9cd6101"> 2167</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a54cb6b41986c241ca85af803e9cd6101">DATA</a>;                              </div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ae5304812cd746373193378f8aab49fd6"> 2169</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#ae5304812cd746373193378f8aab49fd6">L</a>;                                 </div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a75433253cb7e7d558851b9fc920a4693"> 2170</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#a75433253cb7e7d558851b9fc920a4693">H</a>;                                 </div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a98fdc9ff9cabb232de1789d7106f21b8"> 2171</a></span>&#160;    } DATA_16;</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a0409ac49979ff3c7f94f4987942e3701"> 2173</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a0409ac49979ff3c7f94f4987942e3701">LL</a>;                                 </div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a9c259524bae36cde38bd30cfa4e384c0"> 2174</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a9c259524bae36cde38bd30cfa4e384c0">LU</a>;                                 </div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a10ffe8d1841ef50cfd3e716f1aba0297"> 2175</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a10ffe8d1841ef50cfd3e716f1aba0297">HL</a>;                                 </div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a67cd194a364ce62894a8a14f97a21708"> 2176</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a67cd194a364ce62894a8a14f97a21708">HU</a>;                                 </div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a9c5a435fa863877c6e05775af2748c5e"> 2177</a></span>&#160;    } DATA_8;</div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ace9c16af3f898a315b9f2736b3cdcdad"> 2178</a></span>&#160;  } DATAu;</div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#aaefb2690f2047875284c294b569ade0e"> 2179</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#aaefb2690f2047875284c294b569ade0e">GPOLY</a>;                             </div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a15fc8d35f045f329b80c544bef35ff64"> 2180</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0"> 2181</a></span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>, *<a class="code" href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a>;</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160; </div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0ccc508bc05faba9076d0ebbb57f634e"> 2184</a></span>&#160;<span class="preprocessor">#define CRC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160; </div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160; </div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga656a447589e785594cbf2f45c835ad7e"> 2189</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga4381bb54c2dbc34500521165aa7b89b1"> 2191</a></span>&#160;<span class="preprocessor">#define CRC                                      ((CRC_Type *)CRC_BASE)</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga588ae3592324fa73ed599a467515c05e"> 2193</a></span>&#160;<span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0532d18a8549a09065845e5210ca6876"> 2195</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC }</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160; </div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">   -- CRC Register Masks</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160; </div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">/* DATAu_DATA Bit Fields */</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga31bc4772365dbeb2af8fc40a7f48171b"> 2207</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_MASK                   0xFFu</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7a74c40db8ea9182e5b6962b7ae157b1"> 2208</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_SHIFT                  0u</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0ccce991ab77de39387885751063a333"> 2209</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_WIDTH                  8u</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad1e4c432271ef5ef7efe292db9d2b416"> 2210</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LL_SHIFT))&amp;CRC_DATAu_DATA_LL_MASK)</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2a912d21ab620ca8207cc07a14bd5141"> 2211</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_MASK                   0xFF00u</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5b737a68a51d46ce8415b55ae1bee4d5"> 2212</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_SHIFT                  8u</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1cc3bda67b8a5edcca1784935f444126"> 2213</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_WIDTH                  8u</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga79c4b1a00f393b36cc2702f09e7aa9a9"> 2214</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LU_SHIFT))&amp;CRC_DATAu_DATA_LU_MASK)</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3674f7b7d6875007f9780cb84b689f14"> 2215</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaaa70c1f91adde8f1fb11557c6470be5a"> 2216</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_SHIFT                  16u</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacfa87109728ab593d827c837471ed7db"> 2217</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_WIDTH                  8u</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf4864879fb51a7ae97bec1f89a382b8e"> 2218</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HL_SHIFT))&amp;CRC_DATAu_DATA_HL_MASK)</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga20d284b095cede98db966598ab51b874"> 2219</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga07a297c23cb7c22cad18735d7882310c"> 2220</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_SHIFT                  24u</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga564cfaeb7b42208664be892d352b846e"> 2221</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_WIDTH                  8u</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4fb1a49368747546890f6b9280c3f566"> 2222</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HU_SHIFT))&amp;CRC_DATAu_DATA_HU_MASK)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">/* DATAu_DATA_16_L Bit Fields */</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga11a8770c8e36f3a3938572e91eb3d821"> 2224</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_MASK           0xFFFFu</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf41515fd444272c93516288e5639b6d1"> 2225</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_SHIFT          0u</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga49796e6182efca3d5c46749df27ce7d6"> 2226</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_WIDTH          16u</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga33883b3a231ec45f5690939798286ec8"> 2227</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_L_DATAL_SHIFT))&amp;CRC_DATAu_DATA_16_L_DATAL_MASK)</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">/* DATAu_DATA_16_H Bit Fields */</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8acb7ed4c5688ca1de16dbcdd15fb674"> 2229</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_MASK           0xFFFFu</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1c57695f373877e903da76ce9cfcbfad"> 2230</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_SHIFT          0u</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7679fbab5bdad4fd4ae726a5604c0933"> 2231</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_WIDTH          16u</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafa0c236494a0b7a94b63d82004dd6e34"> 2232</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_H_DATAH_SHIFT))&amp;CRC_DATAu_DATA_16_H_DATAH_MASK)</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment">/* DATAu_DATA_8_LL Bit Fields */</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga332e2c7f21e90e7ec2c18db71c7646af"> 2234</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_MASK          0xFFu</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1b264b81d51fc79ce73599ba25f866be"> 2235</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_SHIFT         0u</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gabe3f547c82a8812b48951ba5ec824194"> 2236</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_WIDTH         8u</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga638f4a37289a13c4645d95889605123b"> 2237</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LL_DATALL_SHIFT))&amp;CRC_DATAu_DATA_8_LL_DATALL_MASK)</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">/* DATAu_DATA_8_LU Bit Fields */</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga6f7c729efb8810ff39ac64528cef41f0"> 2239</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_MASK          0xFFu</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0207a5925aba5aff6386bb1551a139c9"> 2240</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_SHIFT         0u</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gabfecfa68614b531bed271b151d8ccfdf"> 2241</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_WIDTH         8u</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8c22cdbec792f0d5987cd2834995de73"> 2242</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LU_DATALU_SHIFT))&amp;CRC_DATAu_DATA_8_LU_DATALU_MASK)</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">/* DATAu_DATA_8_HL Bit Fields */</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga74f91b57e2f6aab42d21dc0062be9ade"> 2244</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_MASK          0xFFu</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga18f536d9d521cf33516f242ca7899827"> 2245</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_SHIFT         0u</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga49edb46a24d751dae30081f9e6ff05cb"> 2246</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_WIDTH         8u</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga250167592ca415b24da1f6cff93adf3c"> 2247</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HL_DATAHL_SHIFT))&amp;CRC_DATAu_DATA_8_HL_DATAHL_MASK)</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">/* DATAu_DATA_8_HU Bit Fields */</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga52e91604bd12d834dcbcb373bff50dce"> 2249</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_MASK          0xFFu</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaac43b00ac4cff4dde5f8a505b3dead7d"> 2250</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_SHIFT         0u</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae81b4cf564cd586a5a56a423e6aa9a0c"> 2251</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_WIDTH         8u</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab03f4435e408a2183bcc6d49088f22ec"> 2252</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HU_DATAHU_SHIFT))&amp;CRC_DATAu_DATA_8_HU_DATAHU_MASK)</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 2254</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 2255</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0u</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1781d1b5eb33fb22f1638c0a501b63e6"> 2256</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_WIDTH                      16u</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66c5ae199c9bb4ee3951fea40d201c27"> 2257</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 2258</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 2259</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16u</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga199c3ac28b44e4d328b36e1e987fc9c8"> 2260</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_WIDTH                     16u</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7e1477223f91dd35945f2f5895a346c5"> 2261</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 2263</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 2264</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24u</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8d63b515bec04876ef70ef928f466aef"> 2265</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_WIDTH                      1u</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadc93d490efb1ad730e851e6c37c6eb2a"> 2266</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TCRC_SHIFT))&amp;CRC_CTRL_TCRC_MASK)</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 2267</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 2268</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25u</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0ef99a03842bcf28994849189eff60ef"> 2269</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_WIDTH                       1u</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga76fe9bbf17366306d191baea060ee291"> 2270</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_WAS_SHIFT))&amp;CRC_CTRL_WAS_MASK)</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 2271</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 2272</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26u</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae6463a6cae0655eaa26d1aa99c5f44b6"> 2273</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_WIDTH                      1u</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1c2f29124fc102fe38410389a7225e64"> 2274</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_FXOR_SHIFT))&amp;CRC_CTRL_FXOR_MASK)</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 2275</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 2276</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28u</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4164361c18875ccba2f5035f4e682960"> 2277</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_WIDTH                      2u</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad671df568418549570b651209067dcc3"> 2278</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 2279</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 2280</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30u</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0e1f80ae5d0019d17346085a0c9d1bc6"> 2281</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_WIDTH                       2u</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae8b301db96fe11408f82b997c5452bf7"> 2282</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160; </div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160; </div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160; </div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">   -- CSE_PRAM Peripheral Access Layer</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160; </div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931"> 2305</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_COUNT                      32u</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160; </div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html"> 2308</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a4a94dd07f7749ef67f29420caa26787d"> 2310</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a4a94dd07f7749ef67f29420caa26787d">DATA_32</a>;                           </div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#ac0c27dde365559a3ad73304e573e192f"> 2312</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#ac0c27dde365559a3ad73304e573e192f">DATA_8LL</a>;                           </div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a0fea345dbb3f3389c9924644ced1d370"> 2313</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a0fea345dbb3f3389c9924644ced1d370">DATA_8LU</a>;                           </div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#ab2683c8788233b8e9b2760ddff40b824"> 2314</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#ab2683c8788233b8e9b2760ddff40b824">DATA_8HL</a>;                           </div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a96de0bc09af5a14ccd523f153108bafb"> 2315</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a96de0bc09af5a14ccd523f153108bafb">DATA_8HU</a>;                           </div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a57d0aecd8a366712b4bc41e9328b2d38"> 2316</a></span>&#160;    } ACCESS8BIT;</div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#addc989a0116fa460aeb962c165304bc0"> 2317</a></span>&#160;  } RAMn[<a class="code" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a>];</div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7"> 2318</a></span>&#160;} <a class="code" href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a>, *<a class="code" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7">CSE_PRAM_MemMapPtr</a>;</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160; </div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga6e288975aad52811fe5e23195384c1dc"> 2321</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_INSTANCE_COUNT                  (1u)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160; </div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160; </div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">/* CSE_PRAM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gadd4751eec44672a07e6898348daa5d59"> 2326</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE                            (0x14001000u)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gade6e3e1cb84ca0ab4ee23039d179777f"> 2328</a></span>&#160;<span class="preprocessor">#define CSE_PRAM                                 ((CSE_PRAM_Type *)CSE_PRAM_BASE)</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga5ec822b2958431c84f24fc83c8e8e417"> 2330</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_ADDRS                      { CSE_PRAM_BASE }</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga519e6a1a551c1447be70b933bb2a63ff"> 2332</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_PTRS                       { CSE_PRAM }</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160; </div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">   -- CSE_PRAM Register Masks</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160; </div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">/* RAMn_DATA_32 Bit Fields */</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga201d407ea6720cc4f746af8c634fce64"> 2344</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK        0xFFu</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf66abe456f5f0c96c71e280a64377bee"> 2345</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT       0u</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gade3974f481866003bb8ba93eaf9c9de4"> 2346</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_WIDTH       8u</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga3643fda436e04ef41c5397f41b409777"> 2347</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK)</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gafa4ac862f56352f0fff62ef03773647f"> 2348</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK        0xFF00u</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf0da8adc04f88d326667fba770939a16"> 2349</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT       8u</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2422d4b890d49442f90466cac33bf757"> 2350</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_WIDTH       8u</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaa74c6dcce7cc50ab23b662b5ad91c5fe"> 2351</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK)</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaea6286d33a8b2a9be7bf38a9948c49e8"> 2352</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK        0xFF0000u</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga54f44cfa55fedb39edd15fb306598e98"> 2353</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT       16u</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaa57e7fc71468eda29147d2274bb74436"> 2354</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_WIDTH       8u</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gadbb5a8c87697402ad19431f3111e0667"> 2355</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK)</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2ada001ef4c1eaf2a38a5b843e5a760b"> 2356</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK        0xFF000000u</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga5e08540765dd5151206b416008c6ce6d"> 2357</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT       24u</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaef5e63fa0c77047a84781afc795c9df0"> 2358</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_WIDTH       8u</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gac14bb6d5773e2a82aebb306c8f714f66"> 2359</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK)</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LL Bit Fields */</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga852fea62e9be05ee5c48a54f676b141b"> 2361</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK 0xFFu</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf7a0266269220655a71f5a4b0a5bfd29"> 2362</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT 0u</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga7bb954ad30193b4bb979e851305dd027"> 2363</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_WIDTH 8u</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga3db7a6ab76f0d5f8fa12a0eae25cec87"> 2364</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK)</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LU Bit Fields */</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga9654c41094d1d8affdd61ecd644fd38f"> 2366</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK 0xFFu</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga4d37e2dc245422b4bdbd1d8e4c5e8c56"> 2367</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT 0u</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga96fbf114e861a5fa2fba81063fe6c5d3"> 2368</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_WIDTH 8u</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga73a33d7d437ae454a2649fbd48865b0a"> 2369</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK)</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HL Bit Fields */</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2b38649550eac45d6a195dd484081bae"> 2371</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK 0xFFu</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf63031fe289a83759c09ec75f3fef471"> 2372</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT 0u</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga9fd8904e1b9aa9fba7edb79477cc3562"> 2373</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_WIDTH 8u</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga1de3984c41c18fc7a605cec39f8e2159"> 2374</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK)</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HU Bit Fields */</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2840b1af4b2a3bd85fce7a50f701ca89"> 2376</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK 0xFFu</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gab7fe7382839485f43e2ff5a8ae1b73e9"> 2377</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT 0u</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gafc09d60a708d15e01c318866cb18ccd4"> 2378</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_WIDTH 8u</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2fe27e8c45e4aaaa026c5af4fb28f179"> 2379</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK)</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160; <span class="comment">/* end of group CSE_PRAM_Register_Masks */</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160; </div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160; <span class="comment">/* end of group CSE_PRAM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160; </div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160; </div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160; </div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10"> 2402</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_COUNT                         16u</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149"> 2403</a></span>&#160;<span class="preprocessor">#define DMA_TCD_COUNT                            16u</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160; </div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html"> 2406</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 2407</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a80b8bfa41d30c891884904851a949a12"> 2408</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#a80b8bfa41d30c891884904851a949a12">ES</a>;                                </div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a71277aaa40be4473ac2521981f273bd3"> 2409</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a2113e9581c43022c6c940eea384f49f7"> 2410</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a2113e9581c43022c6c940eea384f49f7">ERQ</a>;                               </div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a422ac2beba1cc5c797380d1c5832b885"> 2411</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a12046d2ab6e0818c9c11b4e96d66a2e0"> 2412</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a12046d2ab6e0818c9c11b4e96d66a2e0">EEI</a>;                               </div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af8cbb6695cfc2845b17aa66c639d9bdc"> 2413</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#af8cbb6695cfc2845b17aa66c639d9bdc">CEEI</a>;                               </div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a31235a08f568be7aa41963234a9d676c"> 2414</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a31235a08f568be7aa41963234a9d676c">SEEI</a>;                               </div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac08ea0244abc5bc617eb46876d356511"> 2415</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#ac08ea0244abc5bc617eb46876d356511">CERQ</a>;                               </div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a325eddaf96c9a3e8006e525499c2d5eb"> 2416</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a325eddaf96c9a3e8006e525499c2d5eb">SERQ</a>;                               </div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a8257711f5ac3a22ed38ac14eda8831c5"> 2417</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a8257711f5ac3a22ed38ac14eda8831c5">CDNE</a>;                               </div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a20abbb37927be43e6e153072de17c02f"> 2418</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a20abbb37927be43e6e153072de17c02f">SSRT</a>;                               </div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3266bc4362b6e24d9ae98b3488fb720f"> 2419</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a3266bc4362b6e24d9ae98b3488fb720f">CERR</a>;                               </div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae32bc5cf579720c458820a648a99f90e"> 2420</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#ae32bc5cf579720c458820a648a99f90e">CINT</a>;                               </div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 2421</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#afab15a0b540bc4e09cc8b0dcabe8791f"> 2422</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#afab15a0b540bc4e09cc8b0dcabe8791f">INT</a>;                               </div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a2e4cf360c8569570721315e4ec5efee5"> 2423</a></span>&#160;       uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6f69896b68c911026a7b60170918a560"> 2424</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a6f69896b68c911026a7b60170918a560">ERR</a>;                               </div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6ea8e8615e2c3fed17a661c8b53db8a9"> 2425</a></span>&#160;       uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a"> 2426</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a">HRS</a>;                               </div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a51a38c56684a021d102c1575bd875354"> 2427</a></span>&#160;       uint8_t RESERVED_5[12];</div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#acccd3cb72202ffd877ca501f0047d032"> 2428</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#acccd3cb72202ffd877ca501f0047d032">EARS</a>;                              </div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a50dd51e6f50025b299e9294b97fc53f2"> 2429</a></span>&#160;       uint8_t RESERVED_6[184];</div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a08657e5c97e1a917d1796c6d5d49cfa4"> 2430</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI[<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a>];           </div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a183d87f84f2f1985bd4610590c5b0fe1"> 2431</a></span>&#160;       uint8_t RESERVED_7[3824];</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a821c25191533123bf8aca63e3dc2b79e"> 2433</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a821c25191533123bf8aca63e3dc2b79e">SADDR</a>;                             </div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab83ecd61515a229daa91f7ee98f377d7"> 2434</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ab83ecd61515a229daa91f7ee98f377d7">SOFF</a>;                              </div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae655267e67e5ed42554564818a5422a1"> 2435</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ae655267e67e5ed42554564818a5422a1">ATTR</a>;                              </div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a73ad70c080409031470b25d501831512"> 2437</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a73ad70c080409031470b25d501831512">MLNO</a>;                              </div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3141154ca92e4a9130f816028382283d"> 2438</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a3141154ca92e4a9130f816028382283d">MLOFFNO</a>;                           </div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a808f030ea7fb627b0c4d3e196a322b84"> 2439</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a808f030ea7fb627b0c4d3e196a322b84">MLOFFYES</a>;                          </div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a81267b7c9dc28250c608f864fd6fc9a8"> 2440</a></span>&#160;    } NBYTES;</div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a259cfcca8e9764142934b37873e0b2ea"> 2441</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a259cfcca8e9764142934b37873e0b2ea">SLAST</a>;                             </div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a706b944a77eb19423f60d87e3f7facbf"> 2442</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a706b944a77eb19423f60d87e3f7facbf">DADDR</a>;                             </div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1cd05224fedad4b18ec18af04700e5b2"> 2443</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a1cd05224fedad4b18ec18af04700e5b2">DOFF</a>;                              </div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad37da4dd6aff50739d4dd08254a96cd9"> 2445</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ad37da4dd6aff50739d4dd08254a96cd9">ELINKNO</a>;                           </div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a8e428120d886829be885cb81418af087"> 2446</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a8e428120d886829be885cb81418af087">ELINKYES</a>;                          </div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a49a642c51c79f461080c7f06cb5a815d"> 2447</a></span>&#160;    } CITER;</div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af7128635dc3eacc098658d0623d5f708"> 2448</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#af7128635dc3eacc098658d0623d5f708">DLASTSGA</a>;                          </div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab5d0eeb11a728846c639375a18225d1f"> 2449</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ab5d0eeb11a728846c639375a18225d1f">CSR</a>;                               </div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKNO;                           </div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKYES;                          </div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a7fbd4bf7224df220a2e4bcb3090cdbcf"> 2453</a></span>&#160;    } BITER;</div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a725fea577fdaec63eac1b786f828e506"> 2454</a></span>&#160;  } TCD[<a class="code" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a>];</div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d"> 2455</a></span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>, *<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a>;</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160; </div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gafdc210ea14b96adf1b6973e531c6e790"> 2458</a></span>&#160;<span class="preprocessor">#define DMA_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160; </div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160; </div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 2463</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287"> 2465</a></span>&#160;<span class="preprocessor">#define DMA                                      ((DMA_Type *)DMA_BASE)</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 2467</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 2469</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA }</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6f5904d206585c79e87514fabac8fada"> 2471</a></span>&#160;<span class="preprocessor">#define DMA_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gacb1e213c5d7a157bac143ae5ac69f8eb"> 2473</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS_CH_COUNT                    (16u)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab1c4a51abe19e2ec9109b7eb02febe01"> 2475</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 2477</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga459be3deca4751dea08e9046cd437c53"> 2478</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160; </div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">   -- DMA Register Masks</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160; </div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 2490</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 2491</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1u</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f01c642331cfd1bc30d9d620a067104"> 2492</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_WIDTH                        1u</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaffa31ab52dd718d4a766970cdd5d29b7"> 2493</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EDBG_SHIFT))&amp;DMA_CR_EDBG_MASK)</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 2494</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 2495</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2u</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1c7aa0e6c5862126e7d858d46332d24"> 2496</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_WIDTH                        1u</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga483a234dc3d8a4464870d008358d6db2"> 2497</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ERCA_SHIFT))&amp;DMA_CR_ERCA_MASK)</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 2498</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 2499</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4u</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ffcc8803b1c2385f52aa234f995c6b8"> 2500</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada3b862eedf2924cbfce0cefa3dcb1ad"> 2501</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HOE_SHIFT))&amp;DMA_CR_HOE_MASK)</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 2502</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 2503</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5u</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f4e76e59b0c8c539c81321bddafa8e7"> 2504</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_WIDTH                        1u</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51d8fbda7388328c4ae36489f6a2db15"> 2505</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HALT_SHIFT))&amp;DMA_CR_HALT_MASK)</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 2506</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 2507</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6u</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4a2c6b14f7b55d5b599962bf18cf4216"> 2508</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_WIDTH                         1u</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a06397aadc34810ebf5e690cae2e1f9"> 2509</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CLM_SHIFT))&amp;DMA_CR_CLM_MASK)</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 2510</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 2511</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7u</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga198eae36f17025de526d6345f08e196e"> 2512</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_WIDTH                        1u</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa27c8ea689528c876d2b229d04ca874"> 2513</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EMLM_SHIFT))&amp;DMA_CR_EMLM_MASK)</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 2514</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 2515</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16u</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70deae535b200a56d37890c9f3e336de"> 2516</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_WIDTH                         1u</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34f3465d8d2aed7516f9ee01516a4acd"> 2517</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ECX_SHIFT))&amp;DMA_CR_ECX_MASK)</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 2518</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 2519</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17u</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7989d6ecb40b44653c84be0c211201e3"> 2520</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_WIDTH                          1u</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace92741980f3ecf05009e19fb989baf5"> 2521</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CX_SHIFT))&amp;DMA_CR_CX_MASK)</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc6c9f88ec0f6c7135fcb2300f7d9fc3"> 2522</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_MASK                       0x80000000u</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc56ea1a7f9fc5eacff24f7a60b9b9a6"> 2523</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_SHIFT                      31u</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc940ccf267225125ce4f64dcea41639"> 2524</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_WIDTH                      1u</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd313842ca386096bc399789a6b3b1f6"> 2525</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ACTIVE_SHIFT))&amp;DMA_CR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">/* ES Bit Fields */</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 2527</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 2528</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0u</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bd276930aff8f441a5b669692e45f0a"> 2529</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_WIDTH                         1u</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23b74ecd43a92de727826fcf847548d1"> 2530</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DBE_SHIFT))&amp;DMA_ES_DBE_MASK)</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 2531</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 2532</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1u</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7013ab8dfad66e60984476f74ec0e8c7"> 2533</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_WIDTH                         1u</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3a595507af4eb13a4d79ce82e2d7d7e3"> 2534</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SBE_SHIFT))&amp;DMA_ES_SBE_MASK)</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 2535</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 2536</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2u</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa0a6f8676e90494e03e2bbb9856d2f"> 2537</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_WIDTH                         1u</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab984042e294046b1ddc36fb0427bfe99"> 2538</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SGE_SHIFT))&amp;DMA_ES_SGE_MASK)</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 2539</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 2540</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3u</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ddb6d005f2447e274dedd8fe804fafb"> 2541</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_WIDTH                         1u</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25ced396f297fb7857ab1a6fcf27751f"> 2542</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_NCE_SHIFT))&amp;DMA_ES_NCE_MASK)</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 2543</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 2544</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4u</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5014be1ac644751e29dcdb442355372"> 2545</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c8f6a8464ada111def7e3deb460db02"> 2546</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DOE_SHIFT))&amp;DMA_ES_DOE_MASK)</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 2547</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 2548</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5u</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad8834cf44b0f903067946a508f06fcfc"> 2549</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_WIDTH                         1u</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c12353d665c1f9a6283c1a7b0da781a"> 2550</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DAE_SHIFT))&amp;DMA_ES_DAE_MASK)</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 2551</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 2552</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6u</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40cc59e72b2ca28a3b366e357b9e409f"> 2553</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d4b547d028756b26a5ad9dd42510fda"> 2554</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SOE_SHIFT))&amp;DMA_ES_SOE_MASK)</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 2555</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 2556</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7u</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9364c35119b743e59c9b08e156a7ab55"> 2557</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_WIDTH                         1u</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga21615c728b2d565eefe3eb83b057636d"> 2558</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SAE_SHIFT))&amp;DMA_ES_SAE_MASK)</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 2559</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 2560</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8u</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabdf96507bc88495def5abd395d8767ae"> 2561</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_WIDTH                      4u</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8110274a770ce169f7f5f3136b55431a"> 2562</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 2563</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 2564</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14u</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae60fb4baecacbffb53d981cab7aed604"> 2565</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_WIDTH                         1u</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad26c8c6bf17a3fc21f72c9dda17f37a7"> 2566</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_CPE_SHIFT))&amp;DMA_ES_CPE_MASK)</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 2567</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 2568</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16u</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47082ced27698db3d22cb3bb25a1460c"> 2569</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_WIDTH                         1u</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga809772fa9fbd00b4873ba02d3ee75d3b"> 2570</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ECX_SHIFT))&amp;DMA_ES_ECX_MASK)</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 2571</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 2572</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31u</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf149af170d485bd2f88ac30be5493530"> 2573</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_WIDTH                         1u</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae33ac178cf1b3a39586a14d489fb0f01"> 2574</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_VLD_SHIFT))&amp;DMA_ES_VLD_MASK)</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 2576</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 2577</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0u</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3b54e4c9764d15fe0a3a08bc3eed484"> 2578</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_WIDTH                       1u</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f60172ecb673853ff52916ee024c67d"> 2579</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ0_SHIFT))&amp;DMA_ERQ_ERQ0_MASK)</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 2580</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 2581</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1u</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c2ec50aa6fc4d602ad5505c731d6816"> 2582</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_WIDTH                       1u</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89d796d7b37512cfe49d7c226ba0df6e"> 2583</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ1_SHIFT))&amp;DMA_ERQ_ERQ1_MASK)</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 2584</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 2585</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2u</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7869c698014a7d39a68455b2be2985f5"> 2586</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_WIDTH                       1u</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d78957bf7128fd79981dc13a2a83c29"> 2587</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ2_SHIFT))&amp;DMA_ERQ_ERQ2_MASK)</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 2588</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 2589</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3u</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06f1e8afefc6112275bf5e5c46d0ef6b"> 2590</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_WIDTH                       1u</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ba6b06a0990416397d2a0095c40c6d4"> 2591</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ3_SHIFT))&amp;DMA_ERQ_ERQ3_MASK)</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 2592</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 2593</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4u</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b73861ad015bd9730b2975fa4fd3d83"> 2594</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_WIDTH                       1u</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ef88b13f140e6acdc39bef0a892469"> 2595</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ4_SHIFT))&amp;DMA_ERQ_ERQ4_MASK)</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 2596</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 2597</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5u</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6bc9f185ebcc52bf939273db9759ffd7"> 2598</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_WIDTH                       1u</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91ab232e04a48ac810b6b1f681dbd3b9"> 2599</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ5_SHIFT))&amp;DMA_ERQ_ERQ5_MASK)</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 2600</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 2601</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6u</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa402f42f7e953d55868d23b8512575a6"> 2602</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_WIDTH                       1u</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4cf0b87d731a938fbe9872da7a0432c5"> 2603</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ6_SHIFT))&amp;DMA_ERQ_ERQ6_MASK)</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 2604</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 2605</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7u</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c82df3de0d1f829a870e48ca49416f6"> 2606</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_WIDTH                       1u</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b1e448260011a57d94ce40240443602"> 2607</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ7_SHIFT))&amp;DMA_ERQ_ERQ7_MASK)</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 2608</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 2609</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8u</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae495e36e2de864c32f604e48b17d1ef"> 2610</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_WIDTH                       1u</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0e93b0250e66f0b77def6bc30f39a213"> 2611</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ8_SHIFT))&amp;DMA_ERQ_ERQ8_MASK)</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 2612</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 2613</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9u</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac054ad79a101ada612942c692a13f913"> 2614</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_WIDTH                       1u</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a137a4bac9b842443a98f669e339046"> 2615</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ9_SHIFT))&amp;DMA_ERQ_ERQ9_MASK)</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 2616</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 2617</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10u</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab8bd88f2af5c782234f5689d317a73e"> 2618</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_WIDTH                      1u</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga29ae93f3785e26dffc669e6a4b02b7a5"> 2619</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ10_SHIFT))&amp;DMA_ERQ_ERQ10_MASK)</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 2620</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 2621</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11u</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae62ae7417e5d48d764b2b54bee505066"> 2622</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_WIDTH                      1u</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c8b157d524c1ecb23531e1c35edb2b4"> 2623</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ11_SHIFT))&amp;DMA_ERQ_ERQ11_MASK)</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 2624</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 2625</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12u</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06062d0d00476c37be24570b4487ef99"> 2626</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_WIDTH                      1u</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe35fd5f939ba0182f7ccbba398692df"> 2627</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ12_SHIFT))&amp;DMA_ERQ_ERQ12_MASK)</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 2628</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 2629</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13u</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09027c4d100660a14c38f1bfa18c75b9"> 2630</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_WIDTH                      1u</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8e2ad2b7c27f1a9fecd4645d8165a78"> 2631</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ13_SHIFT))&amp;DMA_ERQ_ERQ13_MASK)</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 2632</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 2633</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14u</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga234dd5f8523fefa83e37117fc6c5f716"> 2634</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_WIDTH                      1u</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e60d0ef67148e8d6a9b2584e64cc3cb"> 2635</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ14_SHIFT))&amp;DMA_ERQ_ERQ14_MASK)</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 2636</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 2637</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15u</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c398a03b4657deabe23084734d6de8"> 2638</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_WIDTH                      1u</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9b2091d09c41abda5d01383c39f62d8"> 2639</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ15_SHIFT))&amp;DMA_ERQ_ERQ15_MASK)</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 2641</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 2642</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0u</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeeca0d206207fbfd49242e1360342d0b"> 2643</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_WIDTH                       1u</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga225960b9b72978580c4514cb9a49b99e"> 2644</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI0_SHIFT))&amp;DMA_EEI_EEI0_MASK)</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 2645</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 2646</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1u</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2faba18558c80f45ce5acd471e34918"> 2647</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_WIDTH                       1u</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga15f77103df38751a98da522a466096ff"> 2648</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI1_SHIFT))&amp;DMA_EEI_EEI1_MASK)</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 2649</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 2650</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2u</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga979558db8cc31ae0ac1a5720880e0be5"> 2651</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_WIDTH                       1u</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac81f32d98412b6586c24853736f29113"> 2652</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI2_SHIFT))&amp;DMA_EEI_EEI2_MASK)</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 2653</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 2654</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3u</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5d7cd90529d0a89857f4e8f915d9981"> 2655</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_WIDTH                       1u</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ecf52c202df2dc5819ee1ddaa19c5b2"> 2656</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI3_SHIFT))&amp;DMA_EEI_EEI3_MASK)</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 2657</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 2658</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4u</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1e804751a9fd4d00070128dfc80c3b6"> 2659</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_WIDTH                       1u</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06773cb95c708e69120a1f3e3f7d2d52"> 2660</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI4_SHIFT))&amp;DMA_EEI_EEI4_MASK)</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 2661</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 2662</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5u</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5dd64cca8ed51f23b90a41d4b4ff1ba0"> 2663</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_WIDTH                       1u</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe71f3fa703be497c4e42f3fec98a824"> 2664</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI5_SHIFT))&amp;DMA_EEI_EEI5_MASK)</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 2665</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 2666</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6u</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1cfb091ca59fa0fd0ebb82072d5d0c"> 2667</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_WIDTH                       1u</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga146e9d20ed12ffc23fabc45ed3f146ea"> 2668</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI6_SHIFT))&amp;DMA_EEI_EEI6_MASK)</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 2669</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 2670</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7u</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51fc6683d5b6e1a3716ce1bdfa90d130"> 2671</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_WIDTH                       1u</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafae6a8d506ffdde4f307b21df59ea6b7"> 2672</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI7_SHIFT))&amp;DMA_EEI_EEI7_MASK)</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 2673</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 2674</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8u</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a7b9be5dc324b2fe59568d3989c9d61"> 2675</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_WIDTH                       1u</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga367fc057120250a89e9b5ab0eb8bf33a"> 2676</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI8_SHIFT))&amp;DMA_EEI_EEI8_MASK)</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 2677</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 2678</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9u</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9efca9497b1183efab23cbf3fcc4aef7"> 2679</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_WIDTH                       1u</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4dfac8b19e3295e1aeb91896ca58dbe"> 2680</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI9_SHIFT))&amp;DMA_EEI_EEI9_MASK)</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 2681</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 2682</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10u</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa30354e6fe803da10065e6450074a351"> 2683</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_WIDTH                      1u</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04c2d5c30c5c422df57b951afddfd5ea"> 2684</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI10_SHIFT))&amp;DMA_EEI_EEI10_MASK)</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 2685</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 2686</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11u</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadeb448882d68893c81ae863be9a7222a"> 2687</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_WIDTH                      1u</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fb05e44887f6fc70e2f4b991d097809"> 2688</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI11_SHIFT))&amp;DMA_EEI_EEI11_MASK)</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 2689</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 2690</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12u</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5d6ae8cae85ae2aacbb393ce1ef9a90"> 2691</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_WIDTH                      1u</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed405bcdf008312a9c2bc6ac25c02fd2"> 2692</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI12_SHIFT))&amp;DMA_EEI_EEI12_MASK)</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 2693</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 2694</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13u</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf94b7ea4bca5683b80b48ff2646d8df1"> 2695</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_WIDTH                      1u</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab41787abef7695d57992670039b599b4"> 2696</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI13_SHIFT))&amp;DMA_EEI_EEI13_MASK)</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 2697</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 2698</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14u</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee6acda92a54b9069bcba3988f6970"> 2699</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_WIDTH                      1u</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae30106020ea06d07695c58e947fd1a8f"> 2700</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI14_SHIFT))&amp;DMA_EEI_EEI14_MASK)</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 2701</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 2702</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15u</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5dccb9bd762946bc5956c6ff66c11bf"> 2703</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_WIDTH                      1u</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc79380b1d77f658583b7224f5c95851"> 2704</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI15_SHIFT))&amp;DMA_EEI_EEI15_MASK)</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 2706</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 2707</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0u</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab7addf39fbed0677bd0145e1f38bbf59"> 2708</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_WIDTH                      4u</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1db6175a973e40e11a4ac87ee231096"> 2709</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 2710</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 2711</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6u</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga472412522c6c9044408a8acbe45cba5d"> 2712</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_WIDTH                      1u</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4d8578d0b4f25e873beb3311698ec19"> 2713</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CAEE_SHIFT))&amp;DMA_CEEI_CAEE_MASK)</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 2714</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 2715</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ccb9e30e1ab7e19eab3686229f07f19"> 2716</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a97cec137f51555ce182a676d0282f7"> 2717</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_NOP_SHIFT))&amp;DMA_CEEI_NOP_MASK)</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 2719</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 2720</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0u</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7be9920509625e41119ff771db0c133b"> 2721</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_WIDTH                      4u</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1057a8a3c0471a410d748cd532cce3"> 2722</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 2723</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 2724</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6u</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94ce9933da022efca9d60dc2a9e924b7"> 2725</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_WIDTH                      1u</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac543ddd4b89f5d1bcdf3e01580fc89a"> 2726</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SAEE_SHIFT))&amp;DMA_SEEI_SAEE_MASK)</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 2727</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 2728</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3865080a2b2ff71642b02b31faa0de68"> 2729</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga301325edcc8ae50aa17ff5914e9bca46"> 2730</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_NOP_SHIFT))&amp;DMA_SEEI_NOP_MASK)</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 2732</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 2733</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0u</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb76f0d509d38c01026972b5c6fb598c"> 2734</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_WIDTH                      4u</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 2735</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 2736</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 2737</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6u</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b5ec6d5e51fe5a75ed30d58c517d1c5"> 2738</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_WIDTH                      1u</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada20fa2dafc6c7a33ce0fc216390d2ce"> 2739</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CAER_SHIFT))&amp;DMA_CERQ_CAER_MASK)</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 2740</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 2741</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1cee89cfcd3f56685abcfee7f822b93f"> 2742</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4c17adac0a84734a877eef48f53c204f"> 2743</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_NOP_SHIFT))&amp;DMA_CERQ_NOP_MASK)</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 2745</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 2746</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0u</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4703b55f89b5c69acb83ce9f87b26a3"> 2747</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_WIDTH                      4u</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 2748</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 2749</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 2750</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6u</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7e62780b5f812f7b1eb0df05765a0ac"> 2751</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_WIDTH                      1u</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0a739afb83bbff124fdc17bfc9764372"> 2752</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SAER_SHIFT))&amp;DMA_SERQ_SAER_MASK)</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 2753</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 2754</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4460e246c794f847dbcd63f90e5d6a60"> 2755</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c20d8c3b9be8c549305fa13c96bd79b"> 2756</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_NOP_SHIFT))&amp;DMA_SERQ_NOP_MASK)</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 2758</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 2759</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0u</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacde01cd659928c2e4e37b00a5038fa86"> 2760</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_WIDTH                      4u</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad52359ad6d26f38404b2fffde7f9305"> 2761</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 2762</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 2763</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6u</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30432655841c9a8ac35a1f3b1d40e852"> 2764</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_WIDTH                      1u</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabea38dcdc6bd2b4a2e3492fe8b2eb27d"> 2765</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CADN_SHIFT))&amp;DMA_CDNE_CADN_MASK)</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 2766</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 2767</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4a2c5e7e5a9c5ec78699fe912ec7a0da"> 2768</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fc5b1a5dd45d819e3b8dc51c6e33db9"> 2769</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_NOP_SHIFT))&amp;DMA_CDNE_NOP_MASK)</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 2771</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 2772</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0u</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7adcc11641fd7c69bf08475c9db63130"> 2773</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_WIDTH                      4u</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga381ae16ec1d637479a855f345d3e160f"> 2774</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 2775</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 2776</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6u</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d146a312deb47d867419e052deed373"> 2777</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_WIDTH                      1u</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafbd701ff1cc8f6b92855ab4b4bdf3358"> 2778</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SAST_SHIFT))&amp;DMA_SSRT_SAST_MASK)</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 2779</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 2780</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19e1c467ba33bec69a2d26fa62ee199d"> 2781</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8d402c58eceb0d66d7cc42a63655756"> 2782</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_NOP_SHIFT))&amp;DMA_SSRT_NOP_MASK)</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 2784</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 2785</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0u</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fc53263940bded9f25ee4dd8e474507"> 2786</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_WIDTH                      4u</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 2787</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 2788</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 2789</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6u</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc363d1e59e624cb7d5dc8ba2b6f654a"> 2790</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_WIDTH                      1u</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadac363dc55d992510952d63726cfa7d3"> 2791</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CAEI_SHIFT))&amp;DMA_CERR_CAEI_MASK)</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 2792</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 2793</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga586d1494b16306c95c0a732de9d2e8ce"> 2794</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62536035145049195663fe6208d9a4a5"> 2795</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_NOP_SHIFT))&amp;DMA_CERR_NOP_MASK)</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 2797</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 2798</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0u</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga590fd2f9f21c99d90024e1dd1ceb9074"> 2799</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_WIDTH                      4u</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 2800</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 2801</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 2802</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6u</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2992214f099b1167cb6c1943e16dafb9"> 2803</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_WIDTH                      1u</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48036f8fba089c6b2d46fdd83c792ba5"> 2804</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CAIR_SHIFT))&amp;DMA_CINT_CAIR_MASK)</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 2805</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 2806</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c990f1c58346c62cb5bf646f903f7bb"> 2807</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77294056288dccb5a54e7fb1a3ac984d"> 2808</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_NOP_SHIFT))&amp;DMA_CINT_NOP_MASK)</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">/* INT Bit Fields */</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 2810</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 2811</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0u</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga280ce99bc3f5c971967fa5c1d4f691a4"> 2812</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_WIDTH                       1u</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79539e1f8334632c65c0ed141bd09f8a"> 2813</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT0_SHIFT))&amp;DMA_INT_INT0_MASK)</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 2814</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 2815</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1u</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga952e9832be63449ece7c8f65bfcfe950"> 2816</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_WIDTH                       1u</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d7944ca2dca6b4fec8050998509e1f7"> 2817</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT1_SHIFT))&amp;DMA_INT_INT1_MASK)</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 2818</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 2819</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2u</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab899edf2b71b9982eb410aa0ccaeae08"> 2820</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_WIDTH                       1u</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga69f9822dcc6f437c7f2c6f70a4ed41df"> 2821</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT2_SHIFT))&amp;DMA_INT_INT2_MASK)</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 2822</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 2823</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3u</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8265904a2004282112a075e4d3b63db"> 2824</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_WIDTH                       1u</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf17b431d0bf04546f1818f723bded5bd"> 2825</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT3_SHIFT))&amp;DMA_INT_INT3_MASK)</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 2826</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 2827</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4u</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1313a54078b9e94af0eac003f1fa0c04"> 2828</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_WIDTH                       1u</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd60a1e4ad7d6371e0701194488ae74e"> 2829</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT4_SHIFT))&amp;DMA_INT_INT4_MASK)</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 2830</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 2831</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5u</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4c94420927d1c9c57ec91ca459ba18fb"> 2832</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_WIDTH                       1u</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c02235c41780f97c7d40895dbccfcde"> 2833</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT5_SHIFT))&amp;DMA_INT_INT5_MASK)</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 2834</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 2835</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6u</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c373bf40fbe036de65ef500a4b18dc8"> 2836</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_WIDTH                       1u</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c1e1bfcb110c0a439567f3c43be020f"> 2837</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT6_SHIFT))&amp;DMA_INT_INT6_MASK)</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 2838</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 2839</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7u</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7177f14f21579e15f808e02e9798b666"> 2840</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_WIDTH                       1u</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0097c2ca7d13b9776eef3bbec0852470"> 2841</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT7_SHIFT))&amp;DMA_INT_INT7_MASK)</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 2842</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 2843</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8u</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc52ee342d9ac102a09713b9e90b0f43"> 2844</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_WIDTH                       1u</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef932d6db06715386ec85ae67206e907"> 2845</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT8_SHIFT))&amp;DMA_INT_INT8_MASK)</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 2846</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 2847</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9u</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d6c8555d025a60b0f9e698e98de2d45"> 2848</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_WIDTH                       1u</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38172fd78ac4f0262304e9d0803c7bd4"> 2849</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT9_SHIFT))&amp;DMA_INT_INT9_MASK)</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 2850</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 2851</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10u</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2fd523c689923e4c6ada2a6425b032cc"> 2852</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_WIDTH                      1u</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae6329119f96f31d38163eba42b9cab92"> 2853</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT10_SHIFT))&amp;DMA_INT_INT10_MASK)</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 2854</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 2855</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11u</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c79c550e20f6f7609ace381f76e4a3a"> 2856</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_WIDTH                      1u</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ba333fdb3cca29c0c748a43b3f16185"> 2857</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT11_SHIFT))&amp;DMA_INT_INT11_MASK)</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 2858</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 2859</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12u</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae62f8f63e7d43e1dca01792e5fa5a6e4"> 2860</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_WIDTH                      1u</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65a48a605ce95b06311bee8b07aacfae"> 2861</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT12_SHIFT))&amp;DMA_INT_INT12_MASK)</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 2862</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 2863</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13u</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f0176cb518598bd005e85c32867dea2"> 2864</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_WIDTH                      1u</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8d3cd38403d33e066f9d19200fd6f05"> 2865</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT13_SHIFT))&amp;DMA_INT_INT13_MASK)</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 2866</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 2867</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14u</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1e2ed5951ee6712447428049823af41"> 2868</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_WIDTH                      1u</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaada4e06bd95d1839ad76727e0d3ae43"> 2869</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT14_SHIFT))&amp;DMA_INT_INT14_MASK)</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 2870</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 2871</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15u</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2082d2de78016682a16cade2291974c3"> 2872</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_WIDTH                      1u</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9eb5bb09f8ccf66c35c4bfbfe783066b"> 2873</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT15_SHIFT))&amp;DMA_INT_INT15_MASK)</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 2875</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 2876</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0u</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7597cdf7e177a5c87916f6920b574172"> 2877</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_WIDTH                       1u</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5095a007ef1bd5e5d4fcf03376e262f7"> 2878</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR0_SHIFT))&amp;DMA_ERR_ERR0_MASK)</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 2879</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 2880</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1u</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6eb1e6d5da32f6db3d14cb739129baab"> 2881</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_WIDTH                       1u</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacda8fd2aaab8481980b1d90920a99b1"> 2882</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR1_SHIFT))&amp;DMA_ERR_ERR1_MASK)</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 2883</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 2884</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2u</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88590eacbb70cf4cb235bbead0ee632d"> 2885</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_WIDTH                       1u</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga846455307421616646ea397b277cca6d"> 2886</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR2_SHIFT))&amp;DMA_ERR_ERR2_MASK)</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 2887</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 2888</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3u</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98f23c3846090f6b1019ee16102c127b"> 2889</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_WIDTH                       1u</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa49d6df81bd5c660e6dc4b7eaa775339"> 2890</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR3_SHIFT))&amp;DMA_ERR_ERR3_MASK)</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 2891</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 2892</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4u</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ad3c569ca25c23885ef849145138912"> 2893</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_WIDTH                       1u</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9e1fecaa9b190f1b741001d0e6209ae"> 2894</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR4_SHIFT))&amp;DMA_ERR_ERR4_MASK)</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 2895</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 2896</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5u</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2446ce5f4e28a652e6421bd9c1d4700"> 2897</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_WIDTH                       1u</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7e189e61b0873b877280091497b8e967"> 2898</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR5_SHIFT))&amp;DMA_ERR_ERR5_MASK)</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 2899</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 2900</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6u</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa28d1c7b6f0675af96a2124c9e7accac"> 2901</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_WIDTH                       1u</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19a520d0ea33e8c5be160cda0e68c548"> 2902</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR6_SHIFT))&amp;DMA_ERR_ERR6_MASK)</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 2903</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 2904</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7u</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9754ab477b93db518743e66fbd067192"> 2905</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_WIDTH                       1u</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61b1e83971b09483bc5ce3e4c715c4b2"> 2906</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR7_SHIFT))&amp;DMA_ERR_ERR7_MASK)</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 2907</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 2908</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8u</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14f0c1827c98a4b5d98a34dcbb72185a"> 2909</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_WIDTH                       1u</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf3bae51cc5b5632d5733c9c2476e7622"> 2910</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR8_SHIFT))&amp;DMA_ERR_ERR8_MASK)</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 2911</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 2912</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9u</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50ed39207b2193c834c5762b63d1b3d8"> 2913</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_WIDTH                       1u</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf3a94617e5c64d613786441ea318adb"> 2914</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR9_SHIFT))&amp;DMA_ERR_ERR9_MASK)</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 2915</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 2916</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10u</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga57ebde2b6a5dc2d994af634f248019b6"> 2917</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_WIDTH                      1u</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d102fb47042207c1824f41ccff61e53"> 2918</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR10_SHIFT))&amp;DMA_ERR_ERR10_MASK)</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 2919</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 2920</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11u</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d72f644bfc703e2ed6f4ebcde82d620"> 2921</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_WIDTH                      1u</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73124eb128e073e625712db8b1531f02"> 2922</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR11_SHIFT))&amp;DMA_ERR_ERR11_MASK)</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 2923</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 2924</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12u</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f71cf0417a1dfa482daf9f6482ced48"> 2925</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_WIDTH                      1u</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7a124d430ebd5ad67408141f313c36a"> 2926</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR12_SHIFT))&amp;DMA_ERR_ERR12_MASK)</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 2927</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 2928</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13u</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40f7a8d666b52111fde2cc380aab815d"> 2929</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_WIDTH                      1u</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4065c99f1449faf9bee30316156daa4"> 2930</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR13_SHIFT))&amp;DMA_ERR_ERR13_MASK)</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 2931</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 2932</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14u</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa61b661907a1c1daa4f2b27e13db7340"> 2933</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_WIDTH                      1u</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50f9243ae8a01f9bfabb50ff17a5bf07"> 2934</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR14_SHIFT))&amp;DMA_ERR_ERR14_MASK)</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 2935</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 2936</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15u</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3a0bf57484ebf767da0f1b91d6dfd935"> 2937</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_WIDTH                      1u</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b9b9856ad9859c86375ac2d6ede7e25"> 2938</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR15_SHIFT))&amp;DMA_ERR_ERR15_MASK)</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 2940</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 2941</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0u</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad36b76ed0472993dece243a8147c0476"> 2942</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_WIDTH                       1u</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace83a59e5cbcd17430edf2764d3926de"> 2943</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS0_SHIFT))&amp;DMA_HRS_HRS0_MASK)</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 2944</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 2945</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1u</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97dc164706b6687834ec403539c3f408"> 2946</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_WIDTH                       1u</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga863ae3ddb412303755f11c03db95a99c"> 2947</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS1_SHIFT))&amp;DMA_HRS_HRS1_MASK)</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 2948</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 2949</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2u</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4419cffed4e02acd81b8a92d8bc7047"> 2950</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_WIDTH                       1u</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae814a212f214cf999ccc03f0f7a868e6"> 2951</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS2_SHIFT))&amp;DMA_HRS_HRS2_MASK)</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 2952</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 2953</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3u</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad88e606783165a9615e1399bb9b26500"> 2954</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_WIDTH                       1u</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b5552ec14f5867d89d80b22a4dc25f1"> 2955</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS3_SHIFT))&amp;DMA_HRS_HRS3_MASK)</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 2956</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 2957</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4u</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4129b916e11e65bb0dd3f82645ba20f5"> 2958</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_WIDTH                       1u</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90248faf69617103792134ffd5fd6f6d"> 2959</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS4_SHIFT))&amp;DMA_HRS_HRS4_MASK)</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 2960</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 2961</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5u</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf15fe61932d62fbdc9ec116b8f42789"> 2962</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_WIDTH                       1u</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02c573d253b73464cbc7bb3917b8e737"> 2963</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS5_SHIFT))&amp;DMA_HRS_HRS5_MASK)</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 2964</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 2965</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6u</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9492b6a1577f297d4e6e0d243cc9062"> 2966</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_WIDTH                       1u</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82270d2b0f2be471ebd4462a975e6e81"> 2967</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS6_SHIFT))&amp;DMA_HRS_HRS6_MASK)</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 2968</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 2969</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7u</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga27033de8c8ff9f0865d5f19518406dae"> 2970</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_WIDTH                       1u</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45595e2b1a61411198eee7bfaf7e4409"> 2971</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS7_SHIFT))&amp;DMA_HRS_HRS7_MASK)</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 2972</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 2973</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8u</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac90a5e7cf7eafd941bb56d2e7dcb3f31"> 2974</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_WIDTH                       1u</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c4afcc9768ed5f8c4aa13bcd2c9f689"> 2975</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS8_SHIFT))&amp;DMA_HRS_HRS8_MASK)</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 2976</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 2977</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9u</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248ad094ad19b77add7f9f610998e645"> 2978</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_WIDTH                       1u</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga924385d59b42400e7e74ac7937a5d658"> 2979</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS9_SHIFT))&amp;DMA_HRS_HRS9_MASK)</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 2980</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 2981</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10u</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga37f12ac224dc601016885ebb1e405732"> 2982</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_WIDTH                      1u</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga741fa4de4c929f3c094c14e29040996d"> 2983</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS10_SHIFT))&amp;DMA_HRS_HRS10_MASK)</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 2984</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 2985</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11u</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87a0be2a543fb5d3bbc288bb0d2882e1"> 2986</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_WIDTH                      1u</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafdf7ae6e051a82dd3f2e4c825caadfdf"> 2987</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS11_SHIFT))&amp;DMA_HRS_HRS11_MASK)</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 2988</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 2989</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12u</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef6609f9029c555059e4d3847d614d5d"> 2990</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_WIDTH                      1u</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01954a29fc506722fe49ff44e1edc7c1"> 2991</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS12_SHIFT))&amp;DMA_HRS_HRS12_MASK)</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 2992</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 2993</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13u</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a40053ffc31f12d77d5ec6a81bbc593"> 2994</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_WIDTH                      1u</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga393b9a6cfc820d021406a16797b566df"> 2995</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS13_SHIFT))&amp;DMA_HRS_HRS13_MASK)</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 2996</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 2997</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14u</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23ee68da1b552c2935b5de5a04c1a0a5"> 2998</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_WIDTH                      1u</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa0765f0b86365326900b7623e166519a"> 2999</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS14_SHIFT))&amp;DMA_HRS_HRS14_MASK)</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 3000</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 3001</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15u</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf24d382fc0d237771cf83e5f89aaecfa"> 3002</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_WIDTH                      1u</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a58ea4983750062cd57f36cf91e3083"> 3003</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS15_SHIFT))&amp;DMA_HRS_HRS15_MASK)</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">/* EARS Bit Fields */</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab6368234862b48e0a7f2309ace3992f6"> 3005</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    0x1u</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"> 3006</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   0u</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac62f110fc1c7ad07566bbbd619b4d789"> 3007</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_WIDTH                   1u</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72f3e5f95d4d0d3291a63b5a7024a2d1"> 3008</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_0_SHIFT))&amp;DMA_EARS_EDREQ_0_MASK)</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f4f201c43591c12109badab8cd908b6"> 3009</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    0x2u</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80e9c1ecdf42de0952acd104790bcd12"> 3010</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   1u</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51ae3421360914f590a8b5e16f929a9f"> 3011</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_WIDTH                   1u</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd72931fb9fe07b3096599fe973bc91"> 3012</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_1_SHIFT))&amp;DMA_EARS_EDREQ_1_MASK)</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab52d20c71ef34a10709a060142251eac"> 3013</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    0x4u</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa11c04279e8f3466fd66448de4eed7a8"> 3014</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   2u</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga610d1efcdd7f7e697fd65ef9b6b20591"> 3015</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_WIDTH                   1u</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3901709282f4409de1f9664178a3d2c"> 3016</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_2_SHIFT))&amp;DMA_EARS_EDREQ_2_MASK)</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcc3ec794a6b31e13b47fef4adbf2ed9"> 3017</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    0x8u</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89c310ce60ebfeea4c454f5f5dfa5879"> 3018</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   3u</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac8ba5301c0b3ea52238d2c809fa13f37"> 3019</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_WIDTH                   1u</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6838cbc18a2f6de5cdfe07c0458f21af"> 3020</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_3_SHIFT))&amp;DMA_EARS_EDREQ_3_MASK)</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab29c7b06f5edb4edb63c5e3614e8d718"> 3021</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    0x10u</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fb3fb24ae3c092893631ffd60e894a1"> 3022</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   4u</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecf9ce8c351b020afaa4d378ed59999e"> 3023</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_WIDTH                   1u</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9b74490487ea3886444540bec9abd72c"> 3024</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_4_SHIFT))&amp;DMA_EARS_EDREQ_4_MASK)</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e57bb7a869960c7f3d6f2d8fc0b2d5c"> 3025</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    0x20u</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacc98af3e13f43799f53ec1acc1903667"> 3026</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   5u</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae193387cbaa94883ddffc19016ae3d97"> 3027</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_WIDTH                   1u</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf9c9c9eefea5b5215f19d56c696b2d78"> 3028</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_5_SHIFT))&amp;DMA_EARS_EDREQ_5_MASK)</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa233c6b7127cdd38bcdf9ef71f574575"> 3029</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    0x40u</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0ea87a0b191bc5a85ff3ebbf78dcffb"> 3030</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   6u</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66d938e0701c64ca8f6e5ca169607767"> 3031</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_WIDTH                   1u</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc5f9047cae374e7819b3aac5d18b34f"> 3032</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_6_SHIFT))&amp;DMA_EARS_EDREQ_6_MASK)</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac3a8ad0b289fa805571238c78f6a4285"> 3033</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    0x80u</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe24d2652ff932eb06e0badb341ba3f4"> 3034</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   7u</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8e71e7464fe4608f3295c8c477f2f44"> 3035</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_WIDTH                   1u</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95d0b529335a2139185de2d5cd3d515e"> 3036</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_7_SHIFT))&amp;DMA_EARS_EDREQ_7_MASK)</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa75d13226c0b4b6308451a14bd26eb0f"> 3037</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    0x100u</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f21ceb61e9b49f1385aea095a5b5672"> 3038</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   8u</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2945bdfb7cfbdd6e53f97d4a75c7c288"> 3039</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_WIDTH                   1u</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac57bb0f1fa14cb57f0ac78c0a0c2c1cf"> 3040</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_8_SHIFT))&amp;DMA_EARS_EDREQ_8_MASK)</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga101a72c18c9c8e1a409a25d980b97b42"> 3041</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    0x200u</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad43f294f13a97f5d16b8c641ea6c1d5"> 3042</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   9u</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0195fba64e00f12af957cd7e14f47b48"> 3043</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_WIDTH                   1u</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36212bbfea5fa4a3c1c5ea5628895a14"> 3044</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_9_SHIFT))&amp;DMA_EARS_EDREQ_9_MASK)</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb93be5954840c5797c8ff81498262a7"> 3045</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   0x400u</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bbdac4ba4edca777b86b42b525296b5"> 3046</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  10u</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ab2f4c6d97e5617543ee2e36b5938bd"> 3047</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_WIDTH                  1u</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8060d65394d5daf5eaedf6c405ccb9e7"> 3048</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_10_SHIFT))&amp;DMA_EARS_EDREQ_10_MASK)</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25e899e4308db5ec4890571702be37dc"> 3049</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   0x800u</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d3ea7b6b1f934e59bed821d89d2516c"> 3050</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  11u</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97dc8c2c4f0e4903ddc35af4b437b123"> 3051</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_WIDTH                  1u</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac38f94cf8f41be1a3fa630eb27d95a54"> 3052</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_11_SHIFT))&amp;DMA_EARS_EDREQ_11_MASK)</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6893686f6bd26fd494135e9c0306757c"> 3053</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   0x1000u</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a3e7b4b587df75736f3950487f3e8f5"> 3054</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  12u</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf32bb240ea21263c0641ec458fb53a26"> 3055</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_WIDTH                  1u</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61a73ab5ae436b7b7cc1d80eded41b09"> 3056</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_12_SHIFT))&amp;DMA_EARS_EDREQ_12_MASK)</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e94533f76fe05d2080bd2dbaf4249c"> 3057</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   0x2000u</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b583aeedb5eb011a75b9796217e249f"> 3058</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  13u</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gade8ff6d367a78a99b4f9f0230c8c5532"> 3059</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_WIDTH                  1u</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1543592902f12373ff48279c28fdf449"> 3060</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_13_SHIFT))&amp;DMA_EARS_EDREQ_13_MASK)</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab0a97352cbe7d309c5df45beb2c6ae03"> 3061</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   0x4000u</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f665dc1e4a25f3cc4b7f0431c51f6fc"> 3062</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  14u</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2da4384c5e2e1326851e610a2106eaac"> 3063</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_WIDTH                  1u</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a7301247f0aabbdc6a442ea86c07db6"> 3064</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_14_SHIFT))&amp;DMA_EARS_EDREQ_14_MASK)</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga005e0a088e53af42d5ecff720874670f"> 3065</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   0x8000u</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e80af552cd87f2da888bd74ead17bae"> 3066</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  15u</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82fcad76110169511da3799787fd6c23"> 3067</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_WIDTH                  1u</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad62907ba38eb8c258d4cd7cf7c573d1"> 3068</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_15_SHIFT))&amp;DMA_EARS_EDREQ_15_MASK)</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment">/* DCHPRI Bit Fields */</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4d1c45d4c9adf47ca83fabca4d52ecd"> 3070</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_MASK                    0xFu</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b3cb27faa704d72145eeab4889d3699"> 3071</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_SHIFT                   0u</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad25e678abfc564426e885a9b6809ea10"> 3072</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_WIDTH                   4u</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa45180aaa6a78044ce29163fd42c3cf2"> 3073</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_CHPRI_SHIFT))&amp;DMA_DCHPRI_CHPRI_MASK)</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e6bfd5e763f3b677d51b6296e0c224"> 3074</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_MASK                      0x40u</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17e12af8b57c1099e0dbc8d0867ebdf7"> 3075</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_SHIFT                     6u</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52e54924f34210ff160bbfab0c612cb0"> 3076</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_WIDTH                     1u</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad27ff7b5982170984c404a8166c0bab6"> 3077</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_DPA_SHIFT))&amp;DMA_DCHPRI_DPA_MASK)</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c91e0e04495c6b5594aa3dc4a498892"> 3078</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_MASK                      0x80u</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e4a5b462b81cb43caf69e26c94cb54d"> 3079</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_SHIFT                     7u</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85736b8ef790928dde6136cde761eeea"> 3080</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_WIDTH                     1u</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4e3769e6eef07ae050a43b2f38a0d7d9"> 3081</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_ECP_SHIFT))&amp;DMA_DCHPRI_ECP_MASK)</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">/* TCD_SADDR Bit Fields */</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb9749af125853b5ca1a9677e9503e3f"> 3083</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa255a6146bee442a32ac10b24c040634"> 3084</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_SHIFT                0u</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c666aca1024542152eeee7bfa48a464"> 3085</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_WIDTH                32u</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c6df3596c2b3d256397c0903f866181"> 3086</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SADDR_SADDR_SHIFT))&amp;DMA_TCD_SADDR_SADDR_MASK)</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">/* TCD_SOFF Bit Fields */</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17332cd5c182c3660fb0f26b6ca27391"> 3088</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5bc0e57ca836dfa06ed3b8886ebfbff"> 3089</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_SHIFT                  0u</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga927c9bef6981dca3893a397331d67a33"> 3090</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_WIDTH                  16u</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaccf3dec3fb3855e4dd929a62d5a1b8ea"> 3091</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_SOFF_SOFF_SHIFT))&amp;DMA_TCD_SOFF_SOFF_MASK)</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">/* TCD_ATTR Bit Fields */</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2862da2cf314ae22ec5f5231b1f7e97"> 3093</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_MASK                  0x7u</span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0dacb409c876094fbdef4e4a4c17464d"> 3094</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_SHIFT                 0u</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85834ac6600d10c28fa2c7617353ffc5"> 3095</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd55540346313c753356ff989831225e"> 3096</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DSIZE_SHIFT))&amp;DMA_TCD_ATTR_DSIZE_MASK)</span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1fc3d4eaf25ddded79090ff7f220f90"> 3097</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_MASK                   0xF8u</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79bfbce822f2841a575d35189dfece10"> 3098</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_SHIFT                  3u</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4eed2d6ca7fbbb4ae4300c5e24107acd"> 3099</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_WIDTH                  5u</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4230e82a121949d98adc9a3440b2a6f8"> 3100</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DMOD_SHIFT))&amp;DMA_TCD_ATTR_DMOD_MASK)</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b4b40342f7fff6eda76898822b0b23b"> 3101</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_MASK                  0x700u</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecbae6b9e27212ad7119fff03149a7ec"> 3102</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_SHIFT                 8u</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1cb77504a8b34ceff1e7943994763075"> 3103</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae2f9b8f853bd65c7b5d57d14fd38cd76"> 3104</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SSIZE_SHIFT))&amp;DMA_TCD_ATTR_SSIZE_MASK)</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac87dc94114c3a9f0cd9270597c3fb4ac"> 3105</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_MASK                   0xF800u</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fed0a2f19ac51d3ecb91f3af371cac6"> 3106</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_SHIFT                  11u</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad070c67d3b2f4cc8c54a0ca7306c6369"> 3107</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_WIDTH                  5u</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga182993926c6902f725b223992a51e5da"> 3108</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SMOD_SHIFT))&amp;DMA_TCD_ATTR_SMOD_MASK)</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="comment">/* TCD_NBYTES_MLNO Bit Fields */</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca0ea20e908308a3b36976f15466f0be"> 3110</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_MASK          0xFFFFFFFFu</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3724feb5e13196206bbeca8e57b1c788"> 3111</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT         0u</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40aef0831b34c237a6e4cc60b9d73ca7"> 3112</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_WIDTH         32u</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9dcaad2bd42a524981041dc97fea9d8b"> 3113</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFNO Bit Fields */</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeea34a2e27fefa5d392850ad6c64b125"> 3115</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK       0x3FFFFFFFu</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac963d6e0c7785859f8d64d5fa4675c9"> 3116</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT      0u</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cc2312748083df84fadd3779399a29f"> 3117</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_WIDTH      30u</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga450a84148f4e5af896dac2815beb0cc5"> 3118</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3590dff5c25850414dc2ae938a421cef"> 3119</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK        0x40000000u</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9cc37cbc501a7a904a51a7e9aaee99a9"> 3120</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT       30u</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6423aa8754f805869293d86633396c2e"> 3121</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_WIDTH       1u</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf67a937fc5dff6d78310a7d6850022d5"> 3122</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK)</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5407ccf5a0947ee6f3e94e49c7b7e99"> 3123</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK        0x80000000u</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64fd667293bb11d1da075e21f7f5440"> 3124</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT       31u</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33a3a0c66c59253cf4079ef299871577"> 3125</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_WIDTH       1u</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga847d5cb18c44c46595ad047a6d613f7c"> 3126</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK)</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFYES Bit Fields */</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6c5dedac1d010ef9f2af818defede28"> 3128</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK      0x3FFu</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b05fe3a12096a8d5d086f15be795a5"> 3129</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT     0u</span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d41ad3b4431c2832815d7b8573bda41"> 3130</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_WIDTH     10u</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c3acd69908d1574d8f0b5e05a9e2224"> 3131</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK)</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga07fa3fe71981d8dedc53a3cf5490d182"> 3132</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK       0x3FFFFC00u</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga307f93f5ceb76aab046120fab02e1397"> 3133</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT      10u</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga110536908b0d0bc8a62d5f85995a8c39"> 3134</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_WIDTH      20u</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf33d8bd3d23405e79497662e1655d7ca"> 3135</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK)</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d30ea85593b368b7e1e2df631275cd5"> 3136</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK       0x40000000u</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabbe61ed420ff28def42e22c9195742ca"> 3137</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT      30u</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac70ce50110adc39b26d2a866ec5ac12c"> 3138</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_WIDTH      1u</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7a74d1900e55566af756c905bdfd3e6"> 3139</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK)</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77ad1d5bc4e73635f5660cd08efdeced"> 3140</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK       0x80000000u</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70102f12426ee80ec2c09a1155a07ba0"> 3141</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT      31u</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38bb93fe597c0943399d1c471ae26159"> 3142</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_WIDTH      1u</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9d4160ee3bf926e2f5fbd2bca5d8d55"> 3143</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK)</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment">/* TCD_SLAST Bit Fields */</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7da6d0bd2fce72391e436afeb8bb81f4"> 3145</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1799e99758595e9150290176622126"> 3146</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_SHIFT                0u</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b220057bf5e9aa33607f493727935a9"> 3147</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_WIDTH                32u</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab7a6d51aa1c2850e90385745538f104e"> 3148</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SLAST_SLAST_SHIFT))&amp;DMA_TCD_SLAST_SLAST_MASK)</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">/* TCD_DADDR Bit Fields */</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04771dcc352822c8051645a19ad4f01b"> 3150</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b730dbd02cb4657670ee8f826180681"> 3151</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_SHIFT                0u</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad93c990e8f77b1b18c608122dfdf566b"> 3152</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_WIDTH                32u</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1fb25947f5b2dac0847e992492783aa0"> 3153</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DADDR_DADDR_SHIFT))&amp;DMA_TCD_DADDR_DADDR_MASK)</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">/* TCD_DOFF Bit Fields */</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabfeb4906c1ea5f22fed3ea50a304d358"> 3155</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4fe4e0e3e4ce462ef2d424188131a68c"> 3156</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_SHIFT                  0u</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c9e7bc989f8003c27981c77ee727104"> 3157</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_WIDTH                  16u</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6b57f5fee4478207cc7b9020346318c"> 3158</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_DOFF_DOFF_SHIFT))&amp;DMA_TCD_DOFF_DOFF_MASK)</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">/* TCD_CITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga942e90667d9a6eb74806bdc86aa3a104"> 3160</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_MASK         0x7FFFu</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e8e7320eb154d3cae394f605088e6d3"> 3161</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_SHIFT        0u</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafbf4098dcd2acf8c80b42c1575940db2"> 3162</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_WIDTH        15u</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga743643c27b872a744ff8aefab155bd78"> 3163</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_CITER_MASK)</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94ef0f7e63df1c67e51ddb1b54081ca9"> 3164</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_MASK         0x8000u</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ea34daa7621d07b3266cc9ead462fd"> 3165</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_SHIFT        15u</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad14726ff1a10a014de73c84b1df56659"> 3166</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_WIDTH        1u</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9fcb09aeb66007978bc4caa5caada03"> 3167</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">/* TCD_CITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga27a2b6c419d82921149df5655ac3b2e4"> 3169</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_MASK     0x1FFu</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aee88fa5ae599145ad951f898f01ed8"> 3170</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT    0u</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0062f46492fbb0f04c1c120bf93d28b"> 3171</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_WIDTH    9u</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4dee2ba1d5615d274fc3510562eb181"> 3172</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE(x)       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_CITER_LE_MASK)</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e16ad9c3f217e716e71856bde251c52"> 3173</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5c3d1aea627b2c39d9ab1a3aecbf307"> 3174</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT      9u</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8718e2c8327c6ec7b5ef8ada4dd85608"> 3175</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_WIDTH      4u</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47fecc4224f3fa2dab32ca984510c26e"> 3176</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7644a297f815c26e69716c9c6bb850fa"> 3177</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_MASK        0x8000u</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82a8c685e12ce0d4b3cfaf4943c3ff55"> 3178</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_SHIFT       15u</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab41fde46311900637f971a2b803337c6"> 3179</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_WIDTH       1u</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e4b13753992173e98fceca5d9b70e25"> 3180</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">/* TCD_DLASTSGA Bit Fields */</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad026fb4066abcf1ebb837dc58dfa99c8"> 3182</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf0c68463548c2c86f402d824d2f0bf05"> 3183</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_SHIFT          0u</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5148d579729542acacd77f526277b2e0"> 3184</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_WIDTH          32u</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga535273323903d48fd7d564ad820d41cf"> 3185</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DLASTSGA_DLASTSGA_SHIFT))&amp;DMA_TCD_DLASTSGA_DLASTSGA_MASK)</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment">/* TCD_CSR Bit Fields */</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad021c90cb0fd3e287324f6deb1dd1627"> 3187</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_MASK                   0x1u</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga966c744d6b89aa4d814f0a3f5051beb5"> 3188</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_SHIFT                  0u</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd4f0d8df052fc373f7bf3cf297dcb8e"> 3189</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_WIDTH                  1u</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83e33d8d168a3d03cd84d03cc407fbc9"> 3190</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_START_SHIFT))&amp;DMA_TCD_CSR_START_MASK)</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa668e7e3e30c76c0e491f28c771c3632"> 3191</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_MASK                0x2u</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7fb1407135616983b4e797ca2a03d77"> 3192</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_SHIFT               1u</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa88944bd756fd14c068b82c5fd858841"> 3193</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_WIDTH               1u</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aca1a79eae082535c8f6dff7a59c65d"> 3194</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTMAJOR_SHIFT))&amp;DMA_TCD_CSR_INTMAJOR_MASK)</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d127bf21b85338187e46b905e898dc0"> 3195</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_MASK                 0x4u</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88355a4d8730dd67881514317fe3b433"> 3196</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_SHIFT                2u</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ca1cd44aa87b39b8277d0fabbebabc2"> 3197</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_WIDTH                1u</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad43068ce88a6d201cae6b5620a03473e"> 3198</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTHALF_SHIFT))&amp;DMA_TCD_CSR_INTHALF_MASK)</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5966a4b60b15c12cf0ab64a26129a03c"> 3199</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_MASK                    0x8u</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf3229f86ad39be0f452c32955aa60676"> 3200</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_SHIFT                   3u</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c92fb16df6837a3b4cc65e04d84d737"> 3201</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_WIDTH                   1u</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga075f0e26bed7955429b479150e2d7d96"> 3202</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DREQ_SHIFT))&amp;DMA_TCD_CSR_DREQ_MASK)</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad6f7b54c407d57dbe2120152f20b5044"> 3203</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_MASK                     0x10u</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c950e03018f40da23c866072f5db947"> 3204</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_SHIFT                    4u</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae672c66385fb557d94eda64191cdb18d"> 3205</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_WIDTH                    1u</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d3a4268597df6288471b3644473ee8"> 3206</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ESG_SHIFT))&amp;DMA_TCD_CSR_ESG_MASK)</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga237d82273508bd07fb307a803c439dd6"> 3207</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_MASK              0x20u</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce93ef724ee8cd8b2ce0e11750984b8"> 3208</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_SHIFT             5u</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadec83c80405171ca3660b3d0c189b853"> 3209</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_WIDTH             1u</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga519263b95095a64a96b908bfc9e7d11a"> 3210</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORELINK_SHIFT))&amp;DMA_TCD_CSR_MAJORELINK_MASK)</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74531b3fd1102e23eba076c6f5db6ceb"> 3211</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_MASK                  0x40u</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8cdf9acf40ae6988e6ad3ad27cb60d2"> 3212</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_SHIFT                 6u</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b9f8a26d63817dda8846b9a1d58d1f4"> 3213</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_WIDTH                 1u</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa169e7132d10de91f223c78c415a3c74"> 3214</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ACTIVE_SHIFT))&amp;DMA_TCD_CSR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0f479d57677a00add4f44a86bba7d8e2"> 3215</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_MASK                    0x80u</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71f38a975a6ae395aba4da7ae7581b96"> 3216</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_SHIFT                   7u</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae925424e7a46d42f3b328a36f468da87"> 3217</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_WIDTH                   1u</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba0bb8c8bc4b1ab66d8cf113ca6c728d"> 3218</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DONE_SHIFT))&amp;DMA_TCD_CSR_DONE_MASK)</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaff967746a7534aaf76ef5c41b7a42074"> 3219</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_MASK             0xF00u</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc01c759612465fbe18cf46c86952d1"> 3220</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_SHIFT            8u</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa651ee68b341ff21863ba0913235e3f7"> 3221</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_WIDTH            4u</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ffdbcc3654dd0d48750334f51590694"> 3222</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORLINKCH_SHIFT))&amp;DMA_TCD_CSR_MAJORLINKCH_MASK)</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabd7550293882551ef881043ff41f228"> 3223</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_MASK                     0xC000u</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b5603083d8355cdc6f6e90f55e6824e"> 3224</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_SHIFT                    14u</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09d6c48fec0e911219957ef1eff8f455"> 3225</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_WIDTH                    2u</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7db762c770fd8067075dfc6766b41a3"> 3226</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_BWC_SHIFT))&amp;DMA_TCD_CSR_BWC_MASK)</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">/* TCD_BITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga293c68087119ecb66448cc9becd00c46"> 3228</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_MASK         0x7FFFu</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bc3767db214c82a8f204d9527862bf0"> 3229</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_SHIFT        0u</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae7df46cc0f96da22ee3e67a5c809db9"> 3230</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_WIDTH        15u</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14494f7d1bfe74abe1cad7ea79fef7ed"> 3231</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_BITER_MASK)</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga783b6216fba64f407dfde3b08efa362a"> 3232</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_MASK         0x8000u</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab600e1bb7a7fc5c584dea457a99796d7"> 3233</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_SHIFT        15u</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b25b0f804fe53c600268c875b85d0d9"> 3234</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_WIDTH        1u</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d568a205293d3ad85f9af28741874f3"> 3235</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">/* TCD_BITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacde94247621333840b0caaa795a9242"> 3237</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_MASK        0x1FFu</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac082ce767a5d0b90b94971d887e8b687"> 3238</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_SHIFT       0u</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3768b66a469026a40d46dc02c51a8bb0"> 3239</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_WIDTH       9u</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdd6b8d914881db503b1558cf91d5dd3"> 3240</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_BITER_MASK)</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46e5c4c878c61808bf84e223b78f36a9"> 3241</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7bc96b0f62a76353af775dfce382cc89"> 3242</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT      9u</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe8c6d6dd466359a6d43e732a483a918"> 3243</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_WIDTH      4u</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga244631ffc15e24fc5a00eddd4e12b217"> 3244</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8e4fb485fa76da04a7748681812f14a8"> 3245</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_MASK        0x8000u</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga529578c97f45e5a39b3e9672624c5e96"> 3246</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_SHIFT       15u</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d580e52e0f7b38fe4321e48f7e9eea9"> 3247</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_WIDTH       1u</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5390cd4514a9754271098408dcfba79c"> 3248</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160; </div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160; </div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160; </div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160; </div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb"> 3271</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       16u</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160; </div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 3274</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html#aaca5e1fc9b811bd8de4de634f3291a32"> 3275</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a>];          </div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055"> 3276</a></span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>, *<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160; </div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga07914503bd9fb49a1279edcfa3d2d2c3"> 3279</a></span>&#160;<span class="preprocessor">#define DMAMUX_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160; </div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160; </div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 3284</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 3286</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 3288</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 3290</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160; </div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160; </div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 3302</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 3303</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0u</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga9b947a126e06365ad99d034bc2b83a9f"> 3304</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_WIDTH                6u</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 3305</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 3306</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 3307</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6u</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga4347d4c10306b9fe0312c3177663037c"> 3308</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_WIDTH                  1u</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga7f31af225c1b0eca76b430ba76b5e516"> 3309</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_TRIG_SHIFT))&amp;DMAMUX_CHCFG_TRIG_MASK)</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 3310</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 3311</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7u</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga57ded2f46a334c71662b5d66ce04ec5f"> 3312</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_WIDTH                  1u</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaa2db13a0c108bf15d36830b42495686c"> 3313</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_ENBL_SHIFT))&amp;DMAMUX_CHCFG_ENBL_MASK)</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160; </div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160; </div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160; </div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment">   -- EIM Peripheral Access Layer</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160; </div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874"> 3336</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_COUNT                         2u</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160; </div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html"> 3339</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a6aee6a1e051caaa11efae929c67d0625"> 3340</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a6aee6a1e051caaa11efae929c67d0625">EIMCR</a>;                             </div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a1bfe39e73588c5a776bf592687655b66"> 3341</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a1bfe39e73588c5a776bf592687655b66">EICHEN</a>;                            </div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#aa0ea36fa64a402e961329a0e833cc4b5"> 3342</a></span>&#160;       uint8_t RESERVED_0[248];</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x100 */</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a821a0a45a9a29769080940eebb8550d9"> 3344</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a821a0a45a9a29769080940eebb8550d9">WORD0</a>;                             </div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a9092b2359729c2cbd906dfff0471d867"> 3345</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a9092b2359729c2cbd906dfff0471d867">WORD1</a>;                             </div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;         uint8_t RESERVED_0[248];</div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a3e3a6e53fb28f282577ac051565dc0da"> 3347</a></span>&#160;  } EICHDn[<a class="code" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a>];</div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga14ec9dbd440b5b1ed87dea109e9e5d0a"> 3348</a></span>&#160;} <a class="code" href="struct_e_i_m___type.html">EIM_Type</a>, *<a class="code" href="group___e_i_m___peripheral___access___layer.html#ga14ec9dbd440b5b1ed87dea109e9e5d0a">EIM_MemMapPtr</a>;</div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160; </div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga76504c76ea58dab6cbdfde360b4bc82d"> 3351</a></span>&#160;<span class="preprocessor">#define EIM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160; </div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160; </div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">/* EIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gaac6f34c594651f3c6b972f39b8a9cfd8"> 3356</a></span>&#160;<span class="preprocessor">#define EIM_BASE                                 (0x40019000u)</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga515ffe371fee67f0749a4ffcb6b6bd17"> 3358</a></span>&#160;<span class="preprocessor">#define EIM                                      ((EIM_Type *)EIM_BASE)</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03d2f55edaa8c90646295971c54d2e0c"> 3360</a></span>&#160;<span class="preprocessor">#define EIM_BASE_ADDRS                           { EIM_BASE }</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gad495b56202d874e6e8211eac4b8b03e3"> 3362</a></span>&#160;<span class="preprocessor">#define EIM_BASE_PTRS                            { EIM }</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160; </div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">   -- EIM Register Masks</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160; </div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">/* EIMCR Bit Fields */</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga2b6d24211a51a3e78d74c1985e971677"> 3374</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_MASK                     0x1u</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga8b3b958a029d31a34d50e765429f3caa"> 3375</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_SHIFT                    0u</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaf6a859b1f4bc5540d7abfa6cc9e492ec"> 3376</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_WIDTH                    1u</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga4007b673a29842491c52d6ddd5a69652"> 3377</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EIMCR_GEIEN_SHIFT))&amp;EIM_EIMCR_GEIEN_MASK)</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment">/* EICHEN Bit Fields */</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga86afeabde9d259881f0b0f2cb53b063e"> 3379</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_MASK                  0x40000000u</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga614e47e19ddd3fe1cd197afe1f99c93d"> 3380</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_SHIFT                 30u</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gafd0434df36770a2f0e7a28be44ee91d5"> 3381</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_WIDTH                 1u</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaf956d18a25e22e34f968290f31d11433"> 3382</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHEN_EICH1EN_SHIFT))&amp;EIM_EICHEN_EICH1EN_MASK)</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaae751fbdf5dc3453679d8ffd8dc3f27b"> 3383</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_MASK                  0x80000000u</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga6eb14a633114845729fd88d49d640371"> 3384</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_SHIFT                 31u</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaa6689df01f684b512ac0346d6584cb73"> 3385</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_WIDTH                 1u</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga9af422a743b9099b529c9c7f938c7ce9"> 3386</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHEN_EICH0EN_SHIFT))&amp;EIM_EICHEN_EICH0EN_MASK)</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment">/* EICHDn_WORD0 Bit Fields */</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga8a90feb5a9a6c85b86d2c3dfa9f0b672"> 3388</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_MASK        0xFE000000u</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga0091a011799f0c327a6c77b5a0e87b66"> 3389</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT       25u</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga5f5530e715638a653878f74f59ebb175"> 3390</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_WIDTH       7u</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga9cc76f134ae143e3707ed5df80e4818a"> 3391</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT))&amp;EIM_EICHDn_WORD0_CHKBIT_MASK_MASK)</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">/* EICHDn_WORD1 Bit Fields */</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga6efada34bd7a513f72e20a05f185308c"> 3393</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga1769fff63fc00d389ee9d1ae4d023a42"> 3394</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT     0u</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gacbcb2273b64cd2c1d5e9ad0ff9b8ac8c"> 3395</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_WIDTH     32u</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaa00ab7f4651214082f16893e39f135dc"> 3396</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT))&amp;EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK)</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160; <span class="comment">/* end of group EIM_Register_Masks */</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160; </div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160; <span class="comment">/* end of group EIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160; </div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160; </div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">   -- ENET Peripheral Access Layer</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160; </div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28"> 3419</a></span>&#160;<span class="preprocessor">#define ENET_CHANNEL_COUNT                       4u</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160; </div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html"> 3422</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a71277aaa40be4473ac2521981f273bd3"> 3423</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a05ae409ff16cdfb67db7da884bc754fe"> 3424</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a05ae409ff16cdfb67db7da884bc754fe">EIR</a>;                               </div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a04e3f6ea5af8954c66abd2a6a8b267c8"> 3425</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a04e3f6ea5af8954c66abd2a6a8b267c8">EIMR</a>;                              </div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a422ac2beba1cc5c797380d1c5832b885"> 3426</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a599e1eea91be0c79d3cae22017eaab71"> 3427</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a599e1eea91be0c79d3cae22017eaab71">RDAR</a>;                              </div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#adf43b4fab7d23c0ec0460a909c0f7c17"> 3428</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#adf43b4fab7d23c0ec0460a909c0f7c17">TDAR</a>;                              </div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2e60525cb6cf392df908d0e076003558"> 3429</a></span>&#160;       uint8_t RESERVED_2[12];</div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b"> 3430</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>;                               </div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#adafb614304cc42f044f8f558a5b9b340"> 3431</a></span>&#160;       uint8_t RESERVED_3[24];</div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a5732262f75ac691f797822c003bc284f"> 3432</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a5732262f75ac691f797822c003bc284f">MMFR</a>;                              </div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aea79ef1ea1be4f26ae5bb69f275809fe"> 3433</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aea79ef1ea1be4f26ae5bb69f275809fe">MSCR</a>;                              </div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a28abdcb21be439741a5d93fd91acff26"> 3434</a></span>&#160;       uint8_t RESERVED_4[28];</div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a3b46ac79c15a26f46a1f80c2e8eac38a"> 3435</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a3b46ac79c15a26f46a1f80c2e8eac38a">MIBC</a>;                              </div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac994386404e26f26f6bd1d6a01d17825"> 3436</a></span>&#160;       uint8_t RESERVED_5[28];</div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee"> 3437</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;                               </div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa254b15c18f852d005da907e52a50c25"> 3438</a></span>&#160;       uint8_t RESERVED_6[60];</div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae9dd9282fab299d0cd6e119564688e53"> 3439</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a8f61329171a8b4d554f60e46471ef6e7"> 3440</a></span>&#160;       uint8_t RESERVED_7[28];</div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a687759e3d144a33dbc210784b178e9d4"> 3441</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a687759e3d144a33dbc210784b178e9d4">PALR</a>;                              </div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a473f8facf1825f54104e6983ce52bfe5"> 3442</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a473f8facf1825f54104e6983ce52bfe5">PAUR</a>;                              </div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab12bbb11036d78ad8b1c3dedcf98e5e5"> 3443</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab12bbb11036d78ad8b1c3dedcf98e5e5">OPD</a>;                               </div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae966cab4db7c6918819d94b5d86b724c"> 3444</a></span>&#160;       uint8_t RESERVED_8[40];</div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac3a57e20852b5364afdaedf394055711"> 3445</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac3a57e20852b5364afdaedf394055711">IAUR</a>;                              </div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a1f0623f114c4654296929c9759760511"> 3446</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a1f0623f114c4654296929c9759760511">IALR</a>;                              </div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa6bdfb62c8d14eb874b1fe261ac65977"> 3447</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aa6bdfb62c8d14eb874b1fe261ac65977">GAUR</a>;                              </div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af21ae8e3ccc958f313b49eb80dbfa9f6"> 3448</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#af21ae8e3ccc958f313b49eb80dbfa9f6">GALR</a>;                              </div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af7aaeb486c85a458f5ce129f0d3efde9"> 3449</a></span>&#160;       uint8_t RESERVED_9[28];</div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6f998d9c7881c536321d01486f45e762"> 3450</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6f998d9c7881c536321d01486f45e762">TFWR</a>;                              </div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac2f7b081f7b017963765b3b77e7211da"> 3451</a></span>&#160;       uint8_t RESERVED_10[56];</div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a7eda4bf49994b05a251b0912e8da1dab"> 3452</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a7eda4bf49994b05a251b0912e8da1dab">RDSR</a>;                              </div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aec31d2f10b3f9355318e8cc1fbdf2256"> 3453</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aec31d2f10b3f9355318e8cc1fbdf2256">TDSR</a>;                              </div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#afd532fd00205c7220b5297911dec03b6"> 3454</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#afd532fd00205c7220b5297911dec03b6">MRBR</a>;                              </div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0c8ba5d1f4665648e9d202bb51a8a712"> 3455</a></span>&#160;       uint8_t RESERVED_11[4];</div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#afe03d0d221895523af2f04cb4d9bffde"> 3456</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#afe03d0d221895523af2f04cb4d9bffde">RSFL</a>;                              </div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a19d1ada2a3173e7a98019a06f225ca1b"> 3457</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a19d1ada2a3173e7a98019a06f225ca1b">RSEM</a>;                              </div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0f6b49bfc3852683aa0aad71ac04a16e"> 3458</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0f6b49bfc3852683aa0aad71ac04a16e">RAEM</a>;                              </div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#acedabff5ab54259a941c628f14d49425"> 3459</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#acedabff5ab54259a941c628f14d49425">RAFL</a>;                              </div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a02c3a9264952dcae9b7a318840127a91"> 3460</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a02c3a9264952dcae9b7a318840127a91">TSEM</a>;                              </div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad2e6e0c9711ff56392ec464df937ca60"> 3461</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ad2e6e0c9711ff56392ec464df937ca60">TAEM</a>;                              </div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abd65e2dd155f2feef477f2cfa4944417"> 3462</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#abd65e2dd155f2feef477f2cfa4944417">TAFL</a>;                              </div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad3911df332cf29c7f90c10fd5bc50945"> 3463</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ad3911df332cf29c7f90c10fd5bc50945">TIPG</a>;                              </div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aec76f970dad1a88f16fba2ebd320b4d2"> 3464</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aec76f970dad1a88f16fba2ebd320b4d2">FTRL</a>;                              </div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a25415f08b1c72e5eb7e9df0accbc647e"> 3465</a></span>&#160;       uint8_t RESERVED_12[12];</div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab097ec03994319ea1c1828f658f1ccd5"> 3466</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab097ec03994319ea1c1828f658f1ccd5">TACC</a>;                              </div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a600feb14b73fe63772d050bfb7517ee0"> 3467</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a600feb14b73fe63772d050bfb7517ee0">RACC</a>;                              </div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab5eec8cff795ab88e239585bcce8c3dc"> 3468</a></span>&#160;       uint8_t RESERVED_13[56];</div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae1fd7f4d64b98c2e31ab15a0d326e5cf"> 3469</a></span>&#160;       uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae1fd7f4d64b98c2e31ab15a0d326e5cf">RMON_T_DROP</a>;                       </div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db"> 3470</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db">RMON_T_PACKETS</a>;                    </div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e"> 3471</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e">RMON_T_BC_PKT</a>;                     </div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48"> 3472</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48">RMON_T_MC_PKT</a>;                     </div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee"> 3473</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee">RMON_T_CRC_ALIGN</a>;                  </div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6"> 3474</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6">RMON_T_UNDERSIZE</a>;                  </div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db"> 3475</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db">RMON_T_OVERSIZE</a>;                   </div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5"> 3476</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5">RMON_T_FRAG</a>;                       </div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221"> 3477</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221">RMON_T_JAB</a>;                        </div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34"> 3478</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34">RMON_T_COL</a>;                        </div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a"> 3479</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a">RMON_T_P64</a>;                        </div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318"> 3480</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318">RMON_T_P65TO127</a>;                   </div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5"> 3481</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5">RMON_T_P128TO255</a>;                  </div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206"> 3482</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206">RMON_T_P256TO511</a>;                  </div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"> 3483</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a">RMON_T_P512TO1023</a>;                 </div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860"> 3484</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860">RMON_T_P1024TO2047</a>;                </div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682"> 3485</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682">RMON_T_P_GTE2048</a>;                  </div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa4c2d440cda7c77793260d588ac6c915"> 3486</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aa4c2d440cda7c77793260d588ac6c915">RMON_T_OCTETS</a>;                     </div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a53dfc21810d270829017e769ecc5ba89"> 3487</a></span>&#160;       uint32_t <a class="code" href="struct_e_n_e_t___type.html#a53dfc21810d270829017e769ecc5ba89">IEEE_T_DROP</a>;                       </div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803"> 3488</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803">IEEE_T_FRAME_OK</a>;                   </div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b"> 3489</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b">IEEE_T_1COL</a>;                       </div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7"> 3490</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7">IEEE_T_MCOL</a>;                       </div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2"> 3491</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2">IEEE_T_DEF</a>;                        </div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd"> 3492</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd">IEEE_T_LCOL</a>;                       </div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e"> 3493</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e">IEEE_T_EXCOL</a>;                      </div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b"> 3494</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b">IEEE_T_MACERR</a>;                     </div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda"> 3495</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda">IEEE_T_CSERR</a>;                      </div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a610c0b8f5207d21f8a9b1ec1e4d6a11f"> 3496</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a610c0b8f5207d21f8a9b1ec1e4d6a11f">IEEE_T_SQE</a>;                        </div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5"> 3497</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5">IEEE_T_FDXFC</a>;                      </div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aed75ad63ba078d681a7c0af134a55e36"> 3498</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aed75ad63ba078d681a7c0af134a55e36">IEEE_T_OCTETS_OK</a>;                  </div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a41df17b6bf244e5626bf5f8f433808c6"> 3499</a></span>&#160;       uint8_t RESERVED_14[12];</div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936"> 3500</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936">RMON_R_PACKETS</a>;                    </div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7"> 3501</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7">RMON_R_BC_PKT</a>;                     </div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc"> 3502</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc">RMON_R_MC_PKT</a>;                     </div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126"> 3503</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126">RMON_R_CRC_ALIGN</a>;                  </div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8"> 3504</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8">RMON_R_UNDERSIZE</a>;                  </div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5"> 3505</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5">RMON_R_OVERSIZE</a>;                   </div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e"> 3506</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e">RMON_R_FRAG</a>;                       </div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717"> 3507</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717">RMON_R_JAB</a>;                        </div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a17f7f394f4d8a256c257a69badee94dd"> 3508</a></span>&#160;       uint32_t <a class="code" href="struct_e_n_e_t___type.html#a17f7f394f4d8a256c257a69badee94dd">RMON_R_RESVD_0</a>;                    </div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2"> 3509</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2">RMON_R_P64</a>;                        </div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5"> 3510</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5">RMON_R_P65TO127</a>;                   </div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52"> 3511</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52">RMON_R_P128TO255</a>;                  </div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6"> 3512</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6">RMON_R_P256TO511</a>;                  </div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078"> 3513</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078">RMON_R_P512TO1023</a>;                 </div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40"> 3514</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40">RMON_R_P1024TO2047</a>;                </div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a"> 3515</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a">RMON_R_P_GTE2048</a>;                  </div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0bdaf564c0d4534a985a8dc0fd40febf"> 3516</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0bdaf564c0d4534a985a8dc0fd40febf">RMON_R_OCTETS</a>;                     </div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273"> 3517</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273">IEEE_R_DROP</a>;                       </div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e"> 3518</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e">IEEE_R_FRAME_OK</a>;                   </div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935"> 3519</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935">IEEE_R_CRC</a>;                        </div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05"> 3520</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05">IEEE_R_ALIGN</a>;                      </div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188"> 3521</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188">IEEE_R_MACERR</a>;                     </div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b"> 3522</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b">IEEE_R_FDXFC</a>;                      </div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2bcf57cf8ad339722cc9766b66262e98"> 3523</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2bcf57cf8ad339722cc9766b66262e98">IEEE_R_OCTETS_OK</a>;                  </div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad2208430268ade993e2cd3fa3576847a"> 3524</a></span>&#160;       uint8_t RESERVED_15[284];</div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af739ab1d646156a8c3a6e36c8036ea98"> 3525</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#af739ab1d646156a8c3a6e36c8036ea98">ATCR</a>;                              </div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abe873ea7694464d23e493f7b819c47db"> 3526</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#abe873ea7694464d23e493f7b819c47db">ATVR</a>;                              </div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a1bfe4afb9ec3c16b8b2312ee6f91422d"> 3527</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a1bfe4afb9ec3c16b8b2312ee6f91422d">ATOFF</a>;                             </div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a7348bf3172b8e3e9a3d00296943a0215"> 3528</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a7348bf3172b8e3e9a3d00296943a0215">ATPER</a>;                             </div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a323cc17c6788899528240028c7010f1f"> 3529</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a323cc17c6788899528240028c7010f1f">ATCOR</a>;                             </div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a453a69ec5c138933ed14f75a630a1a79"> 3530</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a453a69ec5c138933ed14f75a630a1a79">ATINC</a>;                             </div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090"> 3531</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090">ATSTMP</a>;                            </div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a020039553a46647651ee3de991bbd941"> 3532</a></span>&#160;       uint8_t RESERVED_16[488];</div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa0c8a7c3033edc4f7bf62a7ebd8e1b06"> 3533</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aa0c8a7c3033edc4f7bf62a7ebd8e1b06">TGSR</a>;                              </div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae25f25d231ebd0797ab668fafc159cb1"> 3535</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae25f25d231ebd0797ab668fafc159cb1">TCSR</a>;                              </div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#acbf8e0ec377fe890176a18307fd35a21"> 3536</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#acbf8e0ec377fe890176a18307fd35a21">TCCR</a>;                              </div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a39269579a024f68800c33741ee952e62"> 3537</a></span>&#160;  } CHANNEL[<a class="code" href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28">ENET_CHANNEL_COUNT</a>];</div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga4f1bbb999588075357d354eb9893f9f2"> 3538</a></span>&#160;} <a class="code" href="struct_e_n_e_t___type.html">ENET_Type</a>, *<a class="code" href="group___e_n_e_t___peripheral___access___layer.html#ga4f1bbb999588075357d354eb9893f9f2">ENET_MemMapPtr</a>;</div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160; </div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gad64d886c68ae9fb7dd95636105295f35"> 3541</a></span>&#160;<span class="preprocessor">#define ENET_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160; </div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160; </div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">/* ENET - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gac68335c7b2279435944fe8e837aeb697"> 3546</a></span>&#160;<span class="preprocessor">#define ENET_BASE                                (0x40079000u)</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga4745105f505f3ab949d6a57fbe2a0ed5"> 3548</a></span>&#160;<span class="preprocessor">#define ENET                                     ((ENET_Type *)ENET_BASE)</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga14e5c3d5659dcf8b2cbc967aa645729e"> 3550</a></span>&#160;<span class="preprocessor">#define ENET_BASE_ADDRS                          { ENET_BASE }</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gaa42b0a3bb4d738c4d78a36663b481ff8"> 3552</a></span>&#160;<span class="preprocessor">#define ENET_BASE_PTRS                           { ENET }</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga9de830291dbdcacb5470440d902e9939"> 3554</a></span>&#160;<span class="preprocessor">#define ENET_IRQS_ARR_COUNT                      (6u)</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga5773de0b8a66714dee2519f78c071a91"> 3556</a></span>&#160;<span class="preprocessor">#define ENET_TIMER_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga5806ac0d32d85c1c6c694f7f9508993a"> 3558</a></span>&#160;<span class="preprocessor">#define ENET_TX_IRQS_CH_COUNT                    (1u)</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga114137169bfd8547cfe68419945d99dc"> 3560</a></span>&#160;<span class="preprocessor">#define ENET_RX_IRQS_CH_COUNT                    (1u)</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga6b9af6d0adaa17f8bd170533567e850f"> 3562</a></span>&#160;<span class="preprocessor">#define ENET_ERR_IRQS_CH_COUNT                   (1u)</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gabb5ecc3439aec7695fda32d0a1a3ef9a"> 3564</a></span>&#160;<span class="preprocessor">#define ENET_STOP_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gad3536fc659ea527771f39527add014c7"> 3566</a></span>&#160;<span class="preprocessor">#define ENET_WAKE_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gaf3948a80cede66f9735cd1e18cda3212"> 3568</a></span>&#160;<span class="preprocessor">#define ENET_TIMER_IRQS                          { ENET_TIMER_IRQn }</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga33387a64a1d40a74c44293d80bffd009"> 3569</a></span>&#160;<span class="preprocessor">#define ENET_TX_IRQS                             { ENET_TX_IRQn }</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga7df9ba8f07c73a487006344b0b263559"> 3570</a></span>&#160;<span class="preprocessor">#define ENET_RX_IRQS                             { ENET_RX_IRQn }</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga70860101c2ad3c3d85f1b5ee2826fd54"> 3571</a></span>&#160;<span class="preprocessor">#define ENET_ERR_IRQS                            { ENET_ERR_IRQn }</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga516d1830ef837214a5d8ed79a11253a7"> 3572</a></span>&#160;<span class="preprocessor">#define ENET_STOP_IRQS                           { ENET_STOP_IRQn }</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga6d6276f300c69b51a42dae1ecfb6192e"> 3573</a></span>&#160;<span class="preprocessor">#define ENET_WAKE_IRQS                           { ENET_WAKE_IRQn }</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160; </div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">   -- ENET Register Masks</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160; </div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">/* EIR Bit Fields */</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabded92ce4206647b27b1107db2bb5088"> 3585</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   0x8000u</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga40800c9bb4d99721c93e7d7031f96300"> 3586</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  15u</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafa7a0551339359e03fb0ec0e78f51548"> 3587</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_WIDTH                  1u</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0fc7dbec45b0bb50dd909ad0204115c"> 3588</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TS_TIMER_SHIFT))&amp;ENET_EIR_TS_TIMER_MASK)</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae746d0a643c9d6e39e07623a1d944acc"> 3589</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   0x10000u</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad811839fe8168bdb1e55007a785d132b"> 3590</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  16u</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab27c9e9600c349ab2c15ee837196e841"> 3591</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_WIDTH                  1u</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad1fd8e789ec931b5d1fc49c2a18f9fdb"> 3592</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TS_AVAIL_SHIFT))&amp;ENET_EIR_TS_AVAIL_MASK)</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fbd5b05a2c5421000b0a2aa1ee1565a"> 3593</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     0x20000u</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaca3f3ef47646913b04686a282364408d"> 3594</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    17u</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga134e2ddbbb201ec3f834757184a09366"> 3595</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_WIDTH                    1u</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab55432c2f22ea6da19ccea5c76afff4d"> 3596</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_WAKEUP_SHIFT))&amp;ENET_EIR_WAKEUP_MASK)</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga23e353e0ca4a78c50becad48aa46c4ec"> 3597</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_MASK                        0x40000u</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabdf57205ac58e2b4015341f739ee1150"> 3598</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       18u</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7ca25d7f4dfffad80205a55794817c61"> 3599</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_WIDTH                       1u</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78758f4f442de535683bd0ec4ea25542"> 3600</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_PLR_SHIFT))&amp;ENET_EIR_PLR_MASK)</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6bcda0d283c8681a624a9486dc5aedd3"> 3601</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN_MASK                         0x80000u</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fe318423bbdaea2e6d5731654850bc1"> 3602</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN_SHIFT                        19u</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf6d23e91111d60da4aca90097c83f11b"> 3603</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN_WIDTH                        1u</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad80bd1978dae2fe816eec18c09ec27bb"> 3604</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_UN_SHIFT))&amp;ENET_EIR_UN_MASK)</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaadac5817effd9bee22c9669a636d9f33"> 3605</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL_MASK                         0x100000u</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabcf1f78dde9d0ffc62f86c1098c3f1ff"> 3606</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL_SHIFT                        20u</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacab459f44bb717d02eca395bb16b306a"> 3607</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL_WIDTH                        1u</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb2c9d890beedcfa4aa139bdbbdaee21"> 3608</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_RL_SHIFT))&amp;ENET_EIR_RL_MASK)</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdf52f6f451888ba1f10482ecc54c5ae"> 3609</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC_MASK                         0x200000u</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5df6240f71313895d446771dfbeec69"> 3610</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC_SHIFT                        21u</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9611737f3a184fc12ce5582ccc1b527e"> 3611</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC_WIDTH                        1u</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab2f0017cbd8ae0a0a97ec074a1d2e739"> 3612</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_LC_SHIFT))&amp;ENET_EIR_LC_MASK)</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3f96770a7d989e647572c6dfb8c512fc"> 3613</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_MASK                      0x400000u</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab32cc5037fa08d0be050eaa706ac2822"> 3614</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     22u</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaac94c972b448e77a9963fc19f3641021"> 3615</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_WIDTH                     1u</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga15988dade2382dbac23567f6a3187c78"> 3616</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_EBERR_SHIFT))&amp;ENET_EIR_EBERR_MASK)</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7950e8d1394fd92eb09a2ce4623ab83"> 3617</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII_MASK                        0x800000u</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad724bdc9149fc578f9c331bdfcef004f"> 3618</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII_SHIFT                       23u</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf5023febaf4a161788ccaa6a774445f4"> 3619</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII_WIDTH                       1u</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga30a703958873330f2cc14fb7be337769"> 3620</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_MII_SHIFT))&amp;ENET_EIR_MII_MASK)</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf8eb82815708cb73c87988dea057aa19"> 3621</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_MASK                        0x1000000u</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad60f05312b15d4abba4d24862c5acbcd"> 3622</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       24u</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga470a1caadec9e5ff8890c32914c7e688"> 3623</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_WIDTH                       1u</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad4b1167a4e1f32f6cd841ade9aa78b90"> 3624</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_RXB_SHIFT))&amp;ENET_EIR_RXB_MASK)</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a20a0e36978d9064e91cce092593fed"> 3625</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_MASK                        0x2000000u</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b2d30f7f3e517d68feba7edd38c0c9c"> 3626</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       25u</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga639a4d011f6213d0602ce94ebd871e2f"> 3627</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_WIDTH                       1u</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga328ea567095167ac8fc913d8f634aeb5"> 3628</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_RXF_SHIFT))&amp;ENET_EIR_RXF_MASK)</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8ba9c1624177eb39a170b3b365859ced"> 3629</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_MASK                        0x4000000u</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa855bd984448a54af78d55584c066594"> 3630</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       26u</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafca6892d339731dc6582cbd7582d7789"> 3631</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_WIDTH                       1u</span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga12587d4393832399cf4d9e338d7301c5"> 3632</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TXB_SHIFT))&amp;ENET_EIR_TXB_MASK)</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga06433ca8a67a5460754fe9b2074d8520"> 3633</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_MASK                        0x8000000u</span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaefe127d672dddef700ffb0f0cac33df7"> 3634</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       27u</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga892f9cf1544698718510d5f21a07b163"> 3635</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_WIDTH                       1u</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2dc5de34011653c2fcead3879caec91b"> 3636</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TXF_SHIFT))&amp;ENET_EIR_TXF_MASK)</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga172383b70c089716b68b3ffa7c6a5cd9"> 3637</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_MASK                        0x10000000u</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaf2ca77536e8dbd47979124db1d4cb3c"> 3638</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       28u</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa4e9fc9d1cd939a40b304582c803cce8"> 3639</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_WIDTH                       1u</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1aeb1a6ed1116f53436460ce3802e979"> 3640</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_GRA_SHIFT))&amp;ENET_EIR_GRA_MASK)</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2ee6dd7628d551b9a94c482a567d21fa"> 3641</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_MASK                       0x20000000u</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga316dbe501e294bfeedecda20bb81cdc6"> 3642</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      29u</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5e963ffb114fa3e218ce04872dd5d92c"> 3643</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_WIDTH                      1u</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaebf97379f4b8fd312c9e6b74618a1447"> 3644</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_BABT_SHIFT))&amp;ENET_EIR_BABT_MASK)</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0d5f950cb5b2252eda9744944f88f17"> 3645</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_MASK                       0x40000000u</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde85bd2d6099ccd0d7b5a48b648a3b2"> 3646</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      30u</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e6e65695f2ccfbcac951268cd5e613a"> 3647</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_WIDTH                      1u</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac7c3f09d1bae01f46593680a9ec6b514"> 3648</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_BABR_SHIFT))&amp;ENET_EIR_BABR_MASK)</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">/* EIMR Bit Fields */</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf036db440c529ff6fefcb0117db93840"> 3650</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  0x8000u</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ae1d93529feddafe084f0c4709758b1"> 3651</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 15u</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa1686df8179babcbc08e9d1aca52f341"> 3652</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_WIDTH                 1u</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab19d4f6d5397cbc827da4607deefc3dc"> 3653</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TS_TIMER_SHIFT))&amp;ENET_EIMR_TS_TIMER_MASK)</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb2e7c3e600fe3ea3694c9ebf8460f93"> 3654</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  0x10000u</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7af0adce91f65d4127770cbea42a00e7"> 3655</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 16u</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b5b13890925bcffee41ad18c4da7e22"> 3656</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_WIDTH                 1u</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad58979822995fca6b0d74bff9403130c"> 3657</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TS_AVAIL_SHIFT))&amp;ENET_EIMR_TS_AVAIL_MASK)</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5a8c25f893ae181e80d0be797b4629f3"> 3658</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    0x20000u</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a9b8710bbb85a58d145dc2b9ad55499"> 3659</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   17u</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2767de2a65569ed26dd4d019698201cd"> 3660</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_WIDTH                   1u</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3c5ced003888152d73863a10c53d1b47"> 3661</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_WAKEUP_SHIFT))&amp;ENET_EIMR_WAKEUP_MASK)</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga87222507fb9ff6ab830bc2547170ec28"> 3662</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_MASK                       0x40000u</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga33f60d12aece934e2487e49ce770df3c"> 3663</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      18u</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0255adcbde15d71c50e2a50611e56ef1"> 3664</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_WIDTH                      1u</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab758b3a72468e695aa46977e880553e1"> 3665</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_PLR_SHIFT))&amp;ENET_EIMR_PLR_MASK)</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed618c09cc7404a695cd7b2b9d488c4d"> 3666</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_MASK                        0x80000u</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ca7ee192fb843e401b068f700a46880"> 3667</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       19u</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga203cd5bc18e7803b4e239fc8ae99927d"> 3668</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_WIDTH                       1u</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga867185a14b782be42efd99e8cd1f2402"> 3669</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_UN_SHIFT))&amp;ENET_EIMR_UN_MASK)</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad54230a57ae1121bab21b886686e7e10"> 3670</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_MASK                        0x100000u</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadc63c149d082277bddef529b116ba5a7"> 3671</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       20u</span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad55b703ba56dc96f82884e63a3bfba6b"> 3672</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_WIDTH                       1u</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae97a40b947c5745f25933b4de237e035"> 3673</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_RL_SHIFT))&amp;ENET_EIMR_RL_MASK)</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0bf96f263256f08db96c8f360fae4f14"> 3674</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_MASK                        0x200000u</span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac03f587cafc7bd0f14a6fefd20652d22"> 3675</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       21u</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacfba49f17ed74431738bea37bccb4a06"> 3676</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_WIDTH                       1u</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5493bd73cd9e97be4dbe07babe0f4c1e"> 3677</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_LC_SHIFT))&amp;ENET_EIMR_LC_MASK)</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3934d5654ba643ea4b989b299418dc22"> 3678</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     0x400000u</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37f7aee11fab88919e4c11f1a916bdb4"> 3679</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    22u</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7fc96246002ff8930592db359831e19b"> 3680</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_WIDTH                    1u</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0c2d2ffb42bb75fd114fed0313ecbd9"> 3681</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_EBERR_SHIFT))&amp;ENET_EIMR_EBERR_MASK)</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga76b5d13b0a814e6201d6d4815bf5afbd"> 3682</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_MASK                       0x800000u</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6d43005c24a4fc636a2c1310aae4225"> 3683</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      23u</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafb2e149a716e15d02ed15f5ddbd24c60"> 3684</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_WIDTH                      1u</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5a29fdc2cf03be20b0bfccbf3b230ee2"> 3685</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_MII_SHIFT))&amp;ENET_EIMR_MII_MASK)</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade7a0df0826b6d0c11f3b0e545e17535"> 3686</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_MASK                       0x1000000u</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab1b2e526363f6abb22c5d228e8bfb461"> 3687</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      24u</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1932c9b44e0b7e4e75ecef172e321101"> 3688</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_WIDTH                      1u</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga434c1b70bdf110ea220d8427984c46d6"> 3689</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_RXB_SHIFT))&amp;ENET_EIMR_RXB_MASK)</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa22528ac89efc6fe663951b8c3eac045"> 3690</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78a295cf5fe590daeb081dafd03a9155"> 3691</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      25u</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade23e3018b084cbb88f44509101ae29c"> 3692</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_WIDTH                      1u</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e80b3a395972e08e1cc90f77f0e1447"> 3693</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_RXF_SHIFT))&amp;ENET_EIMR_RXF_MASK)</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9fddede3e716f3928faff0eb39509275"> 3694</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_MASK                       0x4000000u</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac105b6e74a6dea995d1aba52557c6652"> 3695</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      26u</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7496664007b511fd0da845ec3b9ace84"> 3696</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_WIDTH                      1u</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadea58a2b1c97d342c7f435736a9eb564"> 3697</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TXB_SHIFT))&amp;ENET_EIMR_TXB_MASK)</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82cff30c63a5da6e1c8f258ec2ba58b6"> 3698</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_MASK                       0x8000000u</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab7b9fcb8d862613d25705d25cde3bc2d"> 3699</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      27u</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82d5384c35ca4161962230270c6ec104"> 3700</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_WIDTH                      1u</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa892bb4c21961d24a1789cbdf00fd0da"> 3701</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TXF_SHIFT))&amp;ENET_EIMR_TXF_MASK)</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab98df36a19739e86d31288f174b02808"> 3702</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_MASK                       0x10000000u</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf521660efa515ae8165bfae1239c623d"> 3703</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      28u</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac6fca0a326dbf433dbf5ab61549254af"> 3704</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_WIDTH                      1u</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d35b5a4dff7ee51b865988879a3e90c"> 3705</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_GRA_SHIFT))&amp;ENET_EIMR_GRA_MASK)</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae9646ae2a082e18adeb6a1c2e654a821"> 3706</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_MASK                      0x20000000u</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad0fc34be1abc0e6059feb0ac0f7e7db1"> 3707</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     29u</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed68e5e54b79d6935fa4fda889390bf7"> 3708</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_WIDTH                     1u</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga326e179da4237c0006dd06250133e2cd"> 3709</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_BABT_SHIFT))&amp;ENET_EIMR_BABT_MASK)</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58e5d69da07a75b36ef7d5fe01b5275d"> 3710</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_MASK                      0x40000000u</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga21dfb3f07aa8f8591b954d3a3e91cd81"> 3711</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     30u</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43ee0a3f505541e4976f2e73a8e6513a"> 3712</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_WIDTH                     1u</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaff81463efb6625d856af7e6792ecb83c"> 3713</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_BABR_SHIFT))&amp;ENET_EIMR_BABR_MASK)</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">/* RDAR Bit Fields */</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf4ddad52a6258f0e5958ab67f26a5a00"> 3715</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      0x1000000u</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f04308372016c60e2cb80485451e9d9"> 3716</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     24u</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad34fd1f690a7d7570745a8377fc69f32"> 3717</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_WIDTH                     1u</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga713c177989cf26983665bbe7591b3099"> 3718</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDAR_RDAR_SHIFT))&amp;ENET_RDAR_RDAR_MASK)</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment">/* TDAR Bit Fields */</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5758f935dabab51a86c68161bce5be1b"> 3720</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      0x1000000u</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae2d1ffef71e20daf95833ce26619b212"> 3721</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     24u</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5ec7cefd1a0b8bce3d23c2a35da958e4"> 3722</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_WIDTH                     1u</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga72ab90266aebcb50faf2159b0f4cf346"> 3723</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDAR_TDAR_SHIFT))&amp;ENET_TDAR_TDAR_MASK)</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b154308b2f4ab59eb5e0bed4f38cb70"> 3725</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_MASK                      0x1u</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga717ccaad52747f6a8be4eae66d95d178"> 3726</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     0u</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad8093e26851abf2b3ab2732bf0f8e1c8"> 3727</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_WIDTH                     1u</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga34354f83348e2acca4a015477d740cc3"> 3728</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_RESET_SHIFT))&amp;ENET_ECR_RESET_MASK)</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga126db2064186c551ab345ff5331b943b"> 3729</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    0x2u</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga789e6666f8a77f5f64c74bbf4bd52767"> 3730</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   1u</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c35f5d51bf4495ef8ee4e31893b6aac"> 3731</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_WIDTH                   1u</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga16c3be23b326a42cf48cbd3801834321"> 3732</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_ETHEREN_SHIFT))&amp;ENET_ECR_ETHEREN_MASK)</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9f26b8af41cbdc78fce749af85c7c31"> 3733</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    0x4u</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga67e75bc314dd2ad2b5c2c5367bde4a2b"> 3734</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   2u</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa86c85032528fcc72f654c7afdd62a1b"> 3735</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_WIDTH                   1u</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9c964e79e28159a1242d89a57ae90539"> 3736</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_MAGICEN_SHIFT))&amp;ENET_ECR_MAGICEN_MASK)</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac1e535ecbb3cecb46d9275e29aa275d6"> 3737</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      0x8u</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf2e49f4bcbb2769aa54a34eb456ca6e1"> 3738</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     3u</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3f7a1b669cff35a739bf4eedb09c972d"> 3739</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_WIDTH                     1u</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga19062aae533ab1d8a1b146c00880d499"> 3740</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_SLEEP_SHIFT))&amp;ENET_ECR_SLEEP_MASK)</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae1ce5dc6adb44fd0791cd21440c18f44"> 3741</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_MASK                     0x10u</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fdd6a1319857e1de70d68c4dd02685"> 3742</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    4u</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga96550b4270c14120ba4f534c952a4ca5"> 3743</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_WIDTH                    1u</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae2080c2010771cd92e79d3328f8875b9"> 3744</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_EN1588_SHIFT))&amp;ENET_ECR_EN1588_MASK)</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0ac795d0ce9073caa7812af08d401bd2"> 3745</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      0x40u</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf285ad3a1ec1a22c29463f3c5ce55629"> 3746</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     6u</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0b2f77dd4dbf59242587ec42e7b2419d"> 3747</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_WIDTH                     1u</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a98da3faa2e0e8d8747b4bb116868ab"> 3748</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_DBGEN_SHIFT))&amp;ENET_ECR_DBGEN_MASK)</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1fccd5e705835e6e4232a4a73d66d151"> 3749</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_MASK                      0x100u</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga62f057092940bf8385c24171c4414f76"> 3750</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_SHIFT                     8u</span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf6af797fa1f3237068d4eeb0ad56355f"> 3751</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_WIDTH                     1u</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6bcdfb09eaa708ec2a9f2e743c34db04"> 3752</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_DBSWP_SHIFT))&amp;ENET_ECR_DBSWP_MASK)</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">/* MMFR Bit Fields */</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9059e7e576983c3c51723ee135d4e244"> 3754</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6293f53a8dbb48f6ae13d9ea7717293"> 3755</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     0u</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7696c5b7329a4f14c6f80e10bf2e1e4"> 3756</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_WIDTH                     16u</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab9b153fc08d016ffe1c732b01889f1de"> 3757</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_DATA_SHIFT))&amp;ENET_MMFR_DATA_MASK)</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac8464f2aec3816fb4088c18ff6a85f54"> 3758</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_MASK                        0x30000u</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9559ded561df2769ecd05aed1233943a"> 3759</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       16u</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad462ae3794d0cd56e20362ab6568c9b0"> 3760</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_WIDTH                       2u</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafa7ca4280c54ec8d167eff14acf8cac2"> 3761</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_TA_SHIFT))&amp;ENET_MMFR_TA_MASK)</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3325bdb05d05a8ec384202a6537a7f9f"> 3762</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_MASK                        0x7C0000u</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacb92c97e6dc7b0e466141a7f7cb63f4d"> 3763</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       18u</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab27a98a2d7b98b5311375a4506744e81"> 3764</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_WIDTH                       5u</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8279a64d4827ed6f212bb99f7904bc13"> 3765</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_RA_SHIFT))&amp;ENET_MMFR_RA_MASK)</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94bdc2ca69bff166783ef7c044c025b4"> 3766</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_MASK                        0xF800000u</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0551254f9579ac5acce7a3d8d22d808"> 3767</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       23u</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2400bfd4ab8778108f4fac310c2bf7f9"> 3768</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_WIDTH                       5u</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabc1d7007e1d9cee9e24f31a8c289f375"> 3769</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_PA_SHIFT))&amp;ENET_MMFR_PA_MASK)</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga90049372c88bf3a759aecb3b9ab7208d"> 3770</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_MASK                        0x30000000u</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c7887926bc9935d7fd783894fb4a34c"> 3771</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       28u</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga27ba2c1d419508bf3d00266947e6dc24"> 3772</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_WIDTH                       2u</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac00d5a828e48d9012aacde18087a622c"> 3773</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_OP_SHIFT))&amp;ENET_MMFR_OP_MASK)</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga98ea3eee6cc1ad4be4cd471b4adfd876"> 3774</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabff166a3d09c782f336fac767d5ab5ab"> 3775</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       30u</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf05587326dc4952785118657cfb961fa"> 3776</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_WIDTH                       2u</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga674fe7443651f825f3b58144847a7f91"> 3777</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_ST_SHIFT))&amp;ENET_MMFR_ST_MASK)</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment">/* MSCR Bit Fields */</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1cb1a68c64288642ffaba2a5866990cc"> 3779</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 0x7Eu</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82d16561cec7a3078e68de4d7c9c72f2"> 3780</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                1u</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8980c7132f7930e841152b6f4badc215"> 3781</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_WIDTH                6u</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99659f5579cf09698781ff2928e82e2e"> 3782</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_MII_SPEED_SHIFT))&amp;ENET_MSCR_MII_SPEED_MASK)</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9387f22e8849499571e0755718ff4d73"> 3783</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   0x80u</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa4bd1e56f919591ae627d376271da560"> 3784</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  7u</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf6b5342dcf10d060e1099c3dc7d10d2"> 3785</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_WIDTH                  1u</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8083b321dd03c4e6880a9b84b52997b1"> 3786</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_DIS_PRE_SHIFT))&amp;ENET_MSCR_DIS_PRE_MASK)</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0be3bf4ebe6e922406c96f80faf3481"> 3787</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  0x700u</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78800fa8f2240e5d4c1ce06aa39a822e"> 3788</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 8u</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3941a3ef6f26430155c5572cb0f9d2d8"> 3789</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_WIDTH                 3u</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga334350e40871b467d4f021a32485cdc2"> 3790</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_HOLDTIME_SHIFT))&amp;ENET_MSCR_HOLDTIME_MASK)</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment">/* MIBC Bit Fields */</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeab1ad7fdf634ff335c571ce0fcdbb71"> 3792</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 0x20000000u</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8bea19b7c620aa6b2af56b9d71da03b6"> 3793</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                29u</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac3cc4217c8d08220db5e797f29e7eac9"> 3794</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_WIDTH                1u</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga34c4546e3745bac9b9e6337a69c5fa13"> 3795</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MIBC_MIB_CLEAR_SHIFT))&amp;ENET_MIBC_MIB_CLEAR_MASK)</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga780d8649845f0cce4e56318e194df98c"> 3796</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  0x40000000u</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae8f76b07c6b9f2fc82ebad5baacc2a7"> 3797</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 30u</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga77546074b491509937db917543be4e2f"> 3798</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_WIDTH                 1u</span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9c6581075e158b28f7f394b156893620"> 3799</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MIBC_MIB_IDLE_SHIFT))&amp;ENET_MIBC_MIB_IDLE_MASK)</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e0763360e871b1a1f7e989f5695ece3"> 3800</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   0x80000000u</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb11718d0241c2e441cc2eb36d9d9e6e"> 3801</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  31u</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadeae8dc877adac515b00c9c9c3227265"> 3802</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_WIDTH                  1u</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7941ccece2a03bc28c76cee267d83cc0"> 3803</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MIBC_MIB_DIS_SHIFT))&amp;ENET_MIBC_MIB_DIS_MASK)</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0d93b88f79d8bdd51bb415a1ff84dd65"> 3805</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_MASK                       0x1u</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga282373d2872e9226759336d35bb56c0a"> 3806</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      0u</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf8452be3c0ab251c8b7e58c7b44ec1f4"> 3807</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_WIDTH                      1u</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa5e39e536360104bc0811586ec459c26"> 3808</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_LOOP_SHIFT))&amp;ENET_RCR_LOOP_MASK)</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58442922cdcafe3b6d538552b38f4899"> 3809</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_MASK                        0x2u</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6fd2d01580d2b9cbe640d0af201ea723"> 3810</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       1u</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0376677e86bfed66b6e90a0aebdf714e"> 3811</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_WIDTH                       1u</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab66299cbed040bf91fe1a0fb12728501"> 3812</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_DRT_SHIFT))&amp;ENET_RCR_DRT_MASK)</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga117cf78ff620b783e4dc4156ad1a735b"> 3813</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   0x4u</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaef1228d5d365350c81bf4bf641ad3dd4"> 3814</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  2u</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7cb8128a425db39b7cf3bb12c8cbcf8f"> 3815</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_WIDTH                  1u</span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabdc716b11f1693c6abeb5c5d4b1a6a1e"> 3816</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MII_MODE_SHIFT))&amp;ENET_RCR_MII_MODE_MASK)</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac7ad0640855d497207c29e8558341616"> 3817</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_MASK                       0x8u</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd47b61ac9aecad49dd266ff3421b98f"> 3818</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      3u</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad01b38b8c11fff064c0cd883e779a689"> 3819</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_WIDTH                      1u</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa820472f1a85a26dea4bc3bfd3482208"> 3820</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_PROM_SHIFT))&amp;ENET_RCR_PROM_MASK)</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf7ca1d57cd7888b1cb6e0d6834eeba06"> 3821</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     0x10u</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbd6d9ebd1bfe9b4271864e5148765ba"> 3822</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    4u</span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga00d1e3981838c237f38df5423f1767f3"> 3823</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_WIDTH                    1u</span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4545a2dc63999b8d79dffecdba9694fe"> 3824</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_BC_REJ_SHIFT))&amp;ENET_RCR_BC_REJ_MASK)</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e58a40675d508a7590ae8bb7839c415"> 3825</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_MASK                        0x20u</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e69724dd9dc3b78523a31f53a661f4f"> 3826</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       5u</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga98253b5af758fd158de7d5cc5fdd79fa"> 3827</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_WIDTH                       1u</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8024e07582f76d7b12a6ce57b60c75e8"> 3828</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_FCE_SHIFT))&amp;ENET_RCR_FCE_MASK)</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9064baf1508e639692ce75025526d32f"> 3829</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  0x100u</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9920faf83d3b2ac7afe335d818119e14"> 3830</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 8u</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac0189a187b404cf60b4573d5e4172804"> 3831</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_WIDTH                 1u</span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fdef12db54a46ed40c926f00733727e"> 3832</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_RMII_MODE_SHIFT))&amp;ENET_RCR_RMII_MODE_MASK)</span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad12b342c371a09b9fa529abf0df4df3d"> 3833</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   0x200u</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae380a88454073abac2947ac8a5959880"> 3834</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  9u</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa2d8ae5a28cd44473ff44ccb2ce9c860"> 3835</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_WIDTH                  1u</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf541027e64a5d7ca261c0f0ccfa582a3"> 3836</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_RMII_10T_SHIFT))&amp;ENET_RCR_RMII_10T_MASK)</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab6a8c4abb6a9bd525324ca790a9255bf"> 3837</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_MASK                      0x1000u</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0aa5cc8815e76a8054a4dc13c5006118"> 3838</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     12u</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6cb67c037efa9a67e9ddd3cb0d928fe4"> 3839</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_WIDTH                     1u</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga74b4738aeb8d5d1e8c7c5ae4a8a85d27"> 3840</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_PADEN_SHIFT))&amp;ENET_RCR_PADEN_MASK)</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga664fa2802383748f83527ad422cede34"> 3841</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     0x2000u</span></div>
<div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace2ee9a69ab345416d6f15835b49f689"> 3842</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    13u</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae2cbd4ab9c650a0a33244619bbb2b01"> 3843</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_WIDTH                    1u</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8b450ecf2692e80701aac14719ea0e58"> 3844</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_PAUFWD_SHIFT))&amp;ENET_RCR_PAUFWD_MASK)</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab00e088ecf7a8439af6dfc86951e65a9"> 3845</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     0x4000u</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacc33ea25694cc26264d3bec46a69fa2d"> 3846</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    14u</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8589c463da5d31eecaeef148c2a792b5"> 3847</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_WIDTH                    1u</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga677b2a53767002167426b09965e7e51d"> 3848</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_CRCFWD_SHIFT))&amp;ENET_RCR_CRCFWD_MASK)</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37304dd0d74e9be8367adad2e57ce358"> 3849</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_MASK                       0x8000u</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01c9e6e46880a41e6219729598048b1e"> 3850</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      15u</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5935997ec62071eba36e25385354db4b"> 3851</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_WIDTH                      1u</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa63d28cc17fab8f5762918d307141d29"> 3852</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_CFEN_SHIFT))&amp;ENET_RCR_CFEN_MASK)</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e61cf8300255cf3f9873a6bd9e1ffe6"> 3853</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     0x3FFF0000u</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga835b5d285dad4b324f26c4edcc4e00d1"> 3854</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    16u</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6d43d87d7185ca782c5b896d6b44b04c"> 3855</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_WIDTH                    14u</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec423542908c9af09d60a00a42243f02"> 3856</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MAX_FL_SHIFT))&amp;ENET_RCR_MAX_FL_MASK)</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2674365ca4dece5419e50ec62cfdd87c"> 3857</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_MASK                        0x40000000u</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd7c089e6785c4900d6fc5491db4f5ce"> 3858</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       30u</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga00250dc93429c850243d0dcae10fbf7e"> 3859</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_WIDTH                       1u</span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga884003ee9c2167f6d6080a5da5ce993e"> 3860</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_NLC_SHIFT))&amp;ENET_RCR_NLC_MASK)</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01f144e600f9007df4d9cdc9d7f3879a"> 3861</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e192fa69584cca04e717c077d1bf702"> 3862</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       31u</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a153cc26343ffe9779a1d0d9a0067e3"> 3863</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_WIDTH                       1u</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8014a58a8b1a27953fae60cdd8ea07c6"> 3864</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_GRS_SHIFT))&amp;ENET_RCR_GRS_MASK)</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99d109b14e8bda3be968900968045b8d"> 3866</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_MASK                        0x1u</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f1db14f8c66c67580cb518d13f99cc5"> 3867</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       0u</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3664340400b6a47a175bf10daa88746a"> 3868</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_WIDTH                       1u</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7c86dcad4a239749de431d47a876ba7"> 3869</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_GTS_SHIFT))&amp;ENET_TCR_GTS_MASK)</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf5843a438d25920ade38488aa66a81c"> 3870</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_MASK                       0x4u</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga65366ef60776e87cc2a287656568fb8e"> 3871</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      2u</span></div>
<div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e073b010028a007c526e8675b7a8238"> 3872</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_WIDTH                      1u</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c4b39af12e086938bee5961e31c5622"> 3873</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_FDEN_SHIFT))&amp;ENET_TCR_FDEN_MASK)</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71a1167639f6bec0334adb16cdc8e049"> 3874</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  0x8u</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga100df2882bc10658b602c3b2f90c0ed3"> 3875</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 3u</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4093c6cb9bcfdba3970cb8d82e14dcbf"> 3876</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_WIDTH                 1u</span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5283b6d8027185729d69f2975e883a0f"> 3877</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_TFC_PAUSE_SHIFT))&amp;ENET_TCR_TFC_PAUSE_MASK)</span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58df374de0ed871ab2ca078de9dbea40"> 3878</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  0x10u</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78f8c9e05c33991ec790011804fee80d"> 3879</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 4u</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga281c29ee7c6b0e0a5334e9ca818678e9"> 3880</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_WIDTH                 1u</span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga42de1074a93a9e74227e8e7c4b3e5a7c"> 3881</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_RFC_PAUSE_SHIFT))&amp;ENET_TCR_RFC_PAUSE_MASK)</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bfa977a883b14b1f86c879e0a31ef5b"> 3882</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     0xE0u</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1916110879ce7cd7c03a5aa919a26914"> 3883</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    5u</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga81cd9b2e64d8ea2ca8c4086d7b81dc68"> 3884</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_WIDTH                    3u</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e0eea8e7474ee69a76c7d909b7e8217"> 3885</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDSEL_SHIFT))&amp;ENET_TCR_ADDSEL_MASK)</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeb5338e8af454ab3ef6c6941db06157b"> 3886</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     0x100u</span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cecb548325189373066c8844f4d9bc4"> 3887</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    8u</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga48198907cc6b95dafa9b4864d73360af"> 3888</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_WIDTH                    1u</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7942d153b660692a5fb46dcb01aac0cd"> 3889</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDINS_SHIFT))&amp;ENET_TCR_ADDINS_MASK)</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad9cf76ede816b109e58a7ad51288ef8f"> 3890</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     0x200u</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3332e52d1af57a1516fcb08b76c128ee"> 3891</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    9u</span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaabf407b1729bbeb787d655aa87e60517"> 3892</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_WIDTH                    1u</span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0460ba5b3e06f839db0f20301aa1ebf"> 3893</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_CRCFWD_SHIFT))&amp;ENET_TCR_CRCFWD_MASK)</span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">/* PALR Bit Fields */</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4233569659da9e3d013421bd1e12b49"> 3895</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad11fbf90382ecfe565772e12e3997557"> 3896</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   0u</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga616f731bb308a73902a58968401c07ba"> 3897</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_WIDTH                   32u</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga990e2f0f1e734c1bfd249159926a49c3"> 3898</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PALR_PADDR1_SHIFT))&amp;ENET_PALR_PADDR1_MASK)</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">/* PAUR Bit Fields */</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac3d991850141898124542b0eafdd1419"> 3900</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga52173426863fc14a746a5c85d5a3ac12"> 3901</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     0u</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga04ee69326989eff9f3d41c2bde182544"> 3902</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_WIDTH                     16u</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3159a924961395aaf0c16ed5e44f7c34"> 3903</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_TYPE_SHIFT))&amp;ENET_PAUR_TYPE_MASK)</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga704d9ce6ebfb6b00ae75c12cd226c30c"> 3904</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a4febd50d867c00d02977b3a4a865dd"> 3905</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   16u</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa4eea4059188b50c9799cb59d5a011a7"> 3906</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_WIDTH                   16u</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga177d37e2b7ec40d918363854e76f0d51"> 3907</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_PADDR2_SHIFT))&amp;ENET_PAUR_PADDR2_MASK)</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">/* OPD Bit Fields */</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1c63364c148916da71bb917ea8d96adf"> 3909</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cd72f21fa65e5ce01260fdf303bc9e2"> 3910</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 0u</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad92479ff4cfcb86d4fadb6ad00ebc555"> 3911</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_WIDTH                 16u</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga541dcbba44e5eff5ae1d0cb74b5a55af"> 3912</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_PAUSE_DUR_SHIFT))&amp;ENET_OPD_PAUSE_DUR_MASK)</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga91f8d538d8541612f56f3a8e42d99c92"> 3913</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga775f746ec6513ddb5be567b51b1b8c1b"> 3914</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    16u</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f622014dc83419dc67c1700a8ee9d07"> 3915</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_WIDTH                    16u</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac6895ba9997a60b06b3a1a85e18259e7"> 3916</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_OPCODE_SHIFT))&amp;ENET_OPD_OPCODE_MASK)</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">/* IAUR Bit Fields */</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2883158c5de2f27f29274ce0251b2f81"> 3918</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga305ef40dd7fb1f6e7e0f4ba815db5210"> 3919</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   0u</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaadf9d6653b2bade021b6b5ebd5a463b0"> 3920</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_WIDTH                   32u</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43bd5e0645a476549c8662de0249e426"> 3921</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IAUR_IADDR1_SHIFT))&amp;ENET_IAUR_IADDR1_MASK)</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">/* IALR Bit Fields */</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae646937c25a2d20a02a2afc7937f9f97"> 3923</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadbb5d746c302629f7ed6dab197c0ed89"> 3924</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   0u</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0eecb5d0373221d69657109e9059c7e1"> 3925</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_WIDTH                   32u</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18aa21555b866b9c80f3e29a43b650cc"> 3926</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IALR_IADDR2_SHIFT))&amp;ENET_IALR_IADDR2_MASK)</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment">/* GAUR Bit Fields */</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ae8043e613c7d0e8962e60b02b9bb04"> 3928</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38d4ad90575393e3e79e9436421a71b4"> 3929</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   0u</span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga08e7f8f58d0e38cae74a82d78b6f6959"> 3930</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_WIDTH                   32u</span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18686df13fea6ddef8e4e7583648df89"> 3931</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GAUR_GADDR1_SHIFT))&amp;ENET_GAUR_GADDR1_MASK)</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">/* GALR Bit Fields */</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e26a6cd7140a83bfb1209d2359f3442"> 3933</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga972b44abee90b40667709db22c6263a1"> 3934</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   0u</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5f69ce7fb2b46344bcc5b09194c8d3f6"> 3935</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_WIDTH                   32u</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac34b31c0ced54db9a6d54a2ba5151cad"> 3936</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GALR_GADDR2_SHIFT))&amp;ENET_GALR_GADDR2_MASK)</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">/* TFWR Bit Fields */</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabf947dfd1da7311bb46602d7415a343d"> 3938</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      0x3Fu</span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga20649e66e27490be23302b4c87e979b8"> 3939</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     0u</span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9e9f491d0448cdc4102cc2d6d464e992"> 3940</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_WIDTH                     6u</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga577c730841ebdcb31dad8bf4a8d864bb"> 3941</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_TFWR_SHIFT))&amp;ENET_TFWR_TFWR_MASK)</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbad9065556d81ffdbabd31915eb15b9"> 3942</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    0x100u</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b3c1b7265098b5395df3ed3679058a0"> 3943</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   8u</span></div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf3d85f197b09b8d689e55a4099973a83"> 3944</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_WIDTH                   1u</span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafb8456e0b24289107e8d85911cb5b4af"> 3945</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_STRFWD_SHIFT))&amp;ENET_TFWR_STRFWD_MASK)</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">/* RDSR Bit Fields */</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab49b1d2ba8d51579828593849f9f9f0d"> 3947</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1afaef178575034556d8e580d5fe0c84"> 3948</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              3u</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e4d7c2630603da5c2622dfb414f9639"> 3949</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_WIDTH              29u</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga49d871cbe8f6320beb777362b427fea6"> 3950</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDSR_R_DES_START_SHIFT))&amp;ENET_RDSR_R_DES_START_MASK)</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">/* TDSR Bit Fields */</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fd3699cfea6036741e57fde2c14259b"> 3952</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga46f0734fb316af30bafaaaf1f33cc24a"> 3953</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              3u</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga020ab01c4dc1e8edce659274844522e8"> 3954</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_WIDTH              29u</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga53841baf2c5ce76e02763f85cb9bca43"> 3955</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDSR_X_DES_START_SHIFT))&amp;ENET_TDSR_X_DES_START_MASK)</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">/* MRBR Bit Fields */</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga376edb2860d9c55545ca78616f7d81f3"> 3957</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                0x3FF0u</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97d12f7cd393b851484d3bbdcd4614b2"> 3958</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               4u</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38e8521630323f14ddda64c2912b16b8"> 3959</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_WIDTH               10u</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga236137ed06ec6b5e9bab8e945351da71"> 3960</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MRBR_R_BUF_SIZE_SHIFT))&amp;ENET_MRBR_R_BUF_SIZE_MASK)</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">/* RSFL Bit Fields */</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga415bf81c3a615e8ee3c7cd5dddc5a9a2"> 3962</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           0xFFu</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d10ff4a7b7abbe2f089ccc4dddcdd46"> 3963</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          0u</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga49abb868640ca1f1ddece3ce6e266aeb"> 3964</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_WIDTH          8u</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8fab46c0b08cc69ffba1bdce893dc57e"> 3965</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSFL_RX_SECTION_FULL_SHIFT))&amp;ENET_RSFL_RX_SECTION_FULL_MASK)</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">/* RSEM Bit Fields */</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7efbed880ef6db92d0b5afa9584e4a55"> 3967</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          0xFFu</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd36b25a63e3ac019e1d718bb419f6b0"> 3968</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         0u</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf8ffaad8bc0d0398c1738147d4ab7e69"> 3969</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_WIDTH         8u</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9332cfad9880fac4809423931950e77"> 3970</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2c9b27e42f02634896fac03a23270054"> 3971</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_MASK        0x1F0000u</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4f6252fe71d82a4e4085cd0acf6893f8"> 3972</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT       16u</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaef012c0951c9c9ea693b4874f326cdee"> 3973</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_WIDTH       5u</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadc4c382b7cc6428be891cdb2ed74a688"> 3974</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_STAT_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_STAT_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/* RAEM Bit Fields */</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37982efb14bcd40ca10c696e7368dce2"> 3976</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           0xFFu</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad89e89d3db86bdebd82cba2f2994e4df"> 3977</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          0u</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaddc18230f4240e67dab62769c83866e8"> 3978</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_WIDTH          8u</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf15ad096303b974696f055666297cf38"> 3979</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&amp;ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/* RAFL Bit Fields */</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b79bb95900a65117a1e64a98e0ca741"> 3981</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            0xFFu</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b190ba30467b67b3d17589f3f193475"> 3982</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           0u</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4a8bcd02eaac5c8894449ef8e3382942"> 3983</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_WIDTH           8u</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab63ee8b6dcb24483573b2ef4d95c09e9"> 3984</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAFL_RX_ALMOST_FULL_SHIFT))&amp;ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">/* TSEM Bit Fields */</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2e0f28c4f62db96b87ef5ad97474613d"> 3986</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          0xFFu</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga246af0bfb3c58b0af12dc0baf7142256"> 3987</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         0u</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga89c4efadfa59080efadd6b86d6fa591d"> 3988</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_WIDTH         8u</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade2d164f1caaf77f9495ef0a25067e7e"> 3989</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&amp;ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">/* TAEM Bit Fields */</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga477a6ff29213fd6111ad7c072547a40d"> 3991</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           0xFFu</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c41b19807f3598aa5cee0bf72c6c03f"> 3992</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          0u</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga54e08f1965b30972bdbeb464a504e196"> 3993</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_WIDTH          8u</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga985ae361e883de48b09f629a84cff541"> 3994</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&amp;ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment">/* TAFL Bit Fields */</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae28ae12fc0e108d7d8d82efce1d3d016"> 3996</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            0xFFu</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8667ed29a0d85d764598142ed22744c9"> 3997</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           0u</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0baee7ed490622f1b583015ac6134cc5"> 3998</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_WIDTH           8u</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae7c579eb1b431bcaa54c840755d9dea0"> 3999</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAFL_TX_ALMOST_FULL_SHIFT))&amp;ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/* TIPG Bit Fields */</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga762834c2d579052c47b81ddf501514e1"> 4001</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_MASK                       0x1Fu</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabab61fb9b318b0019d086418cc90f1f7"> 4002</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      0u</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5cfcf8cf93ab38e04b286c4789216c86"> 4003</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_WIDTH                      5u</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7414200ac00eb81e47fa4f8edf6dbc68"> 4004</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TIPG_IPG_SHIFT))&amp;ENET_TIPG_IPG_MASK)</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment">/* FTRL Bit Fields */</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05457257c070632d99a2691b0859b4a9"> 4006</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  0x3FFFu</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde46c4ee41f8745b475d4d715455332"> 4007</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 0u</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae766855ea5c9ae49027833787a68b640"> 4008</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_WIDTH                 14u</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b2ab08109ba85730009d0705983cb1"> 4009</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_FTRL_TRUNC_FL_SHIFT))&amp;ENET_FTRL_TRUNC_FL_MASK)</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">/* TACC Bit Fields */</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga88e7d546b2d5198aaecb2755eeaca679"> 4011</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   0x1u</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad6be72a0d8613b7d2e2a173821caf724"> 4012</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  0u</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4c0b47810aa6f400b087812ac9785e8f"> 4013</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_WIDTH                  1u</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga10766fc4a1f7bfd05bca5187f5e6aa2d"> 4014</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TACC_SHIFT16_SHIFT))&amp;ENET_TACC_SHIFT16_MASK)</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae79332fd3040e628268621a4525f8ce1"> 4015</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     0x8u</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf007c15a11d87397188a6d940575309f"> 4016</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    3u</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafc09d0a7ba4e674e53cbd0bda8d85829"> 4017</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_WIDTH                    1u</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaac7b5a8ff02a50330d14ddb1b74964e1"> 4018</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TACC_IPCHK_SHIFT))&amp;ENET_TACC_IPCHK_MASK)</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad5d647fe5be39e4571d94f84415f4613"> 4019</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    0x10u</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1ab45d57f4375fd64bc08ca9cb53341b"> 4020</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   4u</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafc854f62124762f749d361b962a6b4e3"> 4021</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_WIDTH                   1u</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac97bc66334d681b22a2e66614d0f0900"> 4022</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TACC_PROCHK_SHIFT))&amp;ENET_TACC_PROCHK_MASK)</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment">/* RACC Bit Fields */</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafe0e825e683582136a9e9c723b59119a"> 4024</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_MASK                    0x1u</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad53cc0a7d4324a869efd43688f6bb88e"> 4025</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   0u</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8fc3831509f43d5335449fd1b80caad7"> 4026</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_WIDTH                   1u</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e7a1a1f2dfcbc219403e8aa2fd32f45"> 4027</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_PADREM_SHIFT))&amp;ENET_RACC_PADREM_MASK)</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa80ccc3df7b2b157efa6363fa2cbb66f"> 4028</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     0x2u</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdb8d85ecbbc4e98709f880277fd4e3c"> 4029</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    1u</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab149658157375cde161232a707cff81e"> 4030</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_WIDTH                    1u</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2d1116e4f9d9b1265fea900b984167d9"> 4031</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_IPDIS_SHIFT))&amp;ENET_RACC_IPDIS_MASK)</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga853ee7c551a69a87b8bb9feb9e6bcd42"> 4032</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    0x4u</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5fc6d1cec21b565a6c3a6fba5b9b61a4"> 4033</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   2u</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaa0b3c561a7b3bff86d504e3e8987908"> 4034</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_WIDTH                   1u</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58929dc293f313e3ca2fe570dd549f14"> 4035</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_PRODIS_SHIFT))&amp;ENET_RACC_PRODIS_MASK)</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga591e216898eadc84023405031bd74543"> 4036</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   0x40u</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga64a03ab6a1228c5c8f9cad7d7b9444da"> 4037</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  6u</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7926c3575f4a00eab43dbad30e350d0c"> 4038</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_WIDTH                  1u</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga145e64410ed82a6263ac27a0d8394461"> 4039</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_LINEDIS_SHIFT))&amp;ENET_RACC_LINEDIS_MASK)</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac74a3eea05cf48034e6891edbbf92428"> 4040</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   0x80u</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa96c07fba3d15bc1cdd32bd4f7b94998"> 4041</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  7u</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9dd677a6e0ed0031431eb5b1ad3fe494"> 4042</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_WIDTH                  1u</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf12b174b07f9fc047e72dce4f0b13e79"> 4043</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_SHIFT16_SHIFT))&amp;ENET_RACC_SHIFT16_MASK)</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">/* RMON_T_PACKETS Bit Fields */</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae18bf5610b11cd5c5418e426bfc9faf"> 4045</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_MASK          0xFFFFu</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaedbb5b49e8c1f579fb37ff45c77739b1"> 4046</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_SHIFT         0u</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga95e1fa467fbf718c362896865dd26822"> 4047</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_WIDTH         16u</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e671cdf2c95c8dfd6c9260b47360901"> 4048</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_PACKETS_TXPKTS_SHIFT))&amp;ENET_RMON_T_PACKETS_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="comment">/* RMON_T_BC_PKT Bit Fields */</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga025847a04f4151ea174abb193896779d"> 4050</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_MASK           0xFFFFu</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga85a6d86c558cd12bad95c0bd1fa9ac42"> 4051</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT          0u</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga852e56e11c464bef79d60746cb0447da"> 4052</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_WIDTH          16u</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga44c8eef437f06566360fde04150c385c"> 4053</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_BC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_BC_PKT_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">/* RMON_T_MC_PKT Bit Fields */</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf3856023c28aa2585937b9b2e3e46fcd"> 4055</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_MASK           0xFFFFu</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b480910d2725a8c75b23a0327898400"> 4056</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT          0u</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b28bc9609b565779e23b270719fa484"> 4057</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_WIDTH          16u</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacb7fa6647506149367368bd1abcdc94e"> 4058</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_MC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_MC_PKT_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">/* RMON_T_CRC_ALIGN Bit Fields */</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacccd1e251e3c6aa0159af65a0aee2772"> 4060</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2736c6ffc11baa5ce09a120c967841e1"> 4061</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT       0u</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafb7cda0d2a808b0e98d71992d2ee5a9c"> 4062</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_WIDTH       16u</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga46c296756912f29ddce9f6c181f6790d"> 4063</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT))&amp;ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">/* RMON_T_UNDERSIZE Bit Fields */</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac79ab5e21dda24e10c602a553f1096bb"> 4065</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e9b9d2818563f7ddb3d266af3e5bbfd"> 4066</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT       0u</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga359120034fcf0fb0887706de2e1a1c44"> 4067</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_WIDTH       16u</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga90299d138525aced7aee63953319e8f4"> 4068</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">/* RMON_T_OVERSIZE Bit Fields */</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac24da13e75404927ddc2e7a9f1dc9134"> 4070</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_MASK         0xFFFFu</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa57896dafe9204df8f2d835281f03114"> 4071</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT        0u</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1d51f24c4ac86a7f94cc16312fe49311"> 4072</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_WIDTH        16u</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5e08d883d3486d606c248666912ac051"> 4073</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">/* RMON_T_FRAG Bit Fields */</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga165675b1bc4ead102b209af312a64e30"> 4075</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_MASK             0xFFFFu</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaab8a0b71f5d34f28a4fc9c1cefd6c21"> 4076</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_SHIFT            0u</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9b1fa0d0187d894178355c3eddc079ab"> 4077</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_WIDTH            16u</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga010507349cf682b907697293a4302774"> 4078</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_FRAG_TXPKTS_SHIFT))&amp;ENET_RMON_T_FRAG_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment">/* RMON_T_JAB Bit Fields */</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94c366b90093533c7f2149d62fa72133"> 4080</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac8ba73230f05449d87137e0a0c32d72a"> 4081</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_SHIFT             0u</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga51425daaf092a469ec0d3fa5e798208b"> 4082</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_WIDTH             16u</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga708fa1bfbc3cf03da5b4beb7a24b8e67"> 4083</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_JAB_TXPKTS_SHIFT))&amp;ENET_RMON_T_JAB_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment">/* RMON_T_COL Bit Fields */</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2acdc948ff9f17ae66ed9efd053cf3f4"> 4085</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga04f557da802770a52c52f3e7eda944de"> 4086</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_SHIFT             0u</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga19e528b775e23b0e5acff6ca9f77a97d"> 4087</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_WIDTH             16u</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e3dd240f2ffd82851fe62e850caa39a"> 4088</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_COL_TXPKTS_SHIFT))&amp;ENET_RMON_T_COL_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment">/* RMON_T_P64 Bit Fields */</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1db32099fbc7f82b96894eceb27fadc7"> 4090</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac06c1d984f1ef4f7fe433830c0c45398"> 4091</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_SHIFT             0u</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga70ad597f9ca081c92cdee6c4685e1d89"> 4092</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_WIDTH             16u</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabad226cdad5fe7803f060d4379980bd2"> 4093</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P64_TXPKTS_SHIFT))&amp;ENET_RMON_T_P64_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="comment">/* RMON_T_P65TO127 Bit Fields */</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaebb8723106917311976e5e457d535e81"> 4095</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_MASK         0xFFFFu</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga76051106460eb4da2d6c1349785902bf"> 4096</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_SHIFT        0u</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga203b89d52165f425054d05c243cd3cb3"> 4097</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_WIDTH        16u</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6a23d4dd439429ea0e8393c80a1b540"> 4098</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P65TO127_TXPKTS_SHIFT))&amp;ENET_RMON_T_P65TO127_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">/* RMON_T_P128TO255 Bit Fields */</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd52bd7bd4b45906ad5f62ca31f3edda"> 4100</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ff37e25aa7ff61367f6637d29189b89"> 4101</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_SHIFT       0u</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2551d6f0ac74c6c19c0996939f8c3eee"> 4102</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_WIDTH       16u</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5d941cee86d2827cbbb7a52cbb771dd"> 4103</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P128TO255_TXPKTS_SHIFT))&amp;ENET_RMON_T_P128TO255_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">/* RMON_T_P256TO511 Bit Fields */</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga85bc090787f3d1078d6f9181f4bbb671"> 4105</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae24403acde1f82a26d37e32743c259cf"> 4106</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_SHIFT       0u</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7a9697e7f58b09a39b006f4b3d561e40"> 4107</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_WIDTH       16u</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab00f7d9c011f220e5022eda482c3d411"> 4108</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P256TO511_TXPKTS_SHIFT))&amp;ENET_RMON_T_P256TO511_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment">/* RMON_T_P512TO1023 Bit Fields */</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf14272bdf0f12949bf600b571553adcb"> 4110</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_MASK       0xFFFFu</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4a580b8a12cf238b78636beddc069555"> 4111</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT      0u</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae041d8bafbf5784b021d2f0b5b375eb6"> 4112</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_WIDTH      16u</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga22c752d3df4c9638eae841367dcd8e04"> 4113</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P512TO1023_TXPKTS_SHIFT))&amp;ENET_RMON_T_P512TO1023_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">/* RMON_T_P1024TO2047 Bit Fields */</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga874fdbd030f1c4a977a7f989cb316a6c"> 4115</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_MASK      0xFFFFu</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec4f9a8714bcb59e866d0e64b70f0fde"> 4116</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT     0u</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5083ff8ff981779b092861a6cb001dcd"> 4117</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_WIDTH     16u</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7d34dedcf25d5b7973dc87c620f61e75"> 4118</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT))&amp;ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment">/* RMON_T_P_GTE2048 Bit Fields */</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6727e73f1f19091ffc8c3677c27cf51c"> 4120</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8ebafd824d8947f833675eeed78a3fb1"> 4121</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT       0u</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8b99d5e093d7584618f22632c566fecc"> 4122</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_WIDTH       16u</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa17d4f1013a6f284d558190f7aab76ac"> 4123</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT))&amp;ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">/* RMON_T_OCTETS Bit Fields */</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5ad525f27fd78ec68eefefbff4b87b3a"> 4125</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd37d2d1ea131990ecfbae1a3c933f92"> 4126</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_SHIFT          0u</span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ea19d3ff5a29ba803899170fb436770"> 4127</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_WIDTH          32u</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga26928891c693eebf6309fdb2e2152615"> 4128</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OCTETS_TXOCTS_SHIFT))&amp;ENET_RMON_T_OCTETS_TXOCTS_MASK)</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">/* IEEE_T_FRAME_OK Bit Fields */</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga23f952e4fec141cb90d9847d74dd50f0"> 4130</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab12c920d9e9f6383e5981fb59764e3a9"> 4131</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT         0u</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58c5fc32baa4d1872856581a037216e7"> 4132</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_WIDTH         16u</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0d9fd1a5ed3e423377b644d61c9ee6a4"> 4133</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_FRAME_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">/* IEEE_T_1COL Bit Fields */</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7306aeb15187e2182972050a1dad04f1"> 4135</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5d76cc219ed04226ca7b8049d9acf2d6"> 4136</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_SHIFT             0u</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ba6c1df9283a099d4a2f53926a35a6f"> 4137</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_WIDTH             16u</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae4425db78c38e5e711a6fbcf76808d9d"> 4138</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_1COL_COUNT_SHIFT))&amp;ENET_IEEE_T_1COL_COUNT_MASK)</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/* IEEE_T_MCOL Bit Fields */</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c5aa3e3b3754724a33b871ec266dfae"> 4140</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafc71cbe43a3a04af9ab56efe38f08b82"> 4141</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_SHIFT             0u</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa4e5ce0af66aad37fb91f428f3ade653"> 4142</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_WIDTH             16u</span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4cc2d69b86d1de93eb581bb43d37b243"> 4143</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_MCOL_COUNT_MASK)</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment">/* IEEE_T_DEF Bit Fields */</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa51a7b5a53afb1d47cba1d900f9bf34f"> 4145</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabbce06689e842f4caf2a19b2df8893c6"> 4146</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_SHIFT              0u</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa042ab7dda57a0006e2c6318379a5670"> 4147</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_WIDTH              16u</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31ed2c1faca96c342cc4f2f9cc304d23"> 4148</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_DEF_COUNT_SHIFT))&amp;ENET_IEEE_T_DEF_COUNT_MASK)</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="comment">/* IEEE_T_LCOL Bit Fields */</span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga041ada9082f15cabd8d535dba84fbfba"> 4150</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2c352d386efb6087a1449f6ff8e49e28"> 4151</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_SHIFT             0u</span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga076147b22da71ecbedc7f64d956417b6"> 4152</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_WIDTH             16u</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b0b578f77880f92db4d4515d5307a67"> 4153</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_LCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_LCOL_COUNT_MASK)</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">/* IEEE_T_EXCOL Bit Fields */</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b5fe7076adb4e19e1271ca3f6f27d16"> 4155</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0ed20dee5a8a4ad851053c9bb9359e8"> 4156</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_SHIFT            0u</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01e44c7896a6c1ac80fea74648394eca"> 4157</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_WIDTH            16u</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa05aef85a08b9877b13aa21b4b414443"> 4158</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_EXCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_EXCOL_COUNT_MASK)</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">/* IEEE_T_MACERR Bit Fields */</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga36adf7b60171de45b210bfdec494e6a4"> 4160</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga29ab60c8c05b2a4081ecdafe9cfa8b40"> 4161</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_SHIFT           0u</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaffca2fa7be456774e61dcc66c2d14fb0"> 4162</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_WIDTH           16u</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga712a08e94df6987bb200e27b72044213"> 4163</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_T_MACERR_COUNT_MASK)</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">/* IEEE_T_CSERR Bit Fields */</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0672cfe66f04b84789c73a1eeb66ade"> 4165</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad924e12885d92c79e4ef3ec41026f929"> 4166</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_SHIFT            0u</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4cdf2f93112bd198642e18c8d4a3f68f"> 4167</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_WIDTH            16u</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaecf8a547340b8a07699467f79f3989fc"> 4168</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_CSERR_COUNT_SHIFT))&amp;ENET_IEEE_T_CSERR_COUNT_MASK)</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">/* IEEE_T_SQE Bit Fields */</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad90b80746e8b97a2b512c43df4e16a4c"> 4170</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae05cd4fde286ecbf36aa8d9021a7dcc6"> 4171</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT_SHIFT              0u</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeed5e60ce5d830deda14b05f07b09331"> 4172</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT_WIDTH              16u</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga83cc4119355cf5b8d75af22231c7fd9d"> 4173</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_SQE_COUNT_SHIFT))&amp;ENET_IEEE_T_SQE_COUNT_MASK)</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment">/* IEEE_T_FDXFC Bit Fields */</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab017cc2737c10a8709398a3a47dc3ade"> 4175</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga122b6e4e5176d31a1f66b7f04c18826f"> 4176</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_SHIFT            0u</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9e855780fb934c86a7d91795e07da8bd"> 4177</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_WIDTH            16u</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c8fc6886dc17857025cdbc8da521a39"> 4178</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_T_FDXFC_COUNT_MASK)</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment">/* IEEE_T_OCTETS_OK Bit Fields */</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f934fd96f95ccb0d4faa6c215f86cf7"> 4180</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga56ee9e359f04a1e6250f1fb5bf0ce288"> 4181</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT        0u</span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2048a1c4372141e4c251937a0cbffe28"> 4182</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_WIDTH        32u</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga69bb269ecd63f2cf3d274f4e3bcccb9f"> 4183</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">/* RMON_R_PACKETS Bit Fields */</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaffeecf969d5f86c7d84c936ea078e859"> 4185</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_MASK           0xFFFFu</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf03a05af7b6a3435e843eef9f55d8bba"> 4186</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_SHIFT          0u</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c332819dca45e665c01e64c8ca225fd"> 4187</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_WIDTH          16u</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6564e8eb4dfe2940b5233b17edea14a4"> 4188</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_PACKETS_COUNT_SHIFT))&amp;ENET_RMON_R_PACKETS_COUNT_MASK)</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">/* RMON_R_BC_PKT Bit Fields */</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaea4e90fb7dfef377bdfbd1ec0591c1a9"> 4190</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaadc28d495f1451106da4fcb1e2833ea"> 4191</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_SHIFT           0u</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd09b895caf7e8bf1c0196376292fa25"> 4192</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_WIDTH           16u</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad997cfc2457658dabbd489f83129f403"> 4193</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_BC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_BC_PKT_COUNT_MASK)</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">/* RMON_R_MC_PKT Bit Fields */</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaffc93969b103038343e11847c1dd49f0"> 4195</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2bd574ecd5d63b6c391f9db9c33a22f6"> 4196</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_SHIFT           0u</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga96d2543ec11b9f2d9381936f4a1ec8a3"> 4197</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_WIDTH           16u</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8407d8b93947fd3cb51d75cbc605c48d"> 4198</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_MC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_MC_PKT_COUNT_MASK)</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment">/* RMON_R_CRC_ALIGN Bit Fields */</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga281a3f038fe24ee481f4b620968e402f"> 4200</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade379ca6709a28dd3014b9c0062145de"> 4201</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT        0u</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8684501a1eaff77a0e4db3134fd4b95c"> 4202</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_WIDTH        16u</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7ae15afbb7439b8f9879f90331f3679e"> 4203</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT))&amp;ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">/* RMON_R_UNDERSIZE Bit Fields */</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a24b45ac31e9bb082d18e378e634dad"> 4205</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaea02d213bcae36ffe06ff62931d8af0d"> 4206</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT        0u</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0f80ec8a3c236a7d22614d8d1715ae16"> 4207</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_WIDTH        16u</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7cdec7b69c65dc05143f3f864e6bbc4"> 4208</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_UNDERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_UNDERSIZE_COUNT_MASK)</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">/* RMON_R_OVERSIZE Bit Fields */</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d8f160025d5d600fd7206e6fc762fc1"> 4210</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3e279c65a9e7d91eef6b4f228c028f47"> 4211</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_SHIFT         0u</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga414062dc6063a0e788f1a449130db9f8"> 4212</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_WIDTH         16u</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5c81ea4fdcc881701c632c99e58a341"> 4213</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OVERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_OVERSIZE_COUNT_MASK)</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="comment">/* RMON_R_FRAG Bit Fields */</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5f5c83f39cebf731ec8d463d94ce3f03"> 4215</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5ef532dea7d45ccc23afff7d7c17c16f"> 4216</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_SHIFT             0u</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b68198f52fcc9cb73d940eba8f417e9"> 4217</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_WIDTH             16u</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga83e66016eed8916198ebd6604af4e1aa"> 4218</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_FRAG_COUNT_SHIFT))&amp;ENET_RMON_R_FRAG_COUNT_MASK)</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">/* RMON_R_JAB Bit Fields */</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga838c0d34688a6347e786a3a66de2fc66"> 4220</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec7a433149507aefe611734ae19e7878"> 4221</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_SHIFT              0u</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab481030385d030f9b91586177fbde536"> 4222</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_WIDTH              16u</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf4a53632e9204c3fa6b812bb2c924976"> 4223</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_JAB_COUNT_SHIFT))&amp;ENET_RMON_R_JAB_COUNT_MASK)</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="comment">/* RMON_R_P64 Bit Fields */</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga68d9c25cccce4ef0703577bf06b5bb58"> 4225</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf011d25e6625c11c485b9081f2b9a611"> 4226</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_SHIFT              0u</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga329e9f75df73199478858b2a6ac2d396"> 4227</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_WIDTH              16u</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8504b7e1afe4a8f7f4d660ce32a0bb60"> 4228</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P64_COUNT_SHIFT))&amp;ENET_RMON_R_P64_COUNT_MASK)</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/* RMON_R_P65TO127 Bit Fields */</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a632b9df359a8efad215ab90dc33157"> 4230</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac93f4bae8a600e98833a132aa02065a0"> 4231</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_SHIFT         0u</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9be31236785eca381492607b321530df"> 4232</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_WIDTH         16u</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38f2ba6958a5e0b6b5b4d147037e0c78"> 4233</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P65TO127_COUNT_SHIFT))&amp;ENET_RMON_R_P65TO127_COUNT_MASK)</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment">/* RMON_R_P128TO255 Bit Fields */</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2d2913a282b447ccbf47ab61daa15197"> 4235</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad89a09873f7fb8686264696f1bf396ea"> 4236</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_SHIFT        0u</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga20bfc5674e738f2444a330271cfb2082"> 4237</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_WIDTH        16u</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab372fe7172a4f45b6c4213ba33fbc596"> 4238</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P128TO255_COUNT_SHIFT))&amp;ENET_RMON_R_P128TO255_COUNT_MASK)</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="comment">/* RMON_R_P256TO511 Bit Fields */</span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e2ba73bff150ae6ebad2d1b312a6ba2"> 4240</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga884a28c733b9e8454b467dabce9d1059"> 4241</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_SHIFT        0u</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga92b227b8a9523b39fdac1030814f8e1a"> 4242</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_WIDTH        16u</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacf7caa034e550af1f45e8821dcebcb0e"> 4243</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P256TO511_COUNT_SHIFT))&amp;ENET_RMON_R_P256TO511_COUNT_MASK)</span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="comment">/* RMON_R_P512TO1023 Bit Fields */</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0b38c45c87433335a5cc1e65eaca9f67"> 4245</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_MASK        0xFFFFu</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2cc28edd9bf71e3f65d514fd9e1ba3ba"> 4246</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_SHIFT       0u</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad8fa300021737f567125c76126d4b2dd"> 4247</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_WIDTH       16u</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga116549b0b0b2c1813d9ffc1f6657a07d"> 4248</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P512TO1023_COUNT_SHIFT))&amp;ENET_RMON_R_P512TO1023_COUNT_MASK)</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment">/* RMON_R_P1024TO2047 Bit Fields */</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9e6dbfdcd74c5b14ff7987973c952753"> 4250</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_MASK       0xFFFFu</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacf33c89b25640b4d44a0cc1a7e8ee178"> 4251</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_SHIFT      0u</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga593e5d31837595407f5e0738bfed23a6"> 4252</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_WIDTH      16u</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga48a1c9b8f8ca8200a90af7f0b7948e27"> 4253</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P1024TO2047_COUNT_SHIFT))&amp;ENET_RMON_R_P1024TO2047_COUNT_MASK)</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">/* RMON_R_P_GTE2048 Bit Fields */</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf5df4a669f61146ee44ed2f49360b952"> 4255</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga904cd13cbfecbb28ad3eb52c05fd3df0"> 4256</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_SHIFT        0u</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18a3aa004fc6abaa816a0c8214676698"> 4257</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_WIDTH        16u</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa844aadcdf419a7c56585c6b46e08652"> 4258</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P_GTE2048_COUNT_SHIFT))&amp;ENET_RMON_R_P_GTE2048_COUNT_MASK)</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">/* RMON_R_OCTETS Bit Fields */</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31948c93e2594b779db5084f7c65a294"> 4260</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_MASK            0xFFFFFFFFu</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga048e6dcb8662f710b44101a65f6bc6c8"> 4261</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_SHIFT           0u</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga201f97b5c8e556e12dfcec7ea36ae206"> 4262</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_WIDTH           32u</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9c8d0f6539dace79465f4e616914072c"> 4263</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OCTETS_COUNT_SHIFT))&amp;ENET_RMON_R_OCTETS_COUNT_MASK)</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="comment">/* IEEE_R_DROP Bit Fields */</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga40514ce83587f1cd466ecbe7b007e571"> 4265</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadfe517b4bb1358a8934a04c3bfe94d9d"> 4266</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_SHIFT             0u</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa433e0865484e183556de85e1dce197e"> 4267</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_WIDTH             16u</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga949d161e892827ef0d58e6dc6597885b"> 4268</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_DROP_COUNT_SHIFT))&amp;ENET_IEEE_R_DROP_COUNT_MASK)</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">/* IEEE_R_FRAME_OK Bit Fields */</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga61cc0d2a38667a1263e2233c7f9a4270"> 4270</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18b9d145aab58ab10347846c95e949a3"> 4271</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT         0u</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga713d15ad739237ba3735ac6db608bae8"> 4272</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_WIDTH         16u</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaad53aabe1c637f933cde5311c9042ac7"> 4273</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_FRAME_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment">/* IEEE_R_CRC Bit Fields */</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58cf98c5746ff20054f1870ab0c9bc5e"> 4275</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga68234049dc9eac210f0412acb75b5aad"> 4276</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_SHIFT              0u</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad5b69a2816fde5c4f48dafd5a0456ece"> 4277</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_WIDTH              16u</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5f2922a546db478712a69bde97e43507"> 4278</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_CRC_COUNT_SHIFT))&amp;ENET_IEEE_R_CRC_COUNT_MASK)</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">/* IEEE_R_ALIGN Bit Fields */</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43a415932380ce1dd7a3c8dded1421a7"> 4280</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6a0f2d8593a546427d3f84a22dc05343"> 4281</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_SHIFT            0u</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4e838f237514f91df8042da68a6b4523"> 4282</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_WIDTH            16u</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e6197d91cb433929a390c9355a43673"> 4283</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_ALIGN_COUNT_SHIFT))&amp;ENET_IEEE_R_ALIGN_COUNT_MASK)</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">/* IEEE_R_MACERR Bit Fields */</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec114f8a37da297fa258d22d3d275def"> 4285</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga80d5b1a8081a8c2f0601dea66aeb5d04"> 4286</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_SHIFT           0u</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1bdc9d0c918e30f8f59d00e263251031"> 4287</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_WIDTH           16u</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaefde5abf1a53c9ab231f653876924e7f"> 4288</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_R_MACERR_COUNT_MASK)</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="comment">/* IEEE_R_FDXFC Bit Fields */</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae1bb815cfd879ec0c78889dfcb089247"> 4290</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31cd2bb10ff9c6d13dc7fede6f4d54d3"> 4291</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_SHIFT            0u</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4de7f517701d6bc14b1e81f73d9a54bf"> 4292</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_WIDTH            16u</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7ca7799d3ca80b9a7927af20025f6cf9"> 4293</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_R_FDXFC_COUNT_MASK)</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="comment">/* IEEE_R_OCTETS_OK Bit Fields */</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0a6815c67b330a4261dae4a7da445b5"> 4295</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a406cf6c9e91cc4a0217bd3f885ab05"> 4296</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT        0u</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b7f7275ac0af94fc10b99141c1d6c73"> 4297</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_WIDTH        32u</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga45f6f91b88631d8bf05f2fdf05687bde"> 4298</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="comment">/* ATCR Bit Fields */</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad410926040b6756be05d2278d21dea59"> 4300</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_MASK                        0x1u</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf76be9f51320e23fe6b987d73a2b167b"> 4301</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       0u</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6a312740907eb5b61d1992a9787b47f1"> 4302</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_WIDTH                       1u</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01d87ff19153d33dfc627d877598e9cf"> 4303</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_EN_SHIFT))&amp;ENET_ATCR_EN_MASK)</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga101674b5d969a97f418b6e7e60b4814d"> 4304</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     0x4u</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace9d24d80cada8d29ddfc2d9c97595ba"> 4305</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    2u</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga08dc60eca2a7316afd2d2eab96c80c10"> 4306</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_WIDTH                    1u</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae45961517c891bea3614e3fe899e3820"> 4307</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_OFFEN_SHIFT))&amp;ENET_ATCR_OFFEN_MASK)</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga95712a56ae929380d83cd69b67781877"> 4308</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    0x8u</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeee97384c53d1b0f6cd3780fd1d2f1db"> 4309</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   3u</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0f2f5e4b3c61b83f573109f26e87762c"> 4310</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_WIDTH                   1u</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae3f070e07d758da60799196c25741552"> 4311</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_OFFRST_SHIFT))&amp;ENET_ATCR_OFFRST_MASK)</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c11ce9b10275a6765a5ede784b2bf1f"> 4312</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     0x10u</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa3174823ddaff2166b78849f64a51785"> 4313</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    4u</span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae53ba6cc3c046335335ceb5327d85b79"> 4314</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_WIDTH                    1u</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1091496fd32993d910d709d8c414f529"> 4315</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_PEREN_SHIFT))&amp;ENET_ATCR_PEREN_MASK)</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga77bb996851465816022bc4775156bcfc"> 4316</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    0x80u</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga132378b49192464e6f7f3246b9c07d11"> 4317</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   7u</span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga36bf1ba874062a533ff9afde02d0cbc4"> 4318</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_WIDTH                   1u</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c098de31ee5e0aa1ed308f974c02d6b"> 4319</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_PINPER_SHIFT))&amp;ENET_ATCR_PINPER_MASK)</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3a0c41e65b6be0a4ecf7952cd4ba33a9"> 4320</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   0x200u</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5920e6dc52564ba30bf8426b5cc14071"> 4321</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  9u</span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacad962fc38e338963527d63ebe1c5fee"> 4322</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_WIDTH                  1u</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaedbb7f2e82bd30cdafd3932e62141be1"> 4323</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_RESTART_SHIFT))&amp;ENET_ATCR_RESTART_MASK)</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd8fe80e2e9c0c195beaf224632d0e65"> 4324</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   0x800u</span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad427aa0f3d7b6595aaf79996904fe1ff"> 4325</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  11u</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f88ec239ccd93770dc7f2a773b79fee"> 4326</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_WIDTH                  1u</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa25d97b4efa480df42f7ac807f778ae7"> 4327</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_CAPTURE_SHIFT))&amp;ENET_ATCR_CAPTURE_MASK)</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga183333c88147503540c9c79d092d5799"> 4328</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     0x2000u</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac12640c8f8383b91eafd801f7d13f218"> 4329</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    13u</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0720279a17166d7a51526de262a053c2"> 4330</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_WIDTH                    1u</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7232269d4f5884cec1e4d8eac651b42c"> 4331</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_SLAVE_SHIFT))&amp;ENET_ATCR_SLAVE_MASK)</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">/* ATVR Bit Fields */</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2714eeb8f8fc55584ae1f08903279268"> 4333</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf39338513eb4396791bd615bac83c136"> 4334</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    0u</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad4181d5c2f2c6b50e4d64499fe434261"> 4335</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_WIDTH                    32u</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaccf108190376691ed3da804f145e3371"> 4336</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATVR_ATIME_SHIFT))&amp;ENET_ATVR_ATIME_MASK)</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment">/* ATOFF Bit Fields */</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71beb7d6b82e503c872b4ca86033742d"> 4338</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ee3bf7413489ccf980bb573591e692e"> 4339</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  0u</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga89b0b0856484ca6ae38c3624bc959f1e"> 4340</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_WIDTH                  32u</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5cf0d0c54f14f61d08d74f45edae8b40"> 4341</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATOFF_OFFSET_SHIFT))&amp;ENET_ATOFF_OFFSET_MASK)</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">/* ATPER Bit Fields */</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga86f89e80c9b16d19744517af3d775f57"> 4343</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadef7d222ae0f44afa4379b3a27e89978"> 4344</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  0u</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga12bb9c3bb4075e346f19a972b3c76f7c"> 4345</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_WIDTH                  32u</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab2418a9dfbf8e0b5c7dd20714c14f791"> 4346</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATPER_PERIOD_SHIFT))&amp;ENET_ATPER_PERIOD_MASK)</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">/* ATCOR Bit Fields */</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacbd6f1547546f95562a646e40ab095d3"> 4348</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_MASK                      0x7FFFFFFFu</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b25c79c73597f4700107d56a1cdcd91"> 4349</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     0u</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3f371e5303b137f79763c2ed6cbe39c3"> 4350</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_WIDTH                     31u</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97bb4a4c75d59a21afb9972077f03374"> 4351</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCOR_COR_SHIFT))&amp;ENET_ATCOR_COR_MASK)</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="comment">/* ATINC Bit Fields */</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga658c4082b327e6291ea190f5d2e7b8b6"> 4353</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_MASK                      0x7Fu</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga876ed9c5bafbfc5e251c600dc3b1af58"> 4354</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     0u</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3aa9c452c1d71b140d1f6b8c2c9f1583"> 4355</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_WIDTH                     7u</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d15793d8ec37eb9f5c397303276da52"> 4356</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_SHIFT))&amp;ENET_ATINC_INC_MASK)</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad06628842cadf9dd5423d8bc31c32745"> 4357</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 0x7F00u</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga804dc6e92567b82a7f104c250841d03d"> 4358</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                8u</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4c9ae435b8b52ef6663bc5222ff606a5"> 4359</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_WIDTH                7u</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab460295776472a46a57f683ee98f1928"> 4360</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_CORR_SHIFT))&amp;ENET_ATINC_INC_CORR_MASK)</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">/* ATSTMP Bit Fields */</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed2e3431a926b017dc138606295ff909"> 4362</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga32c08f5d3821f0f0ff1f40b4ec0de035"> 4363</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              0u</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec16427177a5938797b81a1738726c19"> 4364</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_WIDTH              32u</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaddba4ddcc6f73e074fa2cfae50028ac9"> 4365</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATSTMP_TIMESTAMP_SHIFT))&amp;ENET_ATSTMP_TIMESTAMP_MASK)</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="comment">/* TGSR Bit Fields */</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4b5286f5096d79e0c3a286ad49cf102"> 4367</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_MASK                       0x1u</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga636e49d8773de954ad946d32aa23eeb5"> 4368</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      0u</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31ddbd6f03f5b02f8d038e56cc0a408b"> 4369</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_WIDTH                      1u</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf3a27e32894b440da95d25d29f72710"> 4370</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF0_SHIFT))&amp;ENET_TGSR_TF0_MASK)</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7cc2fdb7c10440f4ea4974b225588da0"> 4371</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_MASK                       0x2u</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05bf6e9ffee285ca3fb130b9c8948fa5"> 4372</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      1u</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab51f0b88156c36f8141f6165854ad697"> 4373</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_WIDTH                      1u</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7643d2192a4b9626b2f5f6d448c14e01"> 4374</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF1_SHIFT))&amp;ENET_TGSR_TF1_MASK)</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bb5da9c3f3c88fc7784149aaf536e0c"> 4375</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_MASK                       0x4u</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8b692cdc1ae33167e75fc033385ea3f2"> 4376</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      2u</span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf21b73bc220bb16b5c48e0f8915411a"> 4377</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_WIDTH                      1u</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga728ca624d5b29012c3050e87fd0eb7e4"> 4378</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF2_SHIFT))&amp;ENET_TGSR_TF2_MASK)</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6346ae30393bacdf198cc24bbb538c4c"> 4379</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_MASK                       0x8u</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf027fca605976ae3ebfc79ba1ba3f0e4"> 4380</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      3u</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae81b30a52f27c6e1d3ed653897e8d218"> 4381</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_WIDTH                      1u</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaecbaccbc03057609ebe1d9881a41acf7"> 4382</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF3_SHIFT))&amp;ENET_TGSR_TF3_MASK)</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37a12f7e1bfb1e1c0a09b6664d09cde8"> 4384</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      0x1u</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b3d1ee96813bba32fb72ae120d7047"> 4385</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     0u</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3a236a5eda6124775c8c85e66cb9b3b6"> 4386</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_WIDTH                     1u</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae9d2cbcc587d22532aedd77745016d92"> 4387</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TDRE_SHIFT))&amp;ENET_TCSR_TDRE_MASK)</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd9d9ec96fb7eb23ef9b22525d632424"> 4388</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     0x3Cu</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf43c487f5c76a9af36293da5b3360865"> 4389</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    2u</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad8a898bffb6954eef738d96976a280ec"> 4390</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_WIDTH                    4u</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d37a6772d89ad0e435b06bae3ec125d"> 4391</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TMODE_SHIFT))&amp;ENET_TCSR_TMODE_MASK)</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a36ae4a9731e381fa9159387670143f"> 4392</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fcee5f4e7c9e5b69af4039ee4fa537"> 4393</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      6u</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaacdbe574c6be5f53632d99d91550512a"> 4394</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_WIDTH                      1u</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga26ee3b20a0e34a8bbe58acab1931c4be"> 4395</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TIE_SHIFT))&amp;ENET_TCSR_TIE_MASK)</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga79d70e9a593487d29ce2e6b9c9021c59"> 4396</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_MASK                        0x80u</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0ab6243262f645ae70f481ba9c33203"> 4397</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       7u</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga95a0729bfd5d2158aa34ae5f28eb1287"> 4398</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_WIDTH                       1u</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaa56823f6455c120c2106368cbb81200"> 4399</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TF_SHIFT))&amp;ENET_TCSR_TF_MASK)</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f9999013e2cb91eaf8ebbdc67ca9fe8"> 4401</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga72e171b218136489e1e0b5dcb7aefab7"> 4402</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      0u</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9a94da9b81d4549fa52f8d7617e8149f"> 4403</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_WIDTH                      32u</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b276385d78bf216e8b3c0efb45d2f87"> 4404</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCCR_TCC_SHIFT))&amp;ENET_TCCR_TCC_MASK)</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160; <span class="comment">/* end of group ENET_Register_Masks */</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160; </div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160; <span class="comment">/* end of group ENET_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160; </div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160; </div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">   -- ERM Peripheral Access Layer</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160; </div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a"> 4427</a></span>&#160;<span class="preprocessor">#define ERM_EARn_COUNT                           2u</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160; </div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html"> 4430</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a8fe50f18067c0ecfea3157c1720a671f"> 4431</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a8fe50f18067c0ecfea3157c1720a671f">CR0</a>;                               </div>
<div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#af18bafaac3b2ce682652a0ce35d863c5"> 4432</a></span>&#160;       uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a6b1ae6451d1d033739ba80154dab4aa6"> 4433</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a6b1ae6451d1d033739ba80154dab4aa6">SR0</a>;                               </div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#af5d62f7537cb7fff3930a3b62418fce4"> 4434</a></span>&#160;       uint8_t RESERVED_1[236];</div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#aaafc8f097baa38e6a29b751eb0b97316"> 4436</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_r_m___type.html#aaafc8f097baa38e6a29b751eb0b97316">EAR</a>;                               </div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;         uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a86042cc87e31487b47c9966fb485fa0a"> 4438</a></span>&#160;  } EARn[<a class="code" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a>];</div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga00b04fa1d6315ec7d27691bb82b94025"> 4439</a></span>&#160;} <a class="code" href="struct_e_r_m___type.html">ERM_Type</a>, *<a class="code" href="group___e_r_m___peripheral___access___layer.html#ga00b04fa1d6315ec7d27691bb82b94025">ERM_MemMapPtr</a>;</div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160; </div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gacf952fe88f8edea8a1dfed0e7ed3bec2"> 4442</a></span>&#160;<span class="preprocessor">#define ERM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160; </div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160; </div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="comment">/* ERM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gabd54b314b168bb0aa50aec1c8d2aa126"> 4447</a></span>&#160;<span class="preprocessor">#define ERM_BASE                                 (0x40018000u)</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga90d6a9e55fc1e6153acaa258590b4836"> 4449</a></span>&#160;<span class="preprocessor">#define ERM                                      ((ERM_Type *)ERM_BASE)</span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga0e0c5c56b8794fe0c7dc7e25e3c9a598"> 4451</a></span>&#160;<span class="preprocessor">#define ERM_BASE_ADDRS                           { ERM_BASE }</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga23f29b0d5948d6bec97775b4e381c923"> 4453</a></span>&#160;<span class="preprocessor">#define ERM_BASE_PTRS                            { ERM }</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga45edb4f1d3692e6048480e8df3c8a4b1"> 4455</a></span>&#160;<span class="preprocessor">#define ERM_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga476cd540d2cb8fce29898c1507ba770b"> 4457</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gae443e4c5239886847d6507998fae5151"> 4459</a></span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga44aa89484b6de82a893b4624641ee965"> 4461</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS                          { ERM_single_fault_IRQn }</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga15ccd08175036b3521807b3c5b6a6246"> 4462</a></span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS                          { ERM_double_fault_IRQn }</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160; </div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">   -- ERM Register Masks</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160; </div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga2b1156b2b854622930b4f28f136f25c4"> 4474</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gabeb3ec6272710bd682dde85dfe2b7ccd"> 4475</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_SHIFT                     26u</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gae62e208d26bd6400472fb75bfd7db7f4"> 4476</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_WIDTH                     1u</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gad5c00b67ed8da522e212eebc9cd22d04"> 4477</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ENCIE1_SHIFT))&amp;ERM_CR0_ENCIE1_MASK)</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaceca0944aedb05cfd90f8d86e330b245"> 4478</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_MASK                      0x8000000u</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga87443905075ee26982c5185f18a8fc2d"> 4479</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_SHIFT                     27u</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga76edbc196b4a5a19cb210731f3c1e844"> 4480</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_WIDTH                     1u</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gab9480c8b96e05c809d7c2d7c7cd48864"> 4481</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ESCIE1_SHIFT))&amp;ERM_CR0_ESCIE1_MASK)</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga084b32e8e784a3d6d9c2d1a7b996ad75"> 4482</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gac67f0c209626acb9b05bb3a74f2ed3d2"> 4483</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_SHIFT                     30u</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga447b89e008ccb12cc14eded4eb201073"> 4484</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga8f11cd50f70122df0c905eb4aeffebe5"> 4485</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ENCIE0_SHIFT))&amp;ERM_CR0_ENCIE0_MASK)</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga98211653615369e2ed1e6a1a9b733a91"> 4486</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_MASK                      0x80000000u</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga6538a3a9a7d876b067fc6d99781e4d3d"> 4487</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_SHIFT                     31u</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4b066d256bd0dd3c93525f1d1dcdfbe8"> 4488</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaa7ae8044e8f3abf25c2fd005359bae1f"> 4489</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ESCIE0_SHIFT))&amp;ERM_CR0_ESCIE0_MASK)</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">/* SR0 Bit Fields */</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gacf7c1c60a0ef11334004a0b9f4efe693"> 4491</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_MASK                        0x4000000u</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaf529e5eaf5ed7e193a0368e641f6ab45"> 4492</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_SHIFT                       26u</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga1904278a8faa2cc08aede2e59ce63d0d"> 4493</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_WIDTH                       1u</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga7b33a37c1229b7e4ecc81a6b99912b17"> 4494</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_NCE1_SHIFT))&amp;ERM_SR0_NCE1_MASK)</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga2433c634df5d0013bc249983cd0f95c5"> 4495</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_MASK                        0x8000000u</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga1bf8361d593f52d0aac8ea87443fe338"> 4496</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_SHIFT                       27u</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaa93b4f0441bd16743b77090b165c77fe"> 4497</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_WIDTH                       1u</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaa9feea7b48221b380e7218bb6bc68ce9"> 4498</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_SBC1_SHIFT))&amp;ERM_SR0_SBC1_MASK)</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4e49c2072eadd064ccad7b071727b145"> 4499</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_MASK                        0x40000000u</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaac659d32326687b0e8d04fa8c4bf3fe6"> 4500</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_SHIFT                       30u</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4d0d85453fa312f24ae015bb574e212e"> 4501</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_WIDTH                       1u</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaf43e221a72027dae472172433a4aec7c"> 4502</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_NCE0_SHIFT))&amp;ERM_SR0_NCE0_MASK)</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga782e8f220ea82500d1fbecc47ed1aa78"> 4503</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_MASK                        0x80000000u</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gacde911c9eb0b33d63e4e356c01093978"> 4504</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_SHIFT                       31u</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga46fbdcbec75aa6e0f8d917710d68de1e"> 4505</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_WIDTH                       1u</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4032be3f1ded62496f6d57d5091af6ce"> 4506</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_SBC0_SHIFT))&amp;ERM_SR0_SBC0_MASK)</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga0fec5712024f5c6f1025b60e49323398"> 4508</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga660eed088b81c8fe385fb547e63104f7"> 4509</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR_SHIFT                        0u</span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga6aab68cae5cb438a1208350cceefc15e"> 4510</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR_WIDTH                        32u</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga444cf4459535b0455ffecf92c281769f"> 4511</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_EAR_EAR_SHIFT))&amp;ERM_EAR_EAR_MASK)</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160; <span class="comment">/* end of group ERM_Register_Masks */</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160; </div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160; <span class="comment">/* end of group ERM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160; </div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160; </div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160; </div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html"> 4536</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a80bef1f8e65ba67e749bdee702aceb9a"> 4537</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#a80bef1f8e65ba67e749bdee702aceb9a">CTRL</a>;                               </div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a47ffbf57d1749471af68be10a93828bf"> 4538</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_e_w_m___type.html#a47ffbf57d1749471af68be10a93828bf">SERV</a>;                               </div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#ac44f3913c6ac3424ee9b0c8a2d907df8"> 4539</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#ac44f3913c6ac3424ee9b0c8a2d907df8">CMPL</a>;                               </div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#ab53d2f0bf05dd3c526364b7df09fb906"> 4540</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#ab53d2f0bf05dd3c526364b7df09fb906">CMPH</a>;                               </div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a4be6979b69000068ac5203085d425825"> 4541</a></span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a34d1597a65f418a0f83114281f6a7de2"> 4542</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#a34d1597a65f418a0f83114281f6a7de2">CLKPRESCALER</a>;                       </div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a"> 4543</a></span>&#160;} <a class="code" href="struct_e_w_m___type.html">EWM_Type</a>, *<a class="code" href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a>;</div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160; </div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga0b68a8c7f0d16cab09ac34f41a1116f7"> 4546</a></span>&#160;<span class="preprocessor">#define EWM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160; </div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160; </div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8609fc69000c45828e80571006c9c5c2"> 4551</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga4c690a7633d3de9e8469adc23f784085"> 4553</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga1c3d806fd3948bbda5da2601cda208b4"> 4555</a></span>&#160;<span class="preprocessor">#define EWM_BASE_ADDRS                           { EWM_BASE }</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8b79ee9e363583bee6122ee3da7952b2"> 4557</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTRS                            { EWM }</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gaefa6c6ab70cfed03b82b6ac4f65dd999"> 4559</a></span>&#160;<span class="preprocessor">#define EWM_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gafb289d2e15ac159c8b51c73244a0034c"> 4561</a></span>&#160;<span class="preprocessor">#define EWM_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gac4f8bfcf7bfc6874ed0b321c67dd3111"> 4563</a></span>&#160;<span class="preprocessor">#define EWM_IRQS                                 { WDOG_EWM_IRQn }</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160; </div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">   -- EWM Register Masks</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160; </div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 4575</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gafac96f184ce423d5872e0ca6e258d004"> 4576</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0u</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga3e2e95527ef43e4663596b0e5cd3704d"> 4577</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_WIDTH                     1u</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2b23b7325df8fa73742feac3fbf5863a"> 4578</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_EWMEN_SHIFT))&amp;EWM_CTRL_EWMEN_MASK)</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 4579</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac397960fb320e62f5c89e057e9f5ce13"> 4580</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1u</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga26f0b7e7dffc01802c8a242822b35fa2"> 4581</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_WIDTH                     1u</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaaca88cbfdf1d00590a8ef3be3db9e06d"> 4582</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_ASSIN_SHIFT))&amp;EWM_CTRL_ASSIN_MASK)</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4366a1e4b346e8a61898588faa0ca7df"> 4583</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 4584</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2u</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab7a74a5156f0b18ad3230a128617114b"> 4585</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_WIDTH                      1u</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga07a59561c5e9261bd36e72c86b93ba30"> 4586</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INEN_SHIFT))&amp;EWM_CTRL_INEN_MASK)</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab5aba63161ed0c5524fff6007d84f06b"> 4587</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae89666da54b9dba35d0ac6e74542413d"> 4588</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3u</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2250194d863049d0066ba2cceb712917"> 4589</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_WIDTH                     1u</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga0e534c5fa10e7006e9d09c61908faca4"> 4590</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INTEN_SHIFT))&amp;EWM_CTRL_INTEN_MASK)</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga45e5d6d64deeb807800e044bb82f318f"> 4592</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 4593</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0u</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga89536231664e5eaadba40d470d40829c"> 4594</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_WIDTH                   8u</span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae68020a38e5cb5c1b85060cdfcaad1ef"> 4595</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaed4764277fd6da7338abe074b6ca509e"> 4597</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 4598</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0u</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24dd3f7fca1c8dd238c7020c1287edd5"> 4599</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_WIDTH                  8u</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab21f922dd31c0389d2431b0bad15c34a"> 4600</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2bba159a8c0eaace911da192c1747c73"> 4602</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 4603</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0u</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1680c55c78c6a80c7c60f5dbbed7ef51"> 4604</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_WIDTH                  8u</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae012c25873f36888e3d0302060c97be5"> 4605</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">/* CLKPRESCALER Bit Fields */</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1e213d1d63a5587b93ec0048597abf27"> 4607</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_MASK            0xFFu</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1680274e91033e3504c4eb8905ca265d"> 4608</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_SHIFT           0u</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae0f10d76bf5532788719077f4d0e0406"> 4609</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_WIDTH           8u</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac95d0d6128b8375435e33689ebe94483"> 4610</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV(x)              (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CLKPRESCALER_CLK_DIV_SHIFT))&amp;EWM_CLKPRESCALER_CLK_DIV_MASK)</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160; </div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160; <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160; </div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160; </div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment">   -- FLEXIO Peripheral Access Layer</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160; </div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652"> 4633</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_COUNT                    4u</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5"> 4634</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_COUNT                    4u</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26"> 4635</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_COUNT                    4u</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73"> 4636</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_COUNT                 4u</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86"> 4637</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_COUNT                 4u</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775"> 4638</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_COUNT                 4u</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169"> 4639</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_COUNT                      4u</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e"> 4640</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_COUNT                      4u</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a"> 4641</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_COUNT                      4u</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160; </div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html"> 4644</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ab20ff3f0387cbcc2652477ed5d2702df"> 4645</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a96563b10e1e91f05203f88047408044a"> 4646</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a15fc8d35f045f329b80c544bef35ff64"> 4647</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div>
<div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ac0420efd428cb5ca33d4de8ebd20e88c"> 4648</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ac0420efd428cb5ca33d4de8ebd20e88c">PIN</a>;                               </div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a3d40c2ada5f832e7800b30feeaf8a8db"> 4649</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a3d40c2ada5f832e7800b30feeaf8a8db">SHIFTSTAT</a>;                         </div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ad347c3a79fc856a6b4a44a448f9e3a0c"> 4650</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ad347c3a79fc856a6b4a44a448f9e3a0c">SHIFTERR</a>;                          </div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ae6ff4ad124af251e253d7c736c688675"> 4651</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ae6ff4ad124af251e253d7c736c688675">TIMSTAT</a>;                           </div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a71277aaa40be4473ac2521981f273bd3"> 4652</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aa235af9b0cbab8f28b3af6ba1d05fa08"> 4653</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#aa235af9b0cbab8f28b3af6ba1d05fa08">SHIFTSIEN</a>;                         </div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a9571cdf93f6e2a618f6f0163003fe585"> 4654</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a9571cdf93f6e2a618f6f0163003fe585">SHIFTEIEN</a>;                         </div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a80a839f3568db27ac207dc4e8b9bd7a7"> 4655</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a80a839f3568db27ac207dc4e8b9bd7a7">TIMIEN</a>;                            </div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a422ac2beba1cc5c797380d1c5832b885"> 4656</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a9f165d8b54aa90099eb9eeb4bb86ba1d"> 4657</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a9f165d8b54aa90099eb9eeb4bb86ba1d">SHIFTSDEN</a>;                         </div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a71db545fb770ebefa764fee56a561e94"> 4658</a></span>&#160;       uint8_t RESERVED_2[76];</div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a5087e02d6f329ec316692bf772233f0b"> 4659</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCTL[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a>];   </div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#afa3dca487a98254168b99546f8282b87"> 4660</a></span>&#160;       uint8_t RESERVED_3[112];</div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a1203b159252d5513ac2b61353273ebaf"> 4661</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCFG[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5">FLEXIO_SHIFTCFG_COUNT</a>];   </div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#af244d183dcbd1b6a62e20273e343be93"> 4662</a></span>&#160;       uint8_t RESERVED_4[240];</div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a4e033a3a222a435370908a56929100c0"> 4663</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUF[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26">FLEXIO_SHIFTBUF_COUNT</a>];   </div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#abeac32bdfe61fc8653452cd4bd965b59"> 4664</a></span>&#160;       uint8_t RESERVED_5[112];</div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a7f1423e195cdebb64827b27cc03ca62c"> 4665</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBIS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73">FLEXIO_SHIFTBUFBIS_COUNT</a>]; </div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a2b329278f8f80d3a76aa11d1f4e30be2"> 4666</a></span>&#160;       uint8_t RESERVED_6[112];</div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a06670e3637db71b6eb2671ebce1aea83"> 4667</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBYS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86">FLEXIO_SHIFTBUFBYS_COUNT</a>]; </div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#afe50c7c225de63215c06f3b696a704ba"> 4668</a></span>&#160;       uint8_t RESERVED_7[112];</div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aef2797453db0acc294a688745bd18831"> 4669</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBBS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775">FLEXIO_SHIFTBUFBBS_COUNT</a>]; </div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ab6ca23b3c23b6765fc512e3e8f6fba4a"> 4670</a></span>&#160;       uint8_t RESERVED_8[112];</div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#acf6be5e56072442e6cf957504f3fed73"> 4671</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCTL[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169">FLEXIO_TIMCTL_COUNT</a>];       </div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a5617b76d353df6d181a5d2caa4caa846"> 4672</a></span>&#160;       uint8_t RESERVED_9[112];</div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a311c27a02f846bb04c8ef8092b9103b4"> 4673</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCFG[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e">FLEXIO_TIMCFG_COUNT</a>];       </div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a8aa2c81c7de6d53214caa0f0d26b46a5"> 4674</a></span>&#160;       uint8_t RESERVED_10[112];</div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a494fd754681c3248bddb09fd2961a32a"> 4675</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCMP[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a">FLEXIO_TIMCMP_COUNT</a>];       </div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga6f1ee2e33631c00d7a6013af76ed6887"> 4676</a></span>&#160;} <a class="code" href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a>, *<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga6f1ee2e33631c00d7a6013af76ed6887">FLEXIO_MemMapPtr</a>;</div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160; </div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga265d64ca523dd3f14395054280c90100"> 4679</a></span>&#160;<span class="preprocessor">#define FLEXIO_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160; </div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160; </div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">/* FLEXIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga657c5c2bede2b43ecfb4bf396fa0ddcc"> 4684</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE                              (0x4005A000u)</span></div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga42b29f5cbbe7ec3b88557b2da6b47c44"> 4686</a></span>&#160;<span class="preprocessor">#define FLEXIO                                   ((FLEXIO_Type *)FLEXIO_BASE)</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga094d4c6da7bfc87ccf5ce63b4fa7e9ab"> 4688</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_ADDRS                        { FLEXIO_BASE }</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga8dc3fff3fb50fd2fd9d2e879ead9c59d"> 4690</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_PTRS                         { FLEXIO }</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga7726682b9017d2ddf035f8ca1776cc63"> 4692</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_ARR_COUNT                    (1u)</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga106d62ccd2750f14df1a24f6dca59101"> 4694</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_CH_COUNT                     (1u)</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad1413d220005bcc97717e98dd6dbb518"> 4696</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS                              { FLEXIO_IRQn }</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160; </div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment">   -- FLEXIO Register Masks</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160; </div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga006b544043a2c26d8efd9b0c7e9aa3fa"> 4708</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_MASK                0xFFFFu</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad3c2c0272fe08a5be8fca8fdcfc5f8d6"> 4709</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_SHIFT               0u</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac27d6cbb17ca4a98ac8aa7715e4e56b8"> 4710</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_WIDTH               16u</span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab1437e53add5efd4514c59bf0c5809d5"> 4711</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_FEATURE_SHIFT))&amp;FLEXIO_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab592179bf9e62be34436924d2d0bad80"> 4712</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadfea85fbf2ecea10cdc273f80defeb92"> 4713</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_SHIFT                 16u</span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3f0ea42bf97b5fc1bed9c2ea19c6261"> 4714</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_WIDTH                 8u</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8d7e5d04f1f52aeb18e6d445c8819c5f"> 4715</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MINOR_SHIFT))&amp;FLEXIO_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga363340e849ba9907bb30959c3dde0074"> 4716</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga098abbc359a7c20fe2dacb07aaaf4a97"> 4717</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_SHIFT                 24u</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0c7d213d63e571dae1f65881363f0bef"> 4718</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_WIDTH                 8u</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac66c75c1e306284aada80aa12fd3a38d"> 4719</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MAJOR_SHIFT))&amp;FLEXIO_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab6b5563b926eaf5278c4a7b4b9c8f3da"> 4721</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_MASK                0xFFu</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabb596498923334f66abeb79a1ee47f99"> 4722</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_SHIFT               0u</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3d56f7c718834def39247ebb1ebc82b2"> 4723</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_WIDTH               8u</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae8b0784165611b4b213654bc937da3db"> 4724</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_SHIFTER_SHIFT))&amp;FLEXIO_PARAM_SHIFTER_MASK)</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7a9e7eefa67ec21d58007a54631bc7df"> 4725</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_MASK                  0xFF00u</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3cfa8749e5a00e78e43a384b6cc2c67a"> 4726</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_SHIFT                 8u</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa6e0bab014a2668900fb8082b4dc6fb1"> 4727</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_WIDTH                 8u</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae34e7ac3912a8de2d399d7c0bfb664a0"> 4728</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TIMER_SHIFT))&amp;FLEXIO_PARAM_TIMER_MASK)</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac30e81b2fc5366daa13deb07637f962c"> 4729</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadd422b82ac433804ef5f552df706298d"> 4730</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_SHIFT                   16u</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga904d9b9f7799cd3deb8aa2902d6c0e41"> 4731</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_WIDTH                   8u</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4169d543dfa4cdab05fe72067fa8e34e"> 4732</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_PIN_SHIFT))&amp;FLEXIO_PARAM_PIN_MASK)</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacc1d0739f5ea50f9dbe00f347143796d"> 4733</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_MASK                0xFF000000u</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa5c1716b191b318d5443e19a414e1dc1"> 4734</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_SHIFT               24u</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa493e8222c40df0aa38d836a61826554"> 4735</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_WIDTH               8u</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3284d94345df030a1a0963de4d08fcb4"> 4736</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TRIGGER_SHIFT))&amp;FLEXIO_PARAM_TRIGGER_MASK)</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga113099c438f48ac5fed027ba4b184509"> 4738</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_MASK                  0x1u</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf662dd05b7c1775062518ccbd9c1a509"> 4739</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_SHIFT                 0u</span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga05e6918ae4c228d78d4e9144e02f8be4"> 4740</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_WIDTH                 1u</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1f7f33ba2f86be83d21b5b1ca65100c8"> 4741</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FLEXEN_SHIFT))&amp;FLEXIO_CTRL_FLEXEN_MASK)</span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga23c49e34471a960faf3f321202059810"> 4742</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_MASK                   0x2u</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga445afdd44419237c7f8872e83f53319a"> 4743</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_SHIFT                  1u</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga59fe75e36135a541f12babf22bc05de5"> 4744</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_WIDTH                  1u</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1bd5a189b39e299660217d0b05472f47"> 4745</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_SWRST_SHIFT))&amp;FLEXIO_CTRL_SWRST_MASK)</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga27fc541ad74731b6024e12d550bff8f1"> 4746</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_MASK                 0x4u</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga479b6f2cd73feb716395c92639184083"> 4747</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_SHIFT                2u</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaba4ec127d7aa6c4ca47b7dfcc9310be5"> 4748</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_WIDTH                1u</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gada21af7886439796fc0f880c14c20519"> 4749</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FASTACC_SHIFT))&amp;FLEXIO_CTRL_FASTACC_MASK)</span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae97e4a693fb34a9f89a313b84a13be6b"> 4750</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_MASK                    0x40000000u</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8de254d900096ed89b0a4de470fdcfd2"> 4751</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_SHIFT                   30u</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa4aa922b873a9ccab3414f5b143b9875"> 4752</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_WIDTH                   1u</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0b061e9fb6d238eb6b9d3b1923c6dfb5"> 4753</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DBGE_SHIFT))&amp;FLEXIO_CTRL_DBGE_MASK)</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4195023f16e9830f242b7869f14b556d"> 4754</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_MASK                   0x80000000u</span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac91461f62c8d5c8e1afa3822b4cd16f1"> 4755</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_SHIFT                  31u</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabba358c4d2f669876322bac725afa580"> 4756</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_WIDTH                  1u</span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga37478072e6ba8c6b01b9afc8ecd3e709"> 4757</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DOZEN_SHIFT))&amp;FLEXIO_CTRL_DOZEN_MASK)</span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="comment">/* PIN Bit Fields */</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga998ab83c3af547dd5511c7b5da8a7410"> 4759</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_MASK                      0xFFu</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad59278095e03b238ddf20317b4062ef3"> 4760</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_SHIFT                     0u</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae1c9ceb4c26d3cf29ef453d6e149d629"> 4761</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_WIDTH                     8u</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d778f10e170c1270facd878f19d6e92"> 4762</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PIN_PDI_SHIFT))&amp;FLEXIO_PIN_PDI_MASK)</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment">/* SHIFTSTAT Bit Fields */</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga27fdf9e48de40245a9ca750ddd754d91"> 4764</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_MASK                0xFu</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga40924ebd11ecf619fa25dd2d3909dbc1"> 4765</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_SHIFT               0u</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga640a5f25e57cfb345bd518104c48d413"> 4766</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_WIDTH               4u</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga280d163e6545bc882393d1f2762910b6"> 4767</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSTAT_SSF_SHIFT))&amp;FLEXIO_SHIFTSTAT_SSF_MASK)</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">/* SHIFTERR Bit Fields */</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4a4af5e78cba1d9ce00baee9bf1735f6"> 4769</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_MASK                 0xFu</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83b42d64ab48800e66587fd4f8eef7c4"> 4770</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_SHIFT                0u</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3c9764c71382dfe733aee45b2f29f9f"> 4771</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_WIDTH                4u</span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga770e512bf422f288116f5f0b33ee8e30"> 4772</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTERR_SEF_SHIFT))&amp;FLEXIO_SHIFTERR_SEF_MASK)</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">/* TIMSTAT Bit Fields */</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1a158c3a3d60c75335453ef684ccc0d5"> 4774</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_MASK                  0xFu</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga349a7e6d8288c312951df128891cab84"> 4775</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_SHIFT                 0u</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaee3574d12df50de4af1be38789cec3c"> 4776</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_WIDTH                 4u</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2ff5585574edd144c0e7558f000f0d72"> 4777</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMSTAT_TSF_SHIFT))&amp;FLEXIO_TIMSTAT_TSF_MASK)</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">/* SHIFTSIEN Bit Fields */</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4dc7056d01b6b0cfaaf52a2e3ccf33c7"> 4779</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_MASK               0xFu</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4525cfef7274bc7af701b831427f9179"> 4780</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_SHIFT              0u</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1f80d73d2d4aa3e3b48c20a2d3a26206"> 4781</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_WIDTH              4u</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6d9854ddfbc641ef38dcf39270d3b3b7"> 4782</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSIEN_SSIE_SHIFT))&amp;FLEXIO_SHIFTSIEN_SSIE_MASK)</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment">/* SHIFTEIEN Bit Fields */</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad5ca3bf397de0d55c09759a3974238a9"> 4784</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_MASK               0xFu</span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga582e8f97b155e9f1ddc56e09e4ef935e"> 4785</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_SHIFT              0u</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga70b7de582181c14eac49a830bf6e5190"> 4786</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_WIDTH              4u</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga02b4e20e4f826f4bd7539edd0abd084c"> 4787</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTEIEN_SEIE_SHIFT))&amp;FLEXIO_SHIFTEIEN_SEIE_MASK)</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment">/* TIMIEN Bit Fields */</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga88e008860a7ee0101e4e12973d5e7464"> 4789</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_MASK                  0xFu</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga456d381d5565bebc81f50298d17cc40c"> 4790</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_SHIFT                 0u</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae9a76e76887eaa86a04a011a7145a6b3"> 4791</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_WIDTH                 4u</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafc83a4e75a78a0ecc6db9c3ca8f3308a"> 4792</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMIEN_TEIE_SHIFT))&amp;FLEXIO_TIMIEN_TEIE_MASK)</span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="comment">/* SHIFTSDEN Bit Fields */</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae4ef41c89e904b74a5ceff07f10c6312"> 4794</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_MASK               0xFu</span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga90fdb580684ca585a5b9dceba67e9576"> 4795</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_SHIFT              0u</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0ce5ca65722282b3f4ea1d367de7479d"> 4796</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_WIDTH              4u</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3b16c58e90d2a9fe5e2a2bd12d4feb32"> 4797</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSDEN_SSDE_SHIFT))&amp;FLEXIO_SHIFTSDEN_SSDE_MASK)</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="comment">/* SHIFTCTL Bit Fields */</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7585d1e553b36c88156cba2bcfd17c80"> 4799</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_MASK                0x7u</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga18bd719621dccd6e0e31ea3ae2aca7ca"> 4800</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_SHIFT               0u</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafed66b173bb5d683d8e2fcc9f9454936"> 4801</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_WIDTH               3u</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga14f485b51d813cb04f0e539ed4eb1781"> 4802</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_SMOD_SHIFT))&amp;FLEXIO_SHIFTCTL_SMOD_MASK)</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacda2967894dd3ed8920dffbc5f6b2548"> 4803</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_MASK              0x80u</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaccdf99b16a81b2677dd8b6b312b01ee5"> 4804</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_SHIFT             7u</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d07b63ed460ea0b4cc51ecb4170db6a"> 4805</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_WIDTH             1u</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3620f37cc88b910368819ac876b5eacd"> 4806</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINPOL_MASK)</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaca42c9973e949c9a7e6bea92e4e033f0"> 4807</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_MASK              0x700u</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaac11b3aa32d006b02de895070a8daf9c"> 4808</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_SHIFT             8u</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga38a57650d96171c82879ac4e99cf7253"> 4809</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_WIDTH             3u</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga920d6a461590cb0d969c5b04ab555627"> 4810</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINSEL_MASK)</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab21f02941e0e2a19a154c2ddf7cb9119"> 4811</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_MASK              0x30000u</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeaaca709115ef8a8373c55a8dcd95805"> 4812</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_SHIFT             16u</span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gace9f7fbc7266338d257abb9199145dce"> 4813</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_WIDTH             2u</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf3c6724734a16a0ccf47a72c5c816e46"> 4814</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINCFG_SHIFT))&amp;FLEXIO_SHIFTCTL_PINCFG_MASK)</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae333cdbb76117aee34a0bb0154b0bdc9"> 4815</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_MASK              0x800000u</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2713c0fc86864b427fe555d4349eb1a3"> 4816</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_SHIFT             23u</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1d7d9d3e47642f313a9eae0528f47d91"> 4817</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_WIDTH             1u</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabeb41831a214d4568c9a050671fe1f06"> 4818</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMPOL_MASK)</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2f85302bf848992adcbffd92197ce9c7"> 4819</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_MASK              0x3000000u</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf43726a17118f9e407076edd7ffb4649"> 4820</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_SHIFT             24u</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf54487429d4544c94eb45e20e5a07fce"> 4821</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_WIDTH             2u</span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad0d44468fe0b0b4422d3b71c77ad2e90"> 4822</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMSEL_MASK)</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="comment">/* SHIFTCFG Bit Fields */</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1efed48eb3df27ae8ed02186c430e076"> 4824</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_MASK              0x3u</span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga77db41d3e2c19cd200ae65d95b749dfd"> 4825</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_SHIFT             0u</span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga34386dc7012563239c65c67f79b24dac"> 4826</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_WIDTH             2u</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83743744e18b6ecd7b3a6c7126f8aa5f"> 4827</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTART_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTART_MASK)</span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga02f05c9b979f2b5bf46d7dabc0e49bf2"> 4828</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_MASK               0x30u</span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad97788da5fa19e7542d4cd2a53b67108"> 4829</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_SHIFT              4u</span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadc8d1a5dcaf134e51bbdd6c3be259849"> 4830</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_WIDTH              2u</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaee056e6aeec3126d84c55bae336b4b8f"> 4831</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTOP_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTOP_MASK)</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad4a4fc0ab67fa28942778512f5dbd6f7"> 4832</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_MASK               0x100u</span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae81003ee59049d7e25089e2ffe1deb78"> 4833</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_SHIFT              8u</span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga175361d62abaec6f8a2e5043004121df"> 4834</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_WIDTH              1u</span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga927d4f71122eccb7f1fdabb38fb35ddb"> 4835</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_INSRC_SHIFT))&amp;FLEXIO_SHIFTCFG_INSRC_MASK)</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">/* SHIFTBUF Bit Fields */</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga19eea38360ded5fa83ca347257dba8ab"> 4837</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_MASK            0xFFFFFFFFu</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac991735daf06773eb94b90343cb72341"> 4838</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT           0u</span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa3a8050d9232acc734da0804829c0ffa"> 4839</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_WIDTH           32u</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga46ef95e18ad969c44be0eed73ff4d60c"> 4840</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT))&amp;FLEXIO_SHIFTBUF_SHIFTBUF_MASK)</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">/* SHIFTBUFBIS Bit Fields */</span></div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa579e40126afbe89ad3022989ac2e15e"> 4842</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa5924286f944e2bc4ad1fbd438038b84"> 4843</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT     0u</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga990eb8fab6ae0f899a2b139c59ae431b"> 4844</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_WIDTH     32u</span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga61abe03ea6ee0e08656a765e6b996e19"> 4845</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT))&amp;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK)</span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="comment">/* SHIFTBUFBYS Bit Fields */</span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga205cfe7bb3aefd03a587afb8b5089e0e"> 4847</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac8964f78f70c9ca3302afc949379e2d0"> 4848</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT     0u</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeb9befadc57fc440d8f2403948fd25f5"> 4849</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_WIDTH     32u</span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa15951dcd7608ac15e7936551a8a24bc"> 4850</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT))&amp;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK)</span></div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="comment">/* SHIFTBUFBBS Bit Fields */</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5d6de749d23e178f2a3380ffa4512f92"> 4852</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8d989078a2f9f05c9e61a97734c5b68a"> 4853</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT     0u</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga904ea87abf51328d2f16689bb6e4c671"> 4854</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_WIDTH     32u</span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafaf4495d148d02415d5f34dd20231f4f"> 4855</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT))&amp;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK)</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment">/* TIMCTL Bit Fields */</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga9bec496ee19246597117ab2ad0b485a2"> 4857</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_MASK                 0x3u</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga887263d6baab037213b250b19c9b8b92"> 4858</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_SHIFT                0u</span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacf911a2ece7bbc12906175e41a658ffd"> 4859</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_WIDTH                2u</span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacdc0e1840f91ebd492645712f7e61f76"> 4860</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TIMOD_SHIFT))&amp;FLEXIO_TIMCTL_TIMOD_MASK)</span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga973b40601cee96aca7fc142da557f6d4"> 4861</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_MASK                0x80u</span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae82563aa3c3cb002d98a50aaf00dfd90"> 4862</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_SHIFT               7u</span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4fae9b6452d307c2a0299c07a8f0429f"> 4863</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_WIDTH               1u</span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga35eb37b1292b993b43c4c56e35245831"> 4864</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINPOL_SHIFT))&amp;FLEXIO_TIMCTL_PINPOL_MASK)</span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4798db914ca4cccdb88b15814d08fce3"> 4865</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_MASK                0x700u</span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae9ea4fb37abfa9b126db47944f9feb5d"> 4866</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_SHIFT               8u</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf85ba984fb6418c56ed6fd61f4d6a084"> 4867</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_WIDTH               3u</span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac43cf2fa69cb5fb58d5a8770659466c6"> 4868</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINSEL_SHIFT))&amp;FLEXIO_TIMCTL_PINSEL_MASK)</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga991820ff204751bdab541b92e58de581"> 4869</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_MASK                0x30000u</span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga09f6702fa5abe7918d06a5105211cc09"> 4870</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_SHIFT               16u</span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad0015397ad302b83c9b133a18bccecce"> 4871</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_WIDTH               2u</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga742d777e5f0947554f6d178b3baad5ee"> 4872</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINCFG_SHIFT))&amp;FLEXIO_TIMCTL_PINCFG_MASK)</span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae83bad8d846f409f0204f56daa843a5c"> 4873</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_MASK                0x400000u</span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa472d2e814d71c6a6fa064d31980267c"> 4874</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_SHIFT               22u</span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83c72e577f2017ed899d7310ee31625e"> 4875</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_WIDTH               1u</span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab0bae4339f9edb689f91e83191e1775b"> 4876</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSRC_SHIFT))&amp;FLEXIO_TIMCTL_TRGSRC_MASK)</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga36897cc3c3c3534e3b517b7a3579f5d8"> 4877</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_MASK                0x800000u</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad1ddac52643e08f20d4efceda008b619"> 4878</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_SHIFT               23u</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1c6cd29291f7c94a05b533a65ab7ae04"> 4879</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_WIDTH               1u</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5840f8c29b208ea07d4dcdb7a17bfc4a"> 4880</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGPOL_SHIFT))&amp;FLEXIO_TIMCTL_TRGPOL_MASK)</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga693b2171f1c7488ea8445780239ba33f"> 4881</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_MASK                0xF000000u</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa122c02b58941c9e7e9127d917e59d9a"> 4882</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_SHIFT               24u</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafd45d4becdfb172a39a9c038e8344169"> 4883</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_WIDTH               4u</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaa6475c8f4188ff4f9cb02c6de1959d9"> 4884</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSEL_SHIFT))&amp;FLEXIO_TIMCTL_TRGSEL_MASK)</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">/* TIMCFG Bit Fields */</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga921f082d6013cac35c2bb576982f4c65"> 4886</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_MASK                0x2u</span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga097d0a2054785f636a36ba853aa86185"> 4887</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_SHIFT               1u</span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadc575e90b70c8805c3af04fa30a2ba39"> 4888</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_WIDTH               1u</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0537e58d857a206ab42811b32aa4480a"> 4889</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTART_SHIFT))&amp;FLEXIO_TIMCFG_TSTART_MASK)</span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga09b0b0b2e7a6553ca3189e8b0c641ce1"> 4890</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_MASK                 0x30u</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6342e95fb7c9632d2fd2231fa2e54bca"> 4891</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_SHIFT                4u</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3d189eb34dced1c0def93491b7f1601"> 4892</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_WIDTH                2u</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga47f093415677944705c75e7eb79f7740"> 4893</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTOP_SHIFT))&amp;FLEXIO_TIMCFG_TSTOP_MASK)</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga64f435d9f08f382279adc7abc11aed02"> 4894</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_MASK                0x700u</span></div>
<div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1975e2847b86a73baa9828e62a94836e"> 4895</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_SHIFT               8u</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaff781d51cd2555b2a2da0cf56882c75"> 4896</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_WIDTH               3u</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac63919aab547241e7704c132913a93f1"> 4897</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMENA_SHIFT))&amp;FLEXIO_TIMCFG_TIMENA_MASK)</span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeb2d525a8406a271d7141240012dcbb2"> 4898</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_MASK                0x7000u</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga090fb66dc1096cb7164f8eb7d7703c0b"> 4899</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_SHIFT               12u</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa21e10195cf6010c067d579af4cf6c8e"> 4900</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_WIDTH               3u</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4ba451fb40143f46162b95a4127698d3"> 4901</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDIS_SHIFT))&amp;FLEXIO_TIMCFG_TIMDIS_MASK)</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5f56bd10a25ad169600fd8933fa960bf"> 4902</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_MASK                0x70000u</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5f2301be2398c3fa3776339e6eca1266"> 4903</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_SHIFT               16u</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae756000dac1cc2ccf7945caac004505c"> 4904</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_WIDTH               3u</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga08ca7ed1bb749a7badb47a218d267144"> 4905</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMRST_SHIFT))&amp;FLEXIO_TIMCFG_TIMRST_MASK)</span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga630b6f7a87e13b8895f0539de1ea7605"> 4906</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_MASK                0x300000u</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab160edca0d0ee58976037f7e374e9f3e"> 4907</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_SHIFT               20u</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga948c8985e89e4de67faef017719acb6d"> 4908</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_WIDTH               2u</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga9a093fb49dcb9d78cfbb9c197c1e48f3"> 4909</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDEC_SHIFT))&amp;FLEXIO_TIMCFG_TIMDEC_MASK)</span></div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8dc21aa2bf34a287c7e69adeed2b955f"> 4910</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_MASK                0x3000000u</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga71b74bfc36bfc4485ec8d8ae5e8fb020"> 4911</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_SHIFT               24u</span></div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaea05802c67a5e5fabd602c51d25528c0"> 4912</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_WIDTH               2u</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga109c7fcac4d63d9d1103b8528860f502"> 4913</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMOUT_SHIFT))&amp;FLEXIO_TIMCFG_TIMOUT_MASK)</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="comment">/* TIMCMP Bit Fields */</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga189d69a01318b2c2a5137c2f3d3015a2"> 4915</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1ac785645517f9d0f9a1bfba7fcaabb6"> 4916</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_SHIFT                  0u</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d105737a9287acc69fa21429c1b3b78"> 4917</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_WIDTH                  16u</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabf028f9ba9ba810220ff2e674fd41df4"> 4918</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCMP_CMP_SHIFT))&amp;FLEXIO_TIMCMP_CMP_MASK)</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160; <span class="comment">/* end of group FLEXIO_Register_Masks */</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160; </div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160; <span class="comment">/* end of group FLEXIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160; </div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160; </div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="comment">   -- FTFC Peripheral Access Layer</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160; </div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382"> 4941</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_COUNT                         12u</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc"> 4942</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_COUNT                         4u</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160; </div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html"> 4945</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#aef000e29f3b219eb64c053000c22fe97"> 4946</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#aef000e29f3b219eb64c053000c22fe97">FSTAT</a>;                              </div>
<div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a06f204f3d6e31fa8b5c3af07bc098278"> 4947</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a06f204f3d6e31fa8b5c3af07bc098278">FCNFG</a>;                              </div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a9c289cf99054de8442c0847062613f18"> 4948</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a4a588e9f6d971bfa0ec727d08935c72e"> 4949</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a1bce29f6c659b9ba30c7f52d2f52f707"> 4950</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB[<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a>];            </div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a3ab8ca7870cbcf2ccf8c1ababc3dff13"> 4951</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT[<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc">FTFC_FPROT_COUNT</a>];            </div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a1d386ff4b328960f430b4c63f61423fa"> 4952</a></span>&#160;       uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ae38802fa1bc51a2b95592c00674eeabb"> 4953</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#ae38802fa1bc51a2b95592c00674eeabb">FEPROT</a>;                             </div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a0e61864bd2fa7d2a00f4b6fd9bfe83f2"> 4954</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a0e61864bd2fa7d2a00f4b6fd9bfe83f2">FDPROT</a>;                             </div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a7c4bd80405f38ccb35aaefc0f779684a"> 4955</a></span>&#160;       uint8_t RESERVED_1[20];</div>
<div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a86efed6815482f7c48aafad4f0424040"> 4956</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a86efed6815482f7c48aafad4f0424040">FCSESTAT</a>;                           </div>
<div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#af3022f5311dda9cc08e4cf290a49365f"> 4957</a></span>&#160;       uint8_t RESERVED_2[1];</div>
<div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ac2f5a618b4adb43a5ec04b30f0c5656d"> 4958</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#ac2f5a618b4adb43a5ec04b30f0c5656d">FERSTAT</a>;                            </div>
<div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a57c0fb4d676c2476316afe60a4f4e620"> 4959</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a57c0fb4d676c2476316afe60a4f4e620">FERCNFG</a>;                            </div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gafd0778c584834287a7011bf7e242521b"> 4960</a></span>&#160;} <a class="code" href="struct_f_t_f_c___type.html">FTFC_Type</a>, *<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#gafd0778c584834287a7011bf7e242521b">FTFC_MemMapPtr</a>;</div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160; </div>
<div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c98af3339be464f60858cfb726ee37e"> 4963</a></span>&#160;<span class="preprocessor">#define FTFC_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160; </div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160; </div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment">/* FTFC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga573fcc63db056e23fc11be9bf28623e8"> 4968</a></span>&#160;<span class="preprocessor">#define FTFC_BASE                                (0x40020000u)</span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gae5940c6a203fe360a848d3cbefdcaa3f"> 4970</a></span>&#160;<span class="preprocessor">#define FTFC                                     ((FTFC_Type *)FTFC_BASE)</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaf0fc1f6c9ed7a5d0b262060039cc1f44"> 4972</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_ADDRS                          { FTFC_BASE }</span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaa20a93ec4c0b6fca9a30b731a1c0800d"> 4974</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_PTRS                           { FTFC }</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga96aa003f53f5781e4c4ffde4a2f5b07e"> 4976</a></span>&#160;<span class="preprocessor">#define FTFC_IRQS_ARR_COUNT                      (2u)</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c858973836369430cbc9f99a8c16f21"> 4978</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS_CH_COUNT      (1u)</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga852df5bff9d2dd940735f8387afd0e51"> 4980</a></span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS_CH_COUNT        (1u)</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga5565d8093de1758d67d40c5134ec4413"> 4982</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS               { FTFC_IRQn }</span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga5cf4a5f23118b354265378db06ff82fd"> 4983</a></span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS                 { Read_Collision_IRQn }</span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160; </div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment">   -- FTFC Register Masks</span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160; </div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4b8a8a46341b9b218ae0fcc9627b271d"> 4995</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_MASK                  0x1u</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa891bd79ced9c4ad7f7d4e7478d3e01d"> 4996</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_SHIFT                 0u</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaaf3c691c65c3d470b427441620428d50"> 4997</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_WIDTH                 1u</span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf29ae2c83575bf9b2e474e169b9eb5a4"> 4998</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_MGSTAT0_SHIFT))&amp;FTFC_FSTAT_MGSTAT0_MASK)</span></div>
<div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga7f19b158532e755f96db1a146e831df5"> 4999</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_MASK                   0x10u</span></div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga82743d5c57964938d53434d375a19490"> 5000</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_SHIFT                  4u</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa6ee36cef7596a678f87cfd3c68c92b5"> 5001</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_WIDTH                  1u</span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaeae20d21f86f041aea9ccab291eeb197"> 5002</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_FPVIOL_SHIFT))&amp;FTFC_FSTAT_FPVIOL_MASK)</span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacddbd91609724c1175b8b7b51340fe51"> 5003</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_MASK                   0x20u</span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2a3d360382e564330673a76ab3e5200d"> 5004</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_SHIFT                  5u</span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac8d766e09441750e41bebc9bd5e6ccb4"> 5005</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_WIDTH                  1u</span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6dfc2e98af9ea8dbb17333f3a7c6434a"> 5006</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_ACCERR_SHIFT))&amp;FTFC_FSTAT_ACCERR_MASK)</span></div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6ba92b617e52d6c97dcf8ae00103517b"> 5007</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_MASK                 0x40u</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0af062af590eea3b960a15c2e1aa8cba"> 5008</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_SHIFT                6u</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6898f6636a13a073d626523480219db5"> 5009</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_WIDTH                1u</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga9cd9a9153100ef1098981707315e239b"> 5010</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_RDCOLERR_SHIFT))&amp;FTFC_FSTAT_RDCOLERR_MASK)</span></div>
<div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga59ad289b1dda77330fe611c419ee7269"> 5011</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_MASK                     0x80u</span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf033a93e8d08a1d1bffeb163ca75b452"> 5012</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_SHIFT                    7u</span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5913cc448f310d430a66bb5b4adde9e6"> 5013</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_WIDTH                    1u</span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga26b335c3f8d3443441ae9cf25c7bc355"> 5014</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_CCIF_SHIFT))&amp;FTFC_FSTAT_CCIF_MASK)</span></div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga027ecd13e858414683615c71904a9bba"> 5016</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_MASK                   0x1u</span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8ed447bf046a13369b6d000fe59a981c"> 5017</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_SHIFT                  0u</span></div>
<div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2f0c38923e60a2c04cc6d720497385ec"> 5018</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_WIDTH                  1u</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga46143ebf5b2a166d1dcc1cba2e609e8e"> 5019</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_EEERDY_SHIFT))&amp;FTFC_FCNFG_EEERDY_MASK)</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3bafa0fc61bb01819d5e043c5e889e9c"> 5020</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_MASK                   0x2u</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga677b881525ca115b78af97513df5cb49"> 5021</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_SHIFT                  1u</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4d7a5c7da8cf7ac40188097974b1b1b5"> 5022</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_WIDTH                  1u</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5dedd669f7d57facf70a8310c5b58e53"> 5023</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RAMRDY_SHIFT))&amp;FTFC_FCNFG_RAMRDY_MASK)</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga02a4749f0a289bc1d4056ee243cacda7"> 5024</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_MASK                  0x10u</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga197b891ac9cc69ba69da98dca603c0aa"> 5025</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_SHIFT                 4u</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae7589f87fe0251ad6bad8afef2d9b7b7"> 5026</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_WIDTH                 1u</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga493836057b6bf8bc7fdf76bdb6c71d5e"> 5027</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSSUSP_SHIFT))&amp;FTFC_FCNFG_ERSSUSP_MASK)</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab4bf56204cba0aef2d6e054dc218d779"> 5028</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_MASK                  0x20u</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga221da794fcbe1c32cea1d0acd19d1a38"> 5029</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_SHIFT                 5u</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5b81d21d89842dca81ff595ddb81e008"> 5030</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_WIDTH                 1u</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga43d8bf408f12ecce933331420f17d21d"> 5031</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSAREQ_SHIFT))&amp;FTFC_FCNFG_ERSAREQ_MASK)</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac2ed11663d10ca98421b49d024d48b10"> 5032</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_MASK                 0x40u</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae900a7b0a2cf9bb60eafaac87cb8ca31"> 5033</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_SHIFT                6u</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1b845ffc74490eda1098d6570f067183"> 5034</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_WIDTH                1u</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac4f03854d3c3444811913cd86ea5bf1e"> 5035</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RDCOLLIE_SHIFT))&amp;FTFC_FCNFG_RDCOLLIE_MASK)</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1f9c770da7f2944e370e11a5801c048a"> 5036</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_MASK                     0x80u</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab15f3c03a932567f8fc31d493360e289"> 5037</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_SHIFT                    7u</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga88589d82615601237a3aa92d8c1fbdf4"> 5038</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga81a242da9dbea18e18623f92724910f1"> 5039</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_CCIE_SHIFT))&amp;FTFC_FCNFG_CCIE_MASK)</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5c9bcd7169aeb29ede8e23051d76b6ae"> 5041</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_MASK                       0x3u</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga58e15a688a1ff349d64af4a7ea2eba67"> 5042</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_SHIFT                      0u</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5d6dfd99892b1167bb2bb55d551a50aa"> 5043</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_WIDTH                      2u</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga27c35f5f5f1e931049d502a09a7f08a5"> 5044</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_SEC_SHIFT))&amp;FTFC_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga286262ccb377be2778855822d0ad5064"> 5045</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_MASK                    0xCu</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6f86d6b7dd6ff37db691d32a893472c7"> 5046</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_SHIFT                   2u</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga28d91d44550ba3e2b0189e5475ea78f1"> 5047</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_WIDTH                   2u</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8bfc5c22dd34c3c6d569f8321c4781c8"> 5048</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_FSLACC_SHIFT))&amp;FTFC_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab82b7ab7fcb53b146c3be89c3ee1f5bf"> 5049</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_MASK                      0x30u</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6ba7663c94c2362f44cdf8189d249178"> 5050</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_SHIFT                     4u</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga78d0bcf713415d00edc8003660405ce4"> 5051</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_WIDTH                     2u</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0a25c0bc80bccc9268c7db8ea99cc21b"> 5052</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_MEEN_SHIFT))&amp;FTFC_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae711b42e253c12da350b0c0444f31a73"> 5053</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_MASK                     0xC0u</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabb431fe642ddc5724c5b6b7121c99581"> 5054</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_SHIFT                    6u</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga61e5450fb9c7eeb2fc708cc5cedba728"> 5055</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_WIDTH                    2u</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2d567a7fba79e4b23ec32aa0dab38d3a"> 5056</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_KEYEN_SHIFT))&amp;FTFC_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf8e8a0f004024e1fb16f8852c28309eb"> 5058</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_MASK                       0xFFu</span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab1b7f4d3e2c41ea9aa7436d4b2c48558"> 5059</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_SHIFT                      0u</span></div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga73ef4d2481bdac4bf922dc14fa5b96d0"> 5060</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_WIDTH                      8u</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga238d5c4661b0740c932c4a1cda32ead0"> 5061</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FOPT_OPT_SHIFT))&amp;FTFC_FOPT_OPT_MASK)</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment">/* FCCOB Bit Fields */</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1a0f77f225ac2f53a8921b4c4c50436c"> 5063</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_MASK                    0xFFu</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafa7c235f846552eec67335e6de84b24b"> 5064</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_SHIFT                   0u</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa691e2af438003bddfb49558099e1588"> 5065</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_WIDTH                   8u</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1def96e713519bfd61d2f3090f5c89d6"> 5066</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCCOB_CCOBn_SHIFT))&amp;FTFC_FCCOB_CCOBn_MASK)</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="comment">/* FPROT Bit Fields */</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8de1d7ea21a77725807ff7747f0c28af"> 5068</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_MASK                     0xFFu</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga83d5497b371e5fceee29232b020bc8fc"> 5069</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_SHIFT                    0u</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab692d4ca068d2d3bf061829d8e26c0ba"> 5070</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_WIDTH                    8u</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6149db58262696efa0a1656fe0205abb"> 5071</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FPROT_PROT_SHIFT))&amp;FTFC_FPROT_PROT_MASK)</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8270f5bfa966fa267ca51b2dd85f0d96"> 5073</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga458b6c049138231bff373f314d7b997c"> 5074</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_SHIFT                  0u</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga30dd2760999d5d83cda13142ae29d187"> 5075</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_WIDTH                  8u</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga99067939ed395659eca725a0fa58f979"> 5076</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FEPROT_EPROT_SHIFT))&amp;FTFC_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gad48a754bfb374324110c2bc0325167f1"> 5078</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0a75a155d19b8986f0e92042b9566bed"> 5079</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_SHIFT                  0u</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga904cf43096c6a88d56582fb8659da52c"> 5080</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_WIDTH                  8u</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gad3811824d91d7838ff7ba835d57f15b6"> 5081</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FDPROT_DPROT_SHIFT))&amp;FTFC_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">/* FCSESTAT Bit Fields */</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga722a826b4436b088dde47b36b67daae1"> 5083</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_MASK                   0x1u</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga81eff898fc3cb04b74c510112b9533a7"> 5084</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_SHIFT                  0u</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gadf750c5174080bc45b17e60c56883c0f"> 5085</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_WIDTH                  1u</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5a9e99921cda74796df961c2a24bc3e8"> 5086</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BSY_SHIFT))&amp;FTFC_FCSESTAT_BSY_MASK)</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0b7aece374a18a4cc3a88c8f800c1854"> 5087</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_MASK                    0x2u</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacb14e833db5dbdd8cbf7d2bf755b0807"> 5088</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_SHIFT                   1u</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4fd3d7002365f5252b74021487cc6670"> 5089</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_WIDTH                   1u</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga58ee0c40e40d2f459f3259d8806f6616"> 5090</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_SB_SHIFT))&amp;FTFC_FCSESTAT_SB_MASK)</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga38ff7b4bdf3bd9701ea6708d42864526"> 5091</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_MASK                   0x4u</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga09a43da0a95ad39c2b446ae526a2a385"> 5092</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_SHIFT                  2u</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5c080824bdd0401d0e6553b829caa254"> 5093</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_WIDTH                  1u</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga44453a7f55190f3daa2ec872bc2ae096"> 5094</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BIN_SHIFT))&amp;FTFC_FCSESTAT_BIN_MASK)</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga631e3704d7346eca61f81b82bd6467f2"> 5095</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_MASK                   0x8u</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2e37a7927556238bffb9bdc1cbe7efbd"> 5096</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_SHIFT                  3u</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3fa8c9d09c6e5a7c0a507ed0a99231ef"> 5097</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_WIDTH                  1u</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga60c36f3469f77367a97ffc3207c0b063"> 5098</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BFN_SHIFT))&amp;FTFC_FCSESTAT_BFN_MASK)</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga819cc2ab41814fa45e1965710b6881d5"> 5099</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_MASK                   0x10u</span></div>
<div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafbedd02399fd178fca71e5046e7c62f7"> 5100</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_SHIFT                  4u</span></div>
<div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3315d2eb961f0142279d40b91d2ca849"> 5101</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_WIDTH                  1u</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3fb5fbd41dfbf21f6e3c6a866606d711"> 5102</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BOK_SHIFT))&amp;FTFC_FCSESTAT_BOK_MASK)</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6dbc6fb9c1f2aef9d8015a12b9d44be8"> 5103</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_MASK                   0x20u</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga96b10fc76ee452a6165661f933f211e9"> 5104</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_SHIFT                  5u</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga94bf0b29e849b38cdd815e32e3a4ae6c"> 5105</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_WIDTH                  1u</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacc067f88ca6e7ffa578ec5d9eabe089e"> 5106</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_RIN_SHIFT))&amp;FTFC_FCSESTAT_RIN_MASK)</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacb5a515c57e903341a548eef6903d728"> 5107</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_MASK                   0x40u</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga9137b7ad85e7e4fc8809cbf8fc8c8231"> 5108</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_SHIFT                  6u</span></div>
<div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga90c2ac07affe368e75999b563cfe483c"> 5109</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_WIDTH                  1u</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2bad965789786eca7a995ed113c83cc3"> 5110</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_EDB_SHIFT))&amp;FTFC_FCSESTAT_EDB_MASK)</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabd6333e951a5865dd48bd52dd2f35daa"> 5111</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_MASK                   0x80u</span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaefae7d84d512e49e51dcf08e7f8f5af0"> 5112</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_SHIFT                  7u</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga74434449a7c0d215af506dccba5af189"> 5113</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_WIDTH                  1u</span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1fdbf1f03a7f5825313aaa70706577e8"> 5114</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_IDB_SHIFT))&amp;FTFC_FCSESTAT_IDB_MASK)</span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment">/* FERSTAT Bit Fields */</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa984430e269dbb2f527a3cebd267a799"> 5116</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_MASK                  0x2u</span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5a26183448f5a29a704da34f10e5290e"> 5117</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_SHIFT                 1u</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabeed7592d72f3b780ed7dbe4a8056108"> 5118</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_WIDTH                 1u</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae738410c969df885d311e7e0af293f6d"> 5119</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERSTAT_DFDIF_SHIFT))&amp;FTFC_FERSTAT_DFDIF_MASK)</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="comment">/* FERCNFG Bit Fields */</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga684fb65770eda62d6795fedde56d0210"> 5121</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_MASK                  0x2u</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gadb235e964ff413172b7549fa93e62fc0"> 5122</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_SHIFT                 1u</span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacee7ec86f7629008602d9bb49b7278ab"> 5123</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_WIDTH                 1u</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1f9e3cd2243cc7552a049c3ac08cde13"> 5124</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_DFDIE_SHIFT))&amp;FTFC_FERCNFG_DFDIE_MASK)</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafb533ce7facdd32a434d9acd06cb9f91"> 5125</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_MASK                   0x20u</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga53ab555abbcd49b76316e426e6f96411"> 5126</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_SHIFT                  5u</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga02222e38bc23ca2cb36dac6f51635aec"> 5127</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_WIDTH                  1u</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac5333dd48675890e5acd102b8e05537c"> 5128</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_FDFD_SHIFT))&amp;FTFC_FERCNFG_FDFD_MASK)</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160; <span class="comment">/* end of group FTFC_Register_Masks */</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160; </div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160; <span class="comment">/* end of group FTFC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160; </div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160; </div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160; </div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c"> 5151</a></span>&#160;<span class="preprocessor">#define FTM_CONTROLS_COUNT                       8u</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a"> 5152</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_COUNT                      8u</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160; </div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html"> 5155</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a71c139861c5c28b6a6e81b2b1c72946a"> 5156</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a71c139861c5c28b6a6e81b2b1c72946a">SC</a>;                                </div>
<div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a6095a27d764d06750fc0d642e08f8b2a"> 5157</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;                               </div>
<div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aa35a6713b1e2aafa0749f986730795cb"> 5158</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aa35a6713b1e2aafa0749f986730795cb">MOD</a>;                               </div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a3c6b2dbabce20880a5d35da93176e863"> 5160</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a3c6b2dbabce20880a5d35da93176e863">CnSC</a>;                              </div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#abbc17ee9708ecdd4ddc9cb9e528bdbac"> 5161</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#abbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a>;                               </div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a6135f2839c2e46bf3b5fe778bac7a41d"> 5162</a></span>&#160;  } CONTROLS[<a class="code" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a>];</div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ab9e4113be225c74c8ae0c675b0015680"> 5163</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ab9e4113be225c74c8ae0c675b0015680">CNTIN</a>;                             </div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b"> 5164</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;                            </div>
<div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a85444f56cd69d2ea9b5f4bfd5a65bd51"> 5165</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a85444f56cd69d2ea9b5f4bfd5a65bd51">MODE</a>;                              </div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aaf260293f48b1c4779012028d6751b17"> 5166</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aaf260293f48b1c4779012028d6751b17">SYNC</a>;                              </div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a222fc778fbb047aedf124d5d58138b0f"> 5167</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a222fc778fbb047aedf124d5d58138b0f">OUTINIT</a>;                           </div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aeb5c512e19542b384fd232b05d18ba64"> 5168</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aeb5c512e19542b384fd232b05d18ba64">OUTMASK</a>;                           </div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a26b6fa0ba5b755cebdc2e3457f8a5172"> 5169</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a26b6fa0ba5b755cebdc2e3457f8a5172">COMBINE</a>;                           </div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a4a65a29756f74ae8195109f77532ac6a"> 5170</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a4a65a29756f74ae8195109f77532ac6a">DEADTIME</a>;                          </div>
<div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a9abcc76868e079ede7576489d123ac7c"> 5171</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a9abcc76868e079ede7576489d123ac7c">EXTTRIG</a>;                           </div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a9037a11797290aef4ac48048c07e2e89"> 5172</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a9037a11797290aef4ac48048c07e2e89">POL</a>;                               </div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a445f6787ba69b18d2b1b932d05251650"> 5173</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a445f6787ba69b18d2b1b932d05251650">FMS</a>;                               </div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a4db3bd27e96389911d0d4b7f88f56f67"> 5174</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a4db3bd27e96389911d0d4b7f88f56f67">FILTER</a>;                            </div>
<div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0a9cb2e0e324f36b63ede8e74c240c61"> 5175</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a0a9cb2e0e324f36b63ede8e74c240c61">FLTCTRL</a>;                           </div>
<div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a9416ddd62b5d7ccea41cb9bb4cd7b29f"> 5176</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a9416ddd62b5d7ccea41cb9bb4cd7b29f">QDCTRL</a>;                            </div>
<div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a42f5a13cd52a3f76b0b20e3e7cb441b4"> 5177</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a42f5a13cd52a3f76b0b20e3e7cb441b4">CONF</a>;                              </div>
<div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a296edfeed698fa1795ab0a2d74f1aebc"> 5178</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a296edfeed698fa1795ab0a2d74f1aebc">FLTPOL</a>;                            </div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a86aac8f9f563e6968d407e77a6e7228c"> 5179</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a86aac8f9f563e6968d407e77a6e7228c">SYNCONF</a>;                           </div>
<div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a9602fe994bffb88ab285bdd81caadca3"> 5180</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a9602fe994bffb88ab285bdd81caadca3">INVCTRL</a>;                           </div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a098b0b5a2b0f2bf3e7387898e05b7b04"> 5181</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a098b0b5a2b0f2bf3e7387898e05b7b04">SWOCTRL</a>;                           </div>
<div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2181335ca6c317af7217403fd597bb2d"> 5182</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2181335ca6c317af7217403fd597bb2d">PWMLOAD</a>;                           </div>
<div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a9f8cd551794fde5a57f08acc1075d29f"> 5183</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a9f8cd551794fde5a57f08acc1075d29f">HCR</a>;                               </div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a3d12c525ee444ea6e9c2876071021e32"> 5184</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a3d12c525ee444ea6e9c2876071021e32">PAIR0DEADTIME</a>;                     </div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a71277aaa40be4473ac2521981f273bd3"> 5185</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a930e81a2a8aa108f4fbf8c40c463b156"> 5186</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a930e81a2a8aa108f4fbf8c40c463b156">PAIR1DEADTIME</a>;                     </div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a422ac2beba1cc5c797380d1c5832b885"> 5187</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a3dc960835e244471461a2ba8868a29a8"> 5188</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a3dc960835e244471461a2ba8868a29a8">PAIR2DEADTIME</a>;                     </div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 5189</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aa013aed5c4dba16e659c206ede6c1819"> 5190</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aa013aed5c4dba16e659c206ede6c1819">PAIR3DEADTIME</a>;                     </div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ad3d1f63f3a4d6872608c6fec1a6d278d"> 5191</a></span>&#160;       uint8_t RESERVED_3[324];</div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#af2fd8ed38b8e67e65303d8218065447c"> 5192</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#af2fd8ed38b8e67e65303d8218065447c">MOD_MIRROR</a>;                        </div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a572294e851ccac3ff29067eee88f588c"> 5193</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV_MIRROR[<a class="code" href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a">FTM_CV_MIRROR_COUNT</a>];    </div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5"> 5194</a></span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>, *<a class="code" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a>;</div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160; </div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3"> 5197</a></span>&#160;<span class="preprocessor">#define FTM_INSTANCE_COUNT                       (8u)</span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160; </div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160; </div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 5202</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee"> 5204</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 5206</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301"> 5208</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad"> 5210</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x4003A000u)</span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18"> 5212</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615"> 5214</a></span>&#160;<span class="preprocessor">#define FTM3_BASE                                (0x40026000u)</span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49"> 5216</a></span>&#160;<span class="preprocessor">#define FTM3                                     ((FTM_Type *)FTM3_BASE)</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9"> 5218</a></span>&#160;<span class="preprocessor">#define FTM4_BASE                                (0x4006E000u)</span></div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga99e891c3841827fce2cf2d44885bb2a5"> 5220</a></span>&#160;<span class="preprocessor">#define FTM4                                     ((FTM_Type *)FTM4_BASE)</span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd"> 5222</a></span>&#160;<span class="preprocessor">#define FTM5_BASE                                (0x4006F000u)</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga79febc1351c8d4f1f877dd6705e0e225"> 5224</a></span>&#160;<span class="preprocessor">#define FTM5                                     ((FTM_Type *)FTM5_BASE)</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee"> 5226</a></span>&#160;<span class="preprocessor">#define FTM6_BASE                                (0x40070000u)</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaa0c3c09a8281b5a5d469b348ea54b5bb"> 5228</a></span>&#160;<span class="preprocessor">#define FTM6                                     ((FTM_Type *)FTM6_BASE)</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711"> 5230</a></span>&#160;<span class="preprocessor">#define FTM7_BASE                                (0x40071000u)</span></div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad5994011578ead933bea539607d11204"> 5232</a></span>&#160;<span class="preprocessor">#define FTM7                                     ((FTM_Type *)FTM7_BASE)</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d"> 5234</a></span>&#160;<span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE, FTM4_BASE, FTM5_BASE, FTM6_BASE, FTM7_BASE }</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 5236</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7 }</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8ff34dcf6b3c8568e5e8a651e2c0d082"> 5238</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_ARR_COUNT                       (4u)</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga16ca8254718d00762e236469b068a9f2"> 5240</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_CH_COUNT                        (8u)</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2b1f55e146802974da7ba9b43aec0807"> 5242</a></span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8f2be4211c929a2422432dc606414ff5"> 5244</a></span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga0976e77c7c71c640a80dbdf894087514"> 5246</a></span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2d6f3040cb83685eaa149fb202e070b5"> 5248</a></span>&#160;<span class="preprocessor">#define FTM_IRQS                                 { { FTM0_Ch0_Ch1_IRQn, FTM0_Ch0_Ch1_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch6_Ch7_IRQn, FTM0_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">                                                   { FTM1_Ch0_Ch1_IRQn, FTM1_Ch0_Ch1_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch6_Ch7_IRQn, FTM1_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">                                                   { FTM2_Ch0_Ch1_IRQn, FTM2_Ch0_Ch1_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch6_Ch7_IRQn, FTM2_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">                                                   { FTM3_Ch0_Ch1_IRQn, FTM3_Ch0_Ch1_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch6_Ch7_IRQn, FTM3_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">                                                   { FTM4_Ch0_Ch1_IRQn, FTM4_Ch0_Ch1_IRQn, FTM4_Ch2_Ch3_IRQn, FTM4_Ch2_Ch3_IRQn, FTM4_Ch4_Ch5_IRQn, FTM4_Ch4_Ch5_IRQn, FTM4_Ch6_Ch7_IRQn, FTM4_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">                                                   { FTM5_Ch0_Ch1_IRQn, FTM5_Ch0_Ch1_IRQn, FTM5_Ch2_Ch3_IRQn, FTM5_Ch2_Ch3_IRQn, FTM5_Ch4_Ch5_IRQn, FTM5_Ch4_Ch5_IRQn, FTM5_Ch6_Ch7_IRQn, FTM5_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">                                                   { FTM6_Ch0_Ch1_IRQn, FTM6_Ch0_Ch1_IRQn, FTM6_Ch2_Ch3_IRQn, FTM6_Ch2_Ch3_IRQn, FTM6_Ch4_Ch5_IRQn, FTM6_Ch4_Ch5_IRQn, FTM6_Ch6_Ch7_IRQn, FTM6_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">                                                   { FTM7_Ch0_Ch1_IRQn, FTM7_Ch0_Ch1_IRQn, FTM7_Ch2_Ch3_IRQn, FTM7_Ch2_Ch3_IRQn, FTM7_Ch4_Ch5_IRQn, FTM7_Ch4_Ch5_IRQn, FTM7_Ch6_Ch7_IRQn, FTM7_Ch6_Ch7_IRQn } }</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga6c85f682396ce0abb4b651f8c64451f3"> 5256</a></span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS                           { FTM0_Fault_IRQn, FTM1_Fault_IRQn, FTM2_Fault_IRQn, FTM3_Fault_IRQn, FTM4_Fault_IRQn, FTM5_Fault_IRQn, FTM6_Fault_IRQn, FTM7_Fault_IRQn }</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaf278dc8641cb27e2505965095b03a81c"> 5257</a></span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS                        { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn, FTM4_Ovf_Reload_IRQn, FTM5_Ovf_Reload_IRQn, FTM6_Ovf_Reload_IRQn, FTM7_Ovf_Reload_IRQn }</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gae3189b3a2faae784657b816043487da3"> 5258</a></span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS                          { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn, FTM4_Ovf_Reload_IRQn, FTM5_Ovf_Reload_IRQn, FTM6_Ovf_Reload_IRQn, FTM7_Ovf_Reload_IRQn }</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160; </div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment">   -- FTM Register Masks</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160; </div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 5270</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 5271</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0u</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae7a842798266bf009429e8697cb75ab1"> 5272</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_WIDTH                          3u</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga065038b692ab15f728ec344376d66c5b"> 5273</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 5274</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 5275</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3u</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67b6cd4f455a161f653be0dbce933f6b"> 5276</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_WIDTH                        2u</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c0b108bf05899c019de06f311cb5c89"> 5277</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 5278</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 5279</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5u</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27b2bace064e28a994e050d21351b2ef"> 5280</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_WIDTH                       1u</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5215fcd780a2699aca2587695aa7d038"> 5281</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CPWMS_SHIFT))&amp;FTM_SC_CPWMS_MASK)</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1a7571bdd0fb705134ab4b2b3748bfd4"> 5282</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_MASK                          0x40u</span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7201fa52fa0ec21cfb8360bc7bb45257"> 5283</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_SHIFT                         6u</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga696ec9bce057215c1689908c8772ad07"> 5284</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_WIDTH                         1u</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6860ebba03b1a1d111fe2dfec63f68e7"> 5285</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RIE_SHIFT))&amp;FTM_SC_RIE_MASK)</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1535ba672b24a77c217387279b68a3c2"> 5286</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_MASK                           0x80u</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b9b13bb618d2137dcd28bb2684f41e6"> 5287</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_SHIFT                          7u</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad73099836a53895aa96ad912ee27ff4"> 5288</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_WIDTH                          1u</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee7bd492ba20f3e7859c1974764dc2f7"> 5289</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RF_SHIFT))&amp;FTM_SC_RF_MASK)</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 5290</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x100u</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 5291</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        8u</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1d1a2a824cf2cf6d0bbdb2d517e9a67"> 5292</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_WIDTH                        1u</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8e6d826825f08865adeca4382c52136"> 5293</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOIE_SHIFT))&amp;FTM_SC_TOIE_MASK)</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 5294</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x200u</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 5295</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         9u</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafaa4fc6d8d2017c80231c87f7f17f75c"> 5296</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_WIDTH                         1u</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08982e86ca9af79918fba991c8640746"> 5297</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOF_SHIFT))&amp;FTM_SC_TOF_MASK)</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga09ded09110e97074a6a24c8d4f8e7f3f"> 5298</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_MASK                       0x10000u</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga611a737a1b235449c6189b52a18930a3"> 5299</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_SHIFT                      16u</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c4c87055dbe8b44e125bcefbbd4f7a1"> 5300</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_WIDTH                      1u</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa064c26d6b1ead171662a2c22c4016d0"> 5301</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN0_SHIFT))&amp;FTM_SC_PWMEN0_MASK)</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad129193e3830a96f9ad1b674a620cf51"> 5302</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_MASK                       0x20000u</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d049db99a94e1bed0df4cc4e1407a9"> 5303</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_SHIFT                      17u</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c29ea90ceec4d43afb52401f28cd582"> 5304</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_WIDTH                      1u</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab09aa3b7cfc7ad0bf4f288aa17e64547"> 5305</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN1_SHIFT))&amp;FTM_SC_PWMEN1_MASK)</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91183550e520e78a9cee7e3f48cae4d0"> 5306</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_MASK                       0x40000u</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e3857a41a404fdb41bc6794fbc3eb3d"> 5307</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_SHIFT                      18u</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27cbb47bf867842f3982aa1e8e953d01"> 5308</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_WIDTH                      1u</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c9d80acd80cfe2c971c77a2f83221ce"> 5309</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN2_SHIFT))&amp;FTM_SC_PWMEN2_MASK)</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafabbbd3a2df7765e624fece8796c6421"> 5310</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_MASK                       0x80000u</span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29fe3a3b15b61214f73407859c8e8c9e"> 5311</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_SHIFT                      19u</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0165023ddc8ad2509220ce8152c257a0"> 5312</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_WIDTH                      1u</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf8bbdd828c131f43be8bf1204930bd6"> 5313</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN3_SHIFT))&amp;FTM_SC_PWMEN3_MASK)</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga408b1b8052136abe1e7247acbe039bf1"> 5314</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_MASK                       0x100000u</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga653b803c2f9e4d5c666db42ed4bbd859"> 5315</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_SHIFT                      20u</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6566862739026516c377a01203e272c5"> 5316</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_WIDTH                      1u</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga234911a78f7cc079f8e0f8a52e252340"> 5317</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN4_SHIFT))&amp;FTM_SC_PWMEN4_MASK)</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad95773af1087a914177477788de26eb9"> 5318</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_MASK                       0x200000u</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad25e663d77b094aa705cfa77e7575394"> 5319</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_SHIFT                      21u</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7f53297c28578cd347819e5afa982a9"> 5320</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_WIDTH                      1u</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e68bcbb7dddff30fa40bfc2edb43be5"> 5321</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN5_SHIFT))&amp;FTM_SC_PWMEN5_MASK)</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga621c8bf5f6dce97f2233f3677ba84a63"> 5322</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_MASK                       0x400000u</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10b1a72fc57f00b6ae78e4c8d9bcb039"> 5323</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_SHIFT                      22u</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga954d2638c52cc98b9abfaf7f13a55b40"> 5324</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_WIDTH                      1u</span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga13b83bdf8bf28dc3dda16ced6d7a7358"> 5325</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN6_SHIFT))&amp;FTM_SC_PWMEN6_MASK)</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad11c58d6e00abfdcd4272a898160697e"> 5326</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_MASK                       0x800000u</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga11674cb15bfb1d0f4c8e5a28489e88c8"> 5327</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_SHIFT                      23u</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8eb49e504d05bc797c7bfb1449b8f7c"> 5328</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_WIDTH                      1u</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24d955abfc5f0f8aca5938ee06aaca62"> 5329</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN7_SHIFT))&amp;FTM_SC_PWMEN7_MASK)</span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga119d842417b494ef2d81696b9bed65b1"> 5330</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e2e871373f6c7b1eb0c2320854f8007"> 5331</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_SHIFT                       24u</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabee2fc636ab7a028cb4ca80444315c3"> 5332</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_WIDTH                       4u</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf39ece60d3fb640b9043f9f556368a0a"> 5333</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_FLTPS_SHIFT))&amp;FTM_SC_FLTPS_MASK)</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 5335</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 5336</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0u</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaacc8d485ba7077cd39ff0c682d2bb161"> 5337</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_WIDTH                      16u</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96ac13f31821791e3456cf6672b6a3b6"> 5338</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 5340</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 5341</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0u</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bf78b7a65068e8b1d70b460ad7b5f9b"> 5342</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_WIDTH                        16u</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80e3c2799c6f4480a6b8c983783ee052"> 5343</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 5345</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 5346</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0u</span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0baf78f07e2270f34c7c54f317091e9f"> 5347</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_WIDTH                       1u</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05a6c57def867940cac9a371dd7d0e25"> 5348</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_DMA_SHIFT))&amp;FTM_CnSC_DMA_MASK)</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35b97803688b95319735b5364793fa0c"> 5349</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_MASK                      0x2u</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ef38a331d378cb9dc1d6e4fa77df9d5"> 5350</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_SHIFT                     1u</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga51bb1b4e409ec96a7e3067954ad9dddd"> 5351</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_WIDTH                     1u</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga475b3e6f80f67fbb9d2b3a905f18970f"> 5352</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ICRST_SHIFT))&amp;FTM_CnSC_ICRST_MASK)</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 5353</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 5354</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2u</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2aea4bff1ba9fb0ba6ff1f6edfb9eb68"> 5355</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_WIDTH                      1u</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c962526f103acfc261479bdd21f5bae"> 5356</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSA_SHIFT))&amp;FTM_CnSC_ELSA_MASK)</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 5357</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 5358</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3u</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3949706a5b3ef98ffbe2e8b7ccd4cf12"> 5359</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_WIDTH                      1u</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac412f4d8345a144bbaaaaffe4d9daba5"> 5360</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSB_SHIFT))&amp;FTM_CnSC_ELSB_MASK)</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 5361</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 5362</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4u</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf89d3927718d1c3f07903419913676c5"> 5363</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_WIDTH                       1u</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaecd029a7d5911c7c6287cd117f7c3ff1"> 5364</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSA_SHIFT))&amp;FTM_CnSC_MSA_MASK)</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 5365</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 5366</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5u</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad8c205cde99a5d21fd83b4b8568087a7"> 5367</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_WIDTH                       1u</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26e08186d9d10869db12ddfe3bf39d25"> 5368</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSB_SHIFT))&amp;FTM_CnSC_MSB_MASK)</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 5369</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 5370</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6u</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38f6f18bfead5a383861a0d8744df548"> 5371</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_WIDTH                      1u</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5bf6e0605f50be055c79b4c60a2d212"> 5372</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIE_SHIFT))&amp;FTM_CnSC_CHIE_MASK)</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 5373</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 5374</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7u</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8bd6a10093c58cce70b00350094e125c"> 5375</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_WIDTH                       1u</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga446917a6d809030218b9c8b208a19928"> 5376</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHF_SHIFT))&amp;FTM_CnSC_CHF_MASK)</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fb9d5c584fc66f19878fad781962ad2"> 5377</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_MASK                   0x100u</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5022ac0f4a9547eb2345548425c9d134"> 5378</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_SHIFT                  8u</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b8e644ec2e18dade9806b113104007e"> 5379</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_WIDTH                  1u</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9c7d27660faddff4131704f927ba79f"> 5380</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_TRIGMODE_SHIFT))&amp;FTM_CnSC_TRIGMODE_MASK)</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ca5ad03076a9f5ab93750dd58dd927"> 5381</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_MASK                       0x200u</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c9c91f0a682fc5cff8defbc51a4493b"> 5382</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_SHIFT                      9u</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cbba7ab6fa9dc576be68a636be94853"> 5383</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_WIDTH                      1u</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga230542b9dac3d44dd5c4bdfa3a7480bf"> 5384</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIS_SHIFT))&amp;FTM_CnSC_CHIS_MASK)</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga776f7eb7e010c71cc192358e4e7e01e4"> 5385</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_MASK                       0x400u</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d843e92e7db8dbfb4df3438fbdc6161"> 5386</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_SHIFT                      10u</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1cc58b15d7a2472a66d68541a90eae46"> 5387</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_WIDTH                      1u</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e6aa6057e11e23650c8fa1b08a42c3e"> 5388</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHOV_SHIFT))&amp;FTM_CnSC_CHOV_MASK)</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 5390</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 5391</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0u</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89bc640f1b3022e0c5096fa30c449818"> 5392</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_WIDTH                        16u</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee6cacf155d736fa3c12612eae539dca"> 5393</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 5395</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 5396</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0u</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae9c97e5e9503a53d3e8b21bfcae33e2b"> 5397</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_WIDTH                     16u</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac20c0ad9416a41d291b1fed2313da2ea"> 5398</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 5400</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 5401</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0u</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f6d702b966593a2cd610431449eaf87"> 5402</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_WIDTH                    1u</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea84608cacf9d428af32ffad31f07563"> 5403</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH0F_SHIFT))&amp;FTM_STATUS_CH0F_MASK)</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 5404</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 5405</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1u</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e514a5b275d5f3084b60825e2f977ef"> 5406</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_WIDTH                    1u</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9335dea9b1d091d355a7c5a945721d2"> 5407</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH1F_SHIFT))&amp;FTM_STATUS_CH1F_MASK)</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 5408</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 5409</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2u</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga980c7d9342221f8d0142007960257e67"> 5410</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_WIDTH                    1u</span></div>
<div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0eea044d1ce2b4cf6a7a202f00ae6afd"> 5411</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH2F_SHIFT))&amp;FTM_STATUS_CH2F_MASK)</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 5412</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 5413</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3u</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e50c4636e88e005ad6e14b614abb73b"> 5414</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_WIDTH                    1u</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0aeb1d19fc5d86bf39b883bd7fd6c02f"> 5415</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH3F_SHIFT))&amp;FTM_STATUS_CH3F_MASK)</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 5416</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 5417</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4u</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaffac221ea145d7e5cae7bc02c7c1cec0"> 5418</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_WIDTH                    1u</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1cbd34863ebfe47c877617acfd71611"> 5419</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH4F_SHIFT))&amp;FTM_STATUS_CH4F_MASK)</span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 5420</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 5421</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5u</span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga914a120817fff7a79ac97d18a76f61ea"> 5422</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_WIDTH                    1u</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab6e2bb91f4bd4923607c3fe8dc5efdde"> 5423</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH5F_SHIFT))&amp;FTM_STATUS_CH5F_MASK)</span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 5424</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 5425</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6u</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5877c222399d01d3ca7e562dfa1525b7"> 5426</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_WIDTH                    1u</span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96e173f5193636ec321eabe8f8b7a437"> 5427</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH6F_SHIFT))&amp;FTM_STATUS_CH6F_MASK)</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 5428</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 5429</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7u</span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga81fd34a3cfda60a55833f32ecdb11387"> 5430</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_WIDTH                    1u</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab275c6876f818de51943eee0deaa618a"> 5431</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH7F_SHIFT))&amp;FTM_STATUS_CH7F_MASK)</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 5433</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 5434</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0u</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga610bbc3c41d5a7e28e82ba5667070208"> 5435</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_WIDTH                     1u</span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9546f297f398bafc35e8c72c670b07a0"> 5436</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FTMEN_SHIFT))&amp;FTM_MODE_FTMEN_MASK)</span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 5437</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 5438</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1u</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01251793a6f1b517927c5fd5d2aefa50"> 5439</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_WIDTH                      1u</span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga263317f5ce69cdbd5bf2353b64d65325"> 5440</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_INIT_SHIFT))&amp;FTM_MODE_INIT_MASK)</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 5441</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 5442</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2u</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16dc804cf67164b811e9e672cd253830"> 5443</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_WIDTH                     1u</span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89ad39cf15c00197e31e5c3d695fcecc"> 5444</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_WPDIS_SHIFT))&amp;FTM_MODE_WPDIS_MASK)</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 5445</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 5446</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3u</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba5b6b598fa7a74986164e858f6db8ff"> 5447</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_WIDTH                   1u</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7979eeb69e6f705a7a74d874e74d474c"> 5448</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_PWMSYNC_SHIFT))&amp;FTM_MODE_PWMSYNC_MASK)</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 5449</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 5450</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4u</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab00844ee8d3f30349b311fbe53a12408"> 5451</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_WIDTH                   1u</span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1781c120c7860ed6187aec8edc7dc9f"> 5452</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_CAPTEST_SHIFT))&amp;FTM_MODE_CAPTEST_MASK)</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 5453</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 5454</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5u</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2df9efe12846ed2566d8b67761ca417d"> 5455</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_WIDTH                    2u</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae199f2cb5b5206cfc5fd06f4ad420759"> 5456</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 5457</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 5458</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7u</span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ed35ad62bf035baa17b776a11b5aecb"> 5459</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_WIDTH                   1u</span></div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab384cb9654ad7d1b652ea98270f4b387"> 5460</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTIE_SHIFT))&amp;FTM_MODE_FAULTIE_MASK)</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 5462</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div>
<div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 5463</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0u</span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40df424af3054a39a1cbdb11f6f7c023"> 5464</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_WIDTH                    1u</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga42673950c5b108f03b504626100ed6ed"> 5465</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMIN_SHIFT))&amp;FTM_SYNC_CNTMIN_MASK)</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 5466</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 5467</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1u</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87d90f6efd3cb343951311c42ef673a3"> 5468</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_WIDTH                    1u</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf2c28c6d25b4cf0cb48d706ccd05f87"> 5469</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMAX_SHIFT))&amp;FTM_SYNC_CNTMAX_MASK)</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 5470</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 5471</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2u</span></div>
<div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaadbf190212c034cd461c8cd6da3ff6fe"> 5472</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_WIDTH                    1u</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b5c2815a448f95eb9e106ba2dc0299c"> 5473</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_REINIT_SHIFT))&amp;FTM_SYNC_REINIT_MASK)</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 5474</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 5475</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3u</span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaced9d9654f8c422ce8ff85830833f72"> 5476</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_WIDTH                   1u</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ec19a767e48d01dafd69822b4d0c38a"> 5477</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SYNCHOM_SHIFT))&amp;FTM_SYNC_SYNCHOM_MASK)</span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 5478</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 5479</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4u</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1606fd2d0076263403d28cc885493725"> 5480</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_WIDTH                     1u</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab555153ce967562e8b70bca372deef32"> 5481</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG0_SHIFT))&amp;FTM_SYNC_TRIG0_MASK)</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 5482</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div>
<div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 5483</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5u</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a27fac3895daab648b51e57b7999321"> 5484</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_WIDTH                     1u</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb27c14a5c747a02434b263591702d20"> 5485</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG1_SHIFT))&amp;FTM_SYNC_TRIG1_MASK)</span></div>
<div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 5486</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 5487</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6u</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ff9424a1248348bec4c1e7763bc4fbe"> 5488</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_WIDTH                     1u</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga010c2114cf40b7fb36c2a45cd845a5bd"> 5489</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG2_SHIFT))&amp;FTM_SYNC_TRIG2_MASK)</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 5490</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 5491</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7u</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab498a8e4a280fa83bb9d3e7e42b0ce6"> 5492</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_WIDTH                    1u</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad51f7031b82c9e9e067fc8435dc176ed"> 5493</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SWSYNC_SHIFT))&amp;FTM_SYNC_SWSYNC_MASK)</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 5495</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 5496</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0u</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga398383be273cf2a2e6755aa9be5b5b7c"> 5497</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaecdb7878dd9df3732ec7f58928c5305e"> 5498</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH0OI_SHIFT))&amp;FTM_OUTINIT_CH0OI_MASK)</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 5499</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 5500</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1u</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f4e66ee474cdf226638c26b1a28f6f4"> 5501</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab85f577a1ac5945122bf9bca922eabcc"> 5502</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH1OI_SHIFT))&amp;FTM_OUTINIT_CH1OI_MASK)</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 5503</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 5504</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2u</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6dade9a13b5f396f724003b9e9e48782"> 5505</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeba168c144acbe442b319fb327b6ed3b"> 5506</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH2OI_SHIFT))&amp;FTM_OUTINIT_CH2OI_MASK)</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 5507</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 5508</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3u</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga540816c6e2b9406c14b0510690c1a6a1"> 5509</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafc9350009db91a634c495c3b6002b7fd"> 5510</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH3OI_SHIFT))&amp;FTM_OUTINIT_CH3OI_MASK)</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 5511</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 5512</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4u</span></div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad24501ebe2983b88de1ec9f97c9f3bd"> 5513</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07bc64daa490dd8483f0be50128615a1"> 5514</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH4OI_SHIFT))&amp;FTM_OUTINIT_CH4OI_MASK)</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 5515</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 5516</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5u</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24b8908dc29823a8355324c38dc6a35b"> 5517</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa75e8fd93c51aa69aaf53ff1c23322e9"> 5518</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH5OI_SHIFT))&amp;FTM_OUTINIT_CH5OI_MASK)</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 5519</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 5520</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6u</span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4dd7c8e8740dcfbc1509efb65d72755"> 5521</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad32d23b6b0a69a4038bf035eb9143387"> 5522</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH6OI_SHIFT))&amp;FTM_OUTINIT_CH6OI_MASK)</span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 5523</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 5524</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7u</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58943354251acf1cbb858c0f7d59be9d"> 5525</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_WIDTH                  1u</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae080cb2cb74b86db3fb849dc14e57aee"> 5526</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH7OI_SHIFT))&amp;FTM_OUTINIT_CH7OI_MASK)</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 5528</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 5529</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0u</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea440d33f698974e00f3e2ac4b96edfe"> 5530</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c54f6c0849f286fa7e2b94765732c9"> 5531</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH0OM_SHIFT))&amp;FTM_OUTMASK_CH0OM_MASK)</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 5532</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 5533</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1u</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18ca2e665381d9c95c33eacd774a6b6e"> 5534</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0c25f542d434104bac5215c45a111ce6"> 5535</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH1OM_SHIFT))&amp;FTM_OUTMASK_CH1OM_MASK)</span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 5536</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 5537</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2u</span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5526d3cad360c2c6cc0d2caa16bb8d55"> 5538</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19377c45f3a5b49254f07c83999066c2"> 5539</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH2OM_SHIFT))&amp;FTM_OUTMASK_CH2OM_MASK)</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 5540</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 5541</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3u</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10c51d576f55c092944e36cd7bbd65f0"> 5542</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a801dba69df9ee28748b333a8d472a6"> 5543</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH3OM_SHIFT))&amp;FTM_OUTMASK_CH3OM_MASK)</span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 5544</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 5545</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4u</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b915c81c6699214e39b7a7ed4647992"> 5546</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3c90f751e1f18470abe07398a9d826e9"> 5547</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH4OM_SHIFT))&amp;FTM_OUTMASK_CH4OM_MASK)</span></div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 5548</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 5549</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5u</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade600d6503f4b2156ba23a58c1fb3b3c"> 5550</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57c87660ca78b45b93d3e950fec0566b"> 5551</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH5OM_SHIFT))&amp;FTM_OUTMASK_CH5OM_MASK)</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 5552</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 5553</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6u</span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf63ee97aaa1ba9e4139cc2c2171c566d"> 5554</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae32bd5c014c07e893fe3356fc80cbeb3"> 5555</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH6OM_SHIFT))&amp;FTM_OUTMASK_CH6OM_MASK)</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 5556</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 5557</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7u</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb2ce642b04dc6417ed5a6b97f1f8714"> 5558</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_WIDTH                  1u</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e61202e66c6aecf3207d8428e2efe4d"> 5559</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH7OM_SHIFT))&amp;FTM_OUTMASK_CH7OM_MASK)</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 5561</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 5562</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0u</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f73c1d4c07b9c1625741768679c8ee4"> 5563</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_WIDTH               1u</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8806f5704b5a301aedb626f561421381"> 5564</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE0_SHIFT))&amp;FTM_COMBINE_COMBINE0_MASK)</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 5565</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 5566</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1u</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a51b7e6d4e3305ddbd44f139f5502ce"> 5567</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_WIDTH                  1u</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7fb26256978b84ad1abe6b92592ceb7"> 5568</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP0_SHIFT))&amp;FTM_COMBINE_COMP0_MASK)</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 5569</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 5570</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2u</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae6118137e1e2ea499904242f0332c17"> 5571</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_WIDTH               1u</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65b8ad7bee151a6ac741da7e9b569cfb"> 5572</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN0_SHIFT))&amp;FTM_COMBINE_DECAPEN0_MASK)</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 5573</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 5574</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3u</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36df06deee158e999293054c85482267"> 5575</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_WIDTH                 1u</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0e2341e3003ac500312d30d634e14859"> 5576</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP0_SHIFT))&amp;FTM_COMBINE_DECAP0_MASK)</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 5577</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 5578</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4u</span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e002ae716570ae5eb5ce7b7343ecde9"> 5579</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_WIDTH                  1u</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga795235a6e1d018480ae22da95749dbf3"> 5580</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN0_SHIFT))&amp;FTM_COMBINE_DTEN0_MASK)</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 5581</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 5582</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5u</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga43a579f6107eb13b5ee6809882b5fe64"> 5583</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_WIDTH                1u</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga30cbb24caf12c0b44ca398b323f168f1"> 5584</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN0_SHIFT))&amp;FTM_COMBINE_SYNCEN0_MASK)</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 5585</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 5586</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6u</span></div>
<div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dd6031665bf95be3e6b6c19b71f5d60"> 5587</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_WIDTH               1u</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14836bc86482b52397c966dedf6a0be"> 5588</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN0_SHIFT))&amp;FTM_COMBINE_FAULTEN0_MASK)</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e977b8c0bf33e6faa7576358048bd4b"> 5589</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_MASK               0x80u</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga456132b82ce4c12ee4df814e97474d10"> 5590</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_SHIFT              7u</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1df83bcd700a96b70c9e73bdd71ef519"> 5591</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_WIDTH              1u</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga682130060176703cb0b8c18c37d87d86"> 5592</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE0_SHIFT))&amp;FTM_COMBINE_MCOMBINE0_MASK)</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 5593</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 5594</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8u</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabed23511c73d07d0fe1325a30c610c93"> 5595</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_WIDTH               1u</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab0aa20c8e0685ebd2b8d9c8b90241a9e"> 5596</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE1_SHIFT))&amp;FTM_COMBINE_COMBINE1_MASK)</span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 5597</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 5598</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9u</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33ceb818603cfdd1de76a146334e9b4a"> 5599</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_WIDTH                  1u</span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga601232a815c83c712141d10935955163"> 5600</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP1_SHIFT))&amp;FTM_COMBINE_COMP1_MASK)</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 5601</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 5602</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10u</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f782f5b25b0cdf6254400c6a32408a1"> 5603</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_WIDTH               1u</span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2a975e52b781302c17d53c1be8400328"> 5604</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN1_SHIFT))&amp;FTM_COMBINE_DECAPEN1_MASK)</span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 5605</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 5606</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11u</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabbd69e1f42fbfb5d76975b3c69caf362"> 5607</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_WIDTH                 1u</span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2a20c64ee4a3990891ef5afedea0e68"> 5608</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP1_SHIFT))&amp;FTM_COMBINE_DECAP1_MASK)</span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 5609</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 5610</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12u</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacced57e95d7a0a1c33ad3658f33ba731"> 5611</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_WIDTH                  1u</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac1916dfac8312b21d827ae5f7e0b8ce2"> 5612</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN1_SHIFT))&amp;FTM_COMBINE_DTEN1_MASK)</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 5613</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 5614</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13u</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5a45c156e894d311fb73d46636bb2fc"> 5615</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_WIDTH                1u</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ebb5f7016c1bda71bf39e292429263e"> 5616</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN1_SHIFT))&amp;FTM_COMBINE_SYNCEN1_MASK)</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 5617</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 5618</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14u</span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a464614703364b1cb1b1c9c338467ae"> 5619</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_WIDTH               1u</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f6531f28cf80a7de3d9881ccd95a460"> 5620</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN1_SHIFT))&amp;FTM_COMBINE_FAULTEN1_MASK)</span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19c0cb85463bb67fd178932264198184"> 5621</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_MASK               0x8000u</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2b9a1b27263126892e193fcf447e760"> 5622</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_SHIFT              15u</span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36196a2088aa996db48b8f1c153e46d2"> 5623</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_WIDTH              1u</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa3b14bd78f914eb14881f8a6165fa8"> 5624</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE1_SHIFT))&amp;FTM_COMBINE_MCOMBINE1_MASK)</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 5625</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div>
<div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 5626</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16u</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaafeba941468a776f715830946c59194b"> 5627</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_WIDTH               1u</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27e45ede52c46f3c8b246af538213103"> 5628</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE2_SHIFT))&amp;FTM_COMBINE_COMBINE2_MASK)</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 5629</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 5630</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17u</span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ce0d8156ef48ef44c0aeb57ac9f1c43"> 5631</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_WIDTH                  1u</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga101e5f8ae6e5b4500e2d1365bd61b039"> 5632</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP2_SHIFT))&amp;FTM_COMBINE_COMP2_MASK)</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 5633</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 5634</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18u</span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6172b3330367211375e793205c9a92f1"> 5635</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_WIDTH               1u</span></div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga554a247460d9a03052c249dc9d1adebd"> 5636</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN2_SHIFT))&amp;FTM_COMBINE_DECAPEN2_MASK)</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 5637</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 5638</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19u</span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08210d83afc421e8f06895dc0ead7b46"> 5639</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_WIDTH                 1u</span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga031613804280ad2bd27cfaf049782e85"> 5640</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP2_SHIFT))&amp;FTM_COMBINE_DECAP2_MASK)</span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 5641</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 5642</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20u</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe0b2e3e2ffc6b111d2eabcf46b5956"> 5643</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_WIDTH                  1u</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa483e9e7320045ff6f31699c875a0ca1"> 5644</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN2_SHIFT))&amp;FTM_COMBINE_DTEN2_MASK)</span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 5645</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 5646</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21u</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bbb8b03bc6d7757f68eed0e870afe99"> 5647</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_WIDTH                1u</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8984672015cf9be29a7a87d831b11e42"> 5648</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN2_SHIFT))&amp;FTM_COMBINE_SYNCEN2_MASK)</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 5649</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 5650</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22u</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e9dc04596e913473ea80b7d07673e44"> 5651</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_WIDTH               1u</span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabfa4413da2e92513679bbf35c329a267"> 5652</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN2_SHIFT))&amp;FTM_COMBINE_FAULTEN2_MASK)</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57c4615cc83521769d7bc7657d3ec25b"> 5653</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_MASK               0x800000u</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7aafedf71872b4fef557ee5425f29f57"> 5654</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_SHIFT              23u</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee9209339d61e8126daf5db749cb633b"> 5655</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_WIDTH              1u</span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad763c8b0b06b595e1496b56ab60ba316"> 5656</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE2_SHIFT))&amp;FTM_COMBINE_MCOMBINE2_MASK)</span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 5657</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 5658</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24u</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga47f055139d8da6661e758ed10df8d684"> 5659</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_WIDTH               1u</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae48fdfc910447cda6b16336fb16bb730"> 5660</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE3_SHIFT))&amp;FTM_COMBINE_COMBINE3_MASK)</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 5661</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 5662</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25u</span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ad01254915f870ed76296434cd24a78"> 5663</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_WIDTH                  1u</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e313aaf89f69deb597b6366655cdf3f"> 5664</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP3_SHIFT))&amp;FTM_COMBINE_COMP3_MASK)</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 5665</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 5666</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26u</span></div>
<div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab043f5561fca67b5734aabf4101d268f"> 5667</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_WIDTH               1u</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4b1e743849ccce333604eabd7b43a40d"> 5668</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN3_SHIFT))&amp;FTM_COMBINE_DECAPEN3_MASK)</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 5669</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div>
<div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 5670</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27u</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf35135a9c05ef0652a5f4828f475c75d"> 5671</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_WIDTH                 1u</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08aa7213f8cde61ac95d82ab7b8169cb"> 5672</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP3_SHIFT))&amp;FTM_COMBINE_DECAP3_MASK)</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 5673</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 5674</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28u</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga009cdf014c99f935c7e9acb7f62a0f0a"> 5675</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_WIDTH                  1u</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga187293f92005114481d80ef5a3ea4f32"> 5676</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN3_SHIFT))&amp;FTM_COMBINE_DTEN3_MASK)</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 5677</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 5678</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29u</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5419075d8b22bf22a180d839c2bd993"> 5679</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_WIDTH                1u</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55f542587ffa13b9edd19f5a7890e8f7"> 5680</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN3_SHIFT))&amp;FTM_COMBINE_SYNCEN3_MASK)</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 5681</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 5682</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30u</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga055202c84bbdda11f18b924d6a20eeda"> 5683</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_WIDTH               1u</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac2e41b393d137d701a322c1bb89549ca"> 5684</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN3_SHIFT))&amp;FTM_COMBINE_FAULTEN3_MASK)</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31175e3eb3b47c16fe737061e8f172d0"> 5685</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_MASK               0x80000000u</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f10b43f9b692cf044abeae820216e73"> 5686</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_SHIFT              31u</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8b1c434302c683eafe62ee5d3dc827f8"> 5687</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_WIDTH              1u</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02bbb4b337591f1aff63f460d45e2312"> 5688</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE3_SHIFT))&amp;FTM_COMBINE_MCOMBINE3_MASK)</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 5690</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 5691</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0u</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga231f1fe84efb1e8e6702b9d8f0fca2ed"> 5692</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_WIDTH                 6u</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a313efb41a03923ef2e16146fb31ab2"> 5693</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 5694</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 5695</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6u</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71989c830616cf75b7d891254a1cb9b3"> 5696</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_WIDTH                  2u</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1a7c61f4e08ca45f70154070500695d"> 5697</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6da053e86e1e2fbaafc952b39c4a9201"> 5698</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_MASK                0xF0000u</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34791fe82041a0776cd2afed40031b06"> 5699</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_SHIFT               16u</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd2f595140d7b183230b979ac69001d4"> 5700</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_WIDTH               4u</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31186bacee8c60a89973c4aba953151f"> 5701</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVALEX_SHIFT))&amp;FTM_DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 5703</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 5704</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0u</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga78f01238b3e7911f4ed0a1566d7ce69e"> 5705</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga179ecdb7546b430801a0c899cc275995"> 5706</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH2TRIG_SHIFT))&amp;FTM_EXTTRIG_CH2TRIG_MASK)</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 5707</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 5708</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1u</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22c11798adc01ca69a2aab210fce3f1b"> 5709</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6e75bfc9a11c26ea99b819a3d83886c"> 5710</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH3TRIG_SHIFT))&amp;FTM_EXTTRIG_CH3TRIG_MASK)</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 5711</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 5712</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2u</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga92716eed2f46adc5147c99c199508369"> 5713</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga268b90292a159a4846512873ee2a6b38"> 5714</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH4TRIG_SHIFT))&amp;FTM_EXTTRIG_CH4TRIG_MASK)</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 5715</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 5716</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3u</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga98bbc7e85ffcb4fc84feae19666029f5"> 5717</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gace9076e72b2a9124f74b304df3a7e124"> 5718</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH5TRIG_SHIFT))&amp;FTM_EXTTRIG_CH5TRIG_MASK)</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 5719</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 5720</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4u</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga106eb4263554148968cc56d404b8b07e"> 5721</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5033d41dbadd83cd16af4cc20467a6e6"> 5722</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH0TRIG_SHIFT))&amp;FTM_EXTTRIG_CH0TRIG_MASK)</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 5723</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 5724</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5u</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3da2cbd92458b2157964794fdf5b6b20"> 5725</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02b719fe5917b044b235e615b7ecf15d"> 5726</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH1TRIG_SHIFT))&amp;FTM_EXTTRIG_CH1TRIG_MASK)</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 5727</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 5728</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6u</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38de0018c24e8518c80318ba970bd25f"> 5729</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_WIDTH             1u</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c3513d49a0b33891d6a2109e3e25c99"> 5730</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_INITTRIGEN_SHIFT))&amp;FTM_EXTTRIG_INITTRIGEN_MASK)</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 5731</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 5732</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7u</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga430401ea1e6a952d8a14354287476ced"> 5733</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_WIDTH                  1u</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabd6b57692c91089f23f19e85d02b31c"> 5734</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_TRIGF_SHIFT))&amp;FTM_EXTTRIG_TRIGF_MASK)</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50f6dd8c51ca1352d90b19e54507d6d6"> 5735</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_MASK                 0x100u</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafaaf18f3ecc2799faf01e14110752566"> 5736</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_SHIFT                8u</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaffa3cacfaf1414ab0ba8a9ebf0343b80"> 5737</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac40161b3d9aa5295c60002a6ee132939"> 5738</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH6TRIG_SHIFT))&amp;FTM_EXTTRIG_CH6TRIG_MASK)</span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083eab4b6222e998a23a2efb9fbaafc7"> 5739</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_MASK                 0x200u</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2a0704e1619c09adb7e6b44dd79f089"> 5740</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_SHIFT                9u</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2a2230020f49e5a0bf7cef65f2da78f8"> 5741</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad18e72de756be1dd74bebfc98caf2f85"> 5742</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH7TRIG_SHIFT))&amp;FTM_EXTTRIG_CH7TRIG_MASK)</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="comment">/* POL Bit Fields */</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 5744</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 5745</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0u</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2b1c86c162fde4aacbff2f49982759c4"> 5746</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_WIDTH                       1u</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9217b819a8226fa7c1a2ecd60fa5eff6"> 5747</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL0_SHIFT))&amp;FTM_POL_POL0_MASK)</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 5748</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 5749</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1u</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf43501052cf6417b6df6f71a1af1d61a"> 5750</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_WIDTH                       1u</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d91be4d053750be93b985e163de6602"> 5751</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL1_SHIFT))&amp;FTM_POL_POL1_MASK)</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 5752</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 5753</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2u</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad017f16cbb5fb9b92a561e3fe773f59b"> 5754</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_WIDTH                       1u</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaadf9efff3951aac4c22d1650e2b29485"> 5755</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL2_SHIFT))&amp;FTM_POL_POL2_MASK)</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 5756</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 5757</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3u</span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga47e3c8aec2ee1cb26af56478144e28f0"> 5758</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_WIDTH                       1u</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1514ee4e7dffd41247ad736f65c4c53"> 5759</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL3_SHIFT))&amp;FTM_POL_POL3_MASK)</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 5760</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 5761</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4u</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6dbf6441d559055d31c733eacbb1472"> 5762</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_WIDTH                       1u</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d5fa9d8bbd23fc355da8454e28eabf1"> 5763</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL4_SHIFT))&amp;FTM_POL_POL4_MASK)</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 5764</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 5765</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5u</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c415542cfddc3f69b158a5dbcc3f289"> 5766</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_WIDTH                       1u</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1aad0418dc0d79f5eb39f9a1771ef71c"> 5767</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL5_SHIFT))&amp;FTM_POL_POL5_MASK)</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 5768</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 5769</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6u</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2346aa710c3478494b1fce992c2a2c33"> 5770</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_WIDTH                       1u</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga45db2080dc7be67bb158280b96df3839"> 5771</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL6_SHIFT))&amp;FTM_POL_POL6_MASK)</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 5772</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 5773</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7u</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a47b8615c04abb27da02230e4ba576a"> 5774</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_WIDTH                       1u</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c07ce70605671fb4befe0a08d0a9415"> 5775</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL7_SHIFT))&amp;FTM_POL_POL7_MASK)</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 5777</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 5778</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0u</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab20deba5ef54510a71cbd30d9786b942"> 5779</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_WIDTH                    1u</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafc549e46a9904729fb6994555a952421"> 5780</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF0_SHIFT))&amp;FTM_FMS_FAULTF0_MASK)</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 5781</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 5782</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1u</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacfa6471ece7d7807a4abdf89a07cde08"> 5783</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_WIDTH                    1u</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5200455fb40ddd79f2686c6f1343f202"> 5784</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF1_SHIFT))&amp;FTM_FMS_FAULTF1_MASK)</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 5785</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 5786</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2u</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5aed63e5982997be3fb4a8c9508cd617"> 5787</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_WIDTH                    1u</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b94c3078227d809c25b6125cea45d4f"> 5788</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF2_SHIFT))&amp;FTM_FMS_FAULTF2_MASK)</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 5789</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 5790</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3u</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafab52c57ec180873767b273789f222c5"> 5791</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_WIDTH                    1u</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba6be31b229fb3aa5aa32f9ff9b14b15"> 5792</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF3_SHIFT))&amp;FTM_FMS_FAULTF3_MASK)</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 5793</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 5794</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5u</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga934e3a74122e53a7291cca750427bd3f"> 5795</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_WIDTH                    1u</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga165e5b25d1ee4a7a90b113bab883cb28"> 5796</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTIN_SHIFT))&amp;FTM_FMS_FAULTIN_MASK)</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 5797</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 5798</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6u</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf9b0b7404d47c4a78f7a728658c219e"> 5799</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_WIDTH                       1u</span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a24573e13cff5e6f505d29b674d69e0"> 5800</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_WPEN_SHIFT))&amp;FTM_FMS_WPEN_MASK)</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 5801</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 5802</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7u</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad1065c7307fd28ec7221df3790b8dc4f"> 5803</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_WIDTH                     1u</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1cf4e66cf8ccda33c76a9bc6da3de78"> 5804</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF_SHIFT))&amp;FTM_FMS_FAULTF_MASK)</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 5806</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 5807</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0u</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga774f1bfb03f06b7613850d9aca948fb2"> 5808</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ca64d4437bf63561c5222244e8a696a"> 5809</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 5810</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 5811</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4u</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b0c4032786613586cadc5f49471e60c"> 5812</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3face5c96a8f83237f9e95786fc4a014"> 5813</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 5814</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 5815</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8u</span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab671d0e6cf79645a37e6ea71d9574272"> 5816</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56a86c7e68150dbdb4b8df6b3762d46d"> 5817</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 5818</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div>
<div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 5819</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12u</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d55e5d5c9cb79ccf4ae1660ef019cb1"> 5820</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga777ead7813671a9cacf617c172c1181b"> 5821</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 5823</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 5824</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0u</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad23d34e47bd49cd0bfeeaa282d1bdb9f"> 5825</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_WIDTH               1u</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd99b4b5d43d56b77a82663121f406ca"> 5826</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT0EN_SHIFT))&amp;FTM_FLTCTRL_FAULT0EN_MASK)</span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 5827</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 5828</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1u</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a592f62b03f51a82f405384d49265d6"> 5829</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_WIDTH               1u</span></div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab58dc8d810f6bff6363659535e5dee0e"> 5830</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT1EN_SHIFT))&amp;FTM_FLTCTRL_FAULT1EN_MASK)</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 5831</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 5832</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2u</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3302ad1d0a2a9c38e14fc3b58aead051"> 5833</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_WIDTH               1u</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga540dc5f265670d1b6e46e1a40f725027"> 5834</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT2EN_SHIFT))&amp;FTM_FLTCTRL_FAULT2EN_MASK)</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 5835</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 5836</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3u</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33557053f19c7135640f701821080dd9"> 5837</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_WIDTH               1u</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac89767de9c5d87936b38decd6da70be0"> 5838</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT3EN_SHIFT))&amp;FTM_FLTCTRL_FAULT3EN_MASK)</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 5839</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 5840</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4u</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga00b01d9ad65c03ea641a8591422503c2"> 5841</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_WIDTH               1u</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga66a4409cba2b91c54894340c4881ae2a"> 5842</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR0EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR0EN_MASK)</span></div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 5843</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 5844</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5u</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga642ee6cc1d14cd785aa786ac0b67b2be"> 5845</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_WIDTH               1u</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf92a86f87c6d2150e30541ce3a77c32f"> 5846</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR1EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR1EN_MASK)</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 5847</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 5848</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6u</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade03b3592e0bdd50949e2526795ae9b5"> 5849</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_WIDTH               1u</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga00c13716481a0975c18efca22f7036b6"> 5850</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR2EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR2EN_MASK)</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 5851</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 5852</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7u</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5569c70ef0ed853ef50737d5330d2019"> 5853</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_WIDTH               1u</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabf54d82481a6065595a33c61533992a5"> 5854</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR3EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR3EN_MASK)</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 5855</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 5856</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8u</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31e3a2be11e62d43474615c61b32de6e"> 5857</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_WIDTH                  4u</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d74d328f8b0e1bf184935031c644ae7"> 5858</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34c56765e54483bc8bd06f147ba3c294"> 5859</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_MASK                  0x8000u</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b27e754bfae53040306be1d7f347e73"> 5860</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_SHIFT                 15u</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac230ab8de786b7241a0206fce81e801c"> 5861</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_WIDTH                 1u</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga92a288301c1d84b3bc1295dd1dcc8d17"> 5862</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FSTATE_SHIFT))&amp;FTM_FLTCTRL_FSTATE_MASK)</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 5864</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 5865</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0u</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga28df4334b45707cc4b9431f5f00ccb7b"> 5866</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_WIDTH                  1u</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c3b0a5193cfecdfe0c18cbcfb79ae4a"> 5867</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADEN_SHIFT))&amp;FTM_QDCTRL_QUADEN_MASK)</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 5868</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 5869</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1u</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27bea36c211d45a39fd10bcdf4add156"> 5870</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_WIDTH                  1u</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1faa9cb9c6e97319f53df8066a327b2a"> 5871</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_TOFDIR_SHIFT))&amp;FTM_QDCTRL_TOFDIR_MASK)</span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 5872</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 5873</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2u</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga512a3e68d703802747100586f89c3453"> 5874</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_WIDTH                  1u</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf4c9fe454a99d47b615ebd48c534d5e"> 5875</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADIR_SHIFT))&amp;FTM_QDCTRL_QUADIR_MASK)</span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 5876</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 5877</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3u</span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad652fdf604c1f0b4e63cfef9e16d76fa"> 5878</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_WIDTH                1u</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0abc036e51f9b62b3512a7a33ed69fe7"> 5879</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADMODE_SHIFT))&amp;FTM_QDCTRL_QUADMODE_MASK)</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 5880</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 5881</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4u</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79d5342597c0182c675a0cc63791e2fb"> 5882</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2353eb99f10faed2a6fc26b0388826c4"> 5883</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBPOL_SHIFT))&amp;FTM_QDCTRL_PHBPOL_MASK)</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 5884</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 5885</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5u</span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8190074e0afce11c551ac185e529ed7a"> 5886</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4890e37ad76f3b43a673a82db58f11a7"> 5887</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAPOL_SHIFT))&amp;FTM_QDCTRL_PHAPOL_MASK)</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 5888</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 5889</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6u</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ce337b4bcba847f1cc35c92e54d9f74"> 5890</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_WIDTH               1u</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabf7e3bb664bd431e779bbe6e4c2c8de2"> 5891</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBFLTREN_SHIFT))&amp;FTM_QDCTRL_PHBFLTREN_MASK)</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 5892</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 5893</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7u</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a028771b1a1242bb49a0381f47d6ff7"> 5894</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_WIDTH               1u</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafbb9db9f8aea1e2cb8cad98a07f10c4b"> 5895</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAFLTREN_SHIFT))&amp;FTM_QDCTRL_PHAFLTREN_MASK)</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbbf6c7950b7b5fcb75d6bfe6625ddaa"> 5897</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10b68371cf4a96c96053cea4452994ed"> 5898</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_SHIFT                      0u</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe3f608800e839b1abac11dcc6d9450d"> 5899</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_WIDTH                      5u</span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad4f1222bff0a7e0cec900d5ef6e745bd"> 5900</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_LDFQ_SHIFT))&amp;FTM_CONF_LDFQ_MASK)</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 5901</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 5902</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6u</span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93123bd277cff17595f9244ae077498f"> 5903</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_WIDTH                   2u</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac35551a6fb1df02d6a0d83b0ec4df82a"> 5904</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 5905</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 5906</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9u</span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga110b2b924c9aebdbf0c5bf0adfed23f7"> 5907</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_WIDTH                    1u</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf0c17ca25c72f05ea05fd8d375223d73"> 5908</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEEN_SHIFT))&amp;FTM_CONF_GTBEEN_MASK)</span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 5909</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 5910</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10u</span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa97d727c89535ba6b8b16c4a2cb3249b"> 5911</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_WIDTH                   1u</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa14db924a3ea8dd3a08a9b0cdc670e3e"> 5912</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEOUT_SHIFT))&amp;FTM_CONF_GTBEOUT_MASK)</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ef787c40f28c2049d2bd7c3b2b2d36"> 5913</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_MASK                     0x800u</span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga14aaa2f1c1a2a0e7c98ca5b881a10c84"> 5914</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_SHIFT                    11u</span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab99a9678bb6f1f9445d2d521e4074733"> 5915</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_WIDTH                    1u</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa31e80fc91428a1a4123aea11b196da"> 5916</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_ITRIGR_SHIFT))&amp;FTM_CONF_ITRIGR_MASK)</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 5918</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 5919</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0u</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d7f973fe6dffc43b2698b0b18e159ff"> 5920</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_WIDTH                 1u</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadaacd100d78453d1cd175156838852b2"> 5921</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT0POL_SHIFT))&amp;FTM_FLTPOL_FLT0POL_MASK)</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 5922</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 5923</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1u</span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9eac424a738573adcabdbf06540b6a2"> 5924</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_WIDTH                 1u</span></div>
<div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade53bcaf8eca6b77bc235d1d290f3801"> 5925</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT1POL_SHIFT))&amp;FTM_FLTPOL_FLT1POL_MASK)</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 5926</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 5927</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2u</span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7095b3661442a450313b41961fd55eb2"> 5928</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_WIDTH                 1u</span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb97f9dbdbf6c1686cb47385ddf34186"> 5929</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT2POL_SHIFT))&amp;FTM_FLTPOL_FLT2POL_MASK)</span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 5930</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 5931</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3u</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4afe6b76012627a454bffc6e076a852d"> 5932</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_WIDTH                 1u</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3f0dd548b377ac411ed455073958f9bd"> 5933</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT3POL_SHIFT))&amp;FTM_FLTPOL_FLT3POL_MASK)</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 5935</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 5936</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0u</span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga14cde742e183ccb662bf9a83e6c907c9"> 5937</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_WIDTH             1u</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a8519f25a7be7aff167cefd6e38c29c"> 5938</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWTRIGMODE_SHIFT))&amp;FTM_SYNCONF_HWTRIGMODE_MASK)</span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 5939</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 5940</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2u</span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93c216ea1b2c776834d19a04bd277386"> 5941</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_WIDTH                 1u</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5040b0e7f8451e0b2e7bf7414ef75fd5"> 5942</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_CNTINC_SHIFT))&amp;FTM_SYNCONF_CNTINC_MASK)</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 5943</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 5944</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4u</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16d797f44de89012f35b342bb2db249e"> 5945</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_WIDTH                   1u</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3ea15079b2f1791e82bacac36d01ee4"> 5946</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_INVC_SHIFT))&amp;FTM_SYNCONF_INVC_MASK)</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 5947</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 5948</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5u</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75133ba785701b7dd5cab647aad1c6e5"> 5949</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_WIDTH                   1u</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad16f1278f09bcd20c1dcce9130fa120d"> 5950</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOC_SHIFT))&amp;FTM_SYNCONF_SWOC_MASK)</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 5951</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 5952</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7u</span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga659b73954c2b2605447f4e0b621b7f35"> 5953</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_WIDTH               1u</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4df4d5eabdad09a823397bfac6aa3ce9"> 5954</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SYNCMODE_SHIFT))&amp;FTM_SYNCONF_SYNCMODE_MASK)</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 5955</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 5956</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8u</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga52a384541fdfe4b83e324e5ec41958f8"> 5957</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_WIDTH               1u</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf7aedb92f197d91fee0d0ce94dded4cc"> 5958</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWRSTCNT_SHIFT))&amp;FTM_SYNCONF_SWRSTCNT_MASK)</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 5959</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 5960</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9u</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga364d4a14a5c44aea238af95634e4ba58"> 5961</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_WIDTH                1u</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa4c730f6c97c32671c97ff4da59f9524"> 5962</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWWRBUF_SHIFT))&amp;FTM_SYNCONF_SWWRBUF_MASK)</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 5963</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 5964</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10u</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d6d36bc3c8892ced0384881266060af"> 5965</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_WIDTH                   1u</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16eed46674efbb87ab3a78d8c700dda5"> 5966</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOM_SHIFT))&amp;FTM_SYNCONF_SWOM_MASK)</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 5967</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 5968</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11u</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c25844847d274278ecd32c572c99d6"> 5969</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_WIDTH                 1u</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3e6bcef815f5099b35ea7c8f5d358d5"> 5970</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWINVC_SHIFT))&amp;FTM_SYNCONF_SWINVC_MASK)</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 5971</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 5972</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12u</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga971d9f60bffee8e1532d8aaa06240bc4"> 5973</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_WIDTH                  1u</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga52b3de790cb0a7f11bdccce198f8b670"> 5974</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWSOC_SHIFT))&amp;FTM_SYNCONF_SWSOC_MASK)</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 5975</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 5976</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16u</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga90cabdb1f0f802eb6d409a8d2dc8b76d"> 5977</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_WIDTH               1u</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae0b2e7326522d8ee5c84b4aea0ec9a1"> 5978</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWRSTCNT_SHIFT))&amp;FTM_SYNCONF_HWRSTCNT_MASK)</span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 5979</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 5980</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17u</span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3961481a2accc4b0208ba4cea697d1e8"> 5981</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_WIDTH                1u</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaafb28aa23c9f9aa2cae0c9952c793574"> 5982</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWWRBUF_SHIFT))&amp;FTM_SYNCONF_HWWRBUF_MASK)</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 5983</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 5984</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18u</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1260b946c02a488b8f295f31ef7ef13"> 5985</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_WIDTH                   1u</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e6ed12fc2f75d2fe6e37758d2579c0e"> 5986</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWOM_SHIFT))&amp;FTM_SYNCONF_HWOM_MASK)</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 5987</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 5988</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19u</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae29bfb8077a396a4abd5c0e465816184"> 5989</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_WIDTH                 1u</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2aa079e123f9f8b04951a308f4be1067"> 5990</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWINVC_SHIFT))&amp;FTM_SYNCONF_HWINVC_MASK)</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 5991</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 5992</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20u</span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9743863e0f247bac05154c88fc44b433"> 5993</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_WIDTH                  1u</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44ebfa4f3debf8155573c3571616e362"> 5994</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWSOC_SHIFT))&amp;FTM_SYNCONF_HWSOC_MASK)</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 5996</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 5997</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0u</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad398a2b87c7b51e2139828f3c77cc61c"> 5998</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_WIDTH                 1u</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga679ec6bef1d875fb7e92a3ea737a28b2"> 5999</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV0EN_SHIFT))&amp;FTM_INVCTRL_INV0EN_MASK)</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 6000</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 6001</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1u</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga48447c1fde81de706fa7273c81ab86bd"> 6002</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_WIDTH                 1u</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab39299fc30d8d23a0be05de473fc6901"> 6003</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV1EN_SHIFT))&amp;FTM_INVCTRL_INV1EN_MASK)</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 6004</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 6005</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2u</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35c01605c67b485a1dfd0b0bfaad322e"> 6006</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_WIDTH                 1u</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab5508d48988ad41a34596564a8d883c"> 6007</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV2EN_SHIFT))&amp;FTM_INVCTRL_INV2EN_MASK)</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 6008</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 6009</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3u</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac661d09c16f345c46c9cf7e9fb9b2231"> 6010</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_WIDTH                 1u</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ff1169ec15053ed292d505477ed5641"> 6011</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV3EN_SHIFT))&amp;FTM_INVCTRL_INV3EN_MASK)</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 6013</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 6014</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0u</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b80a20beb530e39cc2a1f7306ee79b4"> 6015</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ca08d761be3c09177764f75a1b7d898"> 6016</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OC_SHIFT))&amp;FTM_SWOCTRL_CH0OC_MASK)</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 6017</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 6018</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1u</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga37c7c1d69b16a3713cad18f5999666e3"> 6019</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174e069cd4a4719cccab79a58e0fe97c"> 6020</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OC_SHIFT))&amp;FTM_SWOCTRL_CH1OC_MASK)</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 6021</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 6022</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2u</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7826dd370bc362a8c8eed4dfce2b425a"> 6023</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c318f90f38466a3f812f2e839c10d4f"> 6024</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OC_SHIFT))&amp;FTM_SWOCTRL_CH2OC_MASK)</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 6025</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 6026</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3u</span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3c079ac3027e42be4fff256ef3b59ca"> 6027</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdf8e9437f7582f05b61e1fb9c0c6f42"> 6028</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OC_SHIFT))&amp;FTM_SWOCTRL_CH3OC_MASK)</span></div>
<div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 6029</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div>
<div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 6030</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4u</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae978cca03018140837742a21188322a5"> 6031</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga904e54d8b014c3174108ede250b6a989"> 6032</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OC_SHIFT))&amp;FTM_SWOCTRL_CH4OC_MASK)</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 6033</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div>
<div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 6034</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5u</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4fd6b202943f477f9c8299db19576093"> 6035</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3956be5930d36f0ffb77159d125273ef"> 6036</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OC_SHIFT))&amp;FTM_SWOCTRL_CH5OC_MASK)</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 6037</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 6038</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6u</span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cb1fbb854313f2dea12d01549f27add"> 6039</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c117e0f0dd99bce4828074069783d8f"> 6040</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OC_SHIFT))&amp;FTM_SWOCTRL_CH6OC_MASK)</span></div>
<div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 6041</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 6042</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7u</span></div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaec345b3d7920b435b3129d20afb1b7d3"> 6043</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_WIDTH                  1u</span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacd0814cdc69663caa79942a4214f5e2a"> 6044</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OC_SHIFT))&amp;FTM_SWOCTRL_CH7OC_MASK)</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 6045</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 6046</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8u</span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33ffacb038a73d5fe6566307890820ea"> 6047</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac96895592539ac8ac65cdd99cc6e0180"> 6048</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OCV_SHIFT))&amp;FTM_SWOCTRL_CH0OCV_MASK)</span></div>
<div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 6049</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 6050</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9u</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3f832896117657b6d97b070b0942167d"> 6051</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0cbac441ec1e538018fee7b97a3ec6a7"> 6052</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OCV_SHIFT))&amp;FTM_SWOCTRL_CH1OCV_MASK)</span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 6053</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 6054</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10u</span></div>
<div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa1ea2b2445acce4b1d6c3cf5559463e0"> 6055</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4824379acd8198a481c6048cdcee338"> 6056</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OCV_SHIFT))&amp;FTM_SWOCTRL_CH2OCV_MASK)</span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 6057</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 6058</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11u</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23a2adcdd59f7eb50480d7eb51e735"> 6059</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad162f1505741cc11f178e5c4cc20360f"> 6060</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OCV_SHIFT))&amp;FTM_SWOCTRL_CH3OCV_MASK)</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 6061</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 6062</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12u</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac34196409ad5d66dbb5f2b1a0c489888"> 6063</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga487831196dda6d4e0cf7efc6a679a32a"> 6064</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OCV_SHIFT))&amp;FTM_SWOCTRL_CH4OCV_MASK)</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 6065</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 6066</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13u</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga330cb7a5f473f6533de53e398e540243"> 6067</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadde80fa74501817163a18fd55f0160f2"> 6068</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OCV_SHIFT))&amp;FTM_SWOCTRL_CH5OCV_MASK)</span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 6069</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 6070</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14u</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ed2acf8bd91f80f59895c6d3dd1c760"> 6071</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae60bcae6377bbb5d6e646e6c10b16489"> 6072</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OCV_SHIFT))&amp;FTM_SWOCTRL_CH6OCV_MASK)</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 6073</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 6074</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15u</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf68f2142a31d21a8b293d08ea712c233"> 6075</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf82a5ca7281f1d3e40adb5292caae6e1"> 6076</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OCV_SHIFT))&amp;FTM_SWOCTRL_CH7OCV_MASK)</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 6078</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 6079</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0u</span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22be80dac15fca015b08cd2a4cbf6367"> 6080</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa6c36bb351452bfa99090e139d5d227e"> 6081</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH0SEL_SHIFT))&amp;FTM_PWMLOAD_CH0SEL_MASK)</span></div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 6082</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 6083</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1u</span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga21c5c60c5afd9e2be6e0e4b3586b89bb"> 6084</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga62f50a5200044f5e158c8147df8d0284"> 6085</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH1SEL_SHIFT))&amp;FTM_PWMLOAD_CH1SEL_MASK)</span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 6086</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 6087</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2u</span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7cfd2a1f43f5ef5e941bb26800fafacb"> 6088</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26bb85953a05f7cc5361ba19c0d370e0"> 6089</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH2SEL_SHIFT))&amp;FTM_PWMLOAD_CH2SEL_MASK)</span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 6090</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 6091</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3u</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94560af93efa0b2f1a48eddcbedb7d0e"> 6092</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3dc1ac539f974e6ff787e17537ac840e"> 6093</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH3SEL_SHIFT))&amp;FTM_PWMLOAD_CH3SEL_MASK)</span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 6094</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 6095</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4u</span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab48350d856d877418e4f40975a7a1284"> 6096</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae89b817d5a34036c5016bab89d228429"> 6097</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH4SEL_SHIFT))&amp;FTM_PWMLOAD_CH4SEL_MASK)</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 6098</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div>
<div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 6099</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5u</span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaac25c99c62547a82d7e2d1b78f280112"> 6100</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f6d9ecd1dcaa4833457e24f64a08dd1"> 6101</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH5SEL_SHIFT))&amp;FTM_PWMLOAD_CH5SEL_MASK)</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 6102</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 6103</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6u</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab972c37542ae4dc4c1191dac8c71e505"> 6104</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga082fcdc7905410cdca8b65fde7e9d440"> 6105</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH6SEL_SHIFT))&amp;FTM_PWMLOAD_CH6SEL_MASK)</span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 6106</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 6107</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7u</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0789af84b3e98f9f5a92ede99e9af07f"> 6108</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1df7f1ac2c8f8c63003ae538d6d15a2c"> 6109</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH7SEL_SHIFT))&amp;FTM_PWMLOAD_CH7SEL_MASK)</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa4ada754ee94d1e1fdba484aaf3a0e4e"> 6110</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_MASK                   0x100u</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad30effcfff232bcc00d92f17ad5748ec"> 6111</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_SHIFT                  8u</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga624b155b1d2fe75b8e8b6d052db53fc4"> 6112</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1bebdf652e43bf8dcfb1871ed36117"> 6113</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_HCSEL_SHIFT))&amp;FTM_PWMLOAD_HCSEL_MASK)</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 6114</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 6115</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9u</span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga986439d030e8400f34f022677b6fe73f"> 6116</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_WIDTH                   1u</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa6f91a65a92615804b5d162801bb5933"> 6117</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_LDOK_SHIFT))&amp;FTM_PWMLOAD_LDOK_MASK)</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa36285eb7c8b173be6c3887cc83fd3e1"> 6118</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_MASK                    0x400u</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8850a34813ce8a1b5eae348ce970533"> 6119</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_SHIFT                   10u</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac12fe78a937845e4fe56da5378bb3a4b"> 6120</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_WIDTH                   1u</span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02fde0a9b222f24ac0d1b83c29d590d7"> 6121</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLEN_SHIFT))&amp;FTM_PWMLOAD_GLEN_MASK)</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a52aa69a10035a3f4c4b2f1ff6d0696"> 6122</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_MASK                   0x800u</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4cbfd2f3da34815366728b3554932c12"> 6123</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_SHIFT                  11u</span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaec1be96eb081fdc16254aad6ff1196b0"> 6124</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_WIDTH                  1u</span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36ddd6b88a4b1aec16e949d4a9916691"> 6125</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLDOK_SHIFT))&amp;FTM_PWMLOAD_GLDOK_MASK)</span></div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="comment">/* HCR Bit Fields */</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c6efb6f45cd95f451eca080dfd394fc"> 6127</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1ba2dbba30eaaa0b4062df703fdc7198"> 6128</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_SHIFT                      0u</span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabc0e7bac5b686b9e2258be544f0ef808"> 6129</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_WIDTH                      16u</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c4080472f5f60509b32f603dce2c9f8"> 6130</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_HCR_HCVAL_SHIFT))&amp;FTM_HCR_HCVAL_MASK)</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="comment">/* PAIR0DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad255ccc3c28ec3ddf9b618c5e396dab8"> 6132</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c977feae8d820822ac28ea9f13b039b"> 6133</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb78b686bb8c3de5e12f08dd34e95c55"> 6134</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fcea714eed76b8d2304e1df7e1f8bd8"> 6135</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga380e26dfc27a3d50ab7c96ec41c405c6"> 6136</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16e19aa171809501e73557c8da40005c"> 6137</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6cf5ad07a491ccdb554beebb5c05389"> 6138</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga43c6668891f837776e6173af3b9f554a"> 6139</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR0DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57cc9d67d4edef1d879c3d3b80efd3de"> 6140</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33d694235208616462e1b26db4eda40c"> 6141</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae6bcf6aafaf02c1b48168690887de29"> 6142</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96c9e9ae68882a0fa47e18e1d4810dd6"> 6143</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="comment">/* PAIR1DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7d84d858b01ae70a90d84f7257122fa6"> 6145</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaac93826b602a9a9d2cd914552dad2388"> 6146</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga654fef808f99e9ab6bba9a6c6678ea86"> 6147</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ea0448f3fc5a05a83b279990abd4336"> 6148</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga173e046b24949603c2eba21514ffc30e"> 6149</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf58f2ffefcab018b993394390e323d77"> 6150</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad615a074f14a23d869ce3d82d9dd6887"> 6151</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8ab7aaad8f0594c140dabca5d240cdf"> 6152</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR1DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf96dac3c0de444ac929b79e4a7cf32bb"> 6153</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga996bb2b6dfd157ef2b73be5ffd93e051"> 6154</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85146f760139c193afb1bd9954806f50"> 6155</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f3b5e191ead911408e3a28812aa0c1f"> 6156</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">/* PAIR2DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac175d7a84e597c7a573895865cfe9530"> 6158</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a7dbe201d57839ad44db873762bb668"> 6159</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade79156c2588eb48e6c6b6477ea01c2e"> 6160</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad06eba7efa698c2c6cc223e3285e9aa6"> 6161</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae498774df89b8df09d41e43dd5fef29b"> 6162</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15ce1a3847794ee88e20103723f897fc"> 6163</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1979cf8ebe5e35f5569a5c8ce38f25bd"> 6164</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd00fbdbf4934869b2610499d10a83dd"> 6165</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR2DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga21518faace21f3294468f1c311316272"> 6166</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18d99097664223cad857d54087f83192"> 6167</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3ac06e4a4cc74879a9265c7cb1461773"> 6168</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad06da2dc685122cbc04d8d712c26a3e9"> 6169</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="comment">/* PAIR3DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga090fb95e9aef006ccc8e89b6b73cd219"> 6171</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ca6fe2dd7faf07c7e19742461d71143"> 6172</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38f83484095ce13f72f7a8d7c8de165f"> 6173</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6e2202e0110f70388f0af222e4468ea2"> 6174</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga95a13c299fc6c3959ced2dc415920f16"> 6175</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18ece40a6a5380327b14103e66d13bca"> 6176</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga32e21fb32018016c67b39a29991ea479"> 6177</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa435f7a9b96f8824b7680b153f50069e"> 6178</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR3DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e375613662804e2ade8d4eba038d564"> 6179</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5219d246bbb8029ae192f70c248b0805"> 6180</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacf3aa9354b2ff15ce1985efb1a046acd"> 6181</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcce3f4510f48ce49b655695a208f755"> 6182</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment">/* MOD_MIRROR Bit Fields */</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8581391fdf54c858db2b11c9b418daab"> 6184</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_MASK              0xF800u</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9786e93d1503fc9ee82980d534fd8d7"> 6185</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_SHIFT             11u</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f7dd2af38834549fa1b75dc5208d422"> 6186</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_WIDTH             5u</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9faa8c76e99b13e4c9b16de28227a77c"> 6187</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_FRACMOD_SHIFT))&amp;FTM_MOD_MIRROR_FRACMOD_MASK)</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga698986e283e2fce1f9d21b39e5ee4985"> 6188</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_MASK                  0xFFFF0000u</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3543f19ced3470481b4fe28fa82c63d2"> 6189</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_SHIFT                 16u</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8591f06c33c6431c59a4e6e3b17205f1"> 6190</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_WIDTH                 16u</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac63ec01da4b6e585812e840a7cf08e38"> 6191</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_MOD_SHIFT))&amp;FTM_MOD_MIRROR_MOD_MASK)</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">/* CV_MIRROR Bit Fields */</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85b51bf5aebc63e1a5fd20d23365b24c"> 6193</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_MASK               0xF800u</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga634848abb8ee192dd06da9ce2c4007b3"> 6194</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_SHIFT              11u</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad5f4dcfbee5cda0355b198830d7996ce"> 6195</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_WIDTH              5u</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga634b0164a5bd593c65a102ad3d786186"> 6196</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_FRACVAL_SHIFT))&amp;FTM_CV_MIRROR_FRACVAL_MASK)</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57b07ea5449fcca86a5bcde5e5d8e471"> 6197</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6708e238b833c0c746b4812e7ea86fc6"> 6198</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_SHIFT                  16u</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga98be454b371c001f61e2fa9dd03f555f"> 6199</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_WIDTH                  16u</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a5d0fb10a4b15b73b84544beb5030d2"> 6200</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_VAL_SHIFT))&amp;FTM_CV_MIRROR_VAL_MASK)</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160; </div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160; </div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160; </div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160; </div>
<div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 6225</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637"> 6226</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637">PDOR</a>;                              </div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d"> 6227</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a>;                              </div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572"> 6228</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572">PCOR</a>;                              </div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063"> 6229</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063">PTOR</a>;                              </div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc"> 6230</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc">PDIR</a>;                              </div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3"> 6231</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3">PDDR</a>;                              </div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a291d80b2bf8ac4456dc9672839cb55f5"> 6232</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a291d80b2bf8ac4456dc9672839cb55f5">PIDR</a>;                              </div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b"> 6233</a></span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>, *<a class="code" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a>;</div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160; </div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaab5fea80a9feb6f057d97a5026436d09"> 6236</a></span>&#160;<span class="preprocessor">#define GPIO_INSTANCE_COUNT                      (5u)</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160; </div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160; </div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 6241</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 6243</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 6245</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 6247</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96"> 6249</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 6251</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 6253</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe"> 6255</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 6257</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div>
<div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 6259</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 6261</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }</span></div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 6263</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { PTA, PTB, PTC, PTD, PTE }</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160; </div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160; </div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 6275</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 6276</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0u</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7dcc3c999fc1581a1abd170be6671b66"> 6277</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_WIDTH                      32u</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 6278</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 6280</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 6281</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0u</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga37bfb99494469858ed3d6966fcd3efc3"> 6282</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_WIDTH                     32u</span></div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 6283</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 6285</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 6286</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0u</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga56ff73b92dd4960635f00775acadb98d"> 6287</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_WIDTH                     32u</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 6288</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 6290</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 6291</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0u</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9bbc03b8c68684123b1c5ecf54047881"> 6292</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_WIDTH                     32u</span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 6293</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 6295</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 6296</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0u</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga90a8226d4951b43432a5a0709ee5cb24"> 6297</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_WIDTH                      32u</span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 6298</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 6300</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 6301</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0u</span></div>
<div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gab220d23aa328c445f6fbc3f5085135bc"> 6302</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_WIDTH                      32u</span></div>
<div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 6303</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="comment">/* PIDR Bit Fields */</span></div>
<div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7def35f5eba09937a9453b17efcf4907"> 6305</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5756b546e12b2e835111e41423cd915a"> 6306</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_SHIFT                      0u</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga1d6a8a0b1d83d1ffae429ffc672799e1"> 6307</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_WIDTH                      32u</span></div>
<div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6be6cc487bea1982cedb1464e4925e88"> 6308</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PIDR_PID_SHIFT))&amp;GPIO_PIDR_PID_MASK)</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160; </div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160; </div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160; </div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="comment">   -- LMEM Peripheral Access Layer</span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160; </div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html"> 6333</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a18181af9b7696386da801ede5a6ce9b3"> 6334</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a18181af9b7696386da801ede5a6ce9b3">PCCCR</a>;                             </div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a94270e10092c976fa284138635a1ffbc"> 6335</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a94270e10092c976fa284138635a1ffbc">PCCLCR</a>;                            </div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a5bd1965f4c5558a4f0ff66af08af9ad4"> 6336</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a5bd1965f4c5558a4f0ff66af08af9ad4">PCCSAR</a>;                            </div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#aa175862efe9ba1be183cf412d4955abd"> 6337</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#aa175862efe9ba1be183cf412d4955abd">PCCCVR</a>;                            </div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a4398e5001fa061061fe95e2ceef7a31a"> 6338</a></span>&#160;       uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a8b58bdb532685e0b4213f9bd94f03848"> 6339</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a8b58bdb532685e0b4213f9bd94f03848">PCCRMR</a>;                            </div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga92fd54d165d5085bb6d5dcb0018eeda5"> 6340</a></span>&#160;} <a class="code" href="struct_l_m_e_m___type.html">LMEM_Type</a>, *<a class="code" href="group___l_m_e_m___peripheral___access___layer.html#ga92fd54d165d5085bb6d5dcb0018eeda5">LMEM_MemMapPtr</a>;</div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160; </div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga5754cccbb7b708271aa3c1f2a17bd073"> 6343</a></span>&#160;<span class="preprocessor">#define LMEM_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160; </div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160; </div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">/* LMEM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga02925350368b2cbce92627fedbb5f54a"> 6348</a></span>&#160;<span class="preprocessor">#define LMEM_BASE                                (0xE0082000u)</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#gac267c48c85a2abdfef2df74cf09dbf02"> 6350</a></span>&#160;<span class="preprocessor">#define LMEM                                     ((LMEM_Type *)LMEM_BASE)</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga645a7ada901b0b60c6db5e35bf279474"> 6352</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_ADDRS                          { LMEM_BASE }</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga3b8cec218a8a57a762a94905faf149b4"> 6354</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_PTRS                           { LMEM }</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160; </div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="comment">   -- LMEM Register Masks</span></div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160; </div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="comment">/* PCCCR Bit Fields */</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga47e05c9467999292addb0bb22bf010eb"> 6366</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_MASK                  0x1u</span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga82db54483659442eb030dc064dbd6fa6"> 6367</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_SHIFT                 0u</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaefc8bf31bfab5d844a5b5cc9cd021616"> 6368</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_WIDTH                 1u</span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gac81bbf58bd305bb41216b12422f74f2c"> 6369</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_ENCACHE_SHIFT))&amp;LMEM_PCCCR_ENCACHE_MASK)</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa35050629c4af3fdc843f430d0ccac25"> 6370</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_MASK                    0x4u</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4fa35f3e582f6265732480ecdc4e1cb2"> 6371</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_SHIFT                   2u</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga55fafe8a97e89546d8be8daa70a8cd3a"> 6372</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_WIDTH                   1u</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1417de54f9f542912bf7926a712c47b0"> 6373</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR2_SHIFT))&amp;LMEM_PCCCR_PCCR2_MASK)</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga76222d64ae831bffa48675f43b4f5785"> 6374</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_MASK                    0x8u</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga34ace5f663b75bb0cd8e6788a7cc1397"> 6375</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_SHIFT                   3u</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaefd33faaed0859cb3b4f4dd66c2ad928"> 6376</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_WIDTH                   1u</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga04562582b51efe39ef252610de64dcc5"> 6377</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR3_SHIFT))&amp;LMEM_PCCCR_PCCR3_MASK)</span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0be513272f5e22997c2edf3c3523af34"> 6378</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_MASK                    0x1000000u</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga18cb36b72f592f87eae5232c92b88851"> 6379</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_SHIFT                   24u</span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3c632003b680b9df834bf30fb22e503b"> 6380</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_WIDTH                   1u</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga54ad467068440053ac4a35144b9ef5d5"> 6381</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW0_SHIFT))&amp;LMEM_PCCCR_INVW0_MASK)</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3a45a5230e0c045021f45b42a4772180"> 6382</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_MASK                   0x2000000u</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa8e17282f7b4ad84d915b18a12f8516c"> 6383</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_SHIFT                  25u</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga70a4601dcf70ec787d3a2721368bfb35"> 6384</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_WIDTH                  1u</span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga868a10d2b4495e02b59336c7e887a8d5"> 6385</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW0_SHIFT))&amp;LMEM_PCCCR_PUSHW0_MASK)</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa1fb551aa4c04fac149a176959f03d52"> 6386</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_MASK                    0x4000000u</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4d63ffd20f8f883a93d1cd598a589ec"> 6387</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_SHIFT                   26u</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga667a1c1fab5cbe07b6ceb56e099c0bea"> 6388</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_WIDTH                   1u</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf5c7534b74a6595e69ba07b2f1559b9e"> 6389</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW1_SHIFT))&amp;LMEM_PCCCR_INVW1_MASK)</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4ce00f04c874eb87261d09c0f0baf000"> 6390</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_MASK                   0x8000000u</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadbaa50e8f931b2f35fc68e695f47b7ca"> 6391</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_SHIFT                  27u</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga62f205315c3d25357b948c9c4ff2cea4"> 6392</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_WIDTH                  1u</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8f46b6252b7ce2eb567d61e2bead41f4"> 6393</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW1_SHIFT))&amp;LMEM_PCCCR_PUSHW1_MASK)</span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga526c4cebb582bf691530ac55b0dc57bb"> 6394</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_MASK                       0x80000000u</span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3d3f2157cfc4620f77d23c1a016fe143"> 6395</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_SHIFT                      31u</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga646d8cf126f4884f381a241fa911b00d"> 6396</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_WIDTH                      1u</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9097eea2ff3d363fcfc9c32442dee068"> 6397</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_GO_SHIFT))&amp;LMEM_PCCCR_GO_MASK)</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="comment">/* PCCLCR Bit Fields */</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa01a907f55347e38d2f51bb1b7730cba"> 6399</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga78aff85a7126ce0b78b944071cf6889d"> 6400</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_SHIFT                    0u</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4e26d4141108133071ffcbb4da8b21f"> 6401</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_WIDTH                    1u</span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gae24abbf79dd71a8e3ab01259c234b957"> 6402</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LGO_SHIFT))&amp;LMEM_PCCLCR_LGO_MASK)</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaab883c9ecf2c33ecf91b094219a82597"> 6403</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_MASK               0x3FFCu</span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3ed6367eaff84c840b71f149f9129aee"> 6404</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_SHIFT              2u</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadf79f961f32c62449d32d940506ae855"> 6405</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_WIDTH              12u</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0701e627211a9d2b21abe962755fde6a"> 6406</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_CACHEADDR_SHIFT))&amp;LMEM_PCCLCR_CACHEADDR_MASK)</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga94b957f764ef21f57e73b51c73c4253c"> 6407</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_MASK                    0x4000u</span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaee05195999730fff50289cf438d84f3e"> 6408</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_SHIFT                   14u</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad2f399e931275d4d87ef01e739ee0c7d"> 6409</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_WIDTH                   1u</span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad3198b9b95b603a82f9e6024e4d20c07"> 6410</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_WSEL_SHIFT))&amp;LMEM_PCCLCR_WSEL_MASK)</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga170365be81884aa29ccd3633d5a45a75"> 6411</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_MASK                   0x10000u</span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga17e2604e6b243c501d1a25f56e537d7c"> 6412</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_SHIFT                  16u</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5bba93bd95afd103360361151897fc4a"> 6413</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa70785269d399a7f493f75822c3d90a2"> 6414</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_TDSEL_SHIFT))&amp;LMEM_PCCLCR_TDSEL_MASK)</span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga742b13f0ab265cf53d020b7215bd9a3f"> 6415</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_MASK                   0x100000u</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8405b133aaa949814d6085e769f89205"> 6416</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_SHIFT                  20u</span></div>
<div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga15f684323012686a11a5c825af3a7c7a"> 6417</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_WIDTH                  1u</span></div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaded6b207cbb2dd8e8df8aba978333d7a"> 6418</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIVB_SHIFT))&amp;LMEM_PCCLCR_LCIVB_MASK)</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9dbf4c3b1eec85318c613ca681dd5903"> 6419</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_MASK                   0x200000u</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaeaff5efd18f7928e11c8221b1f1a0fb4"> 6420</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_SHIFT                  21u</span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3089a768cdf6062a79b1b51c8b0307ea"> 6421</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_WIDTH                  1u</span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9f926ff3c9b4513362ed3a037666999d"> 6422</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIMB_SHIFT))&amp;LMEM_PCCLCR_LCIMB_MASK)</span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacc9a4885c3e5d23fa9899897fad2bd86"> 6423</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_MASK                   0x400000u</span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa3bc3215e9b41f87c2c4aca39f7f9490"> 6424</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_SHIFT                  22u</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaae3d363c77513ee464263d8992266499"> 6425</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_WIDTH                  1u</span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9e134586429e5468fe44c39706f8838a"> 6426</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCWAY_SHIFT))&amp;LMEM_PCCLCR_LCWAY_MASK)</span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf99b6031ae94b6582cd03197e72f379d"> 6427</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_MASK                    0x3000000u</span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6dce7a04ca2c7e69285cac1a45ae98ce"> 6428</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_SHIFT                   24u</span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadfee518eede66b24550c54463114a353"> 6429</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_WIDTH                   2u</span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gae765f186eb8004e9e2ab5695c6eff450"> 6430</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCMD_SHIFT))&amp;LMEM_PCCLCR_LCMD_MASK)</span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabfcd864c50e00017164c73e0c7546305"> 6431</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_MASK                  0x4000000u</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2d0b5614086dafe7f8f336eea70a45ac"> 6432</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_SHIFT                 26u</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacd8b3088df0ddd2e1b057dd05483fb80"> 6433</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabb52b7cfe710e4d4e1877e511b0549cd"> 6434</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LADSEL_SHIFT))&amp;LMEM_PCCLCR_LADSEL_MASK)</span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga674ad53312395a53144106a14350e5fd"> 6435</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_MASK                    0x8000000u</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5c874d8e0c72d65fabbaba28daa39daf"> 6436</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_SHIFT                   27u</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga50055a55097160f02a0010e122e8a701"> 6437</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_WIDTH                   1u</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacda9c065e8e8571be04e262a5845e32f"> 6438</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LACC_SHIFT))&amp;LMEM_PCCLCR_LACC_MASK)</span></div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">/* PCCSAR Bit Fields */</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga27d8677a0540067250356ef3d533573e"> 6440</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga38bbc8c48540a6ca6231d451bb796aa4"> 6441</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_SHIFT                    0u</span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga58ef094dc89814c5a111f4c659e4bf96"> 6442</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_WIDTH                    1u</span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9b9d102efe5dcda524c097dff3014f39"> 6443</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_LGO_SHIFT))&amp;LMEM_PCCSAR_LGO_MASK)</span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad35a61199545a55a36a689589700f5a9"> 6444</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_MASK                 0xFFFFFFFCu</span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf1c48aa4bf597929a1aba87eed8bb94f"> 6445</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_SHIFT                2u</span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4b91287d54f18b4b86cbe56756850faf"> 6446</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_WIDTH                30u</span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8e560e51467ddf1a978653ccc0ad13f1"> 6447</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_PHYADDR_SHIFT))&amp;LMEM_PCCSAR_PHYADDR_MASK)</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/* PCCCVR Bit Fields */</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga67dc4053f672f8acbfbd6c65e55420af"> 6449</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaaf86689764e9b81196b6d83c16e99ae2"> 6450</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_SHIFT                   0u</span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2958b6fdb085c44254ea1e8cc7f2ba85"> 6451</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_WIDTH                   32u</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab9415af2b3777512d348c4bfbac81f39"> 6452</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCVR_DATA_SHIFT))&amp;LMEM_PCCCVR_DATA_MASK)</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment">/* PCCRMR Bit Fields */</span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga14b70993734b4be51109e03aa1fa5bfe"> 6454</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_MASK                     0x3u</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2efe89fa452d381b7dd8783936079395"> 6455</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_SHIFT                    0u</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga873b14d2d975eb94c50d4db3290fb403"> 6456</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_WIDTH                    2u</span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad16608f6656b927bdc4ecf107d39ee7f"> 6457</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R15_SHIFT))&amp;LMEM_PCCRMR_R15_MASK)</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab9ecd999d1105864b21f9f35a186d802"> 6458</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_MASK                     0xCu</span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaedbf94a5cbc142f720dba20256850ea4"> 6459</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_SHIFT                    2u</span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3ee10019a638234deb7980ba7a5e97c0"> 6460</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_WIDTH                    2u</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5ac7078efad8bd05892ee22a49fe8c9c"> 6461</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R14_SHIFT))&amp;LMEM_PCCRMR_R14_MASK)</span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5be0ce97ab437144756fc6b96983cca8"> 6462</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_MASK                     0x30u</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadde3ef27c8d0bd6eb6420b3cf100db28"> 6463</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_SHIFT                    4u</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab4d59213f45fbe02ae12ff164efa7acb"> 6464</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_WIDTH                    2u</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab18ae73b214757a47b1fc9e4605a854e"> 6465</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R13_SHIFT))&amp;LMEM_PCCRMR_R13_MASK)</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad691aea16dc94000f0b02e77d7c97f95"> 6466</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_MASK                     0xC0u</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga21696f1368dba90de8560ed95cb9cdd5"> 6467</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_SHIFT                    6u</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5c1389eaeaa5c79f9cfbc0fbdbfec5fa"> 6468</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_WIDTH                    2u</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga642b2e782cbe97d56cb12ff98fbc1eaa"> 6469</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R12_SHIFT))&amp;LMEM_PCCRMR_R12_MASK)</span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga825bcb309a2cd82c5ed889f587ed3d34"> 6470</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_MASK                     0x300u</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1350c0ab268866002f48d5920a168a18"> 6471</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_SHIFT                    8u</span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3579746a72dd6e52cfdb8a705da59b05"> 6472</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_WIDTH                    2u</span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga55e92b07f4276f0f7a569ffd9d11c595"> 6473</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R11_SHIFT))&amp;LMEM_PCCRMR_R11_MASK)</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6338eea2b5bb3af71f3cff45bac00ce8"> 6474</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_MASK                     0xC00u</span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6f931ed35be05a2db204b443714f9ce8"> 6475</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_SHIFT                    10u</span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaaf32b07065ced1a90c4957fff5dd36e6"> 6476</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_WIDTH                    2u</span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad47a2c03f156730dafc7567b0ee1c0d8"> 6477</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R10_SHIFT))&amp;LMEM_PCCRMR_R10_MASK)</span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga80abdce5a1e778207bfff5f050eee0fa"> 6478</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_MASK                      0x3000u</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga570cd7caa1e57144e7ab123744267712"> 6479</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_SHIFT                     12u</span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3a78eacfcd8db4fcea438960ee016760"> 6480</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_WIDTH                     2u</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga90285d1c1218d27a862972071268e713"> 6481</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R9_SHIFT))&amp;LMEM_PCCRMR_R9_MASK)</span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadb06bff32258d1a40a09b89d01cb298d"> 6482</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_MASK                      0xC000u</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga761edc8e4ea2164be38cebce9fcdd588"> 6483</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_SHIFT                     14u</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2a22593bc15496f004a09a3461698779"> 6484</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_WIDTH                     2u</span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga85ef2d06e2561202daf5d5b25cbf393b"> 6485</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R8_SHIFT))&amp;LMEM_PCCRMR_R8_MASK)</span></div>
<div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga15e92a3e2491ed5c78ed0e78aea6e271"> 6486</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_MASK                      0x30000u</span></div>
<div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga51f8f79845cf61c22a307666fc9eaa2c"> 6487</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_SHIFT                     16u</span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga449af9b2e22691c2cdd9c390643e6a86"> 6488</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_WIDTH                     2u</span></div>
<div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8a9cb150cd752841158084fc06de9f75"> 6489</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R7_SHIFT))&amp;LMEM_PCCRMR_R7_MASK)</span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2b03989463fe6bb31533b39c6d867ddf"> 6490</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_MASK                      0xC0000u</span></div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga38f0ea60d071ff7782f01c69774393c8"> 6491</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_SHIFT                     18u</span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0ac8e6b49042f94f05b6252cf4f3af30"> 6492</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_WIDTH                     2u</span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1fbc6da3ea993498ec2f819642e43864"> 6493</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R6_SHIFT))&amp;LMEM_PCCRMR_R6_MASK)</span></div>
<div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8deef68c680c4322defe48d41fe13516"> 6494</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_MASK                      0x300000u</span></div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7b7edd294a68e05a06fa6ffa8ae2ce4c"> 6495</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_SHIFT                     20u</span></div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad6c3fee48df9e8c7c4a932d3ffdf499d"> 6496</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_WIDTH                     2u</span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga301137d54d70361b0bcbaff53e06fb28"> 6497</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R5_SHIFT))&amp;LMEM_PCCRMR_R5_MASK)</span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga247a39af82129885d1012e95d7e221d6"> 6498</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_MASK                      0xC00000u</span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gac1a52472a53b997506c61537842dec9c"> 6499</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_SHIFT                     22u</span></div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1a762b9b916fa39f09e43768c518363a"> 6500</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_WIDTH                     2u</span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga186327695cc81e84375b1e431f2f89ce"> 6501</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R4_SHIFT))&amp;LMEM_PCCRMR_R4_MASK)</span></div>
<div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8cca9529a6df1d2dc9b19efe0084da54"> 6502</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_MASK                      0x3000000u</span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga989b2cb0e5ca04effcfdc8ba67103962"> 6503</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_SHIFT                     24u</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad2ce356a999928798fbdc17a7c7c542b"> 6504</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_WIDTH                     2u</span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1a52cb3528be9d511fec9e1d1f8aa3a6"> 6505</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R3_SHIFT))&amp;LMEM_PCCRMR_R3_MASK)</span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga669cba8bd7da963820b3d39d249e4f7f"> 6506</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_MASK                      0xC000000u</span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab38ff18c56471c0a55833665a8bf03d5"> 6507</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_SHIFT                     26u</span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga230fd17edaf2d8c035cc2896300d772d"> 6508</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_WIDTH                     2u</span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaff9ceed7a907f5777bbbfa040fe9e981"> 6509</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R2_SHIFT))&amp;LMEM_PCCRMR_R2_MASK)</span></div>
<div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7c0c2d80f95cd0c362f4518b31c6f4b4"> 6510</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_MASK                      0x30000000u</span></div>
<div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga90dbec412446588f29deb1b404773d2a"> 6511</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_SHIFT                     28u</span></div>
<div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0d1f132d03dfe43f8e327bbc8bd3bf07"> 6512</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_WIDTH                     2u</span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4dcd57b732e2ea070d576bc39d84408"> 6513</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R1_SHIFT))&amp;LMEM_PCCRMR_R1_MASK)</span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0da58ad9370a6c268bc9acc2ecec01c3"> 6514</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaae5a8ffb80fe0cacb152ea6096c2f081"> 6515</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_SHIFT                     30u</span></div>
<div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7b09f17cbff17f6a6d51309aafbc3fa5"> 6516</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_WIDTH                     2u</span></div>
<div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga58250522785754932d67aa0059f658c1"> 6517</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R0_SHIFT))&amp;LMEM_PCCRMR_R0_MASK)</span></div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160; <span class="comment">/* end of group LMEM_Register_Masks */</span></div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160; </div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160; <span class="comment">/* end of group LMEM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160; </div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160; </div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="comment">   -- LPI2C Peripheral Access Layer</span></div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160; </div>
<div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html"> 6542</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df"> 6543</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a96563b10e1e91f05203f88047408044a"> 6544</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 6545</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a27af4e9f888f0b7b1e8da7e002d98798"> 6546</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9"> 6547</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9">MSR</a>;                               </div>
<div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ab8c726eadd1fbefee006fc4d595f26bc"> 6548</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ab8c726eadd1fbefee006fc4d595f26bc">MIER</a>;                              </div>
<div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a963631a2c470013a0fd4b97e10381535"> 6549</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a963631a2c470013a0fd4b97e10381535">MDER</a>;                              </div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a3a06e19017eba3d47fa6ae1b66f5c125"> 6550</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a3a06e19017eba3d47fa6ae1b66f5c125">MCFGR0</a>;                            </div>
<div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae64ebaf82a7d6a12ea1f21ac4db1f1a1"> 6551</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae64ebaf82a7d6a12ea1f21ac4db1f1a1">MCFGR1</a>;                            </div>
<div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a567d67714fab529426ac871c199b5bb2"> 6552</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a567d67714fab529426ac871c199b5bb2">MCFGR2</a>;                            </div>
<div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a72e6cfa5882bc6fe32b6a809f5a37aa2"> 6553</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a72e6cfa5882bc6fe32b6a809f5a37aa2">MCFGR3</a>;                            </div>
<div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a751eb9bad252d2a0d98a9d0f0c8ae7d4"> 6554</a></span>&#160;       uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#afa7299e9ed4b3ca07839307ce503e2c8"> 6555</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#afa7299e9ed4b3ca07839307ce503e2c8">MDMR</a>;                              </div>
<div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 6556</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#abc04dda9d74befbceb2baad724fb360c"> 6557</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#abc04dda9d74befbceb2baad724fb360c">MCCR0</a>;                             </div>
<div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a2e4cf360c8569570721315e4ec5efee5"> 6558</a></span>&#160;       uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a86ac063ec76d708c9220a2035b07c0c9"> 6559</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a86ac063ec76d708c9220a2035b07c0c9">MCCR1</a>;                             </div>
<div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a6ea8e8615e2c3fed17a661c8b53db8a9"> 6560</a></span>&#160;       uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae6e733484a7baa0440c6164876a16537"> 6561</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae6e733484a7baa0440c6164876a16537">MFCR</a>;                              </div>
<div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae9abba9074d1b057f0ffff4c692c0cc7"> 6562</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae9abba9074d1b057f0ffff4c692c0cc7">MFSR</a>;                              </div>
<div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a7347c547e4b06bd0d1b5350f1a62667a"> 6563</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a7347c547e4b06bd0d1b5350f1a62667a">MTDR</a>;                              </div>
<div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a51a38c56684a021d102c1575bd875354"> 6564</a></span>&#160;       uint8_t RESERVED_5[12];</div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#af14fc478c3361f4546a4cfbbafc0903f"> 6565</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#af14fc478c3361f4546a4cfbbafc0903f">MRDR</a>;                              </div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a300a16de42ab3ebc3daf49c843728c0c"> 6566</a></span>&#160;       uint8_t RESERVED_6[156];</div>
<div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a64a95891ad3e904dd5548112539c1c98"> 6567</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;                               </div>
<div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a8a868e5e76b52ced04c536be3dee08ec"> 6568</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;                               </div>
<div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a3e45fbe57545267269bd3509b20d761d"> 6569</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a3e45fbe57545267269bd3509b20d761d">SIER</a>;                              </div>
<div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a176231ca5d97d2d1e3ba93afa182721b"> 6570</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a176231ca5d97d2d1e3ba93afa182721b">SDER</a>;                              </div>
<div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a8175c27b3d085b7964ab23dd09c22289"> 6571</a></span>&#160;       uint8_t RESERVED_7[4];</div>
<div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aa4724a28092236bb957f4bfb4f0cce19"> 6572</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aa4724a28092236bb957f4bfb4f0cce19">SCFGR1</a>;                            </div>
<div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aa48a84131d08e89776a09c2751ac1062"> 6573</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aa48a84131d08e89776a09c2751ac1062">SCFGR2</a>;                            </div>
<div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a93e2c25b19e481f25f9a0a3b1864c28a"> 6574</a></span>&#160;       uint8_t RESERVED_8[20];</div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a1941e8d08719929db29baeb708c0024a"> 6575</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a1941e8d08719929db29baeb708c0024a">SAMR</a>;                              </div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac5f68e8b53165bf442b9b624dc87170e"> 6576</a></span>&#160;       uint8_t RESERVED_9[12];</div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac33d160fe813167d1fa59eb9cc94023f"> 6577</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ac33d160fe813167d1fa59eb9cc94023f">SASR</a>;                              </div>
<div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a119dc7c5c615050a0c49c6f5f857f1d4"> 6578</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a119dc7c5c615050a0c49c6f5f857f1d4">STAR</a>;                              </div>
<div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#adfc826e83f6003964d91efdf8a872a80"> 6579</a></span>&#160;       uint8_t RESERVED_10[8];</div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a9c48b18f9f210b03a6ce03f7b67f549d"> 6580</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a9c48b18f9f210b03a6ce03f7b67f549d">STDR</a>;                              </div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ada40b647c762cc59bc9f99cd015ab8c7"> 6581</a></span>&#160;       uint8_t RESERVED_11[12];</div>
<div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a145ca4d32dd019b934be3156ffa5d960"> 6582</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a145ca4d32dd019b934be3156ffa5d960">SRDR</a>;                              </div>
<div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga3cacc94cce26bfc1d686e0105da1afa2"> 6583</a></span>&#160;} <a class="code" href="struct_l_p_i2_c___type.html">LPI2C_Type</a>, *<a class="code" href="group___l_p_i2_c___peripheral___access___layer.html#ga3cacc94cce26bfc1d686e0105da1afa2">LPI2C_MemMapPtr</a>;</div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160; </div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabc391c8d75d4160407ee4197c09a52bf"> 6586</a></span>&#160;<span class="preprocessor">#define LPI2C_INSTANCE_COUNT                     (2u)</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160; </div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160; </div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="comment">/* LPI2C - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabdd14194513906fe41137b0797d109ba"> 6591</a></span>&#160;<span class="preprocessor">#define LPI2C0_BASE                              (0x40066000u)</span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga7701382ade504d7eddda8c1231279cec"> 6593</a></span>&#160;<span class="preprocessor">#define LPI2C0                                   ((LPI2C_Type *)LPI2C0_BASE)</span></div>
<div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gaa59fe0e839ae800bc9ce95903b184fb0"> 6595</a></span>&#160;<span class="preprocessor">#define LPI2C1_BASE                              (0x40067000u)</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gae9ef15442986812d986ae9cc6b4cdf88"> 6597</a></span>&#160;<span class="preprocessor">#define LPI2C1                                   ((LPI2C_Type *)LPI2C1_BASE)</span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga5e9ac84e0af904cbab68bcc02674da6f"> 6599</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_ADDRS                         { LPI2C0_BASE, LPI2C1_BASE }</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9389abaa0248cd70e7bd4486a0198f4f"> 6601</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_PTRS                          { LPI2C0, LPI2C1 }</span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga499e1757fe30f5cc3a3d7ffa99068351"> 6603</a></span>&#160;<span class="preprocessor">#define LPI2C_IRQS_ARR_COUNT                     (2u)</span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabec6c77b1767ad6ae280879085ac9d52"> 6605</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga90595059fe846995b8157b2a0d465f85"> 6607</a></span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9bb76232a6e6b0adb2d45cb099444d1d"> 6609</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS                        { LPI2C0_Master_IRQn, LPI2C1_Master_IRQn }</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabc6627abd2301a883ea59b343b2c77ac"> 6610</a></span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS                         { LPI2C0_Slave_IRQn, LPI2C1_Slave_IRQn }</span></div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160; </div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="comment">   -- LPI2C Register Masks</span></div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160; </div>
<div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa4fce909f707314b8c7dfd7bdc580e6d"> 6622</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga74d6ae7556c9fbf63cd64eee7fc6265f"> 6623</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_SHIFT                0u</span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac00ad87c36ec3e67ebf8b2db47f05233"> 6624</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_WIDTH                16u</span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga82568392e90c60a8b513e049c0f908ff"> 6625</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_FEATURE_SHIFT))&amp;LPI2C_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga406075b36a19cc9452333eaf4171b3bd"> 6626</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7b387fdbdf3f7ac6e1fa80305e22ad30"> 6627</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_SHIFT                  16u</span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga795ea5112e5b00fa307af971f25248b6"> 6628</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_WIDTH                  8u</span></div>
<div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe8c1fe1c8ece64d8fd23bbd82f55466"> 6629</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MINOR_SHIFT))&amp;LPI2C_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9b1200e995f5ceab2582e486fbac0ec5"> 6630</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9ad16e4596c7c45ee0e2f0a744edd39c"> 6631</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_SHIFT                  24u</span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga310a77ba61f2c95326c55bd7e42bd2fe"> 6632</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_WIDTH                  8u</span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga654116e3988c3a9632a0d21b754afcac"> 6633</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MAJOR_SHIFT))&amp;LPI2C_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga04f3cfe9784cb83470b50b6103c551d5"> 6635</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_MASK                 0xFu</span></div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3247ba3f275e8471ab641580d4c0b09b"> 6636</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_SHIFT                0u</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab6e1b041eed4e83814282702bdf4081"> 6637</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_WIDTH                4u</span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabae5a2c5d2f3e226021793bbadf38527"> 6638</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MTXFIFO_SHIFT))&amp;LPI2C_PARAM_MTXFIFO_MASK)</span></div>
<div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae8cfdf46d73364a150104c4658995786"> 6639</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_MASK                 0xF00u</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga39d6408255a8b2e8287ddf1642007c52"> 6640</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab747624b471494e42f0bcaf44769de9f"> 6641</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_WIDTH                4u</span></div>
<div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad65af928002c38179286fda51aa08c35"> 6642</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MRXFIFO_SHIFT))&amp;LPI2C_PARAM_MRXFIFO_MASK)</span></div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga862a3f222bbe119b3f7a14b7cad450ea"> 6644</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_MASK                       0x1u</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga90e048d6cc6ab5f20421e80191109492"> 6645</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_SHIFT                      0u</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga08ced839e4319c106cfea72ae4aff3a5"> 6646</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_WIDTH                      1u</span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaed67c9f1d7ddb03fa29b4a03290c3413"> 6647</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_MEN_SHIFT))&amp;LPI2C_MCR_MEN_MASK)</span></div>
<div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga65ed2965c08ea00e1aae0c8ace99985e"> 6648</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_MASK                       0x2u</span></div>
<div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac6af00eca2f9787d8fc49b592f377653"> 6649</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_SHIFT                      1u</span></div>
<div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga84bc649faf48fa81b9e489fcde3568a8"> 6650</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_WIDTH                      1u</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70ebb8c0e7e624a34633dcbc8db4a0b6"> 6651</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RST_SHIFT))&amp;LPI2C_MCR_RST_MASK)</span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf3e76194c1354237e909325b5a5d8bfb"> 6652</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_MASK                     0x4u</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga098e6d7e6998caf0a005e43c62d677df"> 6653</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_SHIFT                    2u</span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f27cef838f25fe9ff7cdc809a77edb9"> 6654</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_WIDTH                    1u</span></div>
<div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab6b73ab554fa397a8caac37eb8d076f9"> 6655</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DOZEN_SHIFT))&amp;LPI2C_MCR_DOZEN_MASK)</span></div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaaf01633d870eeb6d724a64542e8be89"> 6656</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_MASK                     0x8u</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga087d378d710b9110f1e60d83725280f4"> 6657</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_SHIFT                    3u</span></div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga564783bcbef70882ed20c982a7da9798"> 6658</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_WIDTH                    1u</span></div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78cd5d6b0a50916a2dce8d34baac5e68"> 6659</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DBGEN_SHIFT))&amp;LPI2C_MCR_DBGEN_MASK)</span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga205f665db2d32991edec5761f2589061"> 6660</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_MASK                       0x100u</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeb8382b475ceafc7e152d463e0402d46"> 6661</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_SHIFT                      8u</span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6af27ee219fa1bbb14bac8a67a15981"> 6662</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_WIDTH                      1u</span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7e17a049c28ddf5f55360fd14745df1b"> 6663</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RTF_SHIFT))&amp;LPI2C_MCR_RTF_MASK)</span></div>
<div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5a627005d2398ee9c4c1939311d4606f"> 6664</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_MASK                       0x200u</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc6379d90f9df08c94bfb754827a80a3"> 6665</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_SHIFT                      9u</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9b7725638a254f22418cd1e6896ff855"> 6666</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_WIDTH                      1u</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga83b2b4aa9b16928f0ed20ce9a4ff5eb0"> 6667</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RRF_SHIFT))&amp;LPI2C_MCR_RRF_MASK)</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div>
<div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabdf34b8f06a16979db30377ada000a0b"> 6669</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_MASK                       0x1u</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga64768541f51d790a388fd1ef4d250ab0"> 6670</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_SHIFT                      0u</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee8ed9dff10d31f61984035e65547888"> 6671</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_WIDTH                      1u</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga45bad636ee8ce4de7c55197e9784ff84"> 6672</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_TDF_SHIFT))&amp;LPI2C_MSR_TDF_MASK)</span></div>
<div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga240f808437854c2543bfc52a7d244967"> 6673</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_MASK                       0x2u</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5bf4b5e9158a2d5f9ed099dc50fe4929"> 6674</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_SHIFT                      1u</span></div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1957118642586c5016ec5ed8e285bb54"> 6675</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_WIDTH                      1u</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadd48a6da18c3a821e87f252fa40dbdc9"> 6676</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_RDF_SHIFT))&amp;LPI2C_MSR_RDF_MASK)</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7cdd63809d14eda2e91f5023ad6f2d37"> 6677</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_MASK                       0x100u</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2f76501c18aa5ada10fd61717a632f4e"> 6678</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_SHIFT                      8u</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaf65102041414340cded58de45eb289d"> 6679</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_WIDTH                      1u</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabf6f32d7a653af9eae24356efd0b5487"> 6680</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_EPF_SHIFT))&amp;LPI2C_MSR_EPF_MASK)</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga56f2649dd23ff2d10726f704a2b7eee0"> 6681</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_MASK                       0x200u</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga378651141aa1a1b816ce4de306d71066"> 6682</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_SHIFT                      9u</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d1c2555fe752a2802ba2ebc671bce9f"> 6683</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_WIDTH                      1u</span></div>
<div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabcce778f1a941102c4df408469fd763d"> 6684</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_SDF_SHIFT))&amp;LPI2C_MSR_SDF_MASK)</span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaff4391e5877fdadf5674b718980d9115"> 6685</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_MASK                       0x400u</span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacd72ed4ee44cea638702216117a04607"> 6686</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_SHIFT                      10u</span></div>
<div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga69e3c257b49100d97010f6a36ff2ed8e"> 6687</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_WIDTH                      1u</span></div>
<div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga820ea15cd36441bc78c61613b678cc91"> 6688</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_NDF_SHIFT))&amp;LPI2C_MSR_NDF_MASK)</span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga171ec994c57128bd2d5cc0fa643074f9"> 6689</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_MASK                       0x800u</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga151b07b550fed0c1213f8cc44af272ac"> 6690</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_SHIFT                      11u</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae3f5a3c5c7ccd0d493c75d8b11032860"> 6691</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_WIDTH                      1u</span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga887f1338bf4b62bcc994f2ad07a1891e"> 6692</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_ALF_SHIFT))&amp;LPI2C_MSR_ALF_MASK)</span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e2d6612909622b10eb182d09a297b07"> 6693</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_MASK                       0x1000u</span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac5b145d0abb6e2ccb2d1bc2643dcdd29"> 6694</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_SHIFT                      12u</span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaadaa633e8b05ef0095be382b4ad6cbd5"> 6695</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_WIDTH                      1u</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3766e402c70662e2423fbbcba035a16d"> 6696</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_FEF_SHIFT))&amp;LPI2C_MSR_FEF_MASK)</span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga46b20e50f5dce295db18b0627554f548"> 6697</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_MASK                      0x2000u</span></div>
<div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga887fbc104a4eaf560c6f6b23d3e8a403"> 6698</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_SHIFT                     13u</span></div>
<div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga855eebaf086cf3d5ca46964bcd6524c5"> 6699</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_WIDTH                     1u</span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4999d61fe1ef9b9df4a9d7c7d514fb51"> 6700</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_PLTF_SHIFT))&amp;LPI2C_MSR_PLTF_MASK)</span></div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga90b5fdd6af26a0aef648482b6ec9b160"> 6701</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_MASK                       0x4000u</span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac3b9b938e785d21c9ecf84270cfae9ae"> 6702</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_SHIFT                      14u</span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacad468a173e872d942f5ce12947feeb8"> 6703</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_WIDTH                      1u</span></div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae16bc6ebe03a56d3f50e387693631c50"> 6704</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_DMF_SHIFT))&amp;LPI2C_MSR_DMF_MASK)</span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f25923e6487f74ba0ff13c909ce63a6"> 6705</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_MASK                       0x1000000u</span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga79ff822c5adc62f8ee66af0aea098775"> 6706</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_SHIFT                      24u</span></div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5944eb26334827bcdfde2f781bfc2042"> 6707</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_WIDTH                      1u</span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga75d3805e91a04584ac2f59a0e6f9022c"> 6708</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_MBF_SHIFT))&amp;LPI2C_MSR_MBF_MASK)</span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8b6a7ef5c663142f71a5ef8c301fafe6"> 6709</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6d3f3a43be52bc1a6d2c90e4b8d77bbe"> 6710</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_SHIFT                      25u</span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa3983d47a517fe5fed9d0aec52afeb0b"> 6711</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_WIDTH                      1u</span></div>
<div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa97c5474675a8c4838e6db4c2ccc4828"> 6712</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_BBF_SHIFT))&amp;LPI2C_MSR_BBF_MASK)</span></div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacef1cb2cc2a568632184ce09c2a583eb"> 6714</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_MASK                     0x1u</span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab9a4455051ac077e8897aa1b5f577091"> 6715</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_SHIFT                    0u</span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4853a788be10a99fabab8253d9cc6391"> 6716</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab2f2b64183a2620e54bb4ee63476f0be"> 6717</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_TDIE_SHIFT))&amp;LPI2C_MIER_TDIE_MASK)</span></div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabe792e6bc6873b17292e2e70042452fa"> 6718</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_MASK                     0x2u</span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaff5ceac3ede8edca0251543ef4e0b2f7"> 6719</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_SHIFT                    1u</span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaddd9af7356089e19cb8c856a85edf621"> 6720</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae76a4006b9307ebb3c264f0bc7f5079e"> 6721</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_RDIE_SHIFT))&amp;LPI2C_MIER_RDIE_MASK)</span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga110ca6c72fcd97046a0269b920a32f4b"> 6722</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_MASK                     0x100u</span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga77565cd9707980092f749eb476e61113"> 6723</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_SHIFT                    8u</span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7ad0c2bdc3e329bcf2f0946a3c39c8fc"> 6724</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7b93f9fcc0a8ee259ccc674a6843e589"> 6725</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_EPIE_SHIFT))&amp;LPI2C_MIER_EPIE_MASK)</span></div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9f215181d0f3816929c7527fa4005c4"> 6726</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_MASK                     0x200u</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3feaa4811b5d46c8221886b09b061975"> 6727</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_SHIFT                    9u</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78d4684cb00c041f3a68b69b29c4ae5c"> 6728</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga66b002a310c7d8daa3dd5fe5c2da2fe3"> 6729</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_SDIE_SHIFT))&amp;LPI2C_MIER_SDIE_MASK)</span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga151bbd14a5d292c181940e7e3406ca5b"> 6730</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_MASK                     0x400u</span></div>
<div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70f20f4faf2626887fd39a350b126d14"> 6731</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_SHIFT                    10u</span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac92e11f42a4349d4a18db8720f5b442a"> 6732</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7503968ce0fd916edbd66c7f50891af6"> 6733</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_NDIE_SHIFT))&amp;LPI2C_MIER_NDIE_MASK)</span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gade995d5724c3a67e439b4f30a855ee58"> 6734</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_MASK                     0x800u</span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0ce808feeec7a06054e63e7169b9589a"> 6735</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_SHIFT                    11u</span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga506d855f79c7b38eb26fff3b222c1aff"> 6736</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae9278854c53ec212c91dd153afe6a62d"> 6737</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_ALIE_SHIFT))&amp;LPI2C_MIER_ALIE_MASK)</span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf79ff8271ffeca32a5c9fec502226e22"> 6738</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_MASK                     0x1000u</span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa4b48a61636601ce20afef1bd847e3d3"> 6739</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_SHIFT                    12u</span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa15af5c59b8ea1c6a85009f96d10bffb"> 6740</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaa559aa7d3253f51847ae5214abd52c7"> 6741</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_FEIE_SHIFT))&amp;LPI2C_MIER_FEIE_MASK)</span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaafb917aeeebc5a071eab8f3dd1df31f4"> 6742</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_MASK                    0x2000u</span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac5e1d57e0cb88808a2687cf2ca371c55"> 6743</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_SHIFT                   13u</span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad3b44ca75efc09a0c57e462ba37e573e"> 6744</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_WIDTH                   1u</span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7b117dc2243cf0daf74e25e8dd975b59"> 6745</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_PLTIE_SHIFT))&amp;LPI2C_MIER_PLTIE_MASK)</span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf4afd6123673aac309036eaefb1a1d44"> 6746</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_MASK                     0x4000u</span></div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a48dc2a2ab8e85c97eb630b001fd5ba"> 6747</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_SHIFT                    14u</span></div>
<div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae0c94cb28d91f471f7553d7e7371ae1f"> 6748</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gace89c781a4ebf0b93c732ecd2a3c47c3"> 6749</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_DMIE_SHIFT))&amp;LPI2C_MIER_DMIE_MASK)</span></div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment">/* MDER Bit Fields */</span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9f39d6d6efef75ce1dc876c5152df8cd"> 6751</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_MASK                     0x1u</span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3d2316b4b80df02c27c4c77e8cca74b1"> 6752</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_SHIFT                    0u</span></div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac7cc4172f1a7eb2317f2751e962b8ea7"> 6753</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6242409307f7af7ed54af5ca56b76fd2"> 6754</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_TDDE_SHIFT))&amp;LPI2C_MDER_TDDE_MASK)</span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8122c5fffa1e2365d39967f3370bd3fd"> 6755</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_MASK                     0x2u</span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1a2553e78bc0cefc284eee173014633e"> 6756</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_SHIFT                    1u</span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3698c6d4eabb4f4406b20616e489548"> 6757</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga639b49062324530c452fb938aac4034e"> 6758</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_RDDE_SHIFT))&amp;LPI2C_MDER_RDDE_MASK)</span></div>
<div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="comment">/* MCFGR0 Bit Fields */</span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaea7576bc71efe32f2acf63bc53885b7f"> 6760</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_MASK                   0x1u</span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d9f6d40c0e1183917ee514c8c566bd2"> 6761</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_SHIFT                  0u</span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae14e87c8446350867c2649d46b33feca"> 6762</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_WIDTH                  1u</span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f9ad180444c9bb2de4402e4b050e246"> 6763</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HREN_SHIFT))&amp;LPI2C_MCFGR0_HREN_MASK)</span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94fae6e41db1ab6e7bab0206e7e010fb"> 6764</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_MASK                  0x2u</span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1ab0d91040a15c71283f50ae6937c2f4"> 6765</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_SHIFT                 1u</span></div>
<div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6674d23482b4dd26800b9857ab2fde1d"> 6766</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_WIDTH                 1u</span></div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga62a84962a7ccf898d84d5681e88a136e"> 6767</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRPOL_SHIFT))&amp;LPI2C_MCFGR0_HRPOL_MASK)</span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8ad7b2cfa326f9c0c65269cf751fbe22"> 6768</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_MASK                  0x4u</span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc3eaf8147a9a6a7b6fe9948c9e7cec7"> 6769</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_SHIFT                 2u</span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga74bcc6bc9c06ac06b460f5a9c85bc195"> 6770</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_WIDTH                 1u</span></div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7303981465e3d0504d87a57f39678cc0"> 6771</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRSEL_SHIFT))&amp;LPI2C_MCFGR0_HRSEL_MASK)</span></div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6e0add408709a839aa4b3033b27df4c6"> 6772</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_MASK                0x100u</span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6be3ea8261a5fbf317c6a897d6b1e353"> 6773</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_SHIFT               8u</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e57156d683d0ba837dc287ec61418c9"> 6774</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_WIDTH               1u</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa129ada4ac5d0c7cdd367dc81242675c"> 6775</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_CIRFIFO_SHIFT))&amp;LPI2C_MCFGR0_CIRFIFO_MASK)</span></div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab0fcc43a280a4ed87f1256eb45d8cf7"> 6776</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_MASK                   0x200u</span></div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d9ba3034b802eb0b5602e529f0ae40d"> 6777</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_SHIFT                  9u</span></div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3213e43b1037ca05db3c651e4ea38306"> 6778</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_WIDTH                  1u</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga92f55fda0d5b5eac2e250b5cdaf086b7"> 6779</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_RDMO_SHIFT))&amp;LPI2C_MCFGR0_RDMO_MASK)</span></div>
<div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="comment">/* MCFGR1 Bit Fields */</span></div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2c34bba25f3e00578c03da27398b9043"> 6781</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_MASK               0x7u</span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga99ab0ee15d94fe3f0e5095281d39c83b"> 6782</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_SHIFT              0u</span></div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga61ac6f43c1348d9f7d77fcfa914a1789"> 6783</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_WIDTH              3u</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f63e8db5eb0f53e3c90843baeecb438"> 6784</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PRESCALE_SHIFT))&amp;LPI2C_MCFGR1_PRESCALE_MASK)</span></div>
<div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga57a4a27fc4033088a211770f4a641a24"> 6785</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_MASK               0x100u</span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga536d051b1cabe4382ae519940071b3ee"> 6786</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_SHIFT              8u</span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab26b134ab741c5c82784566c6df14edd"> 6787</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_WIDTH              1u</span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafeadac3cb053a115f03c1bb5a795035a"> 6788</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_AUTOSTOP_SHIFT))&amp;LPI2C_MCFGR1_AUTOSTOP_MASK)</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga673056040708c0741534ffc77efc8333"> 6789</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_MASK                 0x200u</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9c86b60015dab74a360cf489177a2036"> 6790</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_SHIFT                9u</span></div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6ca26b09c8b14ed3304caededd42028"> 6791</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_WIDTH                1u</span></div>
<div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad83c2d6bb298aef4ba40e9b0b1ca0f7c"> 6792</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_IGNACK_SHIFT))&amp;LPI2C_MCFGR1_IGNACK_MASK)</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaaa55a6302986506cd685ffe553d7a3b"> 6793</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_MASK                0x400u</span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8785e52ae939bac5159830ae4643e6c7"> 6794</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_SHIFT               10u</span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafb6a236eced8019639d17354c30c3ade"> 6795</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_WIDTH               1u</span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1aadf43c77ab6b5497ab94623d5f39f2"> 6796</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_TIMECFG_SHIFT))&amp;LPI2C_MCFGR1_TIMECFG_MASK)</span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab55e82e6b65d51bc4a8c97a397e234fa"> 6797</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_MASK                 0x70000u</span></div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab78cb92fdfb66d56b37b11116eacb290"> 6798</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_SHIFT                16u</span></div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8bbdd0eea749faaf65bfdd211a6017ea"> 6799</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_WIDTH                3u</span></div>
<div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d503c8a2130e20939b5fac21023e4f2"> 6800</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_MATCFG_SHIFT))&amp;LPI2C_MCFGR1_MATCFG_MASK)</span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2fb1e6888d580bf155de046074193c3a"> 6801</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_MASK                 0x7000000u</span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35301c6d9247d7289b4a5c9a383f0684"> 6802</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_SHIFT                24u</span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e40626c714631a9cfdac56e35c7a9fa"> 6803</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_WIDTH                3u</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf6e7d9f17faac9b6a386041397a37413"> 6804</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PINCFG_SHIFT))&amp;LPI2C_MCFGR1_PINCFG_MASK)</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment">/* MCFGR2 Bit Fields */</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad88784d7e0c0ff72990873bb4b11f6a0"> 6806</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_MASK                0xFFFu</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe95193939c69db5a42e021048fce78a"> 6807</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_SHIFT               0u</span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6965d02d77e41f3f2797db266fbc9a8e"> 6808</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_WIDTH               12u</span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa77428f9ad1e25cfa6d329321925fc84"> 6809</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_BUSIDLE_SHIFT))&amp;LPI2C_MCFGR2_BUSIDLE_MASK)</span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac87f7072e2cb94a6dbe7f4663663cb7c"> 6810</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_MASK                0xF0000u</span></div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4c5ab4737c70d3686eb549ce15e0d533"> 6811</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_SHIFT               16u</span></div>
<div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67f2fa20dbdd53f7a2237ea303a14e00"> 6812</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_WIDTH               4u</span></div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga99f0524c53e9a985e56d30afefc387b4"> 6813</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSCL_SHIFT))&amp;LPI2C_MCFGR2_FILTSCL_MASK)</span></div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4d6d03a05148b7a8d727135195dbc2f5"> 6814</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_MASK                0xF000000u</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e38781b2999477329b594e62906acfa"> 6815</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_SHIFT               24u</span></div>
<div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf45b6d0470fa916ced43630395a60ebb"> 6816</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_WIDTH               4u</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad6b66be2ddf82140512441eed03c596c"> 6817</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSDA_SHIFT))&amp;LPI2C_MCFGR2_FILTSDA_MASK)</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="comment">/* MCFGR3 Bit Fields */</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad983a775a51879fd28c7048e6cc5a883"> 6819</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_MASK                 0xFFF00u</span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf8a04c1aeaf48efb4a9c32b80c0a9fb4"> 6820</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_SHIFT                8u</span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3909c1dccf306a0f3e61554ca29b820"> 6821</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_WIDTH                12u</span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8115e65f9546752f12d56b1ab3727368"> 6822</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR3_PINLOW_SHIFT))&amp;LPI2C_MCFGR3_PINLOW_MASK)</span></div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="comment">/* MDMR Bit Fields */</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadf0a713a75b5a406df08037591db165e"> 6824</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_MASK                   0xFFu</span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga741c2dfc7385a7e852dc69848b29d3ce"> 6825</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_SHIFT                  0u</span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga59e4dfe12d92387e35409380511b931c"> 6826</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_WIDTH                  8u</span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga002f702bd1e3fe02ade4e69ee58533a2"> 6827</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH0_SHIFT))&amp;LPI2C_MDMR_MATCH0_MASK)</span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7768f2b33e50bcdc75cf388840e84e16"> 6828</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga64754762637f3e02b6b43659903bdb55"> 6829</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_SHIFT                  16u</span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7d5ea7318181e279a5045ed20886f6ba"> 6830</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_WIDTH                  8u</span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf14c56285a79714f3269f21bc7314c9e"> 6831</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH1_SHIFT))&amp;LPI2C_MDMR_MATCH1_MASK)</span></div>
<div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="comment">/* MCCR0 Bit Fields */</span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac1d7349038659e5a6d5052839ce116e8"> 6833</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_MASK                   0x3Fu</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf9f19dff98a7d8fa8dabf75d12b6dd98"> 6834</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_SHIFT                  0u</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09aa03f13dcb02ad35688f07a810cac8"> 6835</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_WIDTH                  6u</span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4bdeb6afb12edd33fc116f05dd78ac3b"> 6836</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKLO_SHIFT))&amp;LPI2C_MCCR0_CLKLO_MASK)</span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad0308f9501dbbafba1c25bc665208d1b"> 6837</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_MASK                   0x3F00u</span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6c800423e712526d8e189d81bb5ce001"> 6838</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_SHIFT                  8u</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9c03c109ba15cc2fca1f3ea334386eba"> 6839</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_WIDTH                  6u</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gada2a5f6d633da11f86af58df6430b133"> 6840</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKHI_SHIFT))&amp;LPI2C_MCCR0_CLKHI_MASK)</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga43aafb7f6e571d52f988c129272b5273"> 6841</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadc69f0b99c3bdab87719a1bf032b1c12"> 6842</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_SHIFT                16u</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2495284053c27d4d0c8e27d710afaa49"> 6843</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_WIDTH                6u</span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9224f47ae9c5f79cb8d48d1bf09cebcd"> 6844</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_SETHOLD_SHIFT))&amp;LPI2C_MCCR0_SETHOLD_MASK)</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3ab6a33bad2817f334164c6998a3644"> 6845</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_MASK                  0x3F000000u</span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga81b62de4303247946445b0a9a95315da"> 6846</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_SHIFT                 24u</span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga44a0f14bceb3b1777d5004b830df1348"> 6847</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_WIDTH                 6u</span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad5c972feb434205d8668770f257ecd9c"> 6848</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_DATAVD_SHIFT))&amp;LPI2C_MCCR0_DATAVD_MASK)</span></div>
<div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment">/* MCCR1 Bit Fields */</span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f3bb9bbf1e3c1ee2595f05f4172514b"> 6850</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_MASK                   0x3Fu</span></div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac992cfda6bf17ad37710946ed70a3f5e"> 6851</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_SHIFT                  0u</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac075798611bfbff02a8e3caf8b783896"> 6852</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_WIDTH                  6u</span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeae15137d0e620f9174c54d404b94347"> 6853</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKLO_SHIFT))&amp;LPI2C_MCCR1_CLKLO_MASK)</span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga572948ad7b16b4e2fd84b3c9ea22a868"> 6854</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_MASK                   0x3F00u</span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga85a5211662cce9feaed46d99a9eb4062"> 6855</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_SHIFT                  8u</span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeec0c3d64b3bd0dc7a4e9f93f04cfd86"> 6856</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_WIDTH                  6u</span></div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1564e8fa66907bce9b10faeb4bce39f9"> 6857</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKHI_SHIFT))&amp;LPI2C_MCCR1_CLKHI_MASK)</span></div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1f74964d6bb77742da37ede59c717092"> 6858</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2fd5a5b1dacd38fc7d79ace7efce603e"> 6859</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_SHIFT                16u</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f5dd97bc1f6474eb678d4ea4a6d32aa"> 6860</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_WIDTH                6u</span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacdce99a75dad985c9e0bf8a1aab4fed2"> 6861</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_SETHOLD_SHIFT))&amp;LPI2C_MCCR1_SETHOLD_MASK)</span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1a3540937354c53e31dfedf88eb87faa"> 6862</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_MASK                  0x3F000000u</span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1aaa03b63b692be3f570132aecd1b8e3"> 6863</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_SHIFT                 24u</span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafa9ec3561b5d81b15267ee7778507887"> 6864</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_WIDTH                 6u</span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga20112a3a5c2541e7fc59f3d44e734903"> 6865</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_DATAVD_SHIFT))&amp;LPI2C_MCCR1_DATAVD_MASK)</span></div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="comment">/* MFCR Bit Fields */</span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga87beb45ca3a4489495e2a25b4d3df3ad"> 6867</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_MASK                  0x3u</span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga19550bf114827ea2abd4327a4708cd67"> 6868</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_SHIFT                 0u</span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8d0a2d9e60c7efdfd1b2a9c2d5f864d1"> 6869</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_WIDTH                 2u</span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe856543deef695779b8ecd557963e76"> 6870</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_TXWATER_SHIFT))&amp;LPI2C_MFCR_TXWATER_MASK)</span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga12e0915af82c23eee1540e6597ea082b"> 6871</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_MASK                  0x30000u</span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga00d4c2fa6c2c1a0a4861d5e622e8e3c4"> 6872</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_SHIFT                 16u</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf0eaea063c73293a380dc12351e77b18"> 6873</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_WIDTH                 2u</span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaf90191d30f59a659d633fcfac783792"> 6874</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_RXWATER_SHIFT))&amp;LPI2C_MFCR_RXWATER_MASK)</span></div>
<div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="comment">/* MFSR Bit Fields */</span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaae0ba00bfda32388c0b59b329e4a7a0f"> 6876</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_MASK                  0x7u</span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8cfdf3ee955fb2041575ce46cb8c3fe2"> 6877</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_SHIFT                 0u</span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67125eadcae17f374b6f8e0e83d25192"> 6878</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_WIDTH                 3u</span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad548ae0fb9695c1bbb7a4032fe047cc7"> 6879</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_TXCOUNT_SHIFT))&amp;LPI2C_MFSR_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf47f953683d3ce8ca2c298f61aa07bad"> 6880</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_MASK                  0x70000u</span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga51f288501cf2a0be9a0739e727630249"> 6881</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_SHIFT                 16u</span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1ef05c714cd309fef866cf73808b0ef4"> 6882</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_WIDTH                 3u</span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2415458bd78de8a6b6601b0f22c19eb9"> 6883</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_RXCOUNT_SHIFT))&amp;LPI2C_MFSR_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="comment">/* MTDR Bit Fields */</span></div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa50ddbdd9cc6ebc4641c5c282e453a16"> 6885</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga65d440b5800214b6c67308c836d04ab9"> 6886</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2dce8ed155c878a5430c309a247432cc"> 6887</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga27762fb8b4d4c6069bde9abc0d89eb94"> 6888</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_DATA_SHIFT))&amp;LPI2C_MTDR_DATA_MASK)</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35140b9b12ef71c56bc58278e5f47a76"> 6889</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_MASK                      0x700u</span></div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5291560e30a20e7708f3d6299ee30073"> 6890</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_SHIFT                     8u</span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe16c9b669af97b475ea36d6910fbc48"> 6891</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_WIDTH                     3u</span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6dcd18cadc2d6c61287dd8f6eee645dd"> 6892</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_CMD_SHIFT))&amp;LPI2C_MTDR_CMD_MASK)</span></div>
<div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="comment">/* MRDR Bit Fields */</span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacf87557785b0813640728ed5f545e7db"> 6894</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8a13fc2e3507405999d672595621b0e0"> 6895</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6dd1f4fda860aa753096a39657d0267b"> 6896</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9efcd21fa26a5695a5e6cc5df5e2d4f3"> 6897</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_DATA_SHIFT))&amp;LPI2C_MRDR_DATA_MASK)</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2b6c58c522fd9bd26420058e2e9a34f6"> 6898</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_MASK                  0x4000u</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa7a884545fd275854c34f6512d757877"> 6899</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_SHIFT                 14u</span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf43dbf6361f31b8386c1ff83a4b47d16"> 6900</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_WIDTH                 1u</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga98aebc0d9c80d45ccf617e652ba346fa"> 6901</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_RXEMPTY_SHIFT))&amp;LPI2C_MRDR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0de6466b034e05ee099222d3a1249672"> 6903</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_MASK                       0x1u</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga241b1e24cb38129d26efe5aaf05fb310"> 6904</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_SHIFT                      0u</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa76bd8a6d027822860924a6289855b80"> 6905</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_WIDTH                      1u</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee3dc95ccbba267c3963c7b6161a340d"> 6906</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_SEN_SHIFT))&amp;LPI2C_SCR_SEN_MASK)</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7abf9ec12aa43df2c2c5edf23399b5fa"> 6907</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_MASK                       0x2u</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3aaff836ca4eea8701350e47af8bc51b"> 6908</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_SHIFT                      1u</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga08a2de675099411e9cf2f333a1a77c32"> 6909</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_WIDTH                      1u</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga01d837ca6798fdf754ce0f3614fabda8"> 6910</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RST_SHIFT))&amp;LPI2C_SCR_RST_MASK)</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5c3daa8b21aa45579c0d8cf449fd155b"> 6911</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_MASK                    0x10u</span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3287afcfdbfb68c0ba33c2e0ff70e6aa"> 6912</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_SHIFT                   4u</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7702be3aa3527977a277f1e963a185b0"> 6913</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_WIDTH                   1u</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga63971da7b1e2a3db1c6fcab2a6827096"> 6914</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTEN_SHIFT))&amp;LPI2C_SCR_FILTEN_MASK)</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55f5eb5a7d831d45d88ef820a766931a"> 6915</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_MASK                    0x20u</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaefc36a2afe960fb8188593578d2925a"> 6916</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_SHIFT                   5u</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06c23d9b9150ce51d5d46719f061a683"> 6917</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_WIDTH                   1u</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga606c57bd7e415185fd2678a61b138856"> 6918</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTDZ_SHIFT))&amp;LPI2C_SCR_FILTDZ_MASK)</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1eb71d41f02c8d803fbadae9a472bbed"> 6919</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_MASK                       0x100u</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga56b52bb3176d446f2399e8ff80b1c318"> 6920</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_SHIFT                      8u</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf8cb1875c9bf806a0fa13aeba00a60db"> 6921</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_WIDTH                      1u</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94d3f180ee90b7ae97a2c6208d771798"> 6922</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RTF_SHIFT))&amp;LPI2C_SCR_RTF_MASK)</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2345a3cf03811707f5a341c82a1454ac"> 6923</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_MASK                       0x200u</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga21939c0e5c7f9975952ed9a0c95ccb86"> 6924</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_SHIFT                      9u</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga552ea7c5c5e2ac26dd60c9f8586a7a20"> 6925</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_WIDTH                      1u</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7a93e7153d2fbf4a793acb86c4effff2"> 6926</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RRF_SHIFT))&amp;LPI2C_SCR_RRF_MASK)</span></div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="comment">/* SSR Bit Fields */</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac3056ae0e30a51aabf58bda2d1bd9218"> 6928</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_MASK                       0x1u</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga912ec0cc53690b8f3a60555ac54f212a"> 6929</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_SHIFT                      0u</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3f115dd187bfa534949d6a42e1410b22"> 6930</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_WIDTH                      1u</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad450e5a35e1892d1c59f1a877638221b"> 6931</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TDF_SHIFT))&amp;LPI2C_SSR_TDF_MASK)</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67d4990fa007f732bb58dd1f0b19d68e"> 6932</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_MASK                       0x2u</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2c38ebb2877e19bac21dc09133b54d96"> 6933</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_SHIFT                      1u</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf5e6e54713adcef892890b17dc13f192"> 6934</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_WIDTH                      1u</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09070e2784df5a26cea987323bacff0c"> 6935</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RDF_SHIFT))&amp;LPI2C_SSR_RDF_MASK)</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga114c3116275f4313cbc1170fa1a47ca2"> 6936</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_MASK                       0x4u</span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0394b70d969b4b0720fe061121df1eb9"> 6937</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_SHIFT                      2u</span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga879150133ba334decc2bf163035525e9"> 6938</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_WIDTH                      1u</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga93e1e5187c9816db80e43e5411806b63"> 6939</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AVF_SHIFT))&amp;LPI2C_SSR_AVF_MASK)</span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga292d39d6d9f8bcb2b7673644e40e830b"> 6940</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_MASK                       0x8u</span></div>
<div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga092260d88dd707e287120cd241cb5c75"> 6941</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_SHIFT                      3u</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga230ed167aacb21d73eae431a16d59a50"> 6942</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_WIDTH                      1u</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga99bf8559b61697ffe547e458fa859d47"> 6943</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TAF_SHIFT))&amp;LPI2C_SSR_TAF_MASK)</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga57be17aa6c0a9b699c2bf2dfe3e1111a"> 6944</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_MASK                       0x100u</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaffc38d4745dc4e5f17e69adf3931de86"> 6945</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_SHIFT                      8u</span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9800ace6f17cd2d48231b21b2e703f91"> 6946</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_WIDTH                      1u</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6c412b2e74c7cffa2cf257f52a5dcc09"> 6947</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RSF_SHIFT))&amp;LPI2C_SSR_RSF_MASK)</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacea3e814bec286bdc7084bf986e70944"> 6948</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_MASK                       0x200u</span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga53be1e55135349ecefab1bf5e9a8f3a5"> 6949</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_SHIFT                      9u</span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga787ed31ccc2cbd90677402b94c350d88"> 6950</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_WIDTH                      1u</span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga50f763c344bc7b822537e63ee579b04a"> 6951</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SDF_SHIFT))&amp;LPI2C_SSR_SDF_MASK)</span></div>
<div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8cd811628ec6375324dc77e69b78c6f6"> 6952</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_MASK                       0x400u</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0e721c8ac7baee40cf2bd7672c701571"> 6953</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_SHIFT                      10u</span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad1caf454d8ab469d64662fe2a04e992d"> 6954</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_WIDTH                      1u</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae1073891216b3adf6918f25a8f6bb5e5"> 6955</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BEF_SHIFT))&amp;LPI2C_SSR_BEF_MASK)</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga012ceb7a3a16b81625c3328285604bd7"> 6956</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_MASK                       0x800u</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga545d9aa1468b7b4ec34e49ca1ac3452c"> 6957</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_SHIFT                      11u</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga02b4eb51abd9350434602d86ac28e2f5"> 6958</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_WIDTH                      1u</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga446b08492e35d096162130c86b8fd523"> 6959</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_FEF_SHIFT))&amp;LPI2C_SSR_FEF_MASK)</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad347a3924a5652d3688022831cbe4a59"> 6960</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_MASK                      0x1000u</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0cf7c33dfac0f5616808b154ef5ed8b7"> 6961</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_SHIFT                     12u</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac15846af20e0b82c5f865206440054c5"> 6962</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_WIDTH                     1u</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga95b42405389fc11e9c23de0e3ddc7408"> 6963</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM0F_SHIFT))&amp;LPI2C_SSR_AM0F_MASK)</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2b65b8ef19cb8ce717c2016bfb7c56a3"> 6964</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_MASK                      0x2000u</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa7e06d29855c742b18b94b10c6395ddd"> 6965</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_SHIFT                     13u</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0fba3b3fddbcff3da76535d94b59f801"> 6966</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_WIDTH                     1u</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc65000dbc943b1fd94e3ab78c565a93"> 6967</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM1F_SHIFT))&amp;LPI2C_SSR_AM1F_MASK)</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0cf8b9b6bf1ec0d6f14fe2daa6137dbf"> 6968</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_MASK                       0x4000u</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6319ed96add4d3e1c36f280dee79251a"> 6969</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_SHIFT                      14u</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga254510b72f813dee7ad1f901478f695f"> 6970</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_WIDTH                      1u</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac32594bc09e252b859b18e63ff9dba2f"> 6971</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_GCF_SHIFT))&amp;LPI2C_SSR_GCF_MASK)</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga60cca1bb0b062d4f0ec8be27cb73ef77"> 6972</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_MASK                      0x8000u</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac1823328ac7a6676cb13b745b0548874"> 6973</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_SHIFT                     15u</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac2f7c51efb639944c4411e014d782276"> 6974</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_WIDTH                     1u</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac35a3480095ead91b2d026c5e354763d"> 6975</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SARF_SHIFT))&amp;LPI2C_SSR_SARF_MASK)</span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf99461ce7771c5a5692821ba3033f703"> 6976</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_MASK                       0x1000000u</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c807d1ae237ecc171ae5cba7170c3f0"> 6977</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_SHIFT                      24u</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae70c9708b35f032d0741869bd398a3f1"> 6978</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_WIDTH                      1u</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa0b4b574258053a9c23e1179383112cd"> 6979</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SBF_SHIFT))&amp;LPI2C_SSR_SBF_MASK)</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1f06e751ada540cacbc01f227f2019a6"> 6980</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0b50a450d40b7e7d53c609aaf211b77d"> 6981</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_SHIFT                      25u</span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2bd7486bdef0e01d8d31049a4856bb49"> 6982</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_WIDTH                      1u</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga221ef6836f790603de613c262cda13fa"> 6983</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BBF_SHIFT))&amp;LPI2C_SSR_BBF_MASK)</span></div>
<div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="comment">/* SIER Bit Fields */</span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaec53c14bee5c3dc3b91ac4e3f00da237"> 6985</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_MASK                     0x1u</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa85089b0d75c6a9199efb6d19952eec9"> 6986</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_SHIFT                    0u</span></div>
<div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5114aa521c0cf636cd4d9950acabe0a3"> 6987</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gada13168916388e6b8bd05b239b0f748e"> 6988</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TDIE_SHIFT))&amp;LPI2C_SIER_TDIE_MASK)</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad052913ecdb42164a78289274727b400"> 6989</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_MASK                     0x2u</span></div>
<div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5df2ec691fefdba35dabc6c687d8312e"> 6990</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_SHIFT                    1u</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa1af54deab3edd206b20bcf6b15fd39a"> 6991</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab867b9b973cd0afe623325edea160abc"> 6992</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RDIE_SHIFT))&amp;LPI2C_SIER_RDIE_MASK)</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4feb954f167f1f6942f0acb21c4be167"> 6993</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_MASK                     0x4u</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabb7283b23d358f0ff77cd713bbc9c282"> 6994</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_SHIFT                    2u</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gace7d712cdfafe1ffe4746c5197a46020"> 6995</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6582b4b6eddaf02bad672b0a83f06c4c"> 6996</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AVIE_SHIFT))&amp;LPI2C_SIER_AVIE_MASK)</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae97270a1af7e4263b3e6d3948fb9a2ab"> 6997</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_MASK                     0x8u</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga18452c90a327ca985a5f078a206610b3"> 6998</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_SHIFT                    3u</span></div>
<div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4c62aae3e9577ddd7cc94ab08704bb6e"> 6999</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35ad362a78b9d8a85262c7fa9436455f"> 7000</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TAIE_SHIFT))&amp;LPI2C_SIER_TAIE_MASK)</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga345a3771c91a87f278ee983dedb29b3a"> 7001</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_MASK                     0x100u</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga828aa4bbde7381cc735b68391cc924a5"> 7002</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_SHIFT                    8u</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7682c3d20ad94cd34b5dedeb38a15c21"> 7003</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga786575a4816ac16b2bd26d4fc87e319c"> 7004</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RSIE_SHIFT))&amp;LPI2C_SIER_RSIE_MASK)</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4b425b692f311cd0137fe3b7870282c5"> 7005</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_MASK                     0x200u</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf778aa594bd5c0b0363eacd2f8309cb1"> 7006</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_SHIFT                    9u</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e44c3c56701e35dad77f85b2a6c3a0c"> 7007</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabda48fdb6cb54060e0e677ebcbdb6e78"> 7008</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SDIE_SHIFT))&amp;LPI2C_SIER_SDIE_MASK)</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae6f592b2007d6e96270d65f645656baf"> 7009</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_MASK                     0x400u</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga95ed990c89182eee287c6573edfc9af4"> 7010</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_SHIFT                    10u</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacca625094ca462382c4c5b92516d2958"> 7011</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae81e2a347431b1475289817e1b97eca0"> 7012</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_BEIE_SHIFT))&amp;LPI2C_SIER_BEIE_MASK)</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab01de77eaa3ec8aff1f5c3ee5e304b3e"> 7013</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_MASK                     0x800u</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadef7ff0d5d1229d808b70bb6feda78a9"> 7014</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_SHIFT                    11u</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad5f8687a7ef4ce0cf74560d937489d20"> 7015</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae4ec8c4d0cbd22644d4fec2234149d8c"> 7016</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_FEIE_SHIFT))&amp;LPI2C_SIER_FEIE_MASK)</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga68d840875c06e897b9a75c87ad6d1037"> 7017</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_MASK                    0x1000u</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad49c25741dfdfdc386f371640babba32"> 7018</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_SHIFT                   12u</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga91aaa52a3a99a1b2fc0e73295b411d6c"> 7019</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_WIDTH                   1u</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e99c5e862ae3986983a8082cff7e7bd"> 7020</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM0IE_SHIFT))&amp;LPI2C_SIER_AM0IE_MASK)</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga664c928443a8f368c58d5a1ba5aca6a9"> 7021</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_MASK                     0x2000u</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6935d0b3238c352e33da1500047f3cd0"> 7022</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_SHIFT                    13u</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga98970eb4cec320e246323519219561d9"> 7023</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_WIDTH                    1u</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae7dc51533776539181dbba4ca72db277"> 7024</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM1F_SHIFT))&amp;LPI2C_SIER_AM1F_MASK)</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga638a71bf51cb7df8e46d0ad548175b05"> 7025</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_MASK                     0x4000u</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6647b3cdd96b61b5762bffb90e69579b"> 7026</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_SHIFT                    14u</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9a443ed0afa204820a05227ef5cd5d4c"> 7027</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga965ce49d0aea0dfd09020aba50521176"> 7028</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_GCIE_SHIFT))&amp;LPI2C_SIER_GCIE_MASK)</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9aff0e2fd962d895ae89478f61d216e7"> 7029</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_MASK                    0x8000u</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga45d8b642113317a820ef5fed4c9493a4"> 7030</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_SHIFT                   15u</span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabd4e13ca21e032b5d38c0d4b67c129c1"> 7031</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_WIDTH                   1u</span></div>
<div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa1a1830b041868368481a5168621e7b9"> 7032</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SARIE_SHIFT))&amp;LPI2C_SIER_SARIE_MASK)</span></div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="comment">/* SDER Bit Fields */</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae8632d8271f7df5bf74577e065f58630"> 7034</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_MASK                     0x1u</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35fd9db59e035d07e2837a0673201750"> 7035</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_SHIFT                    0u</span></div>
<div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac464294b3073248b71927b9885ef48e1"> 7036</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa783706eedb5dacbbe1dc1dc09bb02ec"> 7037</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_TDDE_SHIFT))&amp;LPI2C_SDER_TDDE_MASK)</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c8273e4520593c806ad2e614e7ba008"> 7038</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_MASK                     0x2u</span></div>
<div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d14afd3a2f17761570011b9f98b0fde"> 7039</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_SHIFT                    1u</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab82bba600871be8655a7ec4df766527b"> 7040</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga91cc3d6cd234953b384522386c1926df"> 7041</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_RDDE_SHIFT))&amp;LPI2C_SDER_RDDE_MASK)</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5b03c0441e8291c948016d4709e97df2"> 7042</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_MASK                     0x4u</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga14321abb31646e0b115e687f95fb347a"> 7043</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_SHIFT                    2u</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga44d9dd452b72243a61c302ac535f3d14"> 7044</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_WIDTH                    1u</span></div>
<div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga53e94689ae4590e6e03012957a57816f"> 7045</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_AVDE_SHIFT))&amp;LPI2C_SDER_AVDE_MASK)</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment">/* SCFGR1 Bit Fields */</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad89d8a1ccb2438ae487acf56e1622db3"> 7047</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_MASK               0x1u</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6b506c9d5058cc7b54800e3b3bcc6b40"> 7048</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_SHIFT              0u</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9ace7fd98e1edb8c1e10582329b33dd2"> 7049</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5a9d590c7a8c78ef74231cd7f8784374"> 7050</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADRSTALL_SHIFT))&amp;LPI2C_SCFGR1_ADRSTALL_MASK)</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga357eb49a3c1823754ac225714796f486"> 7051</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_MASK                0x2u</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga73656e08dc7dc9c3a656f0329f776757"> 7052</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_SHIFT               1u</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga96066e60285e8051f165d2614d689b59"> 7053</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_WIDTH               1u</span></div>
<div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga555ffc290cf7e0af20f2e58cce612462"> 7054</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXSTALL_SHIFT))&amp;LPI2C_SCFGR1_RXSTALL_MASK)</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafa65696c9dce870387ebe8eab7203a0d"> 7055</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_MASK               0x4u</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf2d1c5e9ec180ecef3c15bd863b5b86f"> 7056</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_SHIFT              2u</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a71eb4f7aefd9af19b37a77af33b8ea"> 7057</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa25ed2c59adb02a1e7bc6a8b71748c6b"> 7058</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXDSTALL_SHIFT))&amp;LPI2C_SCFGR1_TXDSTALL_MASK)</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga155079e22882ddd91c3e688477414e19"> 7059</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_MASK               0x8u</span></div>
<div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabbc92c44a26f3ded936802f3a8bfefde"> 7060</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_SHIFT              3u</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae0a74def296a3c8dc7a48f8a90b8b518"> 7061</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7afdca5eca418cf50bd37042da858457"> 7062</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ACKSTALL_SHIFT))&amp;LPI2C_SCFGR1_ACKSTALL_MASK)</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae82b57a5d91fb7ad5cdbcf1aba5b0df9"> 7063</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_MASK                   0x100u</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3cff5b08f829356193a4092c1563efa4"> 7064</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_SHIFT                  8u</span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga14fd5ac1824a58c362326e18eb8727e6"> 7065</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_WIDTH                  1u</span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6cc36f98292ad7aa6eb1e03ef1e9d7a0"> 7066</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_GCEN_SHIFT))&amp;LPI2C_SCFGR1_GCEN_MASK)</span></div>
<div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga434b21783b3da4e7d942799fe5a82851"> 7067</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_MASK                   0x200u</span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacea9992a549b950c5c289c309e4e6aa1"> 7068</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_SHIFT                  9u</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94cda1591c66cef55a0721c4b7981640"> 7069</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_WIDTH                  1u</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f6d82784aae38b4bc7575cc6ee8682d"> 7070</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_SAEN_SHIFT))&amp;LPI2C_SCFGR1_SAEN_MASK)</span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadd520a588e8c2b3e778029321329426a"> 7071</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_MASK                  0x400u</span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55b13e76756840f5e55c0ffa1a660377"> 7072</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_SHIFT                 10u</span></div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee742059bf77e1bb10c09e673c669c2c"> 7073</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac39cdc016349745740c48bf32332a498"> 7074</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXCFG_SHIFT))&amp;LPI2C_SCFGR1_TXCFG_MASK)</span></div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa8a6689aec4fde91eb5c7e3a36e09a11"> 7075</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_MASK                  0x800u</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae4aa625f9a2cdedd90977dcc567c0cae"> 7076</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_SHIFT                 11u</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabddddd0cc738373359df79b542536275"> 7077</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga60d0e0e41e6cc673114fc611aadc893c"> 7078</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXCFG_SHIFT))&amp;LPI2C_SCFGR1_RXCFG_MASK)</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga75e4447bf1cf1cad414fdd7ee33aa440"> 7079</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_MASK                 0x1000u</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga963b58b4139901947d0e403dde2a0711"> 7080</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_SHIFT                12u</span></div>
<div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9e3405d50c9d6783460f508ce2a8ea1"> 7081</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_WIDTH                1u</span></div>
<div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e44be66e4638228f332f1a040252d37"> 7082</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_IGNACK_SHIFT))&amp;LPI2C_SCFGR1_IGNACK_MASK)</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga68a1f72e7ed70860b09c937b9a83bf08"> 7083</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_MASK                  0x2000u</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabf3ef775e4cce26fc46c9ffddbd6027f"> 7084</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_SHIFT                 13u</span></div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga82a5f9951b338417de45ed60a108975e"> 7085</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_WIDTH                 1u</span></div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac039c7a291ad35c6548b675cae10f46e"> 7086</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_HSMEN_SHIFT))&amp;LPI2C_SCFGR1_HSMEN_MASK)</span></div>
<div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaac34f3579de18776454706c3632a0a8"> 7087</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_MASK                0x70000u</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6b4dcd7d47e21319981f91797420947"> 7088</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_SHIFT               16u</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaac2842b9c99c707c1d0f8eeaae77b116"> 7089</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_WIDTH               3u</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6107c314e724987cc5962ecf29a91f69"> 7090</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADDRCFG_SHIFT))&amp;LPI2C_SCFGR1_ADDRCFG_MASK)</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="comment">/* SCFGR2 Bit Fields */</span></div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae827df6bb404de5a31b0d83b86830423"> 7092</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_MASK                0xFu</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf43a0a370009254bcaacc0175c2bea3b"> 7093</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_SHIFT               0u</span></div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2d62b5ef8491a6fcef7981bb56a44401"> 7094</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_WIDTH               4u</span></div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab5b59f94eb09a08df6995b9d8fe05af"> 7095</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_CLKHOLD_SHIFT))&amp;LPI2C_SCFGR2_CLKHOLD_MASK)</span></div>
<div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga29ce5d4d4c02daff2f439ab20aa2bf20"> 7096</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_MASK                 0x3F00u</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga615e6a0eddfdfdd1e375fce5ea7158d4"> 7097</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_SHIFT                8u</span></div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a96704b7c6ed27e2476c7d7eaac0681"> 7098</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_WIDTH                6u</span></div>
<div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e264f26257e6adb4e0e69f06851ba51"> 7099</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_DATAVD_SHIFT))&amp;LPI2C_SCFGR2_DATAVD_MASK)</span></div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab8e632e0ea2cde596cbda8c8f736a32b"> 7100</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_MASK                0xF0000u</span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70dccd7f0d64fd01fbc08c9e5c2957d6"> 7101</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_SHIFT               16u</span></div>
<div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c8fbcfc4ef75317ab3ef0266bdc0172"> 7102</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_WIDTH               4u</span></div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e2e8c228af8ae0c40c5cac433e50361"> 7103</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSCL_SHIFT))&amp;LPI2C_SCFGR2_FILTSCL_MASK)</span></div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga671cdf724d1682513f3a2abebce8b99a"> 7104</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_MASK                0xF000000u</span></div>
<div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga873a2866ddd3247be2d7347b9b531d3c"> 7105</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_SHIFT               24u</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78b4b69d938d421a5d4fed3c5fc2549b"> 7106</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_WIDTH               4u</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06256234f7f1a15a5a0f57b576d710b9"> 7107</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSDA_SHIFT))&amp;LPI2C_SCFGR2_FILTSDA_MASK)</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="comment">/* SAMR Bit Fields */</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga33adb3f33f97355515ebbfb27edc0d29"> 7109</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_MASK                    0x7FEu</span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga093b9c22630f4cb2fc370d0dca4a7126"> 7110</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_SHIFT                   1u</span></div>
<div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3e25d2a5e703aa558c2d3349c2ec8393"> 7111</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_WIDTH                   10u</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga73e0bd3c24f73158ce51dc12ccde4d6e"> 7112</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR0_SHIFT))&amp;LPI2C_SAMR_ADDR0_MASK)</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafee4b7cd108ed6e89f9bb94ca50a2c01"> 7113</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_MASK                    0x7FE0000u</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab2e3d0fb06a6d92fe181719f6f3629af"> 7114</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_SHIFT                   17u</span></div>
<div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga585cfc2d58d974e0da58048900dabb6f"> 7115</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_WIDTH                   10u</span></div>
<div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7f8daa9e58caee66f722e230ae190a91"> 7116</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR1_SHIFT))&amp;LPI2C_SAMR_ADDR1_MASK)</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="comment">/* SASR Bit Fields */</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga24cd99a66918471289ff68a74b316016"> 7118</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_MASK                    0x7FFu</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d50bf59a0fdf5789b78806e4a530265"> 7119</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_SHIFT                   0u</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0592827b5837bb933e0ae39f867ae459"> 7120</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_WIDTH                   11u</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga774197a6e7d9335ef854dc06ac31cba3"> 7121</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_RADDR_SHIFT))&amp;LPI2C_SASR_RADDR_MASK)</span></div>
<div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafef084cd4dc03292033638242db11e89"> 7122</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_MASK                      0x4000u</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4d02825388bd6fe6fedd08083a267a2f"> 7123</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_SHIFT                     14u</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga11e13fd69900e446a996714a60f12cd9"> 7124</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_WIDTH                     1u</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9cc73fc62761b44af85fe91fcccbecba"> 7125</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_ANV_SHIFT))&amp;LPI2C_SASR_ANV_MASK)</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="comment">/* STAR Bit Fields */</span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5eb5fe68628c25696b2fce140d049c16"> 7127</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_MASK                   0x1u</span></div>
<div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab0b711aeec6582ad2b2572b118599adf"> 7128</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_SHIFT                  0u</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafae4ad30334e07c923effc88dbcbda62"> 7129</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_WIDTH                  1u</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae89f76bc6374c2b1d872b9e46cae27ae"> 7130</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STAR_TXNACK_SHIFT))&amp;LPI2C_STAR_TXNACK_MASK)</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="comment">/* STDR Bit Fields */</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadbb6c0661c64a627c38d6df9765fe4aa"> 7132</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga04db7c5130baaebaa4879964b20d8654"> 7133</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga28f7a762fdeb65fb2edd0b61e1f97e61"> 7134</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8635efdb8fa3a817c9609149aa7ce5cc"> 7135</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STDR_DATA_SHIFT))&amp;LPI2C_STDR_DATA_MASK)</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="comment">/* SRDR Bit Fields */</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09e54941487ff94e55d59d425a57404e"> 7137</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga15a578c01cc115c5cbc29e91e4e2a064"> 7138</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06c48296f77eb7fd08765b29a029fec0"> 7139</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga80607424fc2f43289664804ab819be46"> 7140</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_DATA_SHIFT))&amp;LPI2C_SRDR_DATA_MASK)</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70aee385d81ff971da3a2526ea80579b"> 7141</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_MASK                  0x4000u</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae97fcc3371699ae9d2ffd3da63b5282e"> 7142</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_SHIFT                 14u</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga731ab17724d945383e1f4823d48e5573"> 7143</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_WIDTH                 1u</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7ee78ff1babb5dd60728dca00be26eb5"> 7144</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_RXEMPTY_SHIFT))&amp;LPI2C_SRDR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga32efaefca561f00574ef86928ec658b5"> 7145</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_MASK                      0x8000u</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6fc06cef96f1e87dad08f02b39d7e20a"> 7146</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_SHIFT                     15u</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e9c7af05d9ed9bcc96315d705b1902d"> 7147</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_WIDTH                     1u</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9139a77782f75869158e707ec5e0041"> 7148</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_SOF_SHIFT))&amp;LPI2C_SRDR_SOF_MASK)</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160; <span class="comment">/* end of group LPI2C_Register_Masks */</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160; </div>
<div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160; <span class="comment">/* end of group LPI2C_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160; </div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160; </div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">   -- LPIT Peripheral Access Layer</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160; </div>
<div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b"> 7171</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_COUNT                           4u</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160; </div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html"> 7174</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df"> 7175</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a96563b10e1e91f05203f88047408044a"> 7176</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a27af4e9f888f0b7b1e8da7e002d98798"> 7177</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9"> 7178</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9">MSR</a>;                               </div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ab8c726eadd1fbefee006fc4d595f26bc"> 7179</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#ab8c726eadd1fbefee006fc4d595f26bc">MIER</a>;                              </div>
<div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#aa4407fba8ebd0a4d19a0acfcbfc69f63"> 7180</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#aa4407fba8ebd0a4d19a0acfcbfc69f63">SETTEN</a>;                            </div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#af96a404e43a03d7fb52376960783eacd"> 7181</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#af96a404e43a03d7fb52376960783eacd">CLRTEN</a>;                            </div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a71277aaa40be4473ac2521981f273bd3"> 7182</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#acdfacdcfd5ff57d92b1769e3540a1862"> 7184</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#acdfacdcfd5ff57d92b1769e3540a1862">TVAL</a>;                              </div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ad4fcb6f0bd4cbbc890593eeb21152a92"> 7185</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#ad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a>;                              </div>
<div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ad205d7250cea8af8b177be3e861193d8"> 7186</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#ad205d7250cea8af8b177be3e861193d8">TCTRL</a>;                             </div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;         uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ab332625b9295a2dc112002f52594cf24"> 7188</a></span>&#160;  } TMR[<a class="code" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a>];</div>
<div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga04469fd3aacdd5027857a0a06105b96a"> 7189</a></span>&#160;} <a class="code" href="struct_l_p_i_t___type.html">LPIT_Type</a>, *<a class="code" href="group___l_p_i_t___peripheral___access___layer.html#ga04469fd3aacdd5027857a0a06105b96a">LPIT_MemMapPtr</a>;</div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160; </div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gad18c31b2ea8515891fc5c0ca1b8cf0b3"> 7192</a></span>&#160;<span class="preprocessor">#define LPIT_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160; </div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160; </div>
<div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">/* LPIT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga5010d88a5fbd30c1d67a20c99c234902"> 7197</a></span>&#160;<span class="preprocessor">#define LPIT0_BASE                               (0x40037000u)</span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga89424e58df849c7843fd494a74e7cabf"> 7199</a></span>&#160;<span class="preprocessor">#define LPIT0                                    ((LPIT_Type *)LPIT0_BASE)</span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga81bd73758f97691dfcf2c7b286aee471"> 7201</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_ADDRS                          { LPIT0_BASE }</span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga43bfaf4c159746c32875e1abb26dd83e"> 7203</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_PTRS                           { LPIT0 }</span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gabc86c006747fd93335102f43efb2b4b1"> 7205</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaad25c44636b209b82b189b4fa98977e3"> 7207</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_CH_COUNT                       (4u)</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaf35616c929d8a1363ac8e9d5a9d7e657"> 7209</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS                                { LPIT0_Ch0_IRQn, LPIT0_Ch1_IRQn, LPIT0_Ch2_IRQn, LPIT0_Ch3_IRQn }</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160; </div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="comment">   -- LPIT Register Masks</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160; </div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaebd109508f4d2649a50953f0aa819ac8"> 7221</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae8847da46e2b93b0440ab714ad63e2bc"> 7222</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_SHIFT                 0u</span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2d8b8af47e9efaa3002dd09578053b4c"> 7223</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_WIDTH                 16u</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5e09c89af39aef6cce13f0012058ff3f"> 7224</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_FEATURE_SHIFT))&amp;LPIT_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga842a58ff8d28ff5fe4d411818a30f984"> 7225</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga80957af2c8d3c30504fc2e8451194b42"> 7226</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_SHIFT                   16u</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4c3ee262d775bdc9e6405dc5a00eaa4b"> 7227</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_WIDTH                   8u</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadefa4a8f22c9475b9d37caebc9e3f5ec"> 7228</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MINOR_SHIFT))&amp;LPIT_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7982d2c2a40a48e2a18877fe0370e097"> 7229</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1bd36ea3b84478c5422719cbd19db9da"> 7230</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_SHIFT                   24u</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa2d114d3ca004f8e4e62aa04115938e8"> 7231</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_WIDTH                   8u</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4372ac281530229c9e1a3c006e8b9f53"> 7232</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MAJOR_SHIFT))&amp;LPIT_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4d0cc75d5ba2dc5b7c34c30e56318327"> 7234</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_MASK                  0xFFu</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3d5db67d25dcd80b021c35211fc72c07"> 7235</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_SHIFT                 0u</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3f5becf8628e57bfc3c0640d2b975ff2"> 7236</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_WIDTH                 8u</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga90d443fb69ca135c403f36aae02105c2"> 7237</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_CHANNEL_SHIFT))&amp;LPIT_PARAM_CHANNEL_MASK)</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadfa7ee145ff13b7fa8da009996fd3986"> 7238</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_MASK                 0xFF00u</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gabd8d3d49803519d73fb1b1835d19ba76"> 7239</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_SHIFT                8u</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2edf3d3fcae44a7f5e7bf52da63bf50f"> 7240</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_WIDTH                8u</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga212803c8c3ca05ee6df2ac6671787984"> 7241</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_EXT_TRIG_SHIFT))&amp;LPIT_PARAM_EXT_TRIG_MASK)</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga132c17520a8bd9691e9b790fe40b590b"> 7243</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_MASK                      0x1u</span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga70bf7b8a3d5c7d4253a7d20c0cd9bed8"> 7244</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_SHIFT                     0u</span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6dd37d16b4e7422a6348ae4621ad0a58"> 7245</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_WIDTH                     1u</span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac56d47920607fe5477e4a7640eeba04f"> 7246</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_M_CEN_SHIFT))&amp;LPIT_MCR_M_CEN_MASK)</span></div>
<div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf789568b92f5ef06d417861f43a8ff73"> 7247</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_MASK                     0x2u</span></div>
<div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad9e0863c69ae71bce884a7ad6bed7346"> 7248</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_SHIFT                    1u</span></div>
<div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2eb349a5fda06953e2b1767f22eb7478"> 7249</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_WIDTH                    1u</span></div>
<div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga789282b928a802b0e0fd458577e91f11"> 7250</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_SW_RST_SHIFT))&amp;LPIT_MCR_SW_RST_MASK)</span></div>
<div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae00f12b24a45e47dfb2e520b4e0d7b9c"> 7251</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_MASK                    0x4u</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaaaf98dfa10d82410bb40c31871a5664e"> 7252</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_SHIFT                   2u</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6becdc8fe64e79b29e3128d0fd26d565"> 7253</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_WIDTH                   1u</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaed5789dde574176af9c2303f0801caae"> 7254</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DOZE_EN_SHIFT))&amp;LPIT_MCR_DOZE_EN_MASK)</span></div>
<div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga696dab0323a208f7f69eab34968d8021"> 7255</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_MASK                     0x8u</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2a62627a3c75f29be46890c742bf969c"> 7256</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_SHIFT                    3u</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga300c7ef6c6b01fc4715bd1cfaaaf20cb"> 7257</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_WIDTH                    1u</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gafad2c290d8a76f5db6ae98a6596a86f8"> 7258</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DBG_EN_SHIFT))&amp;LPIT_MCR_DBG_EN_MASK)</span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae21a1e9244b4a8f1e07af74d9f214370"> 7260</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_MASK                       0x1u</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga62ae9cf8b4924b7f4f2bcdbfe865eee2"> 7261</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_SHIFT                      0u</span></div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga07fbf3e158edf438f80ee5d4c85062b0"> 7262</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_WIDTH                      1u</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaeb215b9ebb49e1427a7c2e5c8983222b"> 7263</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF0_SHIFT))&amp;LPIT_MSR_TIF0_MASK)</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0b4e886d1d87f5aa3773744095b9e44a"> 7264</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_MASK                       0x2u</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaae4216660cb162fdaa29c4fa402ccf3e"> 7265</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_SHIFT                      1u</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga50ffbf44c7b3fb52e7aa6f51280b7961"> 7266</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_WIDTH                      1u</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab6c284f905ce249cf3d801b3a0d4958b"> 7267</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF1_SHIFT))&amp;LPIT_MSR_TIF1_MASK)</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga183d7e45f55888fb3e69ddd6ae72816c"> 7268</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_MASK                       0x4u</span></div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1d01dbd7cffd43e0cf1de579e77cd050"> 7269</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_SHIFT                      2u</span></div>
<div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac76e6a4d1a1d3aa7d60bde0a8d2055b1"> 7270</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_WIDTH                      1u</span></div>
<div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga898c573dd558c4bf8b6915586969d940"> 7271</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF2_SHIFT))&amp;LPIT_MSR_TIF2_MASK)</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga37b9ed265f12539081b705be08d35efa"> 7272</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_MASK                       0x8u</span></div>
<div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab1a84e1d741e6fc33f8ae1c35f3dc17d"> 7273</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_SHIFT                      3u</span></div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5539cdbe8e71d8c8a9c9564f04e10e1e"> 7274</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_WIDTH                      1u</span></div>
<div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3872cc4eb16b99ab2f3f9e33f4682645"> 7275</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF3_SHIFT))&amp;LPIT_MSR_TIF3_MASK)</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div>
<div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadb2a19bd4f8736a1c8fd8cdb57d2b987"> 7277</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_MASK                      0x1u</span></div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga813731c164c13d631865d648bd15d52f"> 7278</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_SHIFT                     0u</span></div>
<div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1fe98bd814bbac4cbc2ae2706bfc4937"> 7279</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf02202dd71443ea7d15b7e117b7339f7"> 7280</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE0_SHIFT))&amp;LPIT_MIER_TIE0_MASK)</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga484c5e3a6f8f26d494d762a5105fb3bf"> 7281</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_MASK                      0x2u</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaea1d906c2e53e2a46d0a43735030cebe"> 7282</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_SHIFT                     1u</span></div>
<div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa60fcd199e21ba63effbf7ca14bc798d"> 7283</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_WIDTH                     1u</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga9134cda33aac2e7d49857911d054f500"> 7284</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE1_SHIFT))&amp;LPIT_MIER_TIE1_MASK)</span></div>
<div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga23e1cac4b50e4266ccab045084aa8f74"> 7285</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_MASK                      0x4u</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2cba0d7f747aff6889bd796b3a5a406a"> 7286</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_SHIFT                     2u</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gabf6cc4d8cf2b5b57134ceaed0d254ab1"> 7287</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_WIDTH                     1u</span></div>
<div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad68bd0f0fae29b0f47ad8b29b435f2be"> 7288</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE2_SHIFT))&amp;LPIT_MIER_TIE2_MASK)</span></div>
<div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gacda7ff5a159dda2f51534c364e78824a"> 7289</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_MASK                      0x8u</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gafabe767824ee4f775f6af39d2050a0b6"> 7290</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_SHIFT                     3u</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6cb7db8fb0aba62a3c2f43b23583dfae"> 7291</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_WIDTH                     1u</span></div>
<div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga223f34a970806ccdd323569ffecaea42"> 7292</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE3_SHIFT))&amp;LPIT_MIER_TIE3_MASK)</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="comment">/* SETTEN Bit Fields */</span></div>
<div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3bfa12274d772344881daa1d4b29d188"> 7294</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_MASK              0x1u</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga41bfa5558a4eb0add5b693e9402d6f05"> 7295</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_SHIFT             0u</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac7b745ce646337adf3772d9329b5b17a"> 7296</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_WIDTH             1u</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga80c45a305a23b64fca6ec01f63e45dc4"> 7297</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_0_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_0_MASK)</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7b677382943e1e0f2d1ebf0ccb184403"> 7298</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_MASK              0x2u</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8c9db8b6ebd1ec8ca309ef565e76861a"> 7299</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_SHIFT             1u</span></div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab5a55962235015d4f93bb11edf2d9794"> 7300</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_WIDTH             1u</span></div>
<div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga36e481e26309fd02c365a3951d2f9024"> 7301</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_1_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_1_MASK)</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6e05c1c5a5886ee2cee824a5a746f41e"> 7302</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_MASK              0x4u</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga32a2c33b1f90ec8ad9f8d6bca8335164"> 7303</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_SHIFT             2u</span></div>
<div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa9d2413bc4dd0aa42c5fb5dde3296a20"> 7304</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_WIDTH             1u</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8dc107de92ef3e5a0038c9f37ada26fe"> 7305</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_2_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_2_MASK)</span></div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae9606178c48fe2f1d60af40a9c369ed7"> 7306</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_MASK              0x8u</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga527b5c333903af41444f20d59ea51304"> 7307</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_SHIFT             3u</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3256456016e1ed3200b72538ad04a0c9"> 7308</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_WIDTH             1u</span></div>
<div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga247f7bcc12d06db81c2d5fd568097639"> 7309</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_3_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_3_MASK)</span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment">/* CLRTEN Bit Fields */</span></div>
<div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8512bd4d42c4c6ba415a0ebe3c2d201a"> 7311</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_MASK              0x1u</span></div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaed76ffcec5fbb8c42038078710a286e2"> 7312</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_SHIFT             0u</span></div>
<div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga78f4147b8aaa1a35aef72d7b09d01a73"> 7313</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_WIDTH             1u</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0eb7cc1d6e56e990eed831b65f430da9"> 7314</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_0_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_0_MASK)</span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8287b98181fb40ad056ea62dd257a1f1"> 7315</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_MASK              0x2u</span></div>
<div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa6da2f54e43e2634d1c1f6777ed36d74"> 7316</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_SHIFT             1u</span></div>
<div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadc2fb476c8ee817c5be68e274103d991"> 7317</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_WIDTH             1u</span></div>
<div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gacd66a8521ca6270b7ad8ec07e268f5ac"> 7318</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_1_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_1_MASK)</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1739070e14fc981329bd4f8627530e73"> 7319</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_MASK              0x4u</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7d3cdf9408b4d3030e33729f212b4b78"> 7320</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_SHIFT             2u</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3e1e42791513a28f6f1d06c6dc48cdd9"> 7321</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_WIDTH             1u</span></div>
<div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga743a5d2595cc255e58ce91d4f3e1c7c6"> 7322</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_2_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_2_MASK)</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae47dfc433ef3bcd2337fbe335c57f53e"> 7323</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_MASK              0x8u</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad41b69c710d32dc7b4aef1afb9851f47"> 7324</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_SHIFT             3u</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad8003a774ea13b02d6d8027f1acc7e17"> 7325</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_WIDTH             1u</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6d6e32734933956b9e3aea8023da888a"> 7326</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_3_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_3_MASK)</span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="comment">/* TMR_TVAL Bit Fields */</span></div>
<div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga07e7a374fca57c81c17dce7d21db5dd1"> 7328</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae0735acf10917160c6e0a8c1f2c7ae66"> 7329</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_SHIFT              0u</span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga73010fcfc53ec60414561a2c0a55f722"> 7330</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_WIDTH              32u</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaffaa560ee4f4c6c5b74372a3b303d309"> 7331</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TVAL_TMR_VAL_SHIFT))&amp;LPIT_TMR_TVAL_TMR_VAL_MASK)</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="comment">/* TMR_CVAL Bit Fields */</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga50d996a7d401e7d452b4d416f5a9794d"> 7333</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab46ee810fb007b8776554146d13d9541"> 7334</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT          0u</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab07707517a20dabd9200cc1a92e9412e"> 7335</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_WIDTH          32u</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga61a91e1d7e285cb26a648e70542c2d19"> 7336</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT))&amp;LPIT_TMR_CVAL_TMR_CUR_VAL_MASK)</span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="comment">/* TMR_TCTRL Bit Fields */</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga801ffbcf7007f9747e1c5780d6819e66"> 7338</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_MASK                 0x1u</span></div>
<div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab755b4d21a1362fa36afcd9a65c6cfb3"> 7339</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_SHIFT                0u</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga30274aa5d8995a4cda70b99c76a33949"> 7340</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_WIDTH                1u</span></div>
<div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga30fbc3bd70ad77394b7fabba869d3b85"> 7341</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_T_EN_SHIFT))&amp;LPIT_TMR_TCTRL_T_EN_MASK)</span></div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga711bbd24b91862292a44f7487dcdad84"> 7342</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_MASK                0x2u</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab905b55589683c2d0699c2434884bc28"> 7343</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_SHIFT               1u</span></div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab4e11cd023511e1c8ce798948286fd5f"> 7344</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_WIDTH               1u</span></div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gada8a88c9cee1c43ac07a697e38452749"> 7345</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_CHAIN_SHIFT))&amp;LPIT_TMR_TCTRL_CHAIN_MASK)</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf0214671732a1fbd7a6a094c5e9ae125"> 7346</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_MASK                 0xCu</span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga35794e09004613607e3af2f6fffb98f4"> 7347</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_SHIFT                2u</span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga535cfedc95e4ebff369f6ff6b1a94da7"> 7348</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_WIDTH                2u</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa8fdb6a3d596bf37706d0b9eda830d65"> 7349</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_MODE_SHIFT))&amp;LPIT_TMR_TCTRL_MODE_MASK)</span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga00239621cd9736a07d99a765da64f60d"> 7350</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_MASK                 0x10000u</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8fba0faa96a608242a321555b47d10a9"> 7351</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_SHIFT                16u</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga853ea11058bde520e4d72bc671d3fed9"> 7352</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_WIDTH                1u</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gacec8f83752c18f138a8c82d1d9f2fde4"> 7353</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOT_SHIFT))&amp;LPIT_TMR_TCTRL_TSOT_MASK)</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad3543f9393d37c82995a007e144284d5"> 7354</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_MASK                 0x20000u</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf8c304b3d8cdabab2e057b9f5ac53255"> 7355</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_SHIFT                17u</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa7b28fdf7b6770766bbffb8008cf099a"> 7356</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_WIDTH                1u</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga34c0828718a89f687a0cdb5cd7dee5b0"> 7357</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOI_SHIFT))&amp;LPIT_TMR_TCTRL_TSOI_MASK)</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga24f93aaa5f3004d113864fb3bb631aca"> 7358</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_MASK                 0x40000u</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5de559c54fcabdeb85ef3cc0b3c97882"> 7359</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_SHIFT                18u</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0e31108d0ca8c3a3517865d5507dab53"> 7360</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_WIDTH                1u</span></div>
<div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0a894bffb7b93da9fa596aa0bf1cc4ba"> 7361</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TROT_SHIFT))&amp;LPIT_TMR_TCTRL_TROT_MASK)</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5d46347fe62cd3255af3cefa216015f1"> 7362</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_MASK              0x800000u</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad3f7358f5285b78a4985b71eaa7330cc"> 7363</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_SHIFT             23u</span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3b7ac8ef2d7d82b44dfd83240784ac5b"> 7364</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_WIDTH             1u</span></div>
<div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaaecdcbf3e0de878c71aad1ccb9410f38"> 7365</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SRC_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SRC_MASK)</span></div>
<div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7ea7b547bbcde6400076694657feaaec"> 7366</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_MASK              0xF000000u</span></div>
<div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4c298dc38c36c7728de3e90adde97211"> 7367</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_SHIFT             24u</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga44a5d1d972082e8bcf18b8da514a54fa"> 7368</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_WIDTH             4u</span></div>
<div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaffbf4cf6cec34e590d5bdde6f48d291c"> 7369</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SEL_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SEL_MASK)</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160; <span class="comment">/* end of group LPIT_Register_Masks */</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160; </div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160; <span class="comment">/* end of group LPIT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160; </div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160; </div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="comment">   -- LPSPI Peripheral Access Layer</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160; </div>
<div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html"> 7394</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df"> 7395</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a96563b10e1e91f05203f88047408044a"> 7396</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 7397</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 7398</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#af6aca2bbd40c0fb6df7c3aebe224a360"> 7399</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                                </div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db"> 7400</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                               </div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ad1e1d38c4a2b1e17222f7a607d4fc6e0"> 7401</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ad1e1d38c4a2b1e17222f7a607d4fc6e0">DER</a>;                               </div>
<div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#adb3d8188b19e5ef679597062d450d8b3"> 7402</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#adb3d8188b19e5ef679597062d450d8b3">CFGR0</a>;                             </div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a7a12ab903dcfa91c96beb2e36562eed6"> 7403</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;                             </div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ae93401f2965e0fe1e343d6ea380b624e"> 7404</a></span>&#160;       uint8_t RESERVED_1[8];</div>
<div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a53e95f2236bc9f437e401fd8570e12c9"> 7405</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a53e95f2236bc9f437e401fd8570e12c9">DMR0</a>;                              </div>
<div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a3ea49633a45653dc57aa9b22b3dc16f9"> 7406</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a3ea49633a45653dc57aa9b22b3dc16f9">DMR1</a>;                              </div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a186e433a83d42ecd6b4e218ea63d9674"> 7407</a></span>&#160;       uint8_t RESERVED_2[8];</div>
<div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a5e1322e27c40bf91d172f9673f205c97"> 7408</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;                               </div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a6c5f07c0d51983920ebca05f9e650883"> 7409</a></span>&#160;       uint8_t RESERVED_3[20];</div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a5d5cc7f32884945503dd29f8f6cbb415"> 7410</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;                               </div>
<div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a67537a582125686e773c43fb8cd4b7f5"> 7411</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a67537a582125686e773c43fb8cd4b7f5">FSR</a>;                               </div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ae9dd9282fab299d0cd6e119564688e53"> 7412</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#abacded442729b284aedf77044474f886"> 7413</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#abacded442729b284aedf77044474f886">TDR</a>;                               </div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a71033e44d51c3ca5bd7d938bf1685d47"> 7414</a></span>&#160;       uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#aa8899d3f27f62b5ba1aa04e73ec5a702"> 7415</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#aa8899d3f27f62b5ba1aa04e73ec5a702">RSR</a>;                               </div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a3482a239d5d9b90d7e42a530c1be18de"> 7416</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a3482a239d5d9b90d7e42a530c1be18de">RDR</a>;                               </div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262"> 7417</a></span>&#160;} <a class="code" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a>, *<a class="code" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a>;</div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160; </div>
<div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa844fb2d487771c96d415bdda1ef67b4"> 7420</a></span>&#160;<span class="preprocessor">#define LPSPI_INSTANCE_COUNT                     (3u)</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160; </div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160; </div>
<div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="comment">/* LPSPI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4"> 7425</a></span>&#160;<span class="preprocessor">#define LPSPI0_BASE                              (0x4002C000u)</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538"> 7427</a></span>&#160;<span class="preprocessor">#define LPSPI0                                   ((LPSPI_Type *)LPSPI0_BASE)</span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97"> 7429</a></span>&#160;<span class="preprocessor">#define LPSPI1_BASE                              (0x4002D000u)</span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009"> 7431</a></span>&#160;<span class="preprocessor">#define LPSPI1                                   ((LPSPI_Type *)LPSPI1_BASE)</span></div>
<div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d"> 7433</a></span>&#160;<span class="preprocessor">#define LPSPI2_BASE                              (0x4002E000u)</span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gae45a21782e5f7d05636cdaac3bdda86d"> 7435</a></span>&#160;<span class="preprocessor">#define LPSPI2                                   ((LPSPI_Type *)LPSPI2_BASE)</span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad0a8247ec665c01027bf2a7a9d5c1646"> 7437</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_ADDRS                         { LPSPI0_BASE, LPSPI1_BASE, LPSPI2_BASE }</span></div>
<div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5b717f3a4100debf576c7395c5910c62"> 7439</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_PTRS                          { LPSPI0, LPSPI1, LPSPI2 }</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga178dd7b82698cf31bd22d353e47d24a4"> 7441</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_ARR_COUNT                     (1u)</span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaffd07b4fba329f218ad3ca945c27e045"> 7443</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_CH_COUNT                      (1u)</span></div>
<div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga77e6992752f72e75ae70e547a8f36c3e"> 7445</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS                               { LPSPI0_IRQn, LPSPI1_IRQn, LPSPI2_IRQn }</span></div>
<div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160; </div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="comment">   -- LPSPI Register Masks</span></div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160; </div>
<div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1279477413f134393307bed2defcf160"> 7457</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga62b5bd2c22a5726ee71b2460807b9379"> 7458</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_SHIFT                0u</span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga36d94873c9f040659debe0de130ee346"> 7459</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_WIDTH                16u</span></div>
<div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaca7f09236bc2bfabbba9a0960236d415"> 7460</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_FEATURE_SHIFT))&amp;LPSPI_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga625d13253c46319f42562006e39cab9f"> 7461</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0ab992cd34b50d569953cc02d7a9582a"> 7462</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_SHIFT                  16u</span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3a7ec427e2d8ffb63e67a5b53f7bf829"> 7463</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_WIDTH                  8u</span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga879b675ce0791c768a46c025f92b7827"> 7464</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MINOR_SHIFT))&amp;LPSPI_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga861801883ffae08f20bb54ef714dfe9d"> 7465</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga594ee6982bdb4085c158a888a56ec805"> 7466</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_SHIFT                  24u</span></div>
<div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5ba7c680f150188a6f18ebd76d7acfd2"> 7467</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_WIDTH                  8u</span></div>
<div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8dab764600d67dd8d2871a3c4d2e397d"> 7468</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MAJOR_SHIFT))&amp;LPSPI_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5a3e55af8ffdf2d829ff3fe33ba9b815"> 7470</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_MASK                  0xFFu</span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga911070a3ebc1b1f86b8cbc9b212cba82"> 7471</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_SHIFT                 0u</span></div>
<div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab3edaf8a176a6aa276388cbbd7ca5088"> 7472</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_WIDTH                 8u</span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc88cac8b807d3240b9531d93681df43"> 7473</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_TXFIFO_SHIFT))&amp;LPSPI_PARAM_TXFIFO_MASK)</span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad237c7d0650cbf737d4b48556bcf97f0"> 7474</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_MASK                  0xFF00u</span></div>
<div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4da906807b29bc0c26fcff6983403f45"> 7475</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_SHIFT                 8u</span></div>
<div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3c40fdb777229ad8ac1680d08998ce79"> 7476</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_WIDTH                 8u</span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2a8b24b823f020c85cd5ad3d1a0a8418"> 7477</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_RXFIFO_SHIFT))&amp;LPSPI_PARAM_RXFIFO_MASK)</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8f781501e6bdfe7b8b2e8c2765e4cb25"> 7479</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_MASK                        0x1u</span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb101e01b3526b03b3fa4356270b4871"> 7480</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_SHIFT                       0u</span></div>
<div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga07a8d68f2dd0c126cabb2990a4b7fde9"> 7481</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_WIDTH                       1u</span></div>
<div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga551cc3658602a10e11ff7944afba22b6"> 7482</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_MEN_SHIFT))&amp;LPSPI_CR_MEN_MASK)</span></div>
<div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf16a8fbaf90bfe0aec7edc0cf173aa7c"> 7483</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_MASK                        0x2u</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0a2097ddfdca71f344124e8811fb0d3"> 7484</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_SHIFT                       1u</span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga11b0d1987da039615903f111a5e42094"> 7485</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_WIDTH                       1u</span></div>
<div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2a6e782a42131754b604d01b925ab1c1"> 7486</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RST_SHIFT))&amp;LPSPI_CR_RST_MASK)</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf7fc1c87e0a160ad257239b357287f4c"> 7487</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_MASK                      0x4u</span></div>
<div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae9c0786155b3a772f168b632105430cc"> 7488</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_SHIFT                     2u</span></div>
<div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9426cfd96c968349a430535ebf937964"> 7489</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_WIDTH                     1u</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga08e0e93f90d10878cc288023e2d15476"> 7490</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DOZEN_SHIFT))&amp;LPSPI_CR_DOZEN_MASK)</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa569ba506d7762e65671f42c50cf58eb"> 7491</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_MASK                      0x8u</span></div>
<div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cad07696776a73f45835851e89aa86d"> 7492</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_SHIFT                     3u</span></div>
<div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac9dc01ec1ea3c0021707e351b03faece"> 7493</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_WIDTH                     1u</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga007a02b55a5383ccfb9a8fa60bc91ada"> 7494</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DBGEN_SHIFT))&amp;LPSPI_CR_DBGEN_MASK)</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa288c3afb72c444ba945188f3efd08e9"> 7495</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_MASK                        0x100u</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5ccd2fac4e7a95fa5c0ff7a6ade1bc1a"> 7496</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_SHIFT                       8u</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac904f4b3fae905715ca8c926188bb250"> 7497</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_WIDTH                       1u</span></div>
<div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6ccbd731c8a6ac2383800020974635cc"> 7498</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RTF_SHIFT))&amp;LPSPI_CR_RTF_MASK)</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3f01ffbc5a1d2b31422dc41e675e73dd"> 7499</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_MASK                        0x200u</span></div>
<div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga00f22db5039978014197427127ac57e4"> 7500</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_SHIFT                       9u</span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3eb7cc01ae6fa8967191c779eeb2800c"> 7501</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_WIDTH                       1u</span></div>
<div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga007f5cd3247462189c486018e5b28a1c"> 7502</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RRF_SHIFT))&amp;LPSPI_CR_RRF_MASK)</span></div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3602a2e2fd906d14f0742f6335750ac0"> 7504</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_MASK                        0x1u</span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga81864dc3a76a5066d81ed77066b16dda"> 7505</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_SHIFT                       0u</span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaab96ebda84d2246f0cdc4b89753e2e31"> 7506</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_WIDTH                       1u</span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga38247a7541564bde3a8bedc093750b3d"> 7507</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TDF_SHIFT))&amp;LPSPI_SR_TDF_MASK)</span></div>
<div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1e1ff810ed624186528d593261e98bab"> 7508</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_MASK                        0x2u</span></div>
<div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga95eea88bf6a7426fd6ca45377ab94cdc"> 7509</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_SHIFT                       1u</span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga46c735ff3026c5840134a9390fe88a83"> 7510</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_WIDTH                       1u</span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9e772aff16edf4a21984045f78513f92"> 7511</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_RDF_SHIFT))&amp;LPSPI_SR_RDF_MASK)</span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadea444ebfd1dfb0586dcaeb4abde0955"> 7512</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_MASK                        0x100u</span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4a8212a1884ee4be467f109264193747"> 7513</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_SHIFT                       8u</span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab08501ea556a76074f48cbbef380708e"> 7514</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_WIDTH                       1u</span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga197abf0b795bfe22e54e1a7b93c682d7"> 7515</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_WCF_SHIFT))&amp;LPSPI_SR_WCF_MASK)</span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2c434cb4905573afe9385f85f7240a67"> 7516</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_MASK                        0x200u</span></div>
<div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2eb0b5de851702e50c0f78159ab82632"> 7517</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_SHIFT                       9u</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga22e6d99e780e11e55d83c86dbfd229e7"> 7518</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_WIDTH                       1u</span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga103a02457cdd6a2acc204e7d679b91b1"> 7519</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_FCF_SHIFT))&amp;LPSPI_SR_FCF_MASK)</span></div>
<div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga73fbfc5c8c5a08c85a610e5ee05fb2b2"> 7520</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_MASK                        0x400u</span></div>
<div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga311638b1614b5b3c1307d731bef66be3"> 7521</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_SHIFT                       10u</span></div>
<div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga42784375df411560900ccec76f7beeb8"> 7522</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_WIDTH                       1u</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga86ffec52ec764e1a434e562c65c021e2"> 7523</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TCF_SHIFT))&amp;LPSPI_SR_TCF_MASK)</span></div>
<div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa9fad88503fa12c5559818c2faf9eb41"> 7524</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_MASK                        0x800u</span></div>
<div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaddf007235bbc3fd02a9b731feb410b9b"> 7525</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_SHIFT                       11u</span></div>
<div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4b006ffcd6968b038e1ea3f39fed9d7e"> 7526</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_WIDTH                       1u</span></div>
<div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga331357904e1b3ae99149fffda9188601"> 7527</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TEF_SHIFT))&amp;LPSPI_SR_TEF_MASK)</span></div>
<div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab65b55db6e28133b2ac9411347e17669"> 7528</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_MASK                        0x1000u</span></div>
<div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7fd1e09926b3c25457f9641a7bee74e8"> 7529</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_SHIFT                       12u</span></div>
<div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3f71a87e40feb62fe74c789405b7308a"> 7530</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_WIDTH                       1u</span></div>
<div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaa8c69fba13d77835b0f389a5021b0a4"> 7531</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_REF_SHIFT))&amp;LPSPI_SR_REF_MASK)</span></div>
<div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d1d3f9b74686831ff4f7ca826bc78e0"> 7532</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_MASK                        0x2000u</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4bd2a940fba80c2f8ace3b9e2f287625"> 7533</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_SHIFT                       13u</span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad593ed07fcb08d0aeed18f97bab51101"> 7534</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_WIDTH                       1u</span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaffaf19fd7f460e311f1df1a6d4f6625c"> 7535</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_DMF_SHIFT))&amp;LPSPI_SR_DMF_MASK)</span></div>
<div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6acb2407093ca9daa4bffad7801d75ea"> 7536</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2eff6afa0f6c4384d4980c64683997f8"> 7537</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_SHIFT                       24u</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga580bfd4ed90516abf1b6d88b9af856ea"> 7538</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_WIDTH                       1u</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga167b4ac0b4103206996ffff4645a3d16"> 7539</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_MBF_SHIFT))&amp;LPSPI_SR_MBF_MASK)</span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga80e0ffac28915cfb71d448b391ad3843"> 7541</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_MASK                      0x1u</span></div>
<div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7104537cd24c328c72f16dfa3e234a45"> 7542</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_SHIFT                     0u</span></div>
<div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7e76a13f754e3e49015e474ca2e37d87"> 7543</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga37683c843a23545467df593d62b444f3"> 7544</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TDIE_SHIFT))&amp;LPSPI_IER_TDIE_MASK)</span></div>
<div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga668758dcb2895f60ed258d23c9f60ca9"> 7545</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_MASK                      0x2u</span></div>
<div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga442f577aa48832906f0b1cd2f80cf6f3"> 7546</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_SHIFT                     1u</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1a4c0be169220427a83fd2b5968679e4"> 7547</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa27af5784d8b4cdcc4a297757d80f181"> 7548</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_RDIE_SHIFT))&amp;LPSPI_IER_RDIE_MASK)</span></div>
<div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4e4c1b0e10e3f21add0802dd04455008"> 7549</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_MASK                      0x100u</span></div>
<div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab8eab237899b7781c5d77b1e3d9b2d16"> 7550</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_SHIFT                     8u</span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga35c75e7099b33d54a7b0d3afa3d065f3"> 7551</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd96e4b271feae27102d27eff5e35a91"> 7552</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_WCIE_SHIFT))&amp;LPSPI_IER_WCIE_MASK)</span></div>
<div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga297f7c6277f7af2bf4d43178597e922f"> 7553</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_MASK                      0x200u</span></div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga878a7e4f7f7506a7036caddf6a5b7a7c"> 7554</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_SHIFT                     9u</span></div>
<div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9b473c6dba33a45c17accada53e8a6b8"> 7555</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7406296f0359d76b50fb3ae712fdc54f"> 7556</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_FCIE_SHIFT))&amp;LPSPI_IER_FCIE_MASK)</span></div>
<div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafcf273be46be495807f447b5b1ac3e0a"> 7557</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_MASK                      0x400u</span></div>
<div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab1132e26aea168b975a034d0f7f0912f"> 7558</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_SHIFT                     10u</span></div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadbab07d54fc7f65cbf8b0a71b34c46e6"> 7559</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab55016ef187e09a8ada03cc4cded3ee1"> 7560</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TCIE_SHIFT))&amp;LPSPI_IER_TCIE_MASK)</span></div>
<div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga17a9829710c67a3efa1266c88a0e439a"> 7561</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_MASK                      0x800u</span></div>
<div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac356d8f88784f87a43d4f4e71d90f805"> 7562</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_SHIFT                     11u</span></div>
<div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8662d3f54106773fc53c4d4ee4b47ca9"> 7563</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac13427cf5e1a88a4a560dc1f605f0802"> 7564</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TEIE_SHIFT))&amp;LPSPI_IER_TEIE_MASK)</span></div>
<div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga824a0680d314c9b515634db594ed3270"> 7565</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_MASK                      0x1000u</span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cb8196c9efaafaa6295ca9af12c093d"> 7566</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_SHIFT                     12u</span></div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa49e464388087031a0c254d6be45e2bb"> 7567</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga04c4d531b25466c28be65398ecf453a8"> 7568</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_REIE_SHIFT))&amp;LPSPI_IER_REIE_MASK)</span></div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga40ffd84d12f611041761e3f69abe0b0a"> 7569</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_MASK                      0x2000u</span></div>
<div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gabfb6441014a495342966df268d0b9ed0"> 7570</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_SHIFT                     13u</span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8e2bea76a361cc3b553ec9833ce7cc8a"> 7571</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_WIDTH                     1u</span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82231ce060816ce69be464220dcfc97f"> 7572</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_DMIE_SHIFT))&amp;LPSPI_IER_DMIE_MASK)</span></div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="comment">/* DER Bit Fields */</span></div>
<div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7cee2023bfb1e426a8d234db4f875273"> 7574</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_MASK                      0x1u</span></div>
<div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga647a01c700953625b020ce565dffe001"> 7575</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_SHIFT                     0u</span></div>
<div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadcb8e3509164e3ccfdf1df4b44c460fa"> 7576</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_WIDTH                     1u</span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga99167fbccf38f474b3d4043fb6b6b1fd"> 7577</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_TDDE_SHIFT))&amp;LPSPI_DER_TDDE_MASK)</span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb8ab1e0a4545bc0619b9d473654335e"> 7578</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_MASK                      0x2u</span></div>
<div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab8d0e2ce5e7dac4661cfd0967e70a2fc"> 7579</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_SHIFT                     1u</span></div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2d0abd8b1bf0661798c550cda5dc3994"> 7580</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_WIDTH                     1u</span></div>
<div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5563cc4924c25647be3835b39d1daf34"> 7581</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_RDDE_SHIFT))&amp;LPSPI_DER_RDDE_MASK)</span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="comment">/* CFGR0 Bit Fields */</span></div>
<div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga341144898f5a2eec0fbab410ef380cb4"> 7583</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_MASK                    0x1u</span></div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad6c19c091e928f8e717954af18d82da3"> 7584</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_SHIFT                   0u</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc83128b721776d2a348eef8d4312124"> 7585</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_WIDTH                   1u</span></div>
<div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaff6cf263f3275b4242fd483a54ee38f1"> 7586</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HREN_SHIFT))&amp;LPSPI_CFGR0_HREN_MASK)</span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaf16d3084a6ea3ce59c538359b9102f2"> 7587</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_MASK                   0x2u</span></div>
<div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf43f7d68bbd7afcc9a5ac3860d775715"> 7588</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_SHIFT                  1u</span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d00e5290334bf8d77d33835bc18e5d0"> 7589</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga07ec521ca350e152252442e1ffe7bc7a"> 7590</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRPOL_SHIFT))&amp;LPSPI_CFGR0_HRPOL_MASK)</span></div>
<div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga70cba0581a523c00e2b09f0062ac8fcf"> 7591</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_MASK                   0x4u</span></div>
<div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga80e769fc5a581a5161cfa2ae1e2d5325"> 7592</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_SHIFT                  2u</span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae42fd6f0184c5364e5ce59058def6d4f"> 7593</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga56d140c0c19ef94e28fc6ec438b0a3fc"> 7594</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRSEL_SHIFT))&amp;LPSPI_CFGR0_HRSEL_MASK)</span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga729f2cc8424eaf04ef2a22b5321b87d2"> 7595</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_MASK                 0x100u</span></div>
<div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadf50b35e6ef5742e67ec11e4f7418af8"> 7596</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga728133d921c6bd2a3f5ba7d373d46b3f"> 7597</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_WIDTH                1u</span></div>
<div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa6fd60999be0e46f4ddec3587b9ab2f4"> 7598</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_CIRFIFO_SHIFT))&amp;LPSPI_CFGR0_CIRFIFO_MASK)</span></div>
<div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0e77f57bd1c89b84a4559106eeebc75"> 7599</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_MASK                    0x200u</span></div>
<div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc314665128c4c2c67c2112528538ef5"> 7600</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_SHIFT                   9u</span></div>
<div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2862a70ccedaf1262b9f59af4620c031"> 7601</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_WIDTH                   1u</span></div>
<div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1f5fd43e2792568117a19ff987b21540"> 7602</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_RDMO_SHIFT))&amp;LPSPI_CFGR0_RDMO_MASK)</span></div>
<div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="comment">/* CFGR1 Bit Fields */</span></div>
<div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaadc992c8547de78c8d76ccdd3ae7e202"> 7604</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_MASK                  0x1u</span></div>
<div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacf2f74c51818217db2acca03a95d70a9"> 7605</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_SHIFT                 0u</span></div>
<div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82ab5c34b98c9808e1b303d92bbf5990"> 7606</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_WIDTH                 1u</span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd54419d79905d2e93724604ca682310"> 7607</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MASTER_SHIFT))&amp;LPSPI_CFGR1_MASTER_MASK)</span></div>
<div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf39b6f03d32e3e2c9689a02b209d30c3"> 7608</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_MASK                  0x2u</span></div>
<div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga940272213142e6f005de79d06864e0bf"> 7609</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_SHIFT                 1u</span></div>
<div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga351b7a2c0e1e6c40fdb9847beeb2d792"> 7610</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_WIDTH                 1u</span></div>
<div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadb174042b07ed35f03493d141607da5b"> 7611</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_SAMPLE_SHIFT))&amp;LPSPI_CFGR1_SAMPLE_MASK)</span></div>
<div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga10a07d5d7febe995f82572e086c33a54"> 7612</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_MASK                 0x4u</span></div>
<div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga49063a643b547ec32d424e107b5ed618"> 7613</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_SHIFT                2u</span></div>
<div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gade15343f3e7da224fc3a943a478b09e2"> 7614</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_WIDTH                1u</span></div>
<div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8acda83c8e7c4e990f3b26213be932b9"> 7615</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_AUTOPCS_SHIFT))&amp;LPSPI_CFGR1_AUTOPCS_MASK)</span></div>
<div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga783f769ddd74e70002071d1eb27b0f8e"> 7616</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_MASK                 0x8u</span></div>
<div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb64286ba2e7d81bf871972019555742"> 7617</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_SHIFT                3u</span></div>
<div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9d605b22d6cab01dcf9967337fc891ad"> 7618</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_WIDTH                1u</span></div>
<div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa8eebd6735cd4582eb84637db1fdf589"> 7619</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_NOSTALL_SHIFT))&amp;LPSPI_CFGR1_NOSTALL_MASK)</span></div>
<div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga030eb20df127563f7c44e3214c6a829e"> 7620</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_MASK                  0xF00u</span></div>
<div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae8df8062b0869ede4c61ce0a9b5bb510"> 7621</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_SHIFT                 8u</span></div>
<div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga535f5e4efe5087cd2264056fdbd5095a"> 7622</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_WIDTH                 4u</span></div>
<div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8d39e537f81aac9f86e02424c06977d9"> 7623</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSPOL_SHIFT))&amp;LPSPI_CFGR1_PCSPOL_MASK)</span></div>
<div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5e6df4d85ebf11a87ec5f473ecfacdc8"> 7624</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_MASK                  0x70000u</span></div>
<div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7fa672abe4d356d41472e0fb0cf00e91"> 7625</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_SHIFT                 16u</span></div>
<div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4c87345e84619dfa5dc5c0830ad98059"> 7626</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_WIDTH                 3u</span></div>
<div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae0e8108e3e44864b49d6058c828f698e"> 7627</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MATCFG_SHIFT))&amp;LPSPI_CFGR1_MATCFG_MASK)</span></div>
<div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad7a49725cb6ce121e7d5938ac73ed7b7"> 7628</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_MASK                  0x3000000u</span></div>
<div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8a63d956edf57e2461b35ee795b615c0"> 7629</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_SHIFT                 24u</span></div>
<div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad2a83035cd3c81da164c88ef6efa4eec"> 7630</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_WIDTH                 2u</span></div>
<div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6639e691921ea8a981dd10e7ea373742"> 7631</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PINCFG_SHIFT))&amp;LPSPI_CFGR1_PINCFG_MASK)</span></div>
<div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2c5c46a2df6f05c5cb5e46787264f786"> 7632</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_MASK                  0x4000000u</span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0fc4006f18b17c4bed43f2b9deb6972f"> 7633</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_SHIFT                 26u</span></div>
<div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga23035e8ea72e03b5b2b4a4781f9d535a"> 7634</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0ab47d0d14b47c9d7c6cc7093aeee487"> 7635</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_OUTCFG_SHIFT))&amp;LPSPI_CFGR1_OUTCFG_MASK)</span></div>
<div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga976ca0dfc835c54c315adc0dbb6fdbbe"> 7636</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_MASK                  0x8000000u</span></div>
<div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3c759901643fd40e87e4c033b0193e0d"> 7637</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_SHIFT                 27u</span></div>
<div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf628f3ff63ac5a25efdb9d70b722205e"> 7638</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga87c34fdb0d3d6c0034c06afbbb4b2891"> 7639</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSCFG_SHIFT))&amp;LPSPI_CFGR1_PCSCFG_MASK)</span></div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="comment">/* DMR0 Bit Fields */</span></div>
<div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga907d0ec5c44ba8ef4507ed298ffe9ccb"> 7641</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae2e913214f1104802545b788f94b1fce"> 7642</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_SHIFT                  0u</span></div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadfb3532334acf3bd9c666e2d9f29c964"> 7643</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_WIDTH                  32u</span></div>
<div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf88a5c9c7b6ab403aa1337d4d98481c6"> 7644</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR0_MATCH0_SHIFT))&amp;LPSPI_DMR0_MATCH0_MASK)</span></div>
<div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="comment">/* DMR1 Bit Fields */</span></div>
<div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gace1ca4f08ef57bb01d0c154cc217dac8"> 7646</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0b6b8dfcc01049f1273f3432119d359"> 7647</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_SHIFT                  0u</span></div>
<div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad6a8cf70e035c770b17bf6b29e7f3fe1"> 7648</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_WIDTH                  32u</span></div>
<div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga229a9a2fcfa48ffcbbb7a8cc1868ddcf"> 7649</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR1_MATCH1_SHIFT))&amp;LPSPI_DMR1_MATCH1_MASK)</span></div>
<div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82ef965ba550217a2c684491fd590155"> 7651</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_MASK                    0xFFu</span></div>
<div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafd1c4b410a7f6dea3ee5d2c04cc5c87f"> 7652</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_SHIFT                   0u</span></div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga51f5f88f41367e218cb0ce5171e696b7"> 7653</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_WIDTH                   8u</span></div>
<div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad85c9c0670e04eb5327564c6869785ee"> 7654</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKDIV_SHIFT))&amp;LPSPI_CCR_SCKDIV_MASK)</span></div>
<div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab9621c9f24d958ddc556ce67896fc6e7"> 7655</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_MASK                       0xFF00u</span></div>
<div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6afd41661476cea83ec6ae2876ee3848"> 7656</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_SHIFT                      8u</span></div>
<div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf1954b3225a7752f83526adea60f5d9c"> 7657</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_WIDTH                      8u</span></div>
<div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6bd4bd66688a8391446adfe9b48e4cfa"> 7658</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_DBT_SHIFT))&amp;LPSPI_CCR_DBT_MASK)</span></div>
<div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga26ef30e9a84025572af6dbd572edaa22"> 7659</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga23fef6215812fc42524ffc14f2ec98a5"> 7660</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_SHIFT                   16u</span></div>
<div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga06c13ad834cd4bb4ec0d2e045eb8f6d5"> 7661</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_WIDTH                   8u</span></div>
<div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaabd73d9ed2c2fc6a909fd5f6e760b89f"> 7662</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_PCSSCK_SHIFT))&amp;LPSPI_CCR_PCSSCK_MASK)</span></div>
<div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaff70cd3269587d8611b721f37dbdceb3"> 7663</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9462c29a4cc1c551fcec1ae6f43891d6"> 7664</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_SHIFT                   24u</span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6fdd5ce3c92faf25c938823f7a003dfc"> 7665</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_WIDTH                   8u</span></div>
<div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga71acb3ec78a0d1c26cad2de22874cbba"> 7666</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKPCS_SHIFT))&amp;LPSPI_CCR_SCKPCS_MASK)</span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="comment">/* FCR Bit Fields */</span></div>
<div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf923b40649e97b8e4f38c8863ed659a1"> 7668</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_MASK                   0x3u</span></div>
<div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9b845f4db28e1146a0dc055976587f7e"> 7669</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_SHIFT                  0u</span></div>
<div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9a0caf104b9020adf6be44a0a56617be"> 7670</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_WIDTH                  2u</span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5e8dfcaae76ef3db4d924091558b4c7b"> 7671</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_TXWATER_SHIFT))&amp;LPSPI_FCR_TXWATER_MASK)</span></div>
<div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6fb40ef0d71d7365704e74e481392c8a"> 7672</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_MASK                   0x30000u</span></div>
<div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga274712ae4a3edf745ea3ae5e68590b55"> 7673</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_SHIFT                  16u</span></div>
<div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaeff59f053857805202d77bc83f6a91da"> 7674</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_WIDTH                  2u</span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadea09b3b5f9911bed0f6974b30ea96b3"> 7675</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_RXWATER_SHIFT))&amp;LPSPI_FCR_RXWATER_MASK)</span></div>
<div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="comment">/* FSR Bit Fields */</span></div>
<div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac5c20f943297b77c28725d6b11306ac6"> 7677</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_MASK                   0x7u</span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0c606ac69e870b09efbda8f0d82aaca3"> 7678</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_SHIFT                  0u</span></div>
<div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa4cde9945cd14afb6050bdd0b8de5f57"> 7679</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_WIDTH                  3u</span></div>
<div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaabef9f0bcdb3d31ad3bbe3cfa3b7ca8a"> 7680</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_TXCOUNT_SHIFT))&amp;LPSPI_FSR_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga14bdb68d150866eab44b4105b6c3af87"> 7681</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_MASK                   0x70000u</span></div>
<div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6465e6a9b3a86b760b7b857ee1fdc940"> 7682</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_SHIFT                  16u</span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9a6c3c23c03bfd658dcd8dae1bed69fe"> 7683</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_WIDTH                  3u</span></div>
<div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga52483b320bd7920aa8579506002ce65b"> 7684</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_RXCOUNT_SHIFT))&amp;LPSPI_FSR_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad941f37c05931346ba7eb8934089bb8b"> 7686</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_MASK                   0xFFFu</span></div>
<div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafabd0b47dc12e0096c019d359582c460"> 7687</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_SHIFT                  0u</span></div>
<div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4022bb6ff2be6c100dd4b3c3eb205c07"> 7688</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_WIDTH                  12u</span></div>
<div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2a8a8b35d3512e4725f4defd5ad31d15"> 7689</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_FRAMESZ_SHIFT))&amp;LPSPI_TCR_FRAMESZ_MASK)</span></div>
<div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga661060087f94205475e10b2784fe223d"> 7690</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_MASK                     0x30000u</span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga48a080a5d4fc4b629fc7b4a4440143f2"> 7691</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_SHIFT                    16u</span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaa09fb1638d91b4a74a8cf3f6d0c2e3e"> 7692</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_WIDTH                    2u</span></div>
<div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6c43231e14c34bacbf6b0274d653b67f"> 7693</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_WIDTH_SHIFT))&amp;LPSPI_TCR_WIDTH_MASK)</span></div>
<div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga38dff419c49370e30ceb26a86f8171a4"> 7694</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_MASK                     0x40000u</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7c21184b421be80bfd40fbe475f5906d"> 7695</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_SHIFT                    18u</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa455131dada8fc09646c9ca9d11af9a0"> 7696</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_WIDTH                    1u</span></div>
<div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga585b25a2c07a2b58b347fcdf9b933ea9"> 7697</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_TXMSK_SHIFT))&amp;LPSPI_TCR_TXMSK_MASK)</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad838e198445b00785a833362951736c1"> 7698</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_MASK                     0x80000u</span></div>
<div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaac3e8ad910f0fc6b960e4bd81ea8f6f2"> 7699</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_SHIFT                    19u</span></div>
<div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cf75ebfe7728b2c049a82674000a963"> 7700</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_WIDTH                    1u</span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7c17e02db4e594bb9c7e0e575e978339"> 7701</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_RXMSK_SHIFT))&amp;LPSPI_TCR_RXMSK_MASK)</span></div>
<div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacf9e4132e82713ae3e0245a1e64c19c7"> 7702</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_MASK                     0x100000u</span></div>
<div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf1e9894fd58fe720db63236117ba51bc"> 7703</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_SHIFT                    20u</span></div>
<div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf7bcc396be325b765eb6b8d892e9ae5c"> 7704</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_WIDTH                    1u</span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga99e8a1c860aa9d98cf15d1981969bdca"> 7705</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONTC_SHIFT))&amp;LPSPI_TCR_CONTC_MASK)</span></div>
<div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6710111bf5473b8787106266337e84cd"> 7706</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_MASK                      0x200000u</span></div>
<div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7b79b7eb38ec73666b01fd8ad351eaee"> 7707</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_SHIFT                     21u</span></div>
<div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf2b25e12bf4bef220092a0393ec31511"> 7708</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_WIDTH                     1u</span></div>
<div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaae3d68f1a85c4a928ef1274857004f38"> 7709</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONT_SHIFT))&amp;LPSPI_TCR_CONT_MASK)</span></div>
<div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd4a92e1c06f9c52de83d4d12f5de7ab"> 7710</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_MASK                      0x400000u</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga246174d1d7424b1f9fa7f6b5386ae868"> 7711</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_SHIFT                     22u</span></div>
<div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaab9e54fd218b7e44e20a93c5cf46d3cc"> 7712</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_WIDTH                     1u</span></div>
<div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga02c28fdd99f2cfeaf7bbd1e1a0fb3c99"> 7713</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_BYSW_SHIFT))&amp;LPSPI_TCR_BYSW_MASK)</span></div>
<div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga739cd406ca2fe175e12123788ccda4eb"> 7714</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_MASK                      0x800000u</span></div>
<div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaecac64abd28c7bcb370a5d5bc8784456"> 7715</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_SHIFT                     23u</span></div>
<div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf6c8f579723f728a09e232b2bc442567"> 7716</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_WIDTH                     1u</span></div>
<div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2b7e2a02e82fb49ed478e53a4b361fc7"> 7717</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_LSBF_SHIFT))&amp;LPSPI_TCR_LSBF_MASK)</span></div>
<div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1c601b0752c0fef312d33ebf78630114"> 7718</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_MASK                       0x3000000u</span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga721f8c002ec5376de3148a74247f0b5a"> 7719</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_SHIFT                      24u</span></div>
<div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf065e353981d6fcea6430207886ab604"> 7720</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_WIDTH                      2u</span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga726d2072167f601beb39a43ea79a195b"> 7721</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PCS_SHIFT))&amp;LPSPI_TCR_PCS_MASK)</span></div>
<div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga726ae4b3dffabfa2b7b5734b30b2daf8"> 7722</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_MASK                  0x38000000u</span></div>
<div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga795b6df145648c661bc23189c825a4a3"> 7723</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_SHIFT                 27u</span></div>
<div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga193713cc2f7c72087dab1389d5ac259a"> 7724</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_WIDTH                 3u</span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga107ebe13ba0ff158c36cb4eeab58f2c7"> 7725</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PRESCALE_SHIFT))&amp;LPSPI_TCR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9d21875b3e9f43c9f01a2bc4d7bb24e3"> 7726</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_MASK                      0x40000000u</span></div>
<div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8918cef04c3cf60cdf18fbcb6e94631d"> 7727</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_SHIFT                     30u</span></div>
<div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d6d901651ab5ee35834b63a339bc3a7"> 7728</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_WIDTH                     1u</span></div>
<div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5f90797a1180b2c38bb956c41e24e574"> 7729</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPHA_SHIFT))&amp;LPSPI_TCR_CPHA_MASK)</span></div>
<div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1b8f1597b43333468b86e1222feab86c"> 7730</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_MASK                      0x80000000u</span></div>
<div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad2529d2f2281d9a1c39f4a46f67217dc"> 7731</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_SHIFT                     31u</span></div>
<div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae593574c6eb4b841d308c9561a385090"> 7732</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_WIDTH                     1u</span></div>
<div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82c1b483e10f9a85dd08d09565e2c246"> 7733</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPOL_SHIFT))&amp;LPSPI_TCR_CPOL_MASK)</span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div>
<div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa0d22d1b1c548922067628a6b0b455f5"> 7735</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaea4890ab4de9bace27a942cbcafa2386"> 7736</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_SHIFT                     0u</span></div>
<div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaffeceb0d93828288020ef38b8e1494f8"> 7737</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_WIDTH                     32u</span></div>
<div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga403572c674a7cc5cb923c9710701fb17"> 7738</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TDR_DATA_SHIFT))&amp;LPSPI_TDR_DATA_MASK)</span></div>
<div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment">/* RSR Bit Fields */</span></div>
<div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3bacbbb1c95de293b9787f093dd2c49d"> 7740</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_MASK                       0x1u</span></div>
<div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga243f1dc8c80f4c6e2fe03741d61196d1"> 7741</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_SHIFT                      0u</span></div>
<div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4a8d28364a28f94870cc75994c3d164b"> 7742</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_WIDTH                      1u</span></div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga56cbccdcd21e9093ec8d44f9894dd870"> 7743</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_SOF_SHIFT))&amp;LPSPI_RSR_SOF_MASK)</span></div>
<div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa10ac01d24ba8210d7e2046a45c0a9c5"> 7744</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_MASK                   0x2u</span></div>
<div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0dfa3ad1cfc3ac13e2df66132617c470"> 7745</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_SHIFT                  1u</span></div>
<div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga94b6ff1b528a8b54ff1597808dfeff45"> 7746</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_WIDTH                  1u</span></div>
<div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9de9c171ac618b43b369faaba0b0592b"> 7747</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_RXEMPTY_SHIFT))&amp;LPSPI_RSR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div>
<div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab7cf7127337bf91daed7e71323e57510"> 7749</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf06835e1068c15cd538cfed6915d43b9"> 7750</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_SHIFT                     0u</span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad033ccadb96955b0a54a71d9e62e9ec7"> 7751</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_WIDTH                     32u</span></div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga85c29a678a31306866e6cd7251b3f312"> 7752</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RDR_DATA_SHIFT))&amp;LPSPI_RDR_DATA_MASK)</span></div>
<div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160; <span class="comment">/* end of group LPSPI_Register_Masks */</span></div>
<div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160; </div>
<div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160; <span class="comment">/* end of group LPSPI_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160; </div>
<div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160; </div>
<div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div>
<div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160; </div>
<div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 7777</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a876dd0a8546697065f406b7543e27af2"> 7778</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;                               </div>
<div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a909d70d4d88dd6731a07b76a21c8214b"> 7779</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a909d70d4d88dd6731a07b76a21c8214b">PSR</a>;                               </div>
<div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a3fbfa42319981886e98899e3ee069f81"> 7780</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a3fbfa42319981886e98899e3ee069f81">CMR</a>;                               </div>
<div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#afabfe869c2da8a9974cac1da36481312"> 7781</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#afabfe869c2da8a9974cac1da36481312">CNR</a>;                               </div>
<div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce"> 7782</a></span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>, *<a class="code" href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a>;</div>
<div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160; </div>
<div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaf831dacfc54d96a060f5c95c43a0c6b2"> 7785</a></span>&#160;<span class="preprocessor">#define LPTMR_INSTANCE_COUNT                     (1u)</span></div>
<div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160; </div>
<div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160; </div>
<div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 7790</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div>
<div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 7792</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div>
<div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 7794</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 7796</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div>
<div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga8b0ce4b04d56dc70e11ec36b5e5dbe34"> 7798</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_ARR_COUNT                     (1u)</span></div>
<div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gabb669dc3508b85df67279e1dec81b827"> 7800</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_CH_COUNT                      (1u)</span></div>
<div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga5bf0032641d320fc7d486d703800c729"> 7802</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTMR0_IRQn }</span></div>
<div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160; </div>
<div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160; </div>
<div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 7814</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 7815</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0u</span></div>
<div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab1c8cee0d1f36981a778a39c301df651"> 7816</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_WIDTH                      1u</span></div>
<div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae18358081bf10e96a1307612264a31fd"> 7817</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TEN_SHIFT))&amp;LPTMR_CSR_TEN_MASK)</span></div>
<div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 7818</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div>
<div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 7819</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1u</span></div>
<div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0a517e42758529703ef053633b07811e"> 7820</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_WIDTH                      1u</span></div>
<div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae8af700b27a8e6aad5c035eb9181766c"> 7821</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TMS_SHIFT))&amp;LPTMR_CSR_TMS_MASK)</span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 7822</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div>
<div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 7823</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2u</span></div>
<div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga94f19d9bcd4ae56b25b6d6b8465028d1"> 7824</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_WIDTH                      1u</span></div>
<div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga9f9f9658cf9a8a4d04923d1487adae6a"> 7825</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TFC_SHIFT))&amp;LPTMR_CSR_TFC_MASK)</span></div>
<div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 7826</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div>
<div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 7827</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3u</span></div>
<div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabf0d154e29e219118d7e30cd3a51e7c6"> 7828</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_WIDTH                      1u</span></div>
<div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1e706f8fb1de17fa05f83c3a8928a91c"> 7829</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPP_SHIFT))&amp;LPTMR_CSR_TPP_MASK)</span></div>
<div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 7830</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div>
<div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 7831</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4u</span></div>
<div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga72ff98681bbcb7010ec5c3c52a7b0bd5"> 7832</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_WIDTH                      2u</span></div>
<div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 7833</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div>
<div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 7834</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 7835</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6u</span></div>
<div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga949f5dfaf83f4164c0a7ae5258df1296"> 7836</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_WIDTH                      1u</span></div>
<div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1b3ffe4be02efef291da12ce9e097a9d"> 7837</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TIE_SHIFT))&amp;LPTMR_CSR_TIE_MASK)</span></div>
<div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 7838</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div>
<div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 7839</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7u</span></div>
<div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga51d39202c4da6c1f24aa3fe99ba0d6ae"> 7840</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_WIDTH                      1u</span></div>
<div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a71110198e9becb2fe277e270c7499d"> 7841</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TCF_SHIFT))&amp;LPTMR_CSR_TCF_MASK)</span></div>
<div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga185d5ca07c708ca5958736289a21022e"> 7842</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_MASK                      0x100u</span></div>
<div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaac06ce1596f96935710e1a14ff348c29"> 7843</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_SHIFT                     8u</span></div>
<div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga078981a34cc8de96a4715479b7a250ea"> 7844</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_WIDTH                     1u</span></div>
<div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258b4553bff676ed100bad11d1c3583"> 7845</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TDRE_SHIFT))&amp;LPTMR_CSR_TDRE_MASK)</span></div>
<div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div>
<div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 7847</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div>
<div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 7848</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0u</span></div>
<div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga227598a2a8f7f2ed8aa43c2d3c1f4e26"> 7849</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_WIDTH                      2u</span></div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 7850</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div>
<div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 7851</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div>
<div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 7852</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2u</span></div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4cfb26506512af04a91f932ab044d0ca"> 7853</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_WIDTH                     1u</span></div>
<div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3d7c49e91df0f310a5dcf2effef9ae25"> 7854</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PBYP_SHIFT))&amp;LPTMR_PSR_PBYP_MASK)</span></div>
<div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 7855</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div>
<div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 7856</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3u</span></div>
<div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a513c55e0dc80c435c33feafd118ffa"> 7857</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_WIDTH                 4u</span></div>
<div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 7858</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div>
<div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 7860</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 7861</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0u</span></div>
<div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga223e03bc3ae65b2b9be7150800a93cf1"> 7862</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_WIDTH                  16u</span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 7863</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div>
<div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div>
<div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 7865</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 7866</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0u</span></div>
<div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad88f9ee703f0520c1915859acde19135"> 7867</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_WIDTH                  16u</span></div>
<div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 7868</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div>
<div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div>
<div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160; </div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160; </div>
<div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160; </div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="comment">   -- LPUART Peripheral Access Layer</span></div>
<div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160; </div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html"> 7893</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df"> 7894</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a96563b10e1e91f05203f88047408044a"> 7895</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#afbae2419776cd5a4fe4650ad3958ee05"> 7896</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#afbae2419776cd5a4fe4650ad3958ee05">GLOBAL</a>;                            </div>
<div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a45eac674f19f76000477bd20928ad416"> 7897</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a45eac674f19f76000477bd20928ad416">PINCFG</a>;                            </div>
<div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd"> 7898</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd">BAUD</a>;                              </div>
<div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79"> 7899</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79">STAT</a>;                              </div>
<div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64"> 7900</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div>
<div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101"> 7901</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101">DATA</a>;                              </div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f"> 7902</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f">MATCH</a>;                             </div>
<div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#af536c921116e9685445db3f467441f35"> 7903</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#af536c921116e9685445db3f467441f35">MODIR</a>;                             </div>
<div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a68bef1da5fd164cf0f884b4209670dc8"> 7904</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a>;                              </div>
<div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ad26129a6b4872dc2dd9012ef1b559ba7"> 7905</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ad26129a6b4872dc2dd9012ef1b559ba7">WATER</a>;                             </div>
<div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da"> 7906</a></span>&#160;} <a class="code" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a>, *<a class="code" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a>;</div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160; </div>
<div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga928c2245e995db36b9e1e42ed00f7398"> 7909</a></span>&#160;<span class="preprocessor">#define LPUART_INSTANCE_COUNT                    (3u)</span></div>
<div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160; </div>
<div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160; </div>
<div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="comment">/* LPUART - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb"> 7914</a></span>&#160;<span class="preprocessor">#define LPUART0_BASE                             (0x4006A000u)</span></div>
<div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b"> 7916</a></span>&#160;<span class="preprocessor">#define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)</span></div>
<div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34"> 7918</a></span>&#160;<span class="preprocessor">#define LPUART1_BASE                             (0x4006B000u)</span></div>
<div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9"> 7920</a></span>&#160;<span class="preprocessor">#define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)</span></div>
<div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99"> 7922</a></span>&#160;<span class="preprocessor">#define LPUART2_BASE                             (0x4006C000u)</span></div>
<div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gaeb546d3c2b55e486a3d4711255c46fc9"> 7924</a></span>&#160;<span class="preprocessor">#define LPUART2                                  ((LPUART_Type *)LPUART2_BASE)</span></div>
<div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178"> 7926</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE, LPUART2_BASE }</span></div>
<div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de"> 7928</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_PTRS                         { LPUART0, LPUART1, LPUART2 }</span></div>
<div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3cedaef64e624cb3f651b36bd46d31ab"> 7930</a></span>&#160;<span class="preprocessor">#define LPUART_IRQS_ARR_COUNT                    (1u)</span></div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3290bd65d1c90e3d7a179ee17d426a46"> 7932</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b"> 7934</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS                        { LPUART0_RxTx_IRQn, LPUART1_RxTx_IRQn, LPUART2_RxTx_IRQn }</span></div>
<div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160; </div>
<div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="comment">   -- LPUART Register Masks</span></div>
<div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160; </div>
<div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2a7a1ec3eb7457dd042b51b5aa8ea7dd"> 7946</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_MASK                0xFFFFu</span></div>
<div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5523973ce84f21a01132d042ab8cad12"> 7947</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_SHIFT               0u</span></div>
<div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa1ef56952203789a0c1c92b6c0f9ad0a"> 7948</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_WIDTH               16u</span></div>
<div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad40b601ac4b554dfe759e03c62c414a6"> 7949</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_FEATURE_SHIFT))&amp;LPUART_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa67186235bac564f375b6eb9771bca79"> 7950</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7ea98650d0be15ef491ac006068ddd22"> 7951</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_SHIFT                 16u</span></div>
<div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7fb344bd7545942f450dbde9b8ebc5f"> 7952</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_WIDTH                 8u</span></div>
<div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6c11ec3eb97ad6473cc5daf498aaacd"> 7953</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MINOR_SHIFT))&amp;LPUART_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0904f24fd06d6577911d7f2fac2e2055"> 7954</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6532165c995784143ec7bdc3e0549dc"> 7955</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_SHIFT                 24u</span></div>
<div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a1017555524989b6e533ac113ee4fe0"> 7956</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_WIDTH                 8u</span></div>
<div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga961f6befa1ed8f8a646c031b6121ba1f"> 7957</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MAJOR_SHIFT))&amp;LPUART_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga76cac393909813c54cd578b687b1e102"> 7959</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_MASK                 0xFFu</span></div>
<div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab1e89ce5a2e5ba5610932a3dbf67295a"> 7960</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_SHIFT                0u</span></div>
<div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6324c5d457ec342404ec4d7955e6fea9"> 7961</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_WIDTH                8u</span></div>
<div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa8c7185190a86a2c40645a55fb5daf36"> 7962</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_TXFIFO_SHIFT))&amp;LPUART_PARAM_TXFIFO_MASK)</span></div>
<div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0392bbd224e20cf8d8cda3db4bfc1a94"> 7963</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_MASK                 0xFF00u</span></div>
<div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4173b08216a5d86f56e3914153870500"> 7964</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga974408f517dcbe4be812a62545ed01e9"> 7965</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_WIDTH                8u</span></div>
<div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4a5be8b536c56169853f2cfa326efd99"> 7966</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_RXFIFO_SHIFT))&amp;LPUART_PARAM_RXFIFO_MASK)</span></div>
<div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="comment">/* GLOBAL Bit Fields */</span></div>
<div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac836656d6254b0eb9b688226e7e6542d"> 7968</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_MASK                   0x2u</span></div>
<div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga342051e7e0b6217a67a91e7cb6b9e110"> 7969</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_SHIFT                  1u</span></div>
<div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68b4bc25acbea6bb76a46b26f03687bc"> 7970</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_WIDTH                  1u</span></div>
<div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaae5d26b3b6f42eaabb7bc199ccdee4f6"> 7971</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_GLOBAL_RST_SHIFT))&amp;LPUART_GLOBAL_RST_MASK)</span></div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="comment">/* PINCFG Bit Fields */</span></div>
<div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga83cae29d7e87c2efac5728d2d05eeb9a"> 7973</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_MASK                0x3u</span></div>
<div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac01b08254520138f6a31992ec3eff252"> 7974</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_SHIFT               0u</span></div>
<div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6a184adae186a2578c306049a909050"> 7975</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_WIDTH               2u</span></div>
<div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga293545f5218f338d95b96e350220ed2f"> 7976</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PINCFG_TRGSEL_SHIFT))&amp;LPUART_PINCFG_TRGSEL_MASK)</span></div>
<div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="comment">/* BAUD Bit Fields */</span></div>
<div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5ebc9e0bbd9cfb0461c2e47c882dfd2"> 7978</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_MASK                     0x1FFFu</span></div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1792ebb16e8fa96c046706414e68536b"> 7979</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_SHIFT                    0u</span></div>
<div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga05ffed7b645f82fe3a07cdce40dbd9e9"> 7980</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_WIDTH                    13u</span></div>
<div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d4fd833faa90292e6098e9d0d618e8c"> 7981</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBR_SHIFT))&amp;LPUART_BAUD_SBR_MASK)</span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga728723a3258162036c6f4665bce313f6"> 7982</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_MASK                    0x2000u</span></div>
<div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace90162bfb929a75c628e763a2b48d64"> 7983</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_SHIFT                   13u</span></div>
<div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga032ded2840c2d14974c6e5e4fe9c45b0"> 7984</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_WIDTH                   1u</span></div>
<div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0efd4bf18057e642f69d0b2653aca64f"> 7985</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBNS_SHIFT))&amp;LPUART_BAUD_SBNS_MASK)</span></div>
<div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6102ea87786499722af536351cb0ae0e"> 7986</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_MASK                 0x4000u</span></div>
<div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga685125187e80c136d77d1069057f06a4"> 7987</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_SHIFT                14u</span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadecb0af81c03c8a15f163a88920f563a"> 7988</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_WIDTH                1u</span></div>
<div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb0bcf6a6082b068b0268e0eb5428123"> 7989</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RXEDGIE_SHIFT))&amp;LPUART_BAUD_RXEDGIE_MASK)</span></div>
<div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa99df5ebffee879a29dd54bb9589ea39"> 7990</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_MASK                  0x8000u</span></div>
<div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad8af1d56b921eb311d3bc010ac371e37"> 7991</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_SHIFT                 15u</span></div>
<div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3b7f502c290e4ac1931a230c5ebdb6ca"> 7992</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_WIDTH                 1u</span></div>
<div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf701684966ed3fbd665ecc21ebe5931c"> 7993</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_LBKDIE_SHIFT))&amp;LPUART_BAUD_LBKDIE_MASK)</span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6cc09978510e9e2d5f956363bbdf82a0"> 7994</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_MASK               0x10000u</span></div>
<div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e405b396cace095b81ed780012d86c7"> 7995</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_SHIFT              16u</span></div>
<div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6a20a2250e8f1a4ef5d5f94618f5a25"> 7996</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_WIDTH              1u</span></div>
<div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8eddaea4487b6be1a83c8792e110bef5"> 7997</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RESYNCDIS_SHIFT))&amp;LPUART_BAUD_RESYNCDIS_MASK)</span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga156a0b468b75f5f08936a3c2e362b4e0"> 7998</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_MASK                0x20000u</span></div>
<div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b06b54fce5fa2033a7cb768262a3726"> 7999</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_SHIFT               17u</span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga74496200c37544bab1535b4b3ec5b01c"> 8000</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_WIDTH               1u</span></div>
<div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2186298ec71137a11206fbbf24ff80dd"> 8001</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_BOTHEDGE_SHIFT))&amp;LPUART_BAUD_BOTHEDGE_MASK)</span></div>
<div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga69b9e9a03f3049414148e29a763a3327"> 8002</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_MASK                  0xC0000u</span></div>
<div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d27b42ee91c7cb1e00ae3ba4479229c"> 8003</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_SHIFT                 18u</span></div>
<div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae3891a003c1386f96a183fe536c960f7"> 8004</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_WIDTH                 2u</span></div>
<div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga73df6d35c7a168d8505f118fea120190"> 8005</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MATCFG_SHIFT))&amp;LPUART_BAUD_MATCFG_MASK)</span></div>
<div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga364114b02444dbeb90b22cc28d550c6d"> 8006</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_MASK                  0x100000u</span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f0cb27f2ab68d5b98f98cffea4be569"> 8007</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_SHIFT                 20u</span></div>
<div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ab6459b51fac7e37e2eaf181cc02c17"> 8008</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_WIDTH                 1u</span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e07177ab2cf48ca6ddc9929eeccdeeb"> 8009</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RIDMAE_SHIFT))&amp;LPUART_BAUD_RIDMAE_MASK)</span></div>
<div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa464e21061a8b2b8c13ddfeb61ace931"> 8010</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_MASK                   0x200000u</span></div>
<div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6be60b515146c12f6606c689be4b74e"> 8011</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_SHIFT                  21u</span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7d053d13500b4a6eb834c54977f794f8"> 8012</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_WIDTH                  1u</span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b36f378c9fae470242dfefcb3c23a4f"> 8013</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RDMAE_SHIFT))&amp;LPUART_BAUD_RDMAE_MASK)</span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07a542d1e7372204c4f2d5a7e2683dd2"> 8014</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_MASK                   0x800000u</span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8dfcf25d777a3faab01a2c0d3f77f46"> 8015</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_SHIFT                  23u</span></div>
<div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5ee73101b1b066890768cc7e826b585a"> 8016</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_WIDTH                  1u</span></div>
<div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec64935e2650de18d9d0bb53cc908c"> 8017</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_TDMAE_SHIFT))&amp;LPUART_BAUD_TDMAE_MASK)</span></div>
<div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62858ed7941164e100b9fce4d57cf114"> 8018</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_MASK                     0x1F000000u</span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fae5d85be64ab5bb145a4fba6a515bd"> 8019</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_SHIFT                    24u</span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5245afed64dbc11515f245dd3dea0cb3"> 8020</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_WIDTH                    5u</span></div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga39a4fadc51e3713036419bb7e00f2a7b"> 8021</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_OSR_SHIFT))&amp;LPUART_BAUD_OSR_MASK)</span></div>
<div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6353c4a7c33aab79903d95db1c63728"> 8022</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_MASK                     0x20000000u</span></div>
<div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ca2e38f6fd32b950c4d3bd28c3d8750"> 8023</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_SHIFT                    29u</span></div>
<div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1b1adfee8d1a9b7e8f7c9ad41b76cd66"> 8024</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_WIDTH                    1u</span></div>
<div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa8ecc2cd5e0c6a19b42d8eed5b22a99a"> 8025</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_M10_SHIFT))&amp;LPUART_BAUD_M10_MASK)</span></div>
<div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga37c9103f49adbc40050282ed4c6f43ec"> 8026</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_MASK                   0x40000000u</span></div>
<div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8c8f14416135355e46ec5d0345fcba0a"> 8027</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_SHIFT                  30u</span></div>
<div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab212a625c6e746912c583f390ef7c82c"> 8028</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_WIDTH                  1u</span></div>
<div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5baad717cada728d26c9aedebc6816ba"> 8029</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN2_SHIFT))&amp;LPUART_BAUD_MAEN2_MASK)</span></div>
<div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2058e9d94b7e45009d7bc30523066e92"> 8030</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_MASK                   0x80000000u</span></div>
<div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa06c245c6a8effbb4a3d207716c44a43"> 8031</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_SHIFT                  31u</span></div>
<div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaedca94beae1c236e3ddef5741b4613ea"> 8032</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_WIDTH                  1u</span></div>
<div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9525dc15acbc7a1a0b9a4e86a9f9d888"> 8033</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN1_SHIFT))&amp;LPUART_BAUD_MAEN1_MASK)</span></div>
<div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div>
<div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab448ab1f4b8311a97814f60a7b0341f2"> 8035</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_MASK                    0x4000u</span></div>
<div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e214ea9e5058041f1c8b9c26209eb90"> 8036</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_SHIFT                   14u</span></div>
<div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga067887efd46b27777bce92f53ebfb430"> 8037</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_WIDTH                   1u</span></div>
<div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab487fe8b26dbcaaf9dd7531aa8780087"> 8038</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA2F_SHIFT))&amp;LPUART_STAT_MA2F_MASK)</span></div>
<div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac9c67f85e56d6b2feaf825247f1df8fb"> 8039</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_MASK                    0x8000u</span></div>
<div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0073d96a82b97a6d3c5dd5782d0fc366"> 8040</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_SHIFT                   15u</span></div>
<div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadf639f913af09964d8a2a3724023e79f"> 8041</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_WIDTH                   1u</span></div>
<div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabab7c241b5ce9d1a556ab56792fe782f"> 8042</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA1F_SHIFT))&amp;LPUART_STAT_MA1F_MASK)</span></div>
<div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e50537fdcfd8f3c6b0b31bec75471f8"> 8043</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_MASK                      0x10000u</span></div>
<div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9a80212e9f92b06a2e246bcaf95d51b5"> 8044</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_SHIFT                     16u</span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga070d9a9e1c13cd58bc23100491334939"> 8045</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_WIDTH                     1u</span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa2cb11e6fe0b36086a9f68abb78bc2c7"> 8046</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_PF_SHIFT))&amp;LPUART_STAT_PF_MASK)</span></div>
<div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae836c8c3b467890c3e412aac26e46ca1"> 8047</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_MASK                      0x20000u</span></div>
<div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea08806016e20f5ab03918328d89cdf0"> 8048</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_SHIFT                     17u</span></div>
<div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab0110d7a265ff8e2fc4bd6f74c5fed64"> 8049</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_WIDTH                     1u</span></div>
<div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab09ef4ae0a9eeb5abbe0808c296478a0"> 8050</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_FE_SHIFT))&amp;LPUART_STAT_FE_MASK)</span></div>
<div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9c634f037381367cfdccc71d5ffeea9c"> 8051</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_MASK                      0x40000u</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb6046993f32c5f3ea3ac2184ec07b5e"> 8052</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_SHIFT                     18u</span></div>
<div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1bc922f13700346c1f44397c9ed5898b"> 8053</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_WIDTH                     1u</span></div>
<div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9627eb51d2b2868d3e75de33fe64f566"> 8054</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_NF_SHIFT))&amp;LPUART_STAT_NF_MASK)</span></div>
<div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a36721c4a23256ef437be7600a7880c"> 8055</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_MASK                      0x80000u</span></div>
<div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga583539d0cfcf993232780316dfcda453"> 8056</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_SHIFT                     19u</span></div>
<div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6974b55ac6bc8d9efed351416d6b78a4"> 8057</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_WIDTH                     1u</span></div>
<div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf9084f41bc9f5397e0053c3651fb2004"> 8058</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_OR_SHIFT))&amp;LPUART_STAT_OR_MASK)</span></div>
<div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6ee5dfab4b3b1742f0f359f3c6fa47ba"> 8059</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_MASK                    0x100000u</span></div>
<div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga14ad1ca675002e1f666f5a1b5a5f99c1"> 8060</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_SHIFT                   20u</span></div>
<div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc185567952ea901b864d8b623ac30f9"> 8061</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_WIDTH                   1u</span></div>
<div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0004dc64be568a184b2007ab95c16810"> 8062</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_IDLE_SHIFT))&amp;LPUART_STAT_IDLE_MASK)</span></div>
<div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga94bcae79520e9fe72c88e069ff294510"> 8063</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_MASK                    0x200000u</span></div>
<div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9676e4864893f3edfaccd42af5b9b549"> 8064</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_SHIFT                   21u</span></div>
<div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga53cc167ee89a08a50cc28c62b533cd15"> 8065</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_WIDTH                   1u</span></div>
<div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3220ee34ff75bcf21268236abeba405"> 8066</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RDRF_SHIFT))&amp;LPUART_STAT_RDRF_MASK)</span></div>
<div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2e2b27d8822ee51c88ad0c1bc1a6643"> 8067</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_MASK                      0x400000u</span></div>
<div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad5cf6969a84a02c866869e8d1ee442bc"> 8068</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_SHIFT                     22u</span></div>
<div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2bbd1095ad63c151b2aa5f1873d051f"> 8069</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_WIDTH                     1u</span></div>
<div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16645d63aebba70d1ae99e332c3e44e7"> 8070</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TC_SHIFT))&amp;LPUART_STAT_TC_MASK)</span></div>
<div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2653424b8554365ac4f27b206caa585f"> 8071</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_MASK                    0x800000u</span></div>
<div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5c82cd278da885962e4e82a379a171ae"> 8072</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_SHIFT                   23u</span></div>
<div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7dd0530d1c62e20a8923a4eb9cbef45c"> 8073</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_WIDTH                   1u</span></div>
<div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5f25a4fd20bf169d0e979d2131e0a4f1"> 8074</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TDRE_SHIFT))&amp;LPUART_STAT_TDRE_MASK)</span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae270407ae3170ab35c03dde777ba89c7"> 8075</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_MASK                     0x1000000u</span></div>
<div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga714be6f396719fc672c346113227657e"> 8076</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_SHIFT                    24u</span></div>
<div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga83fb229faafef5b47b710a5ea45293ba"> 8077</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_WIDTH                    1u</span></div>
<div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1a40ceea5c411de9bbc9cf3de53bce2e"> 8078</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RAF_SHIFT))&amp;LPUART_STAT_RAF_MASK)</span></div>
<div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e042db2601f7805fd05c0ef9ebf7207"> 8079</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_MASK                   0x2000000u</span></div>
<div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a9e8706b29e508202745f982c01cb94"> 8080</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_SHIFT                  25u</span></div>
<div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae49411e02802f27fbb8ec137755e44b6"> 8081</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_WIDTH                  1u</span></div>
<div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae1cd752f915d24c79e7868f1c59c6f7b"> 8082</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDE_SHIFT))&amp;LPUART_STAT_LBKDE_MASK)</span></div>
<div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa7c43c685dd95e006228e2709d87012d"> 8083</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_MASK                   0x4000000u</span></div>
<div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30a4cc6ce8a95462963ec317c2310199"> 8084</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_SHIFT                  26u</span></div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga48ed0d9eb176a6d8b5af4c225f870bd6"> 8085</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_WIDTH                  1u</span></div>
<div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga72eee8e71bb38670c47cfb5f02e290a0"> 8086</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_BRK13_SHIFT))&amp;LPUART_STAT_BRK13_MASK)</span></div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf91fe72606540f8db9cec0634f026f2b"> 8087</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_MASK                   0x8000000u</span></div>
<div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab51aed4d5798683bda04d4706dfe561e"> 8088</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_SHIFT                  27u</span></div>
<div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7182911d823f87a86356149367aed7f7"> 8089</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_WIDTH                  1u</span></div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga87701a48aa4fa693bf9ce219cbd6ac49"> 8090</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RWUID_SHIFT))&amp;LPUART_STAT_RWUID_MASK)</span></div>
<div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec887f10942a419fab1203a82b887c"> 8091</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_MASK                   0x10000000u</span></div>
<div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6c1fb6dfc8a7c467ff1fc245d1d9658"> 8092</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_SHIFT                  28u</span></div>
<div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga174115db4d287cdfd5ff5f76ae6f52e1"> 8093</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_WIDTH                  1u</span></div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6138d9c077e761c13a4c71115ddf223"> 8094</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXINV_SHIFT))&amp;LPUART_STAT_RXINV_MASK)</span></div>
<div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6a66985ca64f3d58bf51e7ab24ec0c5f"> 8095</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_MASK                    0x20000000u</span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8e85b25cd3876d35aa805a3db31d4ac"> 8096</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_SHIFT                   29u</span></div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacf5f1318c732e9769c1eba37bd48f8eb"> 8097</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_WIDTH                   1u</span></div>
<div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb6ac9424ab0357cc9d80b8c0bbdf5e2"> 8098</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MSBF_SHIFT))&amp;LPUART_STAT_MSBF_MASK)</span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9954b895c4a600567b3201311a1ecd17"> 8099</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_MASK                 0x40000000u</span></div>
<div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac40757777f0d9dbb4345bd1a0b6250f3"> 8100</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_SHIFT                30u</span></div>
<div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga22846f91de63b8d481b1b5822458bf17"> 8101</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_WIDTH                1u</span></div>
<div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafd0210be12e281aad2725e633cb2b3fe"> 8102</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXEDGIF_SHIFT))&amp;LPUART_STAT_RXEDGIF_MASK)</span></div>
<div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab764168568453cb511df6010d1fefaf5"> 8103</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_MASK                  0x80000000u</span></div>
<div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab31e93296426282d40b6a3a97233f4f7"> 8104</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_SHIFT                 31u</span></div>
<div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabe286db0ace16907bca65fc815afb7d8"> 8105</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_WIDTH                 1u</span></div>
<div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa0d8d8e83b0d8e6b939cbdedf9439e2b"> 8106</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDIF_SHIFT))&amp;LPUART_STAT_LBKDIF_MASK)</span></div>
<div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae92aa041b0f242c19f5dff7d21e4fe78"> 8108</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_MASK                      0x1u</span></div>
<div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga634d943f64d37a0e0e6d61abd1e1bd5e"> 8109</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_SHIFT                     0u</span></div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac5166229b47dd85fcd2675e1e3259b00"> 8110</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_WIDTH                     1u</span></div>
<div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga830b7bc52d82c855873cafb1c6144393"> 8111</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PT_SHIFT))&amp;LPUART_CTRL_PT_MASK)</span></div>
<div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac92c20f6273ca56bd3210477b49f1ed6"> 8112</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_MASK                      0x2u</span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f73fc8acf575be698faffe0bff4ac11"> 8113</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_SHIFT                     1u</span></div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga40e3f1b1b4d779efcdaa7a76967dd757"> 8114</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_WIDTH                     1u</span></div>
<div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2682b851ce14fcd9d186926a5e857db4"> 8115</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PE_SHIFT))&amp;LPUART_CTRL_PE_MASK)</span></div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6b2188d8cb1594d66d1c3982756949f1"> 8116</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_MASK                     0x4u</span></div>
<div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a6af3831641717a53dabbd3e21710f3"> 8117</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_SHIFT                    2u</span></div>
<div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8d1a9360c06a4112c4891ed4d8bac763"> 8118</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_WIDTH                    1u</span></div>
<div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3781611e4e6334aad92367fe38e407a"> 8119</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILT_SHIFT))&amp;LPUART_CTRL_ILT_MASK)</span></div>
<div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaac7cd6bdf3caa274576f08100b270c94"> 8120</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_MASK                    0x8u</span></div>
<div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3cbb44f788c3fa0008d1c5abbd7c031c"> 8121</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_SHIFT                   3u</span></div>
<div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac36efaa2de9c2979ea635b2a72c5b6ca"> 8122</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_WIDTH                   1u</span></div>
<div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a55b8264763b2e6d968324763121b60"> 8123</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_WAKE_SHIFT))&amp;LPUART_CTRL_WAKE_MASK)</span></div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafa7f038763c68042afc6ff7dde64cb88"> 8124</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_MASK                       0x10u</span></div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga287ed872dd76fbb802b0db4d5242d14c"> 8125</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_SHIFT                      4u</span></div>
<div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabf0c8d3375df9310d1de3399faf005b3"> 8126</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_WIDTH                      1u</span></div>
<div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5ea03e6834ef610b343c290d4484ddac"> 8127</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M_SHIFT))&amp;LPUART_CTRL_M_MASK)</span></div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa1b9379c5d0a6fc19fd3ee99617426c3"> 8128</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_MASK                    0x20u</span></div>
<div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0584563dbf928a7ededdde5f5a7fc047"> 8129</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_SHIFT                   5u</span></div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga09f3714d0158aff90b6a38599e2b6e8e"> 8130</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_WIDTH                   1u</span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga991657e62a95d5d6876f9e7149b730a6"> 8131</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RSRC_SHIFT))&amp;LPUART_CTRL_RSRC_MASK)</span></div>
<div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac72eda4fe997c2e30054b7636b111a8d"> 8132</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_MASK                  0x40u</span></div>
<div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea6105984e362b57d706639a0b8e90c1"> 8133</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_SHIFT                 6u</span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacf65fe1a248fc10f683dc774875aa387"> 8134</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_WIDTH                 1u</span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6349c5cedc449c557080d9e3e76fb4a2"> 8135</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_DOZEEN_SHIFT))&amp;LPUART_CTRL_DOZEEN_MASK)</span></div>
<div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga049a6c06a9f907ef8521546821e0bcc9"> 8136</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_MASK                   0x80u</span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa3c61f519a0c25e6d5db83cec0de50e5"> 8137</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_SHIFT                  7u</span></div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf18bb497d6e5b013c0c1cc8b97c4e4e6"> 8138</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_WIDTH                  1u</span></div>
<div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1e381c7c4725446921b674b5d42f30f2"> 8139</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_LOOPS_SHIFT))&amp;LPUART_CTRL_LOOPS_MASK)</span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e6c2cb5a38144bf2afbe6838ab8f922"> 8140</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_MASK                 0x700u</span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae2f5f904e330b49c6c6bb308d9e009b7"> 8141</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_SHIFT                8u</span></div>
<div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga688cbac93621653dc6c0054533fc4f03"> 8142</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_WIDTH                3u</span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafefb93785cfdc891eb6a3d73a7bfbd4f"> 8143</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_IDLECFG_SHIFT))&amp;LPUART_CTRL_IDLECFG_MASK)</span></div>
<div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2e67f0dea34693bed2a9c6795130de16"> 8144</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_MASK                      0x800u</span></div>
<div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad4175d635225f7c5aaf4dee5671181d2"> 8145</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_SHIFT                     11u</span></div>
<div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4af9569a480c8d8bb34443f696586395"> 8146</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_WIDTH                     1u</span></div>
<div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabccf73f90e66eb81991e474303248482"> 8147</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M7_SHIFT))&amp;LPUART_CTRL_M7_MASK)</span></div>
<div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477c641ff1a953d37680b81fde625b4"> 8148</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_MASK                   0x4000u</span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7ced1970f055b31b0613844874cdee5a"> 8149</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_SHIFT                  14u</span></div>
<div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae8518ebec92a34a69acb0de24e23de04"> 8150</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_WIDTH                  1u</span></div>
<div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04a44ef4b04b6147db91ba6393f9defa"> 8151</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA2IE_SHIFT))&amp;LPUART_CTRL_MA2IE_MASK)</span></div>
<div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac06a8e9deffa8b4cc7ade88bfa594d72"> 8152</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_MASK                   0x8000u</span></div>
<div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafc666d11e9bfac2344f798be6e164ebc"> 8153</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_SHIFT                  15u</span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga070dae5cfc58f1f72d8e93fb3dd5d3b6"> 8154</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_WIDTH                  1u</span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a7eb99c3eebca90dc2c05843c2ca411"> 8155</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA1IE_SHIFT))&amp;LPUART_CTRL_MA1IE_MASK)</span></div>
<div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3d5242d8ebf3e7a7cf54cb2a598a63d8"> 8156</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_MASK                     0x10000u</span></div>
<div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab7db3129b85cfa889187dcc92fe56b96"> 8157</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_SHIFT                    16u</span></div>
<div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad233b1ad452137cfda5e0d6abc2876ab"> 8158</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_WIDTH                    1u</span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga702c307ab5e7b9a1ab2aff5ad18c0bb3"> 8159</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_SBK_SHIFT))&amp;LPUART_CTRL_SBK_MASK)</span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafcfbae787cf91414b1b6635557dbcbbe"> 8160</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_MASK                     0x20000u</span></div>
<div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafbe6c48f8fe02be76d65e153100f0f41"> 8161</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_SHIFT                    17u</span></div>
<div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga123b9f410ce04504f8516fba9bc04196"> 8162</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_WIDTH                    1u</span></div>
<div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64c0a830eae785e415d429810a3ebec6"> 8163</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RWU_SHIFT))&amp;LPUART_CTRL_RWU_MASK)</span></div>
<div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4dc1f3b5d86e60c482705ebda3f6e8b8"> 8164</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_MASK                      0x40000u</span></div>
<div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c7e434ab3a3e2b152a3d1bc2d354455"> 8165</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_SHIFT                     18u</span></div>
<div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0de449bd6c04da18c26931f694961ac0"> 8166</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_WIDTH                     1u</span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab2f22da3d7c7b630d7db7199cdfe1c2b"> 8167</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RE_SHIFT))&amp;LPUART_CTRL_RE_MASK)</span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga70240ad2f80b6b757515f421c5c79a36"> 8168</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_MASK                      0x80000u</span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf47babf1aa00d18a47588eb367f132fc"> 8169</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_SHIFT                     19u</span></div>
<div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae35345e56449caad737885e98b247738"> 8170</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_WIDTH                     1u</span></div>
<div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga13fd13a3e9951b04010be4d08d6e5915"> 8171</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TE_SHIFT))&amp;LPUART_CTRL_TE_MASK)</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0240e86032be2a661b5a1737b971570a"> 8172</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_MASK                    0x100000u</span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab53335e6f3c5e5bf1b863853b5c3a430"> 8173</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_SHIFT                   20u</span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafc633dc523ec7b88e10170ff1e768e8b"> 8174</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac274b0a25ed73d1141a783b23e0e3100"> 8175</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILIE_SHIFT))&amp;LPUART_CTRL_ILIE_MASK)</span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga21f5c7140245e880ea34e00655496933"> 8176</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_MASK                     0x200000u</span></div>
<div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga225157effbd76a9cc61c22eba14fb4d9"> 8177</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_SHIFT                    21u</span></div>
<div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace737e3f0ccc73a44408f776fe53927f"> 8178</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_WIDTH                    1u</span></div>
<div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a85d8a585d6a6fe698616c3c4dc64bc"> 8179</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RIE_SHIFT))&amp;LPUART_CTRL_RIE_MASK)</span></div>
<div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga44d5b4ae5c729710f8903476306e172b"> 8180</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_MASK                    0x400000u</span></div>
<div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1da8a39dc877698664baf1c03d0c68d0"> 8181</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_SHIFT                   22u</span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5bbf0afe2decb56c985adb41d2a74a8d"> 8182</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaaaeba1a79a61328d99f0b059184d9c8d"> 8183</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TCIE_SHIFT))&amp;LPUART_CTRL_TCIE_MASK)</span></div>
<div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac83549268480aabbbe8450d1f3986090"> 8184</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_MASK                     0x800000u</span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab5a90d5ebd146e3cc70bcff71f23d8cc"> 8185</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_SHIFT                    23u</span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa14a8c8837d192cc94321796fdc2eabe"> 8186</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_WIDTH                    1u</span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5b4e1b65b7d7dd995742fdf22b9a53a5"> 8187</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TIE_SHIFT))&amp;LPUART_CTRL_TIE_MASK)</span></div>
<div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga84668ad4215b30ebeef6a75c5ea395c6"> 8188</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_MASK                    0x1000000u</span></div>
<div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaabdf0695fa68f806e867926d801e1e63"> 8189</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_SHIFT                   24u</span></div>
<div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae0d5b0ce8ec4d04ec8730be838971d6c"> 8190</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d374273d0b411f213736b9d43e9f2c5"> 8191</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PEIE_SHIFT))&amp;LPUART_CTRL_PEIE_MASK)</span></div>
<div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga598a03022c0e9a34086e9205f8abea03"> 8192</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_MASK                    0x2000000u</span></div>
<div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga812b3faf7150141aa2cda50c95ad00f4"> 8193</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_SHIFT                   25u</span></div>
<div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf330436f6a6ea4c2f64b73856d2e1bc8"> 8194</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadaf2a4b2dad0928706aa63097880bd33"> 8195</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_FEIE_SHIFT))&amp;LPUART_CTRL_FEIE_MASK)</span></div>
<div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9bb78c865ac75751227638c3bc5661f0"> 8196</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_MASK                    0x4000000u</span></div>
<div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac67243e929ea991342dc3dfba6a6e5de"> 8197</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_SHIFT                   26u</span></div>
<div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace248396da02aecee3245426a55d2ee9"> 8198</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6d8ca1e07224637c737e7ee7bcd66bfa"> 8199</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_NEIE_SHIFT))&amp;LPUART_CTRL_NEIE_MASK)</span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fe567dfdcf89e828b347a427b0b3361"> 8200</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_MASK                    0x8000000u</span></div>
<div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1dc6af0729867e4acfc6f294b2d6b9e0"> 8201</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_SHIFT                   27u</span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga54e0f7719cc8f6387588438b97832c13"> 8202</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae00a00aa96fe6647577e5415d9a1299f"> 8203</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ORIE_SHIFT))&amp;LPUART_CTRL_ORIE_MASK)</span></div>
<div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaadbc6fc69a28a1cb3d708c3609bf4e8f"> 8204</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_MASK                   0x10000000u</span></div>
<div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98888cb15a4b32c9e960cb93ed5e558b"> 8205</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_SHIFT                  28u</span></div>
<div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5fb59004ecb6cc77bd1f81cca4dcbdd"> 8206</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_WIDTH                  1u</span></div>
<div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc06b969ad84483f3e00844e6a3156c3"> 8207</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXINV_SHIFT))&amp;LPUART_CTRL_TXINV_MASK)</span></div>
<div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa959a2cffdbe299e1dbedeaf083efa66"> 8208</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_MASK                   0x20000000u</span></div>
<div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b61406b5ae05bcfa119726b67d3bcdf"> 8209</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_SHIFT                  29u</span></div>
<div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9cf9cd28fb3922e42dbe177a7009c4c9"> 8210</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_WIDTH                  1u</span></div>
<div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadfb286d93feccc878420023f34a21e48"> 8211</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXDIR_SHIFT))&amp;LPUART_CTRL_TXDIR_MASK)</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad97e2926f143980f52ad922e9d2ca684"> 8212</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_MASK                    0x40000000u</span></div>
<div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae9217c9e68974d6fac7e31fec970363b"> 8213</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_SHIFT                   30u</span></div>
<div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0fbd66c3919e48723705bf98e277ff4b"> 8214</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_WIDTH                   1u</span></div>
<div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab6d53b5f6d096d866d7702f61dee0234"> 8215</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R9T8_SHIFT))&amp;LPUART_CTRL_R9T8_MASK)</span></div>
<div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadc31524621f868f56e22ab1c3f108164"> 8216</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_MASK                    0x80000000u</span></div>
<div class="line"><a name="l08217"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07032c9d1483c12df31b42c98421e02f"> 8217</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_SHIFT                   31u</span></div>
<div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaebe36c8908c0eb4eae1bd355d8f364ad"> 8218</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_WIDTH                   1u</span></div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac20e87fe53920bf20ceeed4137800c0a"> 8219</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R8T9_SHIFT))&amp;LPUART_CTRL_R8T9_MASK)</span></div>
<div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div>
<div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa43b1d3743dd2820a33775e5f831854f"> 8221</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_MASK                    0x1u</span></div>
<div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gada55d788a0065f9e5c14ae018b0adca2"> 8222</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_SHIFT                   0u</span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0a5882d1a1981907b1c4839bae0ba8b7"> 8223</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_WIDTH                   1u</span></div>
<div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3ce2f76ccd3d72635a7cf952b2804152"> 8224</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R0T0_SHIFT))&amp;LPUART_DATA_R0T0_MASK)</span></div>
<div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga49c0c8d83f84c336663d18cb6dc72e9b"> 8225</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_MASK                    0x2u</span></div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0d8cfa9fac4326883e220d043c580be1"> 8226</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_SHIFT                   1u</span></div>
<div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6e2d05c65467b0622130ac2ab0197b3"> 8227</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_WIDTH                   1u</span></div>
<div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga257b84946e94ec1b2f058563c6052817"> 8228</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R1T1_SHIFT))&amp;LPUART_DATA_R1T1_MASK)</span></div>
<div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf85fbef712b638c71a74a236f98ba5ae"> 8229</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_MASK                    0x4u</span></div>
<div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870afb7e3eb112288f0ca20e2028634f"> 8230</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_SHIFT                   2u</span></div>
<div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6a1787521b834c57564c7f25bbf3e944"> 8231</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_WIDTH                   1u</span></div>
<div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98f1aa1d239a78a87bfa72547016b141"> 8232</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R2T2_SHIFT))&amp;LPUART_DATA_R2T2_MASK)</span></div>
<div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0e62af189eaa1f303af9f0d939b647c6"> 8233</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_MASK                    0x8u</span></div>
<div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30f17884cd2f8cc4cf198918ef0ffa28"> 8234</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_SHIFT                   3u</span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga32f4a944a1bad50c9b36a1d11476864f"> 8235</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_WIDTH                   1u</span></div>
<div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga66b36ecff6c7cf7031f20728f043bd17"> 8236</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R3T3_SHIFT))&amp;LPUART_DATA_R3T3_MASK)</span></div>
<div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8382d1825f095e7b44f0268131927c68"> 8237</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_MASK                    0x10u</span></div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04b3055d632d57ab1409655de3049348"> 8238</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_SHIFT                   4u</span></div>
<div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16e861a18a2829399123c3103c50ba08"> 8239</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_WIDTH                   1u</span></div>
<div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadeaa404162ba0736b41e864b9ef1f422"> 8240</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R4T4_SHIFT))&amp;LPUART_DATA_R4T4_MASK)</span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacd1b7750820c72e4f4091ac62c56855d"> 8241</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_MASK                    0x20u</span></div>
<div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga495c0a26e8bf85ba8a47d2088d58008c"> 8242</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_SHIFT                   5u</span></div>
<div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1a976fe51819f4e5834b047912d087ac"> 8243</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_WIDTH                   1u</span></div>
<div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga378513ba6b28569e391405f65c9f949a"> 8244</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R5T5_SHIFT))&amp;LPUART_DATA_R5T5_MASK)</span></div>
<div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4fff31ab2e0b73feb275a1deb08ec8d1"> 8245</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_MASK                    0x40u</span></div>
<div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaad0d89ef64632ae3d0aeb989a8097d64"> 8246</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_SHIFT                   6u</span></div>
<div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaae0bd95283e548b04ca0fd922bf988c2"> 8247</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_WIDTH                   1u</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac53f01a82a369fdf4003bfa70f48fd36"> 8248</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R6T6_SHIFT))&amp;LPUART_DATA_R6T6_MASK)</span></div>
<div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c46edd8fd90e8dcfe97e11290722280"> 8249</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_MASK                    0x80u</span></div>
<div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae541cf705d160bb627df836dd2feed34"> 8250</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_SHIFT                   7u</span></div>
<div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga411a2ec4bcaa662248c9839ae1dad07c"> 8251</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_WIDTH                   1u</span></div>
<div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga38bd855e8298a2b84c59a83e131a2626"> 8252</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R7T7_SHIFT))&amp;LPUART_DATA_R7T7_MASK)</span></div>
<div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga339304782a9187b147807557deb9595c"> 8253</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_MASK                    0x100u</span></div>
<div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad59ddff60243b1a3eac2a30c2333a87a"> 8254</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_SHIFT                   8u</span></div>
<div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga41a50e7082159bd5558d9b98f7d4521e"> 8255</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_WIDTH                   1u</span></div>
<div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7cc02eac95443b05e6595fa735ce397"> 8256</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R8T8_SHIFT))&amp;LPUART_DATA_R8T8_MASK)</span></div>
<div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1abe40bfa612be9944c62ea7e57b81f7"> 8257</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_MASK                    0x200u</span></div>
<div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3608c1a7e0036887daf626c56b38ecee"> 8258</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_SHIFT                   9u</span></div>
<div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga928eeff8f802eab6a992a948d6110a76"> 8259</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_WIDTH                   1u</span></div>
<div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e9f5594bcd36730cfc96e381e846fd9"> 8260</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R9T9_SHIFT))&amp;LPUART_DATA_R9T9_MASK)</span></div>
<div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4283a0f94f7dac52bda7742a27237546"> 8261</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_MASK                  0x800u</span></div>
<div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa223aecf1366b5b3b99a7f0b48aa438d"> 8262</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_SHIFT                 11u</span></div>
<div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga47ff6934187ecba08fd869fa664133e7"> 8263</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_WIDTH                 1u</span></div>
<div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga38fb4c4f6766f88b92c2f608a8310a1b"> 8264</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_IDLINE_SHIFT))&amp;LPUART_DATA_IDLINE_MASK)</span></div>
<div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga022e27ab11bf6f7781375af4106ecbdb"> 8265</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_MASK                  0x1000u</span></div>
<div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga28cacae829577809f2d5158fe9e476f3"> 8266</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_SHIFT                 12u</span></div>
<div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga439abc88758af0ec0fcb93bbb381e210"> 8267</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870e26a8f7b82e5f29483bb3710b2b78"> 8268</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_RXEMPT_SHIFT))&amp;LPUART_DATA_RXEMPT_MASK)</span></div>
<div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaec861bf8fd8b652b7335960c3f1d7a9c"> 8269</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_MASK                  0x2000u</span></div>
<div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga140bec417a454b685efa23e67c1ce980"> 8270</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_SHIFT                 13u</span></div>
<div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2fb25b324e77764b01e94db26b67b3f8"> 8271</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_WIDTH                 1u</span></div>
<div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaca984b728eac675619bc7e6da1314cda"> 8272</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_FRETSC_SHIFT))&amp;LPUART_DATA_FRETSC_MASK)</span></div>
<div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477bfe4a443b8cd93875e96caafe27f"> 8273</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_MASK                 0x4000u</span></div>
<div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3641e0b7e8378d31923614fdb5ee2603"> 8274</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_SHIFT                14u</span></div>
<div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9968d8e7d9e774b04d9ea4c00618b0e4"> 8275</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_WIDTH                1u</span></div>
<div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga423f5a9fce85bbdd9d9b078dd1c081c0"> 8276</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_PARITYE_SHIFT))&amp;LPUART_DATA_PARITYE_MASK)</span></div>
<div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64d40d74a21260f67c0b3756313bdfba"> 8277</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_MASK                   0x8000u</span></div>
<div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga77c63374d5beaa88e7a049a4f9ef309e"> 8278</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_SHIFT                  15u</span></div>
<div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5feccc9a9e9daaf739b1bd6aa995f95"> 8279</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_WIDTH                  1u</span></div>
<div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabcb9ae6791c4ece2a4b2c496f88c9d2a"> 8280</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_NOISY_SHIFT))&amp;LPUART_DATA_NOISY_MASK)</span></div>
<div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="comment">/* MATCH Bit Fields */</span></div>
<div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga96fef26f8b0b6726a60f32cd01829531"> 8282</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_MASK                    0x3FFu</span></div>
<div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga651b7f6cd092b5ed316ab295825bad6b"> 8283</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_SHIFT                   0u</span></div>
<div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4b0e8a6838f514c6a5d4072e7604111b"> 8284</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_WIDTH                   10u</span></div>
<div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f7287892dbd269075db3996d8ba2714"> 8285</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA1_SHIFT))&amp;LPUART_MATCH_MA1_MASK)</span></div>
<div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6390f3953bf0a7b38f2233d5f21e4a65"> 8286</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_MASK                    0x3FF0000u</span></div>
<div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga88c082aabff6db4033fa0a6e95151b6d"> 8287</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_SHIFT                   16u</span></div>
<div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf0ccff9aab7b10e2dbf4b876db4a8657"> 8288</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_WIDTH                   10u</span></div>
<div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3c6dd14c8356512ce94091194f99fb5"> 8289</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA2_SHIFT))&amp;LPUART_MATCH_MA2_MASK)</span></div>
<div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="comment">/* MODIR Bit Fields */</span></div>
<div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga757b01fa21d7af7b5d8a0bdc2df7f3a7"> 8291</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_MASK                 0x1u</span></div>
<div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62d61b4e68af374534246f8214d27bfa"> 8292</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_SHIFT                0u</span></div>
<div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6138c1667fee713b87c6f9e334027e80"> 8293</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_WIDTH                1u</span></div>
<div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0dce1f346aa376870fa5dfa49ccfb79c"> 8294</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSE_SHIFT))&amp;LPUART_MODIR_TXCTSE_MASK)</span></div>
<div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa773ea9c49b118e95901e1487130a001"> 8295</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_MASK                 0x2u</span></div>
<div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb31e14eb661f1020ede1984bb23b88e"> 8296</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_SHIFT                1u</span></div>
<div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6227049c0769033ff65d0dcd244f8f20"> 8297</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_WIDTH                1u</span></div>
<div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3373a0736495ab128f7d91e38e8c2244"> 8298</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSE_SHIFT))&amp;LPUART_MODIR_TXRTSE_MASK)</span></div>
<div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0a5beb1ad779893b50810143cbc03a1d"> 8299</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_MASK               0x4u</span></div>
<div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga632e87a9e3a6fa65aea75d5d88231cbd"> 8300</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_SHIFT              2u</span></div>
<div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4bd5d7867c022543f07fad5b5be0a077"> 8301</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_WIDTH              1u</span></div>
<div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1f1d712402ffb75afe7ac94dce74071b"> 8302</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSPOL_SHIFT))&amp;LPUART_MODIR_TXRTSPOL_MASK)</span></div>
<div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafed243a581b7f44b7026cf0776feadca"> 8303</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_MASK                 0x8u</span></div>
<div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaee4207c8bab1d97f5cda4142854c3380"> 8304</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_SHIFT                3u</span></div>
<div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b93122c6e577d4f1078c263d017f01d"> 8305</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_WIDTH                1u</span></div>
<div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf7d3dfe593d766e896c4718e26c21c4e"> 8306</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RXRTSE_SHIFT))&amp;LPUART_MODIR_RXRTSE_MASK)</span></div>
<div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga40cf7d5afaa61068f1cc786e7bdc87ba"> 8307</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_MASK                 0x10u</span></div>
<div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae13483dc556ed1ca24f1422c5b727af7"> 8308</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_SHIFT                4u</span></div>
<div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9637ed6ba87fe5ddf546fe701a829dd3"> 8309</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_WIDTH                1u</span></div>
<div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e1d4d8186bbe8a03eef20fd99a549ac"> 8310</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSC_SHIFT))&amp;LPUART_MODIR_TXCTSC_MASK)</span></div>
<div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4a0f9c34f8e9446b2d25841c760397f7"> 8311</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_MASK               0x20u</span></div>
<div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8b5bc7184afdd8df1e561e32bdd28c58"> 8312</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_SHIFT              5u</span></div>
<div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4f2a0c999c7ca553122e0cc7620d1026"> 8313</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_WIDTH              1u</span></div>
<div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga37caf11328c524029141c28952b8b2b9"> 8314</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSSRC_SHIFT))&amp;LPUART_MODIR_TXCTSSRC_MASK)</span></div>
<div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga378600d8b501b47ad163062f5a42e9dc"> 8315</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_MASK               0x300u</span></div>
<div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab1533b10c96b14090c02c8f639a98821"> 8316</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_SHIFT              8u</span></div>
<div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae5359fa85828de0fda47a5e2616f7089"> 8317</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_WIDTH              2u</span></div>
<div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga80deb095e027ececa61d77f340b190dc"> 8318</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RTSWATER_SHIFT))&amp;LPUART_MODIR_RTSWATER_MASK)</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98b5cb67f8e4162074369067781012c6"> 8319</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_MASK                    0x30000u</span></div>
<div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae395239bfeb362b042740acb65f069f4"> 8320</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_SHIFT                   16u</span></div>
<div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaedd0d7bd1020e949c00f7d3e165940b9"> 8321</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_WIDTH                   2u</span></div>
<div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac8c77a064f09cf8f7fbb01e0aedb8cc3"> 8322</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TNP_SHIFT))&amp;LPUART_MODIR_TNP_MASK)</span></div>
<div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9d921ea93b420f450952613a1aa27fb2"> 8323</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_MASK                   0x40000u</span></div>
<div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga755a6b889ebb8917f2c5016f67387dec"> 8324</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_SHIFT                  18u</span></div>
<div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa82f50edc17105bd13c3be1640b82f50"> 8325</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_WIDTH                  1u</span></div>
<div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae283baff8090311761c1406252dfa2ae"> 8326</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_IREN_SHIFT))&amp;LPUART_MODIR_IREN_MASK)</span></div>
<div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="comment">/* FIFO Bit Fields */</span></div>
<div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga29c5ac3bd9f87b41ba77230368513a8b"> 8328</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_MASK              0x7u</span></div>
<div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac8a28e6963e31d73c4f0f9c55c65ad9c"> 8329</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_SHIFT             0u</span></div>
<div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e14c06d3f31fcbe998c454c923eb7aa"> 8330</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_WIDTH             3u</span></div>
<div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8ce2e3c57d78a5567230638fbe6579e0"> 8331</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_RXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1707032711fa8dc9656ba018e0ee41f6"> 8332</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_MASK                    0x8u</span></div>
<div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b8c74056c9ccf3946cd8c5cf4030f94"> 8333</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_SHIFT                   3u</span></div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga55ff8b911aa551ac184f77eddbf041c5"> 8334</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_WIDTH                   1u</span></div>
<div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab80c6033122337af300b4cbd35df0737"> 8335</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFE_SHIFT))&amp;LPUART_FIFO_RXFE_MASK)</span></div>
<div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8c50215cbe564dd933dfc208479a95f"> 8336</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_MASK              0x70u</span></div>
<div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf387be1ca702001c37e26f6f38dbe635"> 8337</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_SHIFT             4u</span></div>
<div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1fa192f4877a47b391fe021660c08568"> 8338</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_WIDTH             3u</span></div>
<div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e91485bbaf9017127ccdcd39b701ab7"> 8339</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_TXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad525af1c4a7d9575b0759cb895edeea1"> 8340</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_MASK                    0x80u</span></div>
<div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf2469660d4695e8afc5b6e8285015e72"> 8341</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_SHIFT                   7u</span></div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4bb6da03348ed27ea6318f22933a8b5a"> 8342</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_WIDTH                   1u</span></div>
<div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2f0f62e9ea5d6d9cf9fa80e581d0e2a0"> 8343</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFE_SHIFT))&amp;LPUART_FIFO_TXFE_MASK)</span></div>
<div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2010f2e40e74be187148e12375f8e05"> 8344</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_MASK                   0x100u</span></div>
<div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga559797b9bafcb6e3053ed8d46dec41f5"> 8345</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_SHIFT                  8u</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad834d1fa27a44fe1c146529edb98f59b"> 8346</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_WIDTH                  1u</span></div>
<div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga805364ac495ec8c09ca96433ac0c7b28"> 8347</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUFE_SHIFT))&amp;LPUART_FIFO_RXUFE_MASK)</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaaf0077caca2e03cce9c96b491ee16306"> 8348</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_MASK                   0x200u</span></div>
<div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab65ac7379ee7f62bfea12b62b1ff6c07"> 8349</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_SHIFT                  9u</span></div>
<div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga770e40378a8f8084d66ff16bfeca4b1a"> 8350</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_WIDTH                  1u</span></div>
<div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga274f635156ade78fe5d02acb0e4c4186"> 8351</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOFE_SHIFT))&amp;LPUART_FIFO_TXOFE_MASK)</span></div>
<div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaabc8ebe1eaa9ffad9232a41abde5d20a"> 8352</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_MASK                  0x1C00u</span></div>
<div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4542570a1e5dd7755c17fa144730ea56"> 8353</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_SHIFT                 10u</span></div>
<div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa420bba4c01a05a2dd63a76da03ff6d7"> 8354</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_WIDTH                 3u</span></div>
<div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaebbd8619cdf106b1825374d2f8f553f2"> 8355</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXIDEN_SHIFT))&amp;LPUART_FIFO_RXIDEN_MASK)</span></div>
<div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9243d02b6f5e6165b960fbb5a692095c"> 8356</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_MASK                 0x4000u</span></div>
<div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab23eb065f13e0fbfdc88175d6db32010"> 8357</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_SHIFT                14u</span></div>
<div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga691ce98113b5aca272c7502668fa1fc4"> 8358</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_WIDTH                1u</span></div>
<div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3cb6007e9f8f468c043e9bbec008500e"> 8359</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFLUSH_SHIFT))&amp;LPUART_FIFO_RXFLUSH_MASK)</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga424ba024796c182284a1261ef6237f3a"> 8360</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_MASK                 0x8000u</span></div>
<div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga102b847f4ec1d6d27160fbf0a2f51bad"> 8361</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_SHIFT                15u</span></div>
<div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga61999a3fcba110e1277a78b224fa1bd5"> 8362</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_WIDTH                1u</span></div>
<div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2bb23d3773272e8885c6befb75fe7986"> 8363</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFLUSH_SHIFT))&amp;LPUART_FIFO_TXFLUSH_MASK)</span></div>
<div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga59eb6d93a14ec14d5515a55cdf6ba897"> 8364</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_MASK                    0x10000u</span></div>
<div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga45f369c770123e9066a607dffd079f58"> 8365</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_SHIFT                   16u</span></div>
<div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga00a4074339f12a8a80b10921f32c7776"> 8366</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_WIDTH                   1u</span></div>
<div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga85454232a5abacea9f6ae9b7ef954031"> 8367</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUF_SHIFT))&amp;LPUART_FIFO_RXUF_MASK)</span></div>
<div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae52bb4e6e3a9cf54780b9c2e3934fb60"> 8368</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_MASK                    0x20000u</span></div>
<div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad173a02266037577124eec874f2ba2f1"> 8369</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_SHIFT                   17u</span></div>
<div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabed598969666711ffbfef3219c07fc3a"> 8370</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_WIDTH                   1u</span></div>
<div class="line"><a name="l08371"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaee8c5585b97126ba58800faeea97f963"> 8371</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOF_SHIFT))&amp;LPUART_FIFO_TXOF_MASK)</span></div>
<div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad40de5ea573e6c4fb7b135164644bfe1"> 8372</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_MASK                  0x400000u</span></div>
<div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae4e8f8e3935251414246be04514200a9"> 8373</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_SHIFT                 22u</span></div>
<div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafdad9770f159def8bbf87bc9d8bc3f99"> 8374</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9047e2a99ab861b1522d8b69da10a1a2"> 8375</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXEMPT_SHIFT))&amp;LPUART_FIFO_RXEMPT_MASK)</span></div>
<div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac5f740803d321130f39b4f4c93edabf3"> 8376</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_MASK                  0x800000u</span></div>
<div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga91eb816ce37919ad2ad7c514f11dcd7c"> 8377</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_SHIFT                 23u</span></div>
<div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf438544658950bae46489c1ccd9c0e9d"> 8378</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa3b5dc4bd26ae8206bca291e6fd684f0"> 8379</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXEMPT_SHIFT))&amp;LPUART_FIFO_TXEMPT_MASK)</span></div>
<div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="comment">/* WATER Bit Fields */</span></div>
<div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa543771e02cc47d574a41179e9762cb5"> 8381</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_MASK                0x3u</span></div>
<div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab0d99bf582e197c32a7bc648621faf9d"> 8382</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_SHIFT               0u</span></div>
<div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae784fa955920be941c5e4f77199bff78"> 8383</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_WIDTH               2u</span></div>
<div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga92fa286ce61972ed7859262d660ebe54"> 8384</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXWATER_SHIFT))&amp;LPUART_WATER_TXWATER_MASK)</span></div>
<div class="line"><a name="l08385"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga050ca146c442e57784d883a7beeb0c9e"> 8385</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_MASK                0x700u</span></div>
<div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabd88f10713ae4e439156a9a5f4eaa064"> 8386</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_SHIFT               8u</span></div>
<div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga189924e4b055eb7bcd4763f775b3cbad"> 8387</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_WIDTH               3u</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16ecb363b479308c6d652df06f6f7907"> 8388</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXCOUNT_SHIFT))&amp;LPUART_WATER_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6ff4019b88b67626564d03b913d110c3"> 8389</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_MASK                0x30000u</span></div>
<div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab08888bf85e8965ce6238d01fd43d52e"> 8390</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_SHIFT               16u</span></div>
<div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a1cc51331e964b3fc0d772b08ad7d8b"> 8391</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_WIDTH               2u</span></div>
<div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga05b5ef3da499154f7c6078d8d0decf00"> 8392</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXWATER_SHIFT))&amp;LPUART_WATER_RXWATER_MASK)</span></div>
<div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0046fa2ba166a1e696b10cb09bcc8e24"> 8393</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_MASK                0x7000000u</span></div>
<div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1c713723f5fa8db788de2e76838af4db"> 8394</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_SHIFT               24u</span></div>
<div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7df154b6226dff55fa3d467d795aa42"> 8395</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_WIDTH               3u</span></div>
<div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6aa2d32a648d5e45e304c3b54772c6cd"> 8396</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXCOUNT_SHIFT))&amp;LPUART_WATER_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160; <span class="comment">/* end of group LPUART_Register_Masks */</span></div>
<div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160; </div>
<div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160; <span class="comment">/* end of group LPUART_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160; </div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160; </div>
<div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160; </div>
<div class="line"><a name="l08419"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7"> 8419</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_COUNT                           2u</span></div>
<div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160; </div>
<div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 8422</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 8423</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598"> 8424</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598">PLASC</a>;                             </div>
<div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4"> 8425</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4">PLAMC</a>;                             </div>
<div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a6990e1ef90276d05e48ca39f996b46c8"> 8426</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a6990e1ef90276d05e48ca39f996b46c8">CPCR</a>;                              </div>
<div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44"> 8427</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44">ISCR</a>;                              </div>
<div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a110c7cdc6ff066e67353a119359731f2"> 8428</a></span>&#160;       uint8_t RESERVED_1[28];</div>
<div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a83109858f979abb8e707b989d88d54bf"> 8429</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a83109858f979abb8e707b989d88d54bf">PID</a>;                               </div>
<div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a2e60525cb6cf392df908d0e076003558"> 8430</a></span>&#160;       uint8_t RESERVED_2[12];</div>
<div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4"> 8431</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4">CPO</a>;                               </div>
<div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a9b5101cf1caf07c3b2fbdfe0a11a645f"> 8432</a></span>&#160;       uint8_t RESERVED_3[956];</div>
<div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a7bed3f7595518fc1369030eaa84757f0"> 8433</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMDR[<a class="code" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a>];              </div>
<div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ae049cc709af6c7030b3a7810410d1f9f"> 8434</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ae049cc709af6c7030b3a7810410d1f9f">LMDR2</a>;                             </div>
<div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab93affb4598e8d921a180f99e9ee6bc2"> 8435</a></span>&#160;       uint8_t RESERVED_4[116];</div>
<div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a5c927d9b9929852f529ed3c17bdcc27d"> 8436</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a5c927d9b9929852f529ed3c17bdcc27d">LMPECR</a>;                            </div>
<div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab95a859ed80f2b72b5538bcc1806d924"> 8437</a></span>&#160;       uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab43d9e8ba6d88f2bbc466ebd9957d32f"> 8438</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ab43d9e8ba6d88f2bbc466ebd9957d32f">LMPEIR</a>;                            </div>
<div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a4e4f1fbee587e08a2b02ff956746fb74"> 8439</a></span>&#160;       uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a800e20b3275cc248f5a4b674ab15b882"> 8440</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a800e20b3275cc248f5a4b674ab15b882">LMFAR</a>;                             </div>
<div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a8c5389e14a06875ba1ceae331aec7265"> 8441</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a8c5389e14a06875ba1ceae331aec7265">LMFATR</a>;                            </div>
<div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a3b20077cb489a03a63f81865ee6ea403"> 8442</a></span>&#160;       uint8_t RESERVED_7[8];</div>
<div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a2f04b44a38e984947c73d461b7a39416"> 8443</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a2f04b44a38e984947c73d461b7a39416">LMFDHR</a>;                            </div>
<div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#af8494db3f66cf3658025f0ae6402f378"> 8444</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#af8494db3f66cf3658025f0ae6402f378">LMFDLR</a>;                            </div>
<div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817"> 8445</a></span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>, *<a class="code" href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a>;</div>
<div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160; </div>
<div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae5c9c212aed0ce65e35b82b4c47f1624"> 8448</a></span>&#160;<span class="preprocessor">#define MCM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160; </div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160; </div>
<div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 8453</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div>
<div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 8455</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div>
<div class="line"><a name="l08457"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 8457</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div>
<div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 8459</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div>
<div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga2b0691b5ca7cfc860aafe54608c1b0b6"> 8461</a></span>&#160;<span class="preprocessor">#define MCM_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84a877682c69bfef7d130b448ae6baa0"> 8463</a></span>&#160;<span class="preprocessor">#define MCM_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gac60ca8f617b85ec161957b21d024e070"> 8465</a></span>&#160;<span class="preprocessor">#define MCM_IRQS                                 { MCM_IRQn }</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160; </div>
<div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="comment">   -- MCM Register Masks</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160; </div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 8477</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div>
<div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 8478</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0u</span></div>
<div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaca33b120ddb8d14be4c4bb490d0411af"> 8479</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_WIDTH                      8u</span></div>
<div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 8480</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div>
<div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 8482</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div>
<div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 8483</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0u</span></div>
<div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae411282ecb17262ef371aa1dc5cd77df"> 8484</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_WIDTH                      8u</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 8485</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div>
<div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="comment">/* CPCR Bit Fields */</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad40d7d00c66bf91ecf875ec9931cf44d"> 8487</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_MASK                 0x3u</span></div>
<div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafe5f2b2aaa8060382c73c9492a2cf48e"> 8488</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_SHIFT                0u</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gada818d567f2dd4b1064c5830fe7de06c"> 8489</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_WIDTH                2u</span></div>
<div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac242dbad510637ab77ea1c521a050832"> 8490</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_HLT_FSM_ST_SHIFT))&amp;MCM_CPCR_HLT_FSM_ST_MASK)</span></div>
<div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaefab3cf6ae3093e488a01d365969d518"> 8491</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_MASK               0x4u</span></div>
<div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3d12b9c6b2eb4ce777d9806b09b9730d"> 8492</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_SHIFT              2u</span></div>
<div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga679647c38db7e164d71d22aa61c0a8bb"> 8493</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_WIDTH              1u</span></div>
<div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabc7c5aeb06034d88267c151e6a2d0664"> 8494</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLT_REQ_SHIFT))&amp;MCM_CPCR_AXBS_HLT_REQ_MASK)</span></div>
<div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3930ebb61f67f57e4142c2e7d0292c05"> 8495</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_MASK                  0x8u</span></div>
<div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8babd0106293a962a1f31ca4c055663c"> 8496</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_SHIFT                 3u</span></div>
<div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad0c7cf006e05c2b35d3332f0aec64ebb"> 8497</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_WIDTH                 1u</span></div>
<div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac580d03260fa1c463d45d66e622badd0"> 8498</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLTD_SHIFT))&amp;MCM_CPCR_AXBS_HLTD_MASK)</span></div>
<div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa985cc67f56ad5b59f69fc581b10905a"> 8499</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_MASK                0x10u</span></div>
<div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8d91dee84c64945bfb2255d2225e88b7"> 8500</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_SHIFT               4u</span></div>
<div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac22835684a9a5ce6aa4175bba0700d3e"> 8501</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_WIDTH               1u</span></div>
<div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf3d910d6b837a509b9990e8082685dfb"> 8502</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_FMC_PF_IDLE_SHIFT))&amp;MCM_CPCR_FMC_PF_IDLE_MASK)</span></div>
<div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga58b473c4250b545d149388083c531bd3"> 8503</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_MASK               0x40u</span></div>
<div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga67f6d9e32cb304c6d37dd6a74b69cfbb"> 8504</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_SHIFT              6u</span></div>
<div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaad95cfbdaf81e04872d261beca3ccc8a"> 8505</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_WIDTH              1u</span></div>
<div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1ba7372c042122d737a47ce283538d44"> 8506</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_PBRIDGE_IDLE_SHIFT))&amp;MCM_CPCR_PBRIDGE_IDLE_MASK)</span></div>
<div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga160584a50c7d4bcfd03bff15b68c4249"> 8507</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_MASK                       0x200u</span></div>
<div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga222b1f670215270729493f871bd25014"> 8508</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_SHIFT                      9u</span></div>
<div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gacc24a6ec4e8ec03f3ac64538c3bb75a2"> 8509</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_WIDTH                      1u</span></div>
<div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bf2e96a4ae187d1c7d5543e3c892596"> 8510</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_CBRR_SHIFT))&amp;MCM_CPCR_CBRR_MASK)</span></div>
<div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4fdcc28dfc3745142804e2d07e21da40"> 8511</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_MASK                    0x3000000u</span></div>
<div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga80e459729163524d331e5a29da669fb7"> 8512</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_SHIFT                   24u</span></div>
<div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga94778d6b8cdb88a97586288920e87d5f"> 8513</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_WIDTH                   2u</span></div>
<div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2835a509dab646eafaf0e70102b1a7f7"> 8514</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMUAP_SHIFT))&amp;MCM_CPCR_SRAMUAP_MASK)</span></div>
<div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga38cae21d19ccbd8e3f199dc80a1a7e9d"> 8515</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_MASK                    0x4000000u</span></div>
<div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafac9eb79650d99c65a26729f877fee9e"> 8516</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_SHIFT                   26u</span></div>
<div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga44d121493a57ace5a59835179fabea8f"> 8517</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_WIDTH                   1u</span></div>
<div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga09a77d241944cdac80a29115c0e27a91"> 8518</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMUWP_SHIFT))&amp;MCM_CPCR_SRAMUWP_MASK)</span></div>
<div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga376294ff1f26ec313598bcdf3a98e6af"> 8519</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_MASK                    0x30000000u</span></div>
<div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae0895f61856eff8761f0c32136d41e44"> 8520</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_SHIFT                   28u</span></div>
<div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3113d0abad54667d7d71d8608e8bb7f7"> 8521</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_WIDTH                   2u</span></div>
<div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8cd0353db1654969d455139a8514d9a3"> 8522</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMLAP_SHIFT))&amp;MCM_CPCR_SRAMLAP_MASK)</span></div>
<div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa3efe11d8cce6e9e054021ddab20eaa9"> 8523</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_MASK                    0x40000000u</span></div>
<div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga335f6cc2359d3f5d8213fb98641b9291"> 8524</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_SHIFT                   30u</span></div>
<div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8c73f4a2d2fa1df6a40204f801259607"> 8525</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_WIDTH                   1u</span></div>
<div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf0aaecb4a2f8111033ba050a3bdabb0a"> 8526</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMLWP_SHIFT))&amp;MCM_CPCR_SRAMLWP_MASK)</span></div>
<div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="comment">/* ISCR Bit Fields */</span></div>
<div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga701558b3e4efc5c15bea4770c14a43ff"> 8528</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_MASK                       0x100u</span></div>
<div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac6e94708b3e6f09a0355afb3756826fc"> 8529</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_SHIFT                      8u</span></div>
<div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabf9230b6a5c89059254eff7242f66686"> 8530</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_WIDTH                      1u</span></div>
<div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae8ef8736457d95f0995b7ae7be15774f"> 8531</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIOC_SHIFT))&amp;MCM_ISCR_FIOC_MASK)</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ef4e15eaa1fbc668e0e3733f44627fe"> 8532</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_MASK                       0x200u</span></div>
<div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab5494db259f54a8e5f57134ca2d29516"> 8533</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_SHIFT                      9u</span></div>
<div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0351586adb044d3936d2387bc5b1ff8d"> 8534</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_WIDTH                      1u</span></div>
<div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga31a64eb94277260fe6785d4df3247dda"> 8535</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FDZC_SHIFT))&amp;MCM_ISCR_FDZC_MASK)</span></div>
<div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4bf392796fdb8f19596f1831b9305443"> 8536</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_MASK                       0x400u</span></div>
<div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87dd8b57048fbcd5dd6d8d7d6cb037f0"> 8537</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_SHIFT                      10u</span></div>
<div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4900a27e3992aaabfcc91a0a9e23fc86"> 8538</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_WIDTH                      1u</span></div>
<div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga57a1d9986ed377fcc47f21b1cd6cd45f"> 8539</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FOFC_SHIFT))&amp;MCM_ISCR_FOFC_MASK)</span></div>
<div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1d21eead21628e992564620393e8ebf0"> 8540</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_MASK                       0x800u</span></div>
<div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2fed77fb78e7bc8ae312713ef58d263a"> 8541</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_SHIFT                      11u</span></div>
<div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8a4f7d8bc7467cc4708a690e5d0bed01"> 8542</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_WIDTH                      1u</span></div>
<div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga434dc313ab02d3e15f96fa93ce5ed022"> 8543</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FUFC_SHIFT))&amp;MCM_ISCR_FUFC_MASK)</span></div>
<div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabe836f6795a2a2a95ff9b6a64d9a24fe"> 8544</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_MASK                       0x1000u</span></div>
<div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5c1b020ff2a6d0d96bf62556bb035fcd"> 8545</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_SHIFT                      12u</span></div>
<div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9118256e4b09d385f74fb8dae69b5974"> 8546</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_WIDTH                      1u</span></div>
<div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga803b54753dc2d31c0246ff11da963e7a"> 8547</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIXC_SHIFT))&amp;MCM_ISCR_FIXC_MASK)</span></div>
<div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeca36bf639a606a24f7ee6a4fc983528"> 8548</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_MASK                       0x8000u</span></div>
<div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaf16fcce0e380e7f200d910008794028"> 8549</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_SHIFT                      15u</span></div>
<div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8278a32aa899b78d058052e893532c7f"> 8550</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_WIDTH                      1u</span></div>
<div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga381a7d1a7455f77223d0ccdc4c99dfa3"> 8551</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIDC_SHIFT))&amp;MCM_ISCR_FIDC_MASK)</span></div>
<div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf48976f7ac1761a6145eea9a6add5ff5"> 8552</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_MASK                      0x1000000u</span></div>
<div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga97f10ab969b7c83eb9cde216807b215b"> 8553</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_SHIFT                     24u</span></div>
<div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga99afc052a83cd1005ef3004c4723cadf"> 8554</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_WIDTH                     1u</span></div>
<div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga40c85d16456dabfa6179d0a8fbc29d8b"> 8555</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIOCE_SHIFT))&amp;MCM_ISCR_FIOCE_MASK)</span></div>
<div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2ad0b7495aba7dacde7658c2a71db6bd"> 8556</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_MASK                      0x2000000u</span></div>
<div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga12ce128ef5d64154df362b12c33aa526"> 8557</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_SHIFT                     25u</span></div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga958ddb8cfd0980ed812a44501246787e"> 8558</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_WIDTH                     1u</span></div>
<div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac82d36cc3bfeb92cf50ac3585324ac06"> 8559</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FDZCE_SHIFT))&amp;MCM_ISCR_FDZCE_MASK)</span></div>
<div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7c59e8eefce78e605951ecf8c9da1f00"> 8560</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_MASK                      0x4000000u</span></div>
<div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab83f7a7d4986544ad6d5a3972d72ced3"> 8561</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_SHIFT                     26u</span></div>
<div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf25e5c0e48b76f6d619bb683055fdd1e"> 8562</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_WIDTH                     1u</span></div>
<div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad427cb4017543a93d2eff971fd9cf484"> 8563</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FOFCE_SHIFT))&amp;MCM_ISCR_FOFCE_MASK)</span></div>
<div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9fa9ddc6391e5958245ccd332ebcd575"> 8564</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_MASK                      0x8000000u</span></div>
<div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeeab14ab4de1fa7d2d9a5d2492730e74"> 8565</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_SHIFT                     27u</span></div>
<div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2ae528296c6c5159cee41e3119747486"> 8566</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_WIDTH                     1u</span></div>
<div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaefed2c22d18ff6a978f483063130af4a"> 8567</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FUFCE_SHIFT))&amp;MCM_ISCR_FUFCE_MASK)</span></div>
<div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad92657cd1980c03f0d15615a3c9f2989"> 8568</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_MASK                      0x10000000u</span></div>
<div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab9757207c9768c3f13461873bcb78d71"> 8569</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_SHIFT                     28u</span></div>
<div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae2b785f41bccc59fe7e4f269c41618bc"> 8570</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_WIDTH                     1u</span></div>
<div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7b39d47b04e6aaa6c7a4f80efe8e819f"> 8571</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIXCE_SHIFT))&amp;MCM_ISCR_FIXCE_MASK)</span></div>
<div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0dc0741a93b687a65f28c5a1e109ba6e"> 8572</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_MASK                      0x80000000u</span></div>
<div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga19c565ce09db7c0d22bf65f93d9aabfc"> 8573</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_SHIFT                     31u</span></div>
<div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2c8f6fee08319155b0438c9fbd5b7b9a"> 8574</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_WIDTH                     1u</span></div>
<div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga99c7d9843151186be126c062b32deb34"> 8575</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIDCE_SHIFT))&amp;MCM_ISCR_FIDCE_MASK)</span></div>
<div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="comment">/* PID Bit Fields */</span></div>
<div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga258efdcb0108c5e954d399d9a6e8883a"> 8577</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div>
<div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga579f075ec9afb3010ecf64eea087a04a"> 8578</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_SHIFT                        0u</span></div>
<div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga03f2c6871366f0c2e40b9ecebd7f264f"> 8579</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_WIDTH                        8u</span></div>
<div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6d4eaf3c8f87daf3e83324656d130eb6"> 8580</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div>
<div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga36f43d6467fbe16e5585829747471da9"> 8582</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div>
<div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4787ad168d88290f8da659a6b30e243d"> 8583</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0u</span></div>
<div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaec955cde35c5ee43206779bf8912670c"> 8584</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_WIDTH                     1u</span></div>
<div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad3ef6c52b02135ec94837bfcf71a800d"> 8585</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOREQ_SHIFT))&amp;MCM_CPO_CPOREQ_MASK)</span></div>
<div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga039f47e9952c17908e79eace8fd0139c"> 8586</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div>
<div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa9a8977b3a452ae07fb7ca851c5ee47e"> 8587</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1u</span></div>
<div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga63fef5e021a6fbe1dc13f54f1fb33681"> 8588</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_WIDTH                     1u</span></div>
<div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad02869a7082243f4250d7bf210e7c54a"> 8589</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOACK_SHIFT))&amp;MCM_CPO_CPOACK_MASK)</span></div>
<div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga154f71ae507ca3bac1e2c2a9dbd1dcd5"> 8590</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div>
<div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga369c1ed9bf00d8317ea868b2ea1b0572"> 8591</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2u</span></div>
<div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2e3118d797cb83cf679e05c3e41f7b65"> 8592</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_WIDTH                     1u</span></div>
<div class="line"><a name="l08593"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga67cd7144b5383315f372b397ddacc9a2"> 8593</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOWOI_SHIFT))&amp;MCM_CPO_CPOWOI_MASK)</span></div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">/* LMDR Bit Fields */</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6b4bbedc268df019ce179a0da555ad66"> 8595</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_MASK                        0xFu</span></div>
<div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga652817fc5147e489a850872b63634c3c"> 8596</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_SHIFT                       0u</span></div>
<div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6bfbf0993a9893a6941a0e5747b523ab"> 8597</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_WIDTH                       4u</span></div>
<div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6d618b914e614230327102d79eb2689c"> 8598</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_CF0_SHIFT))&amp;MCM_LMDR_CF0_MASK)</span></div>
<div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga70add19a577cb293d590287379657b40"> 8599</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_MASK                         0xE000u</span></div>
<div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabfe9a9cf1939c83977bb876da889d080"> 8600</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_SHIFT                        13u</span></div>
<div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4e26f5421263cd42390dccf576ade73e"> 8601</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_WIDTH                        3u</span></div>
<div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92bf621cfe76c2099be44e29b42b049b"> 8602</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_MT_SHIFT))&amp;MCM_LMDR_MT_MASK)</span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad6bca4fe5b0d6c93d0402a32f330e920"> 8603</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_MASK                       0x10000u</span></div>
<div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6aa9eeac5c6d4277fccef77fc9af8005"> 8604</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_SHIFT                      16u</span></div>
<div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8de52c5b99b4be04966c5f1cbcc6bcc8"> 8605</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_WIDTH                      1u</span></div>
<div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gade53708943c3394014d08ff619557fb8"> 8606</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LOCK_SHIFT))&amp;MCM_LMDR_LOCK_MASK)</span></div>
<div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga19a5d3018b65ae9f3e533efa161f6aee"> 8607</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_MASK                        0xE0000u</span></div>
<div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeeee0b95384b147e21264db2616bc291"> 8608</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_SHIFT                       17u</span></div>
<div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9f6d5cf1f8e6d509a18b6124d7e343dc"> 8609</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_WIDTH                       3u</span></div>
<div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga680ed57035b61ebea879529400cc39e6"> 8610</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_DPW_SHIFT))&amp;MCM_LMDR_DPW_MASK)</span></div>
<div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7bc782da6f76523c1b84183ae2617003"> 8611</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_MASK                         0xF00000u</span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87850bf15709e1509b0f6ade1c2c5329"> 8612</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_SHIFT                        20u</span></div>
<div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabdf84bcec8be259720ce0c368ad4abeb"> 8613</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_WIDTH                        4u</span></div>
<div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga594c37cff50a94c53c681071d19047be"> 8614</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_WY_SHIFT))&amp;MCM_LMDR_WY_MASK)</span></div>
<div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga499edfcef752304e4025803fbc817ae3"> 8615</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_MASK                       0xF000000u</span></div>
<div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga028d784479a0c22bdeaf19295109c507"> 8616</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_SHIFT                      24u</span></div>
<div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad9dfafd16e52564294d2cafe36a22dda"> 8617</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_WIDTH                      4u</span></div>
<div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga27650599682b399bda37cfa9d9ad9e15"> 8618</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZ_SHIFT))&amp;MCM_LMDR_LMSZ_MASK)</span></div>
<div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bb1eb16b4a45a7e1a19711614da2b28"> 8619</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_MASK                      0x10000000u</span></div>
<div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92b9e95b2ff87e25bbf12cc40224c8f5"> 8620</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_SHIFT                     28u</span></div>
<div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9adc1370b62aa8feb56b1824e74a7a6b"> 8621</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_WIDTH                     1u</span></div>
<div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf3ca851e1a24edef0d5684514f7a007e"> 8622</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZH_SHIFT))&amp;MCM_LMDR_LMSZH_MASK)</span></div>
<div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga08d5376bca91146592c1f0d9f2760eb7"> 8623</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_MASK                          0x80000000u</span></div>
<div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4337df7f7752240631cbbc940c05007b"> 8624</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_SHIFT                         31u</span></div>
<div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1322dfc9067a07218d9955ecf9aab0b9"> 8625</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_WIDTH                         1u</span></div>
<div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf8961ff106c4174d5ab34ed0e86a1fad"> 8626</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_V_SHIFT))&amp;MCM_LMDR_V_MASK)</span></div>
<div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="comment">/* LMDR2 Bit Fields */</span></div>
<div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga41b1fb278ed589b28179fb8e0543f59a"> 8628</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_MASK                       0xF0u</span></div>
<div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga34ec8ac43454ceef32391a36bc140876"> 8629</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_SHIFT                      4u</span></div>
<div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga89620921ceb31857651e004964e54d03"> 8630</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_WIDTH                      4u</span></div>
<div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae2c86508cdef62420f0053eb7d1f5487"> 8631</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_CF1_SHIFT))&amp;MCM_LMDR2_CF1_MASK)</span></div>
<div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5542b7172585a712ed1eeb16e0ab983b"> 8632</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_MASK                        0xE000u</span></div>
<div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa0a71d9dbdf9d20cd6fb61ae600ea334"> 8633</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_SHIFT                       13u</span></div>
<div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8f095317e44ac0632edd147885901fb1"> 8634</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_WIDTH                       3u</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab371f3421febbdbb2ea1feebca98ef61"> 8635</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_MT_SHIFT))&amp;MCM_LMDR2_MT_MASK)</span></div>
<div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0e8380d39457a485d12c03abb21516d6"> 8636</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_MASK                      0x10000u</span></div>
<div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gada964a719dc918c05895b0b2a61999ca"> 8637</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_SHIFT                     16u</span></div>
<div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga10415751aff35312a0213f7c6e1641f6"> 8638</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_WIDTH                     1u</span></div>
<div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9d206bb28525da483980ad8dea17b68a"> 8639</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LOCK_SHIFT))&amp;MCM_LMDR2_LOCK_MASK)</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga055e92101983e48f67f1ada31713ce7e"> 8640</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_MASK                       0xE0000u</span></div>
<div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2d1825da6c2f61cfee07358b8dd20024"> 8641</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_SHIFT                      17u</span></div>
<div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae6462adb066490cbd32db6b2fe5ce174"> 8642</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_WIDTH                      3u</span></div>
<div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaacc29a94a368c929e6afb36642a77e6e"> 8643</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_DPW_SHIFT))&amp;MCM_LMDR2_DPW_MASK)</span></div>
<div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab3bfc6842c9a6358c23fb75e5cde5136"> 8644</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_MASK                        0xF00000u</span></div>
<div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e16b5e4a8ba6e5b12be7104773ddfbf"> 8645</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_SHIFT                       20u</span></div>
<div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad80a385c9bd142c295c04ac8fdea723e"> 8646</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_WIDTH                       4u</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabc17b9828c29cd7bb64de7d679ca96a5"> 8647</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_WY_SHIFT))&amp;MCM_LMDR2_WY_MASK)</span></div>
<div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2c0ad78f2eb8724c2e41afcfda3b5f3f"> 8648</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_MASK                      0xF000000u</span></div>
<div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4b98a029d38458b64a63c30ee0d4b3b7"> 8649</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_SHIFT                     24u</span></div>
<div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa6897d72b3961471d4d7fd2e5adfc562"> 8650</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_WIDTH                     4u</span></div>
<div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4ad87828e9129e36ca269756a96c9787"> 8651</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LMSZ_SHIFT))&amp;MCM_LMDR2_LMSZ_MASK)</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga515aa84ebf0ffb5f6edb8cb22dee1ded"> 8652</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_MASK                     0x10000000u</span></div>
<div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9171d542e4639537bb68913a0655aa6c"> 8653</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_SHIFT                    28u</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c77d614a9c0fecde5e819c11537ad58"> 8654</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_WIDTH                    1u</span></div>
<div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga25ea20209b601dd854e4d0c7f9d93cbd"> 8655</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LMSZH_SHIFT))&amp;MCM_LMDR2_LMSZH_MASK)</span></div>
<div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac59a28149effabd63fd54ba85c90852a"> 8656</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_MASK                         0x80000000u</span></div>
<div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga84395c57b6016666d7625f66ce1020b5"> 8657</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_SHIFT                        31u</span></div>
<div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga35df7d7c3daa8d86b1a925c847fa9644"> 8658</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_WIDTH                        1u</span></div>
<div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga16476291871d77ec589ece33984f2fc8"> 8659</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_V_SHIFT))&amp;MCM_LMDR2_V_MASK)</span></div>
<div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="comment">/* LMPECR Bit Fields */</span></div>
<div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga561736a465ccdb1e5a16a5dd3efcc219"> 8661</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_MASK                    0x1u</span></div>
<div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0e334be6495512ace956cdd0671a4696"> 8662</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_SHIFT                   0u</span></div>
<div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4489ae2a0ec543ab045790a5276748e9"> 8663</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_WIDTH                   1u</span></div>
<div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bf38393a6c75d497d22fe9b3f9b214b"> 8664</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ERNCR_SHIFT))&amp;MCM_LMPECR_ERNCR_MASK)</span></div>
<div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae9c06c44c280a047fc00411bca6d5dae"> 8665</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_MASK                    0x100u</span></div>
<div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae4c144fd9fb14a9890380abd9fae5211"> 8666</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_SHIFT                   8u</span></div>
<div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1e935533d29b88232602a33e8f0aa0dc"> 8667</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_WIDTH                   1u</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga922423724c7b42d6501a48c5c12f02b5"> 8668</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ER1BR_SHIFT))&amp;MCM_LMPECR_ER1BR_MASK)</span></div>
<div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga685a436a99fd0b0b7198f5353ac150be"> 8669</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_MASK                     0x100000u</span></div>
<div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae04b76841030bd02f09fc4c858436891"> 8670</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_SHIFT                    20u</span></div>
<div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa0111247cfb9b77dba23e62da835ff56"> 8671</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_WIDTH                    1u</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeba487220ec8d8ffbb38611aec27f66d"> 8672</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ECPR_SHIFT))&amp;MCM_LMPECR_ECPR_MASK)</span></div>
<div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="comment">/* LMPEIR Bit Fields */</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga664f7f41f40a568b0f77419d480c982a"> 8674</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_MASK                      0xFFu</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8dfca9b0c1d036e051b81f9d8c991433"> 8675</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_SHIFT                     0u</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1147064e8e6c84180099494f416c5ed4"> 8676</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_WIDTH                     8u</span></div>
<div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8ae56a6aaa201189820ea50c73821568"> 8677</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_ENC_SHIFT))&amp;MCM_LMPEIR_ENC_MASK)</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga64b6317c04f75d0cac6388cf791933ee"> 8678</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_MASK                      0xFF00u</span></div>
<div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga11bfad928728aa0dd3b24d23777ab8c3"> 8679</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_SHIFT                     8u</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3301404049d812be942d8c9da4af2964"> 8680</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_WIDTH                     8u</span></div>
<div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga89c179c517d7528a395659e3cbff3f09"> 8681</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_E1B_SHIFT))&amp;MCM_LMPEIR_E1B_MASK)</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1cccc8666f233b6cc7f06baf46a01e5c"> 8682</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_MASK                       0xFF0000u</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1638e8e8e825b5fcf4627039c967239"> 8683</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_SHIFT                      16u</span></div>
<div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga45174e6b3ba9ece2c66b0ab40b43ed51"> 8684</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_WIDTH                      8u</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3912be8552494a0a9ca8c6e29110a345"> 8685</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_PE_SHIFT))&amp;MCM_LMPEIR_PE_MASK)</span></div>
<div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga48619a571f394a30bb62141c27713eae"> 8686</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_MASK                   0x1F000000u</span></div>
<div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga264c12c94e3fc01d3b00da639f29a0d9"> 8687</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_SHIFT                  24u</span></div>
<div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabf02c9396dbb9b9902d72ccbf799d86d"> 8688</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_WIDTH                  5u</span></div>
<div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae2225b035c8c4e257fb99749d4f9f0ab"> 8689</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_PEELOC_SHIFT))&amp;MCM_LMPEIR_PEELOC_MASK)</span></div>
<div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5cf4801a858c17f463ebe4d860cb3a60"> 8690</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_MASK                        0x80000000u</span></div>
<div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabeb90629bd954312f3e78aa9c448205f"> 8691</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_SHIFT                       31u</span></div>
<div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga73e445096ed5fed69ab6d0fffe37fb48"> 8692</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_WIDTH                       1u</span></div>
<div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaceaabee30d32c66b0b06125adcf08db0"> 8693</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_V_SHIFT))&amp;MCM_LMPEIR_V_MASK)</span></div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="comment">/* LMFAR Bit Fields */</span></div>
<div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1f8d3d5c4f7a99629b4d6c514658a7f8"> 8695</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8450c1c0955eb665c9044a2c85843e9d"> 8696</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_SHIFT                    0u</span></div>
<div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2e93faafbd3cbee84ad2ecdf74e0293f"> 8697</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_WIDTH                    32u</span></div>
<div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa03d991b3f106c3853189d2521a082d6"> 8698</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFAR_EFADD_SHIFT))&amp;MCM_LMFAR_EFADD_MASK)</span></div>
<div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="comment">/* LMFATR Bit Fields */</span></div>
<div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0ff1766edd9611e9ea3d1b04b5c970c7"> 8700</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_MASK                   0xFu</span></div>
<div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabb65f29c8c3e51c4fe39d2558331031a"> 8701</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_SHIFT                  0u</span></div>
<div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga30e09af874115854a89b147d35b9c3c8"> 8702</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_WIDTH                  4u</span></div>
<div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga122516af79727580107f1fbd976cfa44"> 8703</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFPRT_SHIFT))&amp;MCM_LMFATR_PEFPRT_MASK)</span></div>
<div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaed6394a3013b664055b8b3c679b2fbb1"> 8704</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_MASK                  0x70u</span></div>
<div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadfe9a03824e015b56002858fc463daa3"> 8705</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_SHIFT                 4u</span></div>
<div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga02689ee1ebf8b1f02abcb4e1aa63207e"> 8706</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga302586e7663dd692cb225e5c7dec7db9"> 8707</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFSIZE_SHIFT))&amp;MCM_LMFATR_PEFSIZE_MASK)</span></div>
<div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga190885f8b6a308c631b838227aa6d0eb"> 8708</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_MASK                     0x80u</span></div>
<div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac1390f5f4057ac8c3614600e2d4e96e2"> 8709</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_SHIFT                    7u</span></div>
<div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c789814136f9280e7165753f90e363b"> 8710</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_WIDTH                    1u</span></div>
<div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5afcb168a4ee33c6188e3a4e22764b9f"> 8711</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFW_SHIFT))&amp;MCM_LMFATR_PEFW_MASK)</span></div>
<div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9c36f272ad22176db6bd56b1c6e1cb0b"> 8712</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_MASK                   0xFF00u</span></div>
<div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga59caf75f9d4512946876dae47306f9a5"> 8713</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_SHIFT                  8u</span></div>
<div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1aea9ccbbcb160fbe1c28f113c30870c"> 8714</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_WIDTH                  8u</span></div>
<div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1605e48d5eff079231c7e20f979f826e"> 8715</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFMST_SHIFT))&amp;MCM_LMFATR_PEFMST_MASK)</span></div>
<div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87bf4c042fe7bca737f287535a47d335"> 8716</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_MASK                      0x80000000u</span></div>
<div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga56799674a0d78c08d92bd8a978d33f31"> 8717</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_SHIFT                     31u</span></div>
<div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga69eec647bf8030b3dce3bca655379329"> 8718</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_WIDTH                     1u</span></div>
<div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2d63c7b41e4d0f345eed02f4607224b5"> 8719</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_OVR_SHIFT))&amp;MCM_LMFATR_OVR_MASK)</span></div>
<div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="comment">/* LMFDHR Bit Fields */</span></div>
<div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaed4ca1481eca58cfe7674aef93d86b15"> 8721</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e78daf3a59aea8d525ed8cd1c6fcdb5"> 8722</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_SHIFT                   0u</span></div>
<div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga41df8846755899a62a0fd362f544602c"> 8723</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_WIDTH                   32u</span></div>
<div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga29784d983ef7c35904e86114cb1ffbb6"> 8724</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDHR_PEFDH_SHIFT))&amp;MCM_LMFDHR_PEFDH_MASK)</span></div>
<div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="comment">/* LMFDLR Bit Fields */</span></div>
<div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga73861c6c6b514edbbc49f17c66fb2b79"> 8726</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga69fbce98107651562fae6eaa8be47f57"> 8727</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_SHIFT                   0u</span></div>
<div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga072ce9ed88f8676597dce821f8512a43"> 8728</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_WIDTH                   32u</span></div>
<div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4613f1eaa07359a84f7a997ef6fe678c"> 8729</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDLR_PEFDL_SHIFT))&amp;MCM_LMFDLR_PEFDL_MASK)</span></div>
<div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div>
<div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160; </div>
<div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160; </div>
<div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160; </div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div>
<div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160; </div>
<div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6"> 8752</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EDR_COUNT                        5u</span></div>
<div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7"> 8753</a></span>&#160;<span class="preprocessor">#define MPU_RGD_COUNT                            16u</span></div>
<div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890"> 8754</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_COUNT                         16u</span></div>
<div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160; </div>
<div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html"> 8757</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#afb421388460a6f91dc5a6a192d886912"> 8758</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#afb421388460a6f91dc5a6a192d886912">CESR</a>;                              </div>
<div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#af18bafaac3b2ce682652a0ce35d863c5"> 8759</a></span>&#160;       uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#aaafc8f097baa38e6a29b751eb0b97316"> 8761</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#aaafc8f097baa38e6a29b751eb0b97316">EAR</a>;                               </div>
<div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#aaec2dafc0fa1bdd2c7bd75d2eb12dbef"> 8764</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#aaec2dafc0fa1bdd2c7bd75d2eb12dbef">EDR</a>;                               </div>
<div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a64c17130a099b1cbb24c0adb4bab2b5d"> 8767</a></span>&#160;  } EAR_EDR[<a class="code" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a>];</div>
<div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#aed973faccea151edaf3bdaa2664da441"> 8768</a></span>&#160;       uint8_t RESERVED_1[968];</div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x400, array step: 0x10 */</span></div>
<div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a821a0a45a9a29769080940eebb8550d9"> 8770</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a821a0a45a9a29769080940eebb8550d9">WORD0</a>;                             </div>
<div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a9092b2359729c2cbd906dfff0471d867"> 8771</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a9092b2359729c2cbd906dfff0471d867">WORD1</a>;                             </div>
<div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a1a3df8d262252d9074e7dc83f0015ecd"> 8772</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a1a3df8d262252d9074e7dc83f0015ecd">WORD2</a>;                             </div>
<div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a2d9c0e16e7e72a49e3b4dc786d3e4d72"> 8773</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a2d9c0e16e7e72a49e3b4dc786d3e4d72">WORD3</a>;                             </div>
<div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a323edd9a75bba789e576896ca6f6fb8f"> 8774</a></span>&#160;  } RGD[<a class="code" href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7">MPU_RGD_COUNT</a>];</div>
<div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#ad345eafffc6e218c60358a67c541ee16"> 8775</a></span>&#160;       uint8_t RESERVED_2[768];</div>
<div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#acb1a6751f4f7e9d7920b6b2db9ad8713"> 8776</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[<a class="code" href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890">MPU_RGDAAC_COUNT</a>];          </div>
<div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0"> 8779</a></span>&#160;} <a class="code" href="struct_m_p_u___type.html">MPU_Type</a>, *<a class="code" href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a>;</div>
<div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160; </div>
<div class="line"><a name="l08782"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gacb2ba9cd393ca45929e4c8062616ce4b"> 8782</a></span>&#160;<span class="preprocessor">#define MPU_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160; </div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160; </div>
<div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 8787</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div>
<div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 8789</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div>
<div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga05c682e671650e23a7103fb69e46ce86"> 8791</a></span>&#160;<span class="preprocessor">#define MPU_BASE_ADDRS                           { MPU_BASE }</span></div>
<div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga78460c4504e0b1effc8715d3fdb92f25"> 8793</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTRS                            { MPU }</span></div>
<div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160; </div>
<div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="comment">   -- MPU Register Masks</span></div>
<div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160; </div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div>
<div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97170048bb44b005879eac9ef8db2c14"> 8805</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div>
<div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga78bad194c9de3bebb9eba101cf58c613"> 8806</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0u</span></div>
<div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac8fe1520a1f4f40270e52c9a84276272"> 8807</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_WIDTH                       1u</span></div>
<div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7712191b44fee8502ff7273744bd666b"> 8808</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_VLD_SHIFT))&amp;MPU_CESR_VLD_MASK)</span></div>
<div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab2bc6f6060eddc0403a79f7f5e31f270"> 8809</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div>
<div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30493ea4dcacc6d2bf116459dd57362e"> 8810</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8u</span></div>
<div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae42ef1fc60e44cc35ad16fe0f20f698b"> 8811</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_WIDTH                      4u</span></div>
<div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5e4ddcc102a418d506925d0da3bc09e6"> 8812</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div>
<div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadfa15098e24cc47d3c919a4a50702050"> 8813</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div>
<div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3c9da72b898ef6552faa993528e58157"> 8814</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12u</span></div>
<div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga51cacc92ece921f5b9f2c1361b7e0a5b"> 8815</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_WIDTH                       4u</span></div>
<div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae987eb818110ba76cae0547cc549fa92"> 8816</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div>
<div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac91de83bf386f4896d634b4283e3ac12"> 8817</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div>
<div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e19f94c8fa7c703ae194f8df2920795"> 8818</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16u</span></div>
<div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4f7ca730eba416c8f2f3a182e2a0098a"> 8819</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_WIDTH                       4u</span></div>
<div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga22915a55b129ed8fc33ede59c0b25601"> 8820</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div>
<div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3b75f59f00552c900702f9321a4de552"> 8821</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4_MASK                     0x8000000u</span></div>
<div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga999151b7f4127a463ec939941d0a2689"> 8822</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4_SHIFT                    27u</span></div>
<div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7ad127fbff8856b4903b2407d606a646"> 8823</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4_WIDTH                    1u</span></div>
<div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga95b587148b4b13685260d2ff457aa26c"> 8824</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR4_SHIFT))&amp;MPU_CESR_SPERR4_MASK)</span></div>
<div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac840b157b64a5ef01482fa3ec614e749"> 8825</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_MASK                     0x10000000u</span></div>
<div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41bd767ca4eb6b2595edf531fd008467"> 8826</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_SHIFT                    28u</span></div>
<div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga029dae2b895d9c03195bc39635a4dcb1"> 8827</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_WIDTH                    1u</span></div>
<div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8c19619b050dfd76a28e9eaba512a168"> 8828</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR3_SHIFT))&amp;MPU_CESR_SPERR3_MASK)</span></div>
<div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga10edf7a23695f1143a3d48bc97fdcb0f"> 8829</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_MASK                     0x20000000u</span></div>
<div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4c9b003562c6d55fdb393f87d2fbddda"> 8830</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_SHIFT                    29u</span></div>
<div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac3b8e1214afb4a7ba3dd647e4fbe07d4"> 8831</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_WIDTH                    1u</span></div>
<div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga68b30c2b13ded3347f7a8d9292fcdc2a"> 8832</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR2_SHIFT))&amp;MPU_CESR_SPERR2_MASK)</span></div>
<div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga03f2f952282532e621cb8a12890733db"> 8833</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_MASK                     0x40000000u</span></div>
<div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41d4b57d2b1e6b741f3de85a3039d21a"> 8834</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_SHIFT                    30u</span></div>
<div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga25991684ac4338444fb70f5abe74e2b6"> 8835</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_WIDTH                    1u</span></div>
<div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga456d28bc86daf2d1c7b770ea327bcd66"> 8836</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR1_SHIFT))&amp;MPU_CESR_SPERR1_MASK)</span></div>
<div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae2d5159b50a590a3ce93d2cc29d978ca"> 8837</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_MASK                     0x80000000u</span></div>
<div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga270eeff45b3cfe604422065850cd8f1d"> 8838</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_SHIFT                    31u</span></div>
<div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga782e9e6fc9f1764ff789c0b555fe7900"> 8839</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_WIDTH                    1u</span></div>
<div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2758712f30bb0265591459d1394e796a"> 8840</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR0_SHIFT))&amp;MPU_CESR_SPERR0_MASK)</span></div>
<div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div>
<div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fec46c3866c88337f8ee0639c8d81b5"> 8842</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2bbd867e08b8ad2b609ab33a558e501c"> 8843</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0u</span></div>
<div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3549d2c11f3ee7b972b4f2b4b8005ccb"> 8844</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_WIDTH                      32u</span></div>
<div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga574a5bbf274f8184032844f9a9257597"> 8845</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div>
<div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div>
<div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga469d59f7f1a51f8d7041b2404a246fb6"> 8847</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div>
<div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga927ea9ae9756926304a7199714ee646a"> 8848</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0u</span></div>
<div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad73a48b4d85db769bc9364e8bf79c741"> 8849</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_WIDTH                        1u</span></div>
<div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5eacd270baed26e57386e1517218c589"> 8850</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_ERW_SHIFT))&amp;MPU_EDR_ERW_MASK)</span></div>
<div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92ec1bda4da654cec287d9c1bfadd4e7"> 8851</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div>
<div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac76941d0d78453dcab7b06fc204a1abb"> 8852</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1u</span></div>
<div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf8084b95f0a2fcbf9d7ad88e480e84c5"> 8853</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_WIDTH                      3u</span></div>
<div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3d8e0af02c0fc96347a27875ab672f5b"> 8854</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div>
<div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga57901086814557690f671d195d886423"> 8855</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div>
<div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad27c9ef1ae37201a6c16976311c5e1b3"> 8856</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4u</span></div>
<div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafa40e6db11e3c4cd78ab342939528479"> 8857</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_WIDTH                        4u</span></div>
<div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4d47da64a0139aeb64144967f3b60cfe"> 8858</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div>
<div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga37328927ec3b6c036e4091cba2631af7"> 8859</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_MASK                        0xFF00u</span></div>
<div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0cc03b3e200e7c9c27b3731305e7a007"> 8860</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_SHIFT                       8u</span></div>
<div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf571707a4636ba6f35fef733bb1ba24b"> 8861</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_WIDTH                       8u</span></div>
<div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaba736292ab88b785970999d517661f14"> 8862</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EPID_SHIFT))&amp;MPU_EDR_EPID_MASK)</span></div>
<div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga68e110ced075e97030f5c5a2f0cda968"> 8863</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div>
<div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac82a810678a3390409319ea636e93d84"> 8864</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16u</span></div>
<div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga815636f6aba5703d2962026ef4a024b4"> 8865</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_WIDTH                       16u</span></div>
<div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac85ecc9802951a4346e15eb35e3f4f49"> 8866</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div>
<div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="comment">/* RGD_WORD0 Bit Fields */</span></div>
<div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6b1fcaba537c1e1ec17f439d00f9c7db"> 8868</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_MASK               0xFFFFFFE0u</span></div>
<div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga59c2f8f766906f3821403785f6bbaee9"> 8869</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_SHIFT              5u</span></div>
<div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf9808046beac3bce1ceafb83d925af97"> 8870</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_WIDTH              27u</span></div>
<div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga827461b2679e23d1a360e84be475e553"> 8871</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD0_SRTADDR_SHIFT))&amp;MPU_RGD_WORD0_SRTADDR_MASK)</span></div>
<div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;<span class="comment">/* RGD_WORD1 Bit Fields */</span></div>
<div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafad1483ae81099bdfb6adc10e1519239"> 8873</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_MASK               0xFFFFFFE0u</span></div>
<div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4eda27feee181afc86c63909a12a0a6"> 8874</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_SHIFT              5u</span></div>
<div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga020ca65575069d65c0f7d86fe86fa5f4"> 8875</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_WIDTH              27u</span></div>
<div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga47284aaa3cf37a4dc9acbfd652baa6c0"> 8876</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD1_ENDADDR_SHIFT))&amp;MPU_RGD_WORD1_ENDADDR_MASK)</span></div>
<div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="comment">/* RGD_WORD2 Bit Fields */</span></div>
<div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8478ff989becd05d1d05aab488403b71"> 8878</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_MASK                  0x7u</span></div>
<div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaec21dea16aebd81764999292a0d4f439"> 8879</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_SHIFT                 0u</span></div>
<div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3d917cd5d883b8c9d4b4c60c925ec402"> 8880</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_WIDTH                 3u</span></div>
<div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2203d1e9e6c6356c085a8ef10bf901ea"> 8881</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0UM_SHIFT))&amp;MPU_RGD_WORD2_M0UM_MASK)</span></div>
<div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7d42bba4e2c351c0e276b7d8bd609e00"> 8882</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_MASK                  0x18u</span></div>
<div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4f40c80fe89ff6a2823689c0bf82f6b5"> 8883</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_SHIFT                 3u</span></div>
<div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga205f59904faedf1ae9a761bbc3e0cc36"> 8884</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_WIDTH                 2u</span></div>
<div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadb37685ef6222e99ff167f31c11e8bfa"> 8885</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0SM_SHIFT))&amp;MPU_RGD_WORD2_M0SM_MASK)</span></div>
<div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga180316b35a926d56d16486a45d8f88dc"> 8886</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_MASK                  0x20u</span></div>
<div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf6b837628581d35a2294ee24170dac55"> 8887</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_SHIFT                 5u</span></div>
<div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab3e6174fd852961363f3420ca07034f7"> 8888</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_WIDTH                 1u</span></div>
<div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7cc766f64d958f30787da59b8347f4e7"> 8889</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0PE_SHIFT))&amp;MPU_RGD_WORD2_M0PE_MASK)</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1618dc3fdf46b1ea02334f31b2a4986b"> 8890</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_MASK                  0x1C0u</span></div>
<div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7892bf1541bafc1c21452503da4eac20"> 8891</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_SHIFT                 6u</span></div>
<div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9201c299d1d80d92f422324c6ce1f709"> 8892</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_WIDTH                 3u</span></div>
<div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad4ffbddf988aa65cea3fb00314541a97"> 8893</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1UM_SHIFT))&amp;MPU_RGD_WORD2_M1UM_MASK)</span></div>
<div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf0b46a68fc5c19fe8d6056c004a888e6"> 8894</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_MASK                  0x600u</span></div>
<div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fab30c9747bd252305d7a8d78af8cdb"> 8895</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_SHIFT                 9u</span></div>
<div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab54cf7374367825de9f4350746e9b4af"> 8896</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_WIDTH                 2u</span></div>
<div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gacf1e434874afed922519452fa70e50de"> 8897</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1SM_SHIFT))&amp;MPU_RGD_WORD2_M1SM_MASK)</span></div>
<div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97097f7dbed1f7b70d012dcbe24488e7"> 8898</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_MASK                  0x800u</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga89942bee05cb8cb9a10b0f2692b53fc7"> 8899</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_SHIFT                 11u</span></div>
<div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32873617266e3073d5689bb9b49159dd"> 8900</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_WIDTH                 1u</span></div>
<div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga975d67c919218f36bcac3ebe2a62bf32"> 8901</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1PE_SHIFT))&amp;MPU_RGD_WORD2_M1PE_MASK)</span></div>
<div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga257420f92c5fe0750f05335dcade4913"> 8902</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_MASK                  0x7000u</span></div>
<div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6b1ab5f76d3c10afb81f40f553b50ccb"> 8903</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_SHIFT                 12u</span></div>
<div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30c7d6ee7814f609a400713af013c648"> 8904</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_WIDTH                 3u</span></div>
<div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6388bf8831d3ab8e2a41de1e4af55db1"> 8905</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2UM_SHIFT))&amp;MPU_RGD_WORD2_M2UM_MASK)</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6541c4d3e3c9a8b8adde68d3bd9f1857"> 8906</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_MASK                  0x18000u</span></div>
<div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac01aa700ccb82ee74f0026d9c8835e8a"> 8907</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_SHIFT                 15u</span></div>
<div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga299aa9970cf6eb65626ab12424593a86"> 8908</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_WIDTH                 2u</span></div>
<div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad1fdc1a5e75971c9a040f12a532fd395"> 8909</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2SM_SHIFT))&amp;MPU_RGD_WORD2_M2SM_MASK)</span></div>
<div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga500b8513635da1f6907f9d904d2ce35d"> 8910</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_MASK                  0x1C0000u</span></div>
<div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga61abfc30859d283d9d7d4cc186b96c86"> 8911</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_SHIFT                 18u</span></div>
<div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga89d09acb7875cd45103bdad330a54a7e"> 8912</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_WIDTH                 3u</span></div>
<div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga903fc2f8edb0efbb36d7390f236f20d5"> 8913</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3UM_SHIFT))&amp;MPU_RGD_WORD2_M3UM_MASK)</span></div>
<div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga075d47525b32f20b69cb0b4b2a54147a"> 8914</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_MASK                  0x600000u</span></div>
<div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae27d8f7e40fc325f90dddeea8f18c5cd"> 8915</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_SHIFT                 21u</span></div>
<div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5aea1d1d39b3f10db9e288d7c7b9514c"> 8916</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_WIDTH                 2u</span></div>
<div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7e3fbdd5bb1da4998213338b88c65f09"> 8917</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3SM_SHIFT))&amp;MPU_RGD_WORD2_M3SM_MASK)</span></div>
<div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac63876858fd4a751d98b218702deffb8"> 8918</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_MASK                  0x1000000u</span></div>
<div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac01bc7cfaaf82d0300f9906e6c443c1e"> 8919</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_SHIFT                 24u</span></div>
<div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga948f8d0ff22c70abf14fad7e513c7813"> 8920</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_WIDTH                 1u</span></div>
<div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gacdf4199fbacacc507fae85a1f0ad51a3"> 8921</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4WE_SHIFT))&amp;MPU_RGD_WORD2_M4WE_MASK)</span></div>
<div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad07b830945eee33843767ee8013438c2"> 8922</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_MASK                  0x2000000u</span></div>
<div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaef121b700e07f93822184f4f7304a355"> 8923</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_SHIFT                 25u</span></div>
<div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga15dba25c10614888d380b0af65853a18"> 8924</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_WIDTH                 1u</span></div>
<div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8f07493c6d476ab3b0ccf8ec3d26e1fa"> 8925</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4RE_SHIFT))&amp;MPU_RGD_WORD2_M4RE_MASK)</span></div>
<div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga00f9c7f18ddeeca22383bbd3b34f6b3a"> 8926</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_MASK                  0x4000000u</span></div>
<div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab6791e229c9d398bf939e0eef275cc04"> 8927</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_SHIFT                 26u</span></div>
<div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga940f0b340d70db82246f5e0cb6fd575f"> 8928</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_WIDTH                 1u</span></div>
<div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3872857df0843bd0e0a8fc6161377ed2"> 8929</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5WE_SHIFT))&amp;MPU_RGD_WORD2_M5WE_MASK)</span></div>
<div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga446d72ca3f60c60c15c6d9d23bc3741a"> 8930</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_MASK                  0x8000000u</span></div>
<div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4aa63246fcf19ef5e1c1bb4734d55e2e"> 8931</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_SHIFT                 27u</span></div>
<div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf5f75698de3dcdc41317802946925170"> 8932</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_WIDTH                 1u</span></div>
<div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69ccb57ef0cbc237d9efd7e31f80b427"> 8933</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5RE_SHIFT))&amp;MPU_RGD_WORD2_M5RE_MASK)</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafddcbcceeb501ff708e4a707c3fcdd60"> 8934</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_MASK                  0x10000000u</span></div>
<div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4ab36612dcc9c3ce4e4ee109515cdf3e"> 8935</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_SHIFT                 28u</span></div>
<div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac8c43b76ed7615c0c8e129d056699665"> 8936</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_WIDTH                 1u</span></div>
<div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga59b7d3024226ae2b042841fa06bfdede"> 8937</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6WE_SHIFT))&amp;MPU_RGD_WORD2_M6WE_MASK)</span></div>
<div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga70e08a06bd945aa9e4d5f9f8f46b0d38"> 8938</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_MASK                  0x20000000u</span></div>
<div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf0e2f44435f3855c91c2e1c765c091e2"> 8939</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_SHIFT                 29u</span></div>
<div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadc0a4bf9d49762a649c410c74ab52a18"> 8940</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_WIDTH                 1u</span></div>
<div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad04e3540e266b5016167b54505a0a53a"> 8941</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6RE_SHIFT))&amp;MPU_RGD_WORD2_M6RE_MASK)</span></div>
<div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga47816fef62c8b9085b723b3d1f54f8ff"> 8942</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_MASK                  0x40000000u</span></div>
<div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga370726afca911541c8fbcfa3258a2ebf"> 8943</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_SHIFT                 30u</span></div>
<div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga40bf339dba3a67fa3dcba1d428aa998c"> 8944</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_WIDTH                 1u</span></div>
<div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafd39c91ea6a0b7be9856d44415b70792"> 8945</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7WE_SHIFT))&amp;MPU_RGD_WORD2_M7WE_MASK)</span></div>
<div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga55282b9cb58826b52122dd7e2b38e92c"> 8946</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_MASK                  0x80000000u</span></div>
<div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga295e145ccbd14a3983292db7e9090365"> 8947</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_SHIFT                 31u</span></div>
<div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac4cc70536bc80b10e81bb52f323a3fb5"> 8948</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_WIDTH                 1u</span></div>
<div class="line"><a name="l08949"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac420876cce2116b5787fe39dcffa29d0"> 8949</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7RE_SHIFT))&amp;MPU_RGD_WORD2_M7RE_MASK)</span></div>
<div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="comment">/* RGD_WORD3 Bit Fields */</span></div>
<div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafc7d14fc9b4231422e09987c08716730"> 8951</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_MASK                   0x1u</span></div>
<div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8c5da0505d4ed99db81afb825c520be7"> 8952</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_SHIFT                  0u</span></div>
<div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6a68fb464eecee29eed7fc5d6d13277b"> 8953</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_WIDTH                  1u</span></div>
<div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2b6c8d8524121a277e5af35ee9983802"> 8954</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_VLD_SHIFT))&amp;MPU_RGD_WORD3_VLD_MASK)</span></div>
<div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7b7562ea27d1d2e84936c2939a776d79"> 8955</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_MASK               0xFF0000u</span></div>
<div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7a2548508907fb593c7bfd22d33cac52"> 8956</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_SHIFT              16u</span></div>
<div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66bbd2805b4c117ddfd36f1a759157e0"> 8957</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_WIDTH              8u</span></div>
<div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaef05a93ebf06d9bee5ca93a02fde7ce6"> 8958</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PIDMASK_SHIFT))&amp;MPU_RGD_WORD3_PIDMASK_MASK)</span></div>
<div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5bcbefc68f4fce631dac36b20f0bae3d"> 8959</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad1fb0264270e2dc34a7ead5f2a34aad1"> 8960</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_SHIFT                  24u</span></div>
<div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac201fc3cbe3e7eefea90fd9ef516d0d7"> 8961</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_WIDTH                  8u</span></div>
<div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e05cfaa43ad547c5dca847d990845cc"> 8962</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PID_SHIFT))&amp;MPU_RGD_WORD3_PID_MASK)</span></div>
<div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div>
<div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4855af22b69592db90ae0eef06608fc"> 8964</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div>
<div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ba290e2151d652e653e23a97738b1e5"> 8965</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0u</span></div>
<div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga81a476da1cef276770ba2eb0f9789dea"> 8966</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_WIDTH                    3u</span></div>
<div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2f421e9034b369fd97dae1de41e03a5c"> 8967</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div>
<div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gada28730c0d3bd624b681e09a736c120e"> 8968</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div>
<div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadad72890c36bcb3eea5e72c8f95af64a"> 8969</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3u</span></div>
<div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaae7bcc9c42a939aca3c2eb3733717727"> 8970</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_WIDTH                    2u</span></div>
<div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac319d89383bf9f0de908508542fea331"> 8971</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div>
<div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9971bc4d5380405e3dfc5406f198467f"> 8972</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_MASK                     0x20u</span></div>
<div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaefb6130bf565012a5a2ed7137d9f2b11"> 8973</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_SHIFT                    5u</span></div>
<div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga12874c318fad025d8af63b0d1a836e1c"> 8974</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_WIDTH                    1u</span></div>
<div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf1f375d4f8ccfe199a7eaa3f12d37219"> 8975</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0PE_SHIFT))&amp;MPU_RGDAAC_M0PE_MASK)</span></div>
<div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9c612a4add9fc4bd1e8866fe06d5a0f0"> 8976</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div>
<div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab78a3ecaa69ce9b7a985e4efa7b4620d"> 8977</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6u</span></div>
<div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4be2602b3667c4165b8824d3f39353ae"> 8978</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_WIDTH                    3u</span></div>
<div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0d79bb99181801ac26d748c60f15b7eb"> 8979</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div>
<div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae1b8caa92c79f5d2c8063322a5648949"> 8980</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div>
<div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa7b953ee18610f335e223411d85d8cfa"> 8981</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9u</span></div>
<div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga52f81abf1c3faa67492f256a2d872b3a"> 8982</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_WIDTH                    2u</span></div>
<div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4637a5f46bf91983c81b2242ff27c19d"> 8983</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div>
<div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9943b4e0d9ec5824c79a4e8b3bad623c"> 8984</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_MASK                     0x800u</span></div>
<div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4e5a6355ee05c02aa02393db9a418318"> 8985</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_SHIFT                    11u</span></div>
<div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf4c368d7931808e0811bf9ebf06683d6"> 8986</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_WIDTH                    1u</span></div>
<div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga354805d0635bbcd037730270b4771c89"> 8987</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1PE_SHIFT))&amp;MPU_RGDAAC_M1PE_MASK)</span></div>
<div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8d7b4cc87aa01ac1fc57eee990df39c7"> 8988</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div>
<div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1d5c046770993c99be4542472930ca76"> 8989</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12u</span></div>
<div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gade477cadb27346b36b41ebb8a8b97a7e"> 8990</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_WIDTH                    3u</span></div>
<div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae2624802b0f6612197ae07aad8864b66"> 8991</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div>
<div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6add3ff0b896e284766090212deee537"> 8992</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div>
<div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ad37821b5be6daf16f1a497562a34e8"> 8993</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15u</span></div>
<div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gabfe8f525df5ca206e036f8a16d21c7aa"> 8994</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_WIDTH                    2u</span></div>
<div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga143287bba1d7668b4c1fa76a2493afd3"> 8995</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div>
<div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf2452a83e10e064460faa1161376e227"> 8996</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div>
<div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64ad669637020d4ed932759c5018a1a"> 8997</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18u</span></div>
<div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga38812cda5ff6d9c7f7798173e4d59a6f"> 8998</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_WIDTH                    3u</span></div>
<div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga76fc460cd33e038041b5a57af773d35c"> 8999</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div>
<div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae5e6d54ab5d669ec57740a22ea1a9840"> 9000</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div>
<div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2100b16ac6437948090913ee54184df6"> 9001</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21u</span></div>
<div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69b712fdb502c9ad49297a60f77e2344"> 9002</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_WIDTH                    2u</span></div>
<div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa774f8f68a43dac17f60bc8572fb5b4f"> 9003</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div>
<div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga83e0fd88964bf881fff84ec5148be122"> 9004</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div>
<div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab956bade9f6a200c49007ae0385b5838"> 9005</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24u</span></div>
<div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga035052d6243394375269079c3491e3f5"> 9006</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_WIDTH                    1u</span></div>
<div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga664488dcab9e2729c29d8ec71797367f"> 9007</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4WE_SHIFT))&amp;MPU_RGDAAC_M4WE_MASK)</span></div>
<div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga19bff0a0a5537826851816728dbe1845"> 9008</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div>
<div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2396d0d3aa02d1ce7d63b375306171db"> 9009</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25u</span></div>
<div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67893b07ef55b617c7e9fa68aecf2019"> 9010</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_WIDTH                    1u</span></div>
<div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf146a6c9576bfad37efb529547eaa3ae"> 9011</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4RE_SHIFT))&amp;MPU_RGDAAC_M4RE_MASK)</span></div>
<div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9a15b77ff19841d163202e5f08e59941"> 9012</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div>
<div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32b48238ec363343bb84eb701503ac64"> 9013</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26u</span></div>
<div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3955a5be90996389b026470fe0915b87"> 9014</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_WIDTH                    1u</span></div>
<div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga664dd068b9a4cde513af5bad0f8f1290"> 9015</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5WE_SHIFT))&amp;MPU_RGDAAC_M5WE_MASK)</span></div>
<div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96965e716b1fba479c7903a5ae64e305"> 9016</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div>
<div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga80db0bdec596e5f2ae168cf02b3e68d0"> 9017</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27u</span></div>
<div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7a5b1dda5c2363fe2a0ef64559062b9e"> 9018</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_WIDTH                    1u</span></div>
<div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaae235d7a57adae39649afbc21a9ff657"> 9019</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5RE_SHIFT))&amp;MPU_RGDAAC_M5RE_MASK)</span></div>
<div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga675c429d4b18a11c7dd4d6f81e8fec4b"> 9020</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div>
<div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67ade60c5f10bf98e10770b8af8d2a87"> 9021</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28u</span></div>
<div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8da77733c0c74021ddbc36e9730487bb"> 9022</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_WIDTH                    1u</span></div>
<div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7727a51c45dc4888b70bdee30a1b3210"> 9023</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6WE_SHIFT))&amp;MPU_RGDAAC_M6WE_MASK)</span></div>
<div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga520ccd7afefe94f2c563302f3996dbe3"> 9024</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div>
<div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0166b93dc6445dac1d73289ecdb8eda1"> 9025</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29u</span></div>
<div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafbf66b356c9cf5c674088a5d7bb43444"> 9026</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_WIDTH                    1u</span></div>
<div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1899ae155d55990f8fcb533cf9c3850d"> 9027</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6RE_SHIFT))&amp;MPU_RGDAAC_M6RE_MASK)</span></div>
<div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae26a39c4f03a041788d55172d23c277a"> 9028</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div>
<div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa8390e90127f6bfa83f10b5987ac2ec7"> 9029</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30u</span></div>
<div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1f33d19ac93030f2b84b67c63214b402"> 9030</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_WIDTH                    1u</span></div>
<div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga15374a42f92b48b9b609331b5fc7dba4"> 9031</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7WE_SHIFT))&amp;MPU_RGDAAC_M7WE_MASK)</span></div>
<div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga91e2f6e31b038f7103f4824968045be5"> 9032</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div>
<div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca22b48cd61a2b77f11fd0d41b0e475"> 9033</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31u</span></div>
<div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga911856ccc7e4186926026e5bc632dc08"> 9034</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_WIDTH                    1u</span></div>
<div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga28fd62688aa1d5e67f7d8fc60447cd4f"> 9035</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7RE_SHIFT))&amp;MPU_RGDAAC_M7RE_MASK)</span></div>
<div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div>
<div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160; </div>
<div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160; <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160; </div>
<div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160; </div>
<div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="comment">   -- MSCM Peripheral Access Layer</span></div>
<div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160; </div>
<div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7"> 9058</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_COUNT                         3u</span></div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160; </div>
<div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html"> 9061</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ab4ad6c3608179f3c357861097a04181f"> 9062</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ab4ad6c3608179f3c357861097a04181f">CPxTYPE</a>;                           </div>
<div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#abcfc4c8014b0c236a6f1fd57692cc634"> 9063</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#abcfc4c8014b0c236a6f1fd57692cc634">CPxNUM</a>;                            </div>
<div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a743c21437d85e3367d4c2792bf9dd95a"> 9064</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a743c21437d85e3367d4c2792bf9dd95a">CPxMASTER</a>;                         </div>
<div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aca9f67c7b66784c6ba24fae5f63d8549"> 9065</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#aca9f67c7b66784c6ba24fae5f63d8549">CPxCOUNT</a>;                          </div>
<div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a531934e3dbd86b73de6e29ece503f699"> 9066</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a531934e3dbd86b73de6e29ece503f699">CPxCFG0</a>;                           </div>
<div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a66c48b239b19bc37215bd82b6aea36bd"> 9067</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a66c48b239b19bc37215bd82b6aea36bd">CPxCFG1</a>;                           </div>
<div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ae061b7d4e4142dc686c629e39beeadc8"> 9068</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ae061b7d4e4142dc686c629e39beeadc8">CPxCFG2</a>;                           </div>
<div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a0161056ee8e6411770e0028b26e86681"> 9069</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a0161056ee8e6411770e0028b26e86681">CPxCFG3</a>;                           </div>
<div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a748c1d050992a1e11c9bedd3c99665a6"> 9070</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a748c1d050992a1e11c9bedd3c99665a6">CP0TYPE</a>;                           </div>
<div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a088bd7a7cddf9ecf6ec7b45240c84068"> 9071</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a088bd7a7cddf9ecf6ec7b45240c84068">CP0NUM</a>;                            </div>
<div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a6631866ca9a30c81d990ca48bf1eff65"> 9072</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a6631866ca9a30c81d990ca48bf1eff65">CP0MASTER</a>;                         </div>
<div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a1afe86d7b730b43ab635843737b9d815"> 9073</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a1afe86d7b730b43ab635843737b9d815">CP0COUNT</a>;                          </div>
<div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a6fef2abc48c2d1b6d8639fa13aa1d68b"> 9074</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a6fef2abc48c2d1b6d8639fa13aa1d68b">CP0CFG0</a>;                           </div>
<div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a3962d68f6e6404ceb2f7e043bd73d042"> 9075</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a3962d68f6e6404ceb2f7e043bd73d042">CP0CFG1</a>;                           </div>
<div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#abbddf3456dc25f400e7d09ecb3594ee9"> 9076</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#abbddf3456dc25f400e7d09ecb3594ee9">CP0CFG2</a>;                           </div>
<div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ae9164b434f8d772cd5069dd2b5f16464"> 9077</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ae9164b434f8d772cd5069dd2b5f16464">CP0CFG3</a>;                           </div>
<div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aa5418fd992f7cd69b638ed72dbf4f174"> 9078</a></span>&#160;       uint8_t RESERVED_0[960];</div>
<div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#af09359fd882ffef0927e2d1969151f1e"> 9079</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCMDR[<a class="code" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a>];           </div>
<div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga3b9c4fb554ba9aed4c0af829abba0a7a"> 9080</a></span>&#160;} <a class="code" href="struct_m_s_c_m___type.html">MSCM_Type</a>, *<a class="code" href="group___m_s_c_m___peripheral___access___layer.html#ga3b9c4fb554ba9aed4c0af829abba0a7a">MSCM_MemMapPtr</a>;</div>
<div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160; </div>
<div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae3cde6c7d27088c23e35768c754038ea"> 9083</a></span>&#160;<span class="preprocessor">#define MSCM_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160; </div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160; </div>
<div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="comment">/* MSCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga1222316c7709670ab8d1157fad85263a"> 9088</a></span>&#160;<span class="preprocessor">#define MSCM_BASE                                (0x40001000u)</span></div>
<div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga088faa846b1a1e77e4ac0cba2660dcaf"> 9090</a></span>&#160;<span class="preprocessor">#define MSCM                                     ((MSCM_Type *)MSCM_BASE)</span></div>
<div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga858477410291f4c079beae9dab9f2d4b"> 9092</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_ADDRS                          { MSCM_BASE }</span></div>
<div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga997d1fdc9b0b324e76674e8672d7804a"> 9094</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_PTRS                           { MSCM }</span></div>
<div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160; </div>
<div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="comment">   -- MSCM Register Masks</span></div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160; </div>
<div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="comment">/* CPxTYPE Bit Fields */</span></div>
<div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd7a368fd78e9ce1fa8a9228596efa0d"> 9106</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_MASK                   0xFFu</span></div>
<div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf43555cc72c95bb22e167899c723d85a"> 9107</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_SHIFT                  0u</span></div>
<div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0c5485b095094fd851e9cd9950166781"> 9108</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3a877df60b9b2e8e89c805541ca51d26"> 9109</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_RYPZ_SHIFT))&amp;MSCM_CPxTYPE_RYPZ_MASK)</span></div>
<div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9276f555f5e5c302a09f47bef4a1f022"> 9110</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div>
<div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5e067c93b21a9a78d15eb929e6fcc3f9"> 9111</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_SHIFT           8u</span></div>
<div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga713fcf4c07d15d953f77a9d4894e2d3d"> 9112</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_WIDTH           24u</span></div>
<div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga6b730e436d814674fb34d307ed947593"> 9113</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_PERSONALITY_SHIFT))&amp;MSCM_CPxTYPE_PERSONALITY_MASK)</span></div>
<div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="comment">/* CPxNUM Bit Fields */</span></div>
<div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d9caa05b10c1622a0bbbc17972fdaf6"> 9115</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_MASK                     0x1u</span></div>
<div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga39adfdcc7ab48966f7c3a8dd160a652a"> 9116</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_SHIFT                    0u</span></div>
<div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf9d2c99219de4744873a77b13b236aa"> 9117</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_WIDTH                    1u</span></div>
<div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga873402fc53bb89bf3633bdff4ee0355a"> 9118</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxNUM_CPN_SHIFT))&amp;MSCM_CPxNUM_CPN_MASK)</span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">/* CPxMASTER Bit Fields */</span></div>
<div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae9ddd9807684bb9e625408dcfc5c1bf1"> 9120</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_MASK                 0x3Fu</span></div>
<div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab762942eb6fcfc8ec0e043a4e472d6c6"> 9121</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_SHIFT                0u</span></div>
<div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7c9e24b0461ff01bbcc2bd4d12525b67"> 9122</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_WIDTH                6u</span></div>
<div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga80f708134491b3454c7a37b05f2a5bbb"> 9123</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxMASTER_PPMN_SHIFT))&amp;MSCM_CPxMASTER_PPMN_MASK)</span></div>
<div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="comment">/* CPxCOUNT Bit Fields */</span></div>
<div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga85a29993a8f66665abd3664de0a25e0c"> 9125</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_MASK                  0x3u</span></div>
<div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaaf46b6bfadb5cd3b6e5bd72802be5c2c"> 9126</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_SHIFT                 0u</span></div>
<div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5ec2a9ec9be0ec10bebbb551056d855e"> 9127</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_WIDTH                 2u</span></div>
<div class="line"><a name="l09128"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab400945c61cfc226264fb8096199ed7d"> 9128</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCOUNT_PCNT_SHIFT))&amp;MSCM_CPxCOUNT_PCNT_MASK)</span></div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">/* CPxCFG0 Bit Fields */</span></div>
<div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga29ddc7fec0b09a15b97da962d689091f"> 9130</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_MASK                   0xFFu</span></div>
<div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1984bde22f9c7e1642043e2bed4a7293"> 9131</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_SHIFT                  0u</span></div>
<div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga43fb1d757d5b35c12b332e37dcb7cb23"> 9132</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_WIDTH                  8u</span></div>
<div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5e00f57ddaf992f111358a321a0642a2"> 9133</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCWY_SHIFT))&amp;MSCM_CPxCFG0_DCWY_MASK)</span></div>
<div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9e5df4bca6d709abe4d948aaf4233ec8"> 9134</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_MASK                   0xFF00u</span></div>
<div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga54f347825b22d258525458e85aa0a5d1"> 9135</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_SHIFT                  8u</span></div>
<div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadcc2378ee0f84b641e45571dc4eba30d"> 9136</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabdca9b120f41d7e720d5b29126381347"> 9137</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCSZ_SHIFT))&amp;MSCM_CPxCFG0_DCSZ_MASK)</span></div>
<div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeb533193033ee85b7059f99f8c45f028"> 9138</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf94a8153e91ee80bb14b7233307aa01f"> 9139</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_SHIFT                  16u</span></div>
<div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga413db919e4364d6c793a58b9d2a7b096"> 9140</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_WIDTH                  8u</span></div>
<div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3a8a3a259d3aa29c3b6b66ba6cb39775"> 9141</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICWY_SHIFT))&amp;MSCM_CPxCFG0_ICWY_MASK)</span></div>
<div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5b8f295b9a9ce64f9fc4b2c185427bda"> 9142</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab194a0bfa3713837d8343aab93cc5211"> 9143</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_SHIFT                  24u</span></div>
<div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga295d2541fd3a0cb8e81da1f1879f0d7c"> 9144</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaca89aa1adf23717379419876392ba637"> 9145</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICSZ_SHIFT))&amp;MSCM_CPxCFG0_ICSZ_MASK)</span></div>
<div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="comment">/* CPxCFG1 Bit Fields */</span></div>
<div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac3d9acbc093d3cc968533fb94b825751"> 9147</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7f740796d89f7e332ff5311c4afdec65"> 9148</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_SHIFT                  16u</span></div>
<div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3af9e34e790d4b89bb51ddbc0adeeee2"> 9149</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_WIDTH                  8u</span></div>
<div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga849e1c34a08032a586413ed086a092d4"> 9150</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2WY_SHIFT))&amp;MSCM_CPxCFG1_L2WY_MASK)</span></div>
<div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad726f65a02305dd094664d4ca014538a"> 9151</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4bb7a4fae03f73a90809dd7f0b033b73"> 9152</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_SHIFT                  24u</span></div>
<div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2fcf78c8d4b90dc234c2d58fe832efa8"> 9153</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga460f3b7f02be0b822dc26f31d85098ab"> 9154</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2SZ_SHIFT))&amp;MSCM_CPxCFG1_L2SZ_MASK)</span></div>
<div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;<span class="comment">/* CPxCFG2 Bit Fields */</span></div>
<div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga602ae3ad1f3ae8b307d43410839a2a34"> 9156</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_MASK                  0xFF00u</span></div>
<div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa247962955eb6ab147cab262e0ffeb67"> 9157</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_SHIFT                 8u</span></div>
<div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga33139845810ab53a4bf9a9b02a561cbe"> 9158</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga6d5f54d6dec74add5ae5476065280f42"> 9159</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMUSZ_SHIFT))&amp;MSCM_CPxCFG2_TMUSZ_MASK)</span></div>
<div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga68c6d8004de469463a2a82765bac034c"> 9160</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad8834fb4e45e35e29afb3a0031fdf852"> 9161</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_SHIFT                 24u</span></div>
<div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaab2d9be96fb322567c5871319a04806b"> 9162</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga11879140815efd0f592eb973767938d9"> 9163</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMLSZ_SHIFT))&amp;MSCM_CPxCFG2_TMLSZ_MASK)</span></div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="comment">/* CPxCFG3 Bit Fields */</span></div>
<div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0a68ee5c58d8b71401fed6ac01174f78"> 9165</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_MASK                    0x1u</span></div>
<div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga42136ee4ad400c9491bcb6113d4eebf9"> 9166</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_SHIFT                   0u</span></div>
<div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad96a10df586600db5f3453548a7dae9c"> 9167</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_WIDTH                   1u</span></div>
<div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae6a46fb1a9b57261ce9fb061ca853134"> 9168</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_FPU_SHIFT))&amp;MSCM_CPxCFG3_FPU_MASK)</span></div>
<div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadea39a3dc5acc43f9e588690a1959dd2"> 9169</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_MASK                   0x2u</span></div>
<div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga378f622341e671747e1865b659b92862"> 9170</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_SHIFT                  1u</span></div>
<div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa937d9b6ebf3b89e6fd17ddd1c02c57b"> 9171</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_WIDTH                  1u</span></div>
<div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa0c3751ecb1ebed327dd1ceb6bc317e6"> 9172</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SIMD_SHIFT))&amp;MSCM_CPxCFG3_SIMD_MASK)</span></div>
<div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1984fe7ab638230f2bd749b305978860"> 9173</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_MASK                    0x4u</span></div>
<div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga017b322995a0f4c26964057a6e65a867"> 9174</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_SHIFT                   2u</span></div>
<div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4ec1c5460af5897e848ede8d877e2532"> 9175</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_WIDTH                   1u</span></div>
<div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa82583dddebeb9caaba1f75df59be8a6"> 9176</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_JAZ_SHIFT))&amp;MSCM_CPxCFG3_JAZ_MASK)</span></div>
<div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga518864f94071c3c192ec39f5512516ae"> 9177</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_MASK                    0x8u</span></div>
<div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga442eb80fc6065d80fe42d6b32c316dae"> 9178</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_SHIFT                   3u</span></div>
<div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gade2b2defd534fdaae8f21fe9f4850ca8"> 9179</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_WIDTH                   1u</span></div>
<div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga338fd4d4197b523448a85a48308682ad"> 9180</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_MMU_SHIFT))&amp;MSCM_CPxCFG3_MMU_MASK)</span></div>
<div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae6236b36d3089ba37cfb78478c1fa5d5"> 9181</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_MASK                     0x10u</span></div>
<div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga909e13de9e4b5d9317e4d34949d1714c"> 9182</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_SHIFT                    4u</span></div>
<div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae3db8722633ea042550482d16c1b370f"> 9183</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_WIDTH                    1u</span></div>
<div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9d3937bb6a21333e64ea9435109bbe91"> 9184</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_TZ_SHIFT))&amp;MSCM_CPxCFG3_TZ_MASK)</span></div>
<div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab2fbbdcda600029ecf3c906625bc542d"> 9185</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_MASK                    0x20u</span></div>
<div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga59dfd03649d86ebb7155ae1e37b28ea1"> 9186</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_SHIFT                   5u</span></div>
<div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab11792ee623d2a97e75ba97afe47613d"> 9187</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_WIDTH                   1u</span></div>
<div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga015410ac6655ef336d58fcda7ac1a560"> 9188</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_CMP_SHIFT))&amp;MSCM_CPxCFG3_CMP_MASK)</span></div>
<div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga598ba64a08198787dcc1ceed7a96e88e"> 9189</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_MASK                     0x40u</span></div>
<div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1105c3ea4a929ad1bf767d40cbf6b6fc"> 9190</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_SHIFT                    6u</span></div>
<div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga46bfa3139bbd562800da0edcffc2936a"> 9191</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_WIDTH                    1u</span></div>
<div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7ba05096a787377b5f558ca2503f2a83"> 9192</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_BB_SHIFT))&amp;MSCM_CPxCFG3_BB_MASK)</span></div>
<div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7236948f0932a36ac4eba60705132ea8"> 9193</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_MASK                    0x300u</span></div>
<div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1e16f7448c8b2a729193847f585a8f9d"> 9194</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_SHIFT                   8u</span></div>
<div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga827fd2150137b96c8b1a34eaf60a09ab"> 9195</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_WIDTH                   2u</span></div>
<div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae38589625eab90bf9a6518377e6a233f"> 9196</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SBP_SHIFT))&amp;MSCM_CPxCFG3_SBP_MASK)</span></div>
<div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="comment">/* CP0TYPE Bit Fields */</span></div>
<div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadb7939008a03d1188e9255f33d180c7c"> 9198</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_MASK                   0xFFu</span></div>
<div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf7929ed9436b846b1db57700039400e3"> 9199</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_SHIFT                  0u</span></div>
<div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga97daeb69a90d676371d3a6543447026f"> 9200</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga407fade650151728ffd875cf95925e10"> 9201</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_RYPZ_SHIFT))&amp;MSCM_CP0TYPE_RYPZ_MASK)</span></div>
<div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d30775fbbf007d4ad019c764b7cc53d"> 9202</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd8bfb841f801554524f257a97dd438f"> 9203</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_SHIFT           8u</span></div>
<div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d682f221d14b47ed7c7cdfa8b0fca12"> 9204</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_WIDTH           24u</span></div>
<div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4904c9980c797a4cdf4bdbcf34b58581"> 9205</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_PERSONALITY_SHIFT))&amp;MSCM_CP0TYPE_PERSONALITY_MASK)</span></div>
<div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="comment">/* CP0NUM Bit Fields */</span></div>
<div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8c9f0abc349693f1e6e1b79499ecfa2a"> 9207</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_MASK                     0x1u</span></div>
<div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5ded0e94206bbb26fb0a7cab58c2eab5"> 9208</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_SHIFT                    0u</span></div>
<div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaddbbf8c43147993f8f321ce376865705"> 9209</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_WIDTH                    1u</span></div>
<div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab6b14ab25acb2e22549f3a0639c26b38"> 9210</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0NUM_CPN_SHIFT))&amp;MSCM_CP0NUM_CPN_MASK)</span></div>
<div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="comment">/* CP0MASTER Bit Fields */</span></div>
<div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae126e4e33d72431b579927987f41f4f9"> 9212</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_MASK                 0x3Fu</span></div>
<div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9b9c4788682ddfb3a12c7759d5b80350"> 9213</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_SHIFT                0u</span></div>
<div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa4090d5dd06eac4434084082de576df6"> 9214</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_WIDTH                6u</span></div>
<div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8fcf3dff16ccc36d137287b335040f03"> 9215</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0MASTER_PPMN_SHIFT))&amp;MSCM_CP0MASTER_PPMN_MASK)</span></div>
<div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="comment">/* CP0COUNT Bit Fields */</span></div>
<div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8118c4f69c1e9b745b5c4989e6014a09"> 9217</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_MASK                  0x3u</span></div>
<div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae2a8a0e9778f8b565e3022ebe5697b5b"> 9218</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_SHIFT                 0u</span></div>
<div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf274f3bce61f2dda672bb5e326209c99"> 9219</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_WIDTH                 2u</span></div>
<div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga38f92be9e9993b76aa2079d2e636db6b"> 9220</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0COUNT_PCNT_SHIFT))&amp;MSCM_CP0COUNT_PCNT_MASK)</span></div>
<div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="comment">/* CP0CFG0 Bit Fields */</span></div>
<div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd0d3b08e911881bea9cd19d3e7cca75"> 9222</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_MASK                   0xFFu</span></div>
<div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabbb3f8c851be4ce856e59c2f2e213b8d"> 9223</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_SHIFT                  0u</span></div>
<div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga67b964b52f859f23bc3ac0ab93844f68"> 9224</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_WIDTH                  8u</span></div>
<div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9c18620489a66d4911314847e10d32f4"> 9225</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCWY_SHIFT))&amp;MSCM_CP0CFG0_DCWY_MASK)</span></div>
<div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga87d5ecef21cd505c935fec858207eba6"> 9226</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_MASK                   0xFF00u</span></div>
<div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9b50604a17fc0fd0d5dc77b4f5e0cd35"> 9227</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_SHIFT                  8u</span></div>
<div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa488e7a2acd74694034f48ad394253d4"> 9228</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0227e0f6dcaf09aee8adbee97a69fbcb"> 9229</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCSZ_SHIFT))&amp;MSCM_CP0CFG0_DCSZ_MASK)</span></div>
<div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac7824ad613b4d5306ec9139b70785052"> 9230</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga464ce66b31e0ae52d735d2187c453533"> 9231</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_SHIFT                  16u</span></div>
<div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga76ff61346192ea9d4cb7d67beb01bdb2"> 9232</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_WIDTH                  8u</span></div>
<div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7ed78ac53c14431f1bf691d4d1751e78"> 9233</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICWY_SHIFT))&amp;MSCM_CP0CFG0_ICWY_MASK)</span></div>
<div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga119b82906d43a3ec7b06afcb3dc1ddcc"> 9234</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga34b83cba414ea7512e01809cceb814d5"> 9235</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_SHIFT                  24u</span></div>
<div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf942c45522c7e3e879b4c957d4052bd"> 9236</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1e5b7b6b72f204f9990fb9cbabf22f6a"> 9237</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICSZ_SHIFT))&amp;MSCM_CP0CFG0_ICSZ_MASK)</span></div>
<div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="comment">/* CP0CFG1 Bit Fields */</span></div>
<div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2c33d7aa9339ac7019d92c5159f9775f"> 9239</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga60b07a133b94a85b1fe2d617415e304f"> 9240</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_SHIFT                  16u</span></div>
<div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa31660d7bf1b04c09077558ab5acaf40"> 9241</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_WIDTH                  8u</span></div>
<div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac4d94b53892c104422ddabe7784b9fea"> 9242</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2WY_SHIFT))&amp;MSCM_CP0CFG1_L2WY_MASK)</span></div>
<div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeeb7de3fafb4f647a320d40a35f07ef0"> 9243</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeaf1abf6959f4bdee55c2b5fd09ef89b"> 9244</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_SHIFT                  24u</span></div>
<div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga076d8584d720167b81bab8094cfde3de"> 9245</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_WIDTH                  8u</span></div>
<div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaac1931508f8c7cc40c5993182668f5b3"> 9246</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2SZ_SHIFT))&amp;MSCM_CP0CFG1_L2SZ_MASK)</span></div>
<div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="comment">/* CP0CFG2 Bit Fields */</span></div>
<div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga43b228c558dbf3be43249b805c52a27b"> 9248</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_MASK                  0xFF00u</span></div>
<div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1f5dec64e56561637c0fb0f428002707"> 9249</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_SHIFT                 8u</span></div>
<div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab93298883ead4e030559b20ab91f4b43"> 9250</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab7006db128d0d4913467695496f71e9d"> 9251</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMUSZ_SHIFT))&amp;MSCM_CP0CFG2_TMUSZ_MASK)</span></div>
<div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaca9c891872bc04a3ad2e2f0e3ff78ae5"> 9252</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafd03401ae58c56437f10787b7514e3bb"> 9253</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_SHIFT                 24u</span></div>
<div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad997445965a04d8e80c0948f078f3e03"> 9254</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa039b52d6b68ec17476971efd1eebfc2"> 9255</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMLSZ_SHIFT))&amp;MSCM_CP0CFG2_TMLSZ_MASK)</span></div>
<div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="comment">/* CP0CFG3 Bit Fields */</span></div>
<div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafac02e22a74e644f0a143f8e1941be10"> 9257</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_MASK                    0x1u</span></div>
<div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa3cca7b6e2387c80dad5500c81c8ae88"> 9258</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_SHIFT                   0u</span></div>
<div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa33f4b247bfda6fed800f99359c2c85b"> 9259</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_WIDTH                   1u</span></div>
<div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaddb66fe8cec57cfb372c9869b16c8efc"> 9260</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_FPU_SHIFT))&amp;MSCM_CP0CFG3_FPU_MASK)</span></div>
<div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8fca59b4b23819619c23a4e148fa2da3"> 9261</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_MASK                   0x2u</span></div>
<div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1857f8eff0d412d8bb91032353b76f45"> 9262</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_SHIFT                  1u</span></div>
<div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga546373e0473dc8ebf84d794fb12693ae"> 9263</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_WIDTH                  1u</span></div>
<div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga37ff813455f77704708ad3fc74fc2744"> 9264</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SIMD_SHIFT))&amp;MSCM_CP0CFG3_SIMD_MASK)</span></div>
<div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga52754677b72ae503c3bd4935f2ffd975"> 9265</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_MASK                    0x4u</span></div>
<div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8355d1e55617dc35a2b573b2edc2510f"> 9266</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_SHIFT                   2u</span></div>
<div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1cab00f9c07bd0e79fece2eb04e8193a"> 9267</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_WIDTH                   1u</span></div>
<div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab068f5fdb3fe844f9a8eb0a0bd9efcc4"> 9268</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_JAZ_SHIFT))&amp;MSCM_CP0CFG3_JAZ_MASK)</span></div>
<div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad236f234cce126d5219a7ab1b13d58a9"> 9269</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_MASK                    0x8u</span></div>
<div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga879081dd8e9e1e7a725d1a7a6afb874e"> 9270</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_SHIFT                   3u</span></div>
<div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga04db8ff279394b3d5ccd5d01ed70ea7e"> 9271</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_WIDTH                   1u</span></div>
<div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafed672975c89eaaf9c7a86b058cb23a0"> 9272</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_MMU_SHIFT))&amp;MSCM_CP0CFG3_MMU_MASK)</span></div>
<div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaef9e869f3e8e0ec7e35e18ac34d5f02d"> 9273</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_MASK                     0x10u</span></div>
<div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga560e576138e96976c2da87b1b6ab62d7"> 9274</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_SHIFT                    4u</span></div>
<div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1bfa4c415477e1714db47dc4722fe317"> 9275</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_WIDTH                    1u</span></div>
<div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1ed06743ee1f0a95cd3cfeb98c5f2041"> 9276</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_TZ_SHIFT))&amp;MSCM_CP0CFG3_TZ_MASK)</span></div>
<div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0b42e7af3416f100706f99023734efe7"> 9277</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_MASK                    0x20u</span></div>
<div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga65862740a8777efc456059117f5412bd"> 9278</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_SHIFT                   5u</span></div>
<div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga53e327736c0f0ce5bdd19be83e63f308"> 9279</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_WIDTH                   1u</span></div>
<div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1563188b72d0f0d17570634933261fae"> 9280</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_CMP_SHIFT))&amp;MSCM_CP0CFG3_CMP_MASK)</span></div>
<div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga38b55819aa5fffc1b0aee8398d7a1eda"> 9281</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_MASK                     0x40u</span></div>
<div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae4660c304af3bf9662b26e8d9d19c96b"> 9282</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_SHIFT                    6u</span></div>
<div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab8384ef2257c4d9bba635e512f7f18df"> 9283</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_WIDTH                    1u</span></div>
<div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4d94b75bd6b259d7bf0943a818118c17"> 9284</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_BB_SHIFT))&amp;MSCM_CP0CFG3_BB_MASK)</span></div>
<div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa2b0c5be4bc54f7b051c5590d5301c1d"> 9285</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_MASK                    0x300u</span></div>
<div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9ea88d1562a43201103a64440777b754"> 9286</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_SHIFT                   8u</span></div>
<div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga604e911d04f273c518ad417ab2f6bf15"> 9287</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_WIDTH                   2u</span></div>
<div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3fe0a49b1f91a924939c97bc4ee8d069"> 9288</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SBP_SHIFT))&amp;MSCM_CP0CFG3_SBP_MASK)</span></div>
<div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="comment">/* OCMDR Bit Fields */</span></div>
<div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1ffce7077976454d08f60652417d0438"> 9290</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_MASK                     0x30u</span></div>
<div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga268e8129d35222558d232c1d6b0013f6"> 9291</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_SHIFT                    4u</span></div>
<div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac8a8cdde4c85d7a0ed21ddc0c7d98263"> 9292</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_WIDTH                    2u</span></div>
<div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacc212b0bd70b63a99e45e0acad7830d6"> 9293</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCM1_SHIFT))&amp;MSCM_OCMDR_OCM1_MASK)</span></div>
<div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga30bc3273345befabb3523ce22b55eca5"> 9294</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_MASK                    0x1000u</span></div>
<div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf13dd4235f5f30bf00d6f7bef665e4b"> 9295</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_SHIFT                   12u</span></div>
<div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadc52df068f757f7902e342d43bc53b18"> 9296</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_WIDTH                   1u</span></div>
<div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga580c8018bbf0f366342387bde6eb249d"> 9297</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMPU_SHIFT))&amp;MSCM_OCMDR_OCMPU_MASK)</span></div>
<div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa967b8ee4d462d27cd3ffef42fbe3e51"> 9298</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_MASK                     0xE000u</span></div>
<div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5f0eabcd26e0899f4d99941a4a65ac53"> 9299</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_SHIFT                    13u</span></div>
<div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0e04175a989c7b591486df5262cb0517"> 9300</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_WIDTH                    3u</span></div>
<div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga374ab9debd6d34b93c0ae2c5156328ca"> 9301</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMT_SHIFT))&amp;MSCM_OCMDR_OCMT_MASK)</span></div>
<div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac974a148f8003d3b77bbf59d8bfabfb4"> 9302</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_MASK                       0x10000u</span></div>
<div class="line"><a name="l09303"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafc3526ccc9f8ff827aaf751d26d27c53"> 9303</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_SHIFT                      16u</span></div>
<div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2d33a39b796b5dd56c6ab3024f5c7647"> 9304</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_WIDTH                      1u</span></div>
<div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2493b2f08d3458db6754452a97b169ad"> 9305</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_RO_SHIFT))&amp;MSCM_OCMDR_RO_MASK)</span></div>
<div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4017903688f3d78034bf82e6c1e54c04"> 9306</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_MASK                     0xE0000u</span></div>
<div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafda4c7bb546c11b638d1bd3514198733"> 9307</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_SHIFT                    17u</span></div>
<div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga645dbbfa2366da242fe9de1ac55d29d1"> 9308</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_WIDTH                    3u</span></div>
<div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae999c4046631628ed3f9079a16e9762f"> 9309</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMW_SHIFT))&amp;MSCM_OCMDR_OCMW_MASK)</span></div>
<div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0adcf9368b21b37b6940f59402e78411"> 9310</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_MASK                    0xF000000u</span></div>
<div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga29b1e47614334af628e26c40a7f6e579"> 9311</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_SHIFT                   24u</span></div>
<div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gade0670bd172a62c1cef9e2b469dc5284"> 9312</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_WIDTH                   4u</span></div>
<div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga55e46dc396ef1297c300542aae4524b6"> 9313</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZ_SHIFT))&amp;MSCM_OCMDR_OCMSZ_MASK)</span></div>
<div class="line"><a name="l09314"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf33d60fe464c04946c8bc17a2e3e2202"> 9314</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_MASK                   0x10000000u</span></div>
<div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae272409cac15a7d85d29dd93a2b3ee30"> 9315</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_SHIFT                  28u</span></div>
<div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa0518b0b14193d50bc4b283635eb02d9"> 9316</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_WIDTH                  1u</span></div>
<div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga28dfb65503a45336212f981c88a762fa"> 9317</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZH_SHIFT))&amp;MSCM_OCMDR_OCMSZH_MASK)</span></div>
<div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0261a89167d810bca77513ec7bbc7c72"> 9318</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_MASK                        0x80000000u</span></div>
<div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga962f66f892a49c6390ff5d59b3500637"> 9319</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_SHIFT                       31u</span></div>
<div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf621e3c475e17c34247232bcef3a6654"> 9320</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_WIDTH                       1u</span></div>
<div class="line"><a name="l09321"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac66cd6a595a19f7fbc40a3b0d5e08b16"> 9321</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_V_SHIFT))&amp;MSCM_OCMDR_V_MASK)</span></div>
<div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160; <span class="comment">/* end of group MSCM_Register_Masks */</span></div>
<div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160; </div>
<div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160; <span class="comment">/* end of group MSCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160; </div>
<div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160; </div>
<div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="comment">   -- PCC Peripheral Access Layer</span></div>
<div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160; </div>
<div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0"> 9344</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_COUNT                           122u</span></div>
<div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160; </div>
<div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html"> 9347</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html#afdf7b1106d69bfdafc91faa68ef1bc0c"> 9348</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCCn[<a class="code" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a>];              </div>
<div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga4d0f071897e6775e6ee92eee8218b8c4"> 9349</a></span>&#160;} <a class="code" href="struct_p_c_c___type.html">PCC_Type</a>, *<a class="code" href="group___p_c_c___peripheral___access___layer.html#ga4d0f071897e6775e6ee92eee8218b8c4">PCC_MemMapPtr</a>;</div>
<div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160; </div>
<div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3f8631eeac3f9f18fb9d500c83d6361d"> 9352</a></span>&#160;<span class="preprocessor">#define PCC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160; </div>
<div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160; </div>
<div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="comment">/* PCC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab8008db9b2d14fa1dc5cc04c41d55b3f"> 9357</a></span>&#160;<span class="preprocessor">#define PCC_BASE                                 (0x40065000u)</span></div>
<div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2723ba3b5ec6ca3bf76a1068bebdc624"> 9359</a></span>&#160;<span class="preprocessor">#define PCC                                      ((PCC_Type *)PCC_BASE)</span></div>
<div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga28495d3ce53d7f878081e805f91fea68"> 9361</a></span>&#160;<span class="preprocessor">#define PCC_BASE_ADDRS                           { PCC_BASE }</span></div>
<div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga822b28e17eb937373ce134ac1929f6b9"> 9363</a></span>&#160;<span class="preprocessor">#define PCC_BASE_PTRS                            { PCC }</span></div>
<div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160; </div>
<div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="comment">/* PCC index offsets */</span></div>
<div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab73ccaa6a2cbda2bf48c747f627eb032"> 9366</a></span>&#160;<span class="preprocessor">#define PCC_FTFC_INDEX                           32</span></div>
<div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga65a41875a1f67964c45d4bf101128797"> 9367</a></span>&#160;<span class="preprocessor">#define PCC_DMAMUX_INDEX                         33</span></div>
<div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga79034a543bd89ad9af8e0a345b171017"> 9368</a></span>&#160;<span class="preprocessor">#define PCC_FlexCAN0_INDEX                       36</span></div>
<div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaa29581da117f58eeb3d35f6425413d29"> 9369</a></span>&#160;<span class="preprocessor">#define PCC_FlexCAN1_INDEX                       37</span></div>
<div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga97b9325452e0ecab35086135ad955233"> 9370</a></span>&#160;<span class="preprocessor">#define PCC_FTM3_INDEX                           38</span></div>
<div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gad40ad22769db694c0ae859024e7b1a54"> 9371</a></span>&#160;<span class="preprocessor">#define PCC_ADC1_INDEX                           39</span></div>
<div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga96decaad78c1bb172369a953eeba0414"> 9372</a></span>&#160;<span class="preprocessor">#define PCC_FlexCAN2_INDEX                       43</span></div>
<div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga11d5bc2d73630355755e129ed063f05f"> 9373</a></span>&#160;<span class="preprocessor">#define PCC_LPSPI0_INDEX                         44</span></div>
<div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga1ad8c674e2dbb273e533fb5647a3d649"> 9374</a></span>&#160;<span class="preprocessor">#define PCC_LPSPI1_INDEX                         45</span></div>
<div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaefd680345cd476155dec478ee1711ef8"> 9375</a></span>&#160;<span class="preprocessor">#define PCC_LPSPI2_INDEX                         46</span></div>
<div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga8a1e265ed1b636dcad304431ec605648"> 9376</a></span>&#160;<span class="preprocessor">#define PCC_PDB1_INDEX                           49</span></div>
<div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga085fb5ed904bdc882f2e88c84e9d3617"> 9377</a></span>&#160;<span class="preprocessor">#define PCC_CRC_INDEX                            50</span></div>
<div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gadf5844b5ce5a6963bb02d329efff8139"> 9378</a></span>&#160;<span class="preprocessor">#define PCC_PDB0_INDEX                           54</span></div>
<div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gafc7217b84a8d888c4344f15e473ffd11"> 9379</a></span>&#160;<span class="preprocessor">#define PCC_LPIT_INDEX                           55</span></div>
<div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3b0404edf0c0da376eeaf2297c667def"> 9380</a></span>&#160;<span class="preprocessor">#define PCC_FTM0_INDEX                           56</span></div>
<div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gafdf8b74c69b173b41345a9d4fa45e1b7"> 9381</a></span>&#160;<span class="preprocessor">#define PCC_FTM1_INDEX                           57</span></div>
<div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga8ab418601b80766022b38066c20a8f03"> 9382</a></span>&#160;<span class="preprocessor">#define PCC_FTM2_INDEX                           58</span></div>
<div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab5edc17ffeda50ea10a3a66ae4210c4f"> 9383</a></span>&#160;<span class="preprocessor">#define PCC_ADC0_INDEX                           59</span></div>
<div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gabdb2c2aa4dc82516f25d5bce2d4e87f6"> 9384</a></span>&#160;<span class="preprocessor">#define PCC_RTC_INDEX                            61</span></div>
<div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga82c1e975f2c25122a0c3e3df45f0138b"> 9385</a></span>&#160;<span class="preprocessor">#define PCC_LPTMR0_INDEX                         64</span></div>
<div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga08de8b8507aa94f89e6500343bfa88aa"> 9386</a></span>&#160;<span class="preprocessor">#define PCC_PORTA_INDEX                          73</span></div>
<div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gad6dc678061fd957236cd5216bcb408a6"> 9387</a></span>&#160;<span class="preprocessor">#define PCC_PORTB_INDEX                          74</span></div>
<div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gabffd888acf5188d29afdaa6ce339d959"> 9388</a></span>&#160;<span class="preprocessor">#define PCC_PORTC_INDEX                          75</span></div>
<div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga9e168d0b07266f31612e3676172aa910"> 9389</a></span>&#160;<span class="preprocessor">#define PCC_PORTD_INDEX                          76</span></div>
<div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaf15fa4fb56d59a59440dd6d5e2b680fb"> 9390</a></span>&#160;<span class="preprocessor">#define PCC_PORTE_INDEX                          77</span></div>
<div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaf6982a4976ffcfae997272513937571b"> 9391</a></span>&#160;<span class="preprocessor">#define PCC_SAI0_INDEX                           84</span></div>
<div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga15875605e8498a8ef55f3313a2a9f079"> 9392</a></span>&#160;<span class="preprocessor">#define PCC_SAI1_INDEX                           85</span></div>
<div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga090b5af22f18530db659a4c29107018c"> 9393</a></span>&#160;<span class="preprocessor">#define PCC_FlexIO_INDEX                         90</span></div>
<div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga63f2338812f2d7430dd82403a4ab5914"> 9394</a></span>&#160;<span class="preprocessor">#define PCC_EWM_INDEX                            97</span></div>
<div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga72c8bf415ef8b700e0135d8dc108debb"> 9395</a></span>&#160;<span class="preprocessor">#define PCC_LPI2C0_INDEX                         102</span></div>
<div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga916f7e5503418080a86276e4dbba1b7a"> 9396</a></span>&#160;<span class="preprocessor">#define PCC_LPI2C1_INDEX                         103</span></div>
<div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaaccb3016da26e3efa818d7ab42109a73"> 9397</a></span>&#160;<span class="preprocessor">#define PCC_LPUART0_INDEX                        106</span></div>
<div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab2a4c7ff3f3e2bc642c1c8df08cf1171"> 9398</a></span>&#160;<span class="preprocessor">#define PCC_LPUART1_INDEX                        107</span></div>
<div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3f812451ef1a88c7916f486dc862b0d0"> 9399</a></span>&#160;<span class="preprocessor">#define PCC_LPUART2_INDEX                        108</span></div>
<div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaddb6fe18a95aa8bad840fbafe29fb492"> 9400</a></span>&#160;<span class="preprocessor">#define PCC_FTM4_INDEX                           110</span></div>
<div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3889fdf9ecd5cb215abbc3b52bb7c252"> 9401</a></span>&#160;<span class="preprocessor">#define PCC_FTM5_INDEX                           111</span></div>
<div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga6db3d6594fd0b78e9f07c0d3d563aecd"> 9402</a></span>&#160;<span class="preprocessor">#define PCC_FTM6_INDEX                           112</span></div>
<div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga31b2840c2698bd5903e29f764d3017f2"> 9403</a></span>&#160;<span class="preprocessor">#define PCC_FTM7_INDEX                           113</span></div>
<div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab4afe33dd7480b35c62eb9a465c21bcc"> 9404</a></span>&#160;<span class="preprocessor">#define PCC_CMP0_INDEX                           115</span></div>
<div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga7e2ad2b7a9731b84c6639ba90aa43ca7"> 9405</a></span>&#160;<span class="preprocessor">#define PCC_QSPI_INDEX                           118</span></div>
<div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gac4261fe9c875fce870f11b630263f9ec"> 9406</a></span>&#160;<span class="preprocessor">#define PCC_ENET_INDEX                           121</span></div>
<div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160; </div>
<div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="comment">   -- PCC Register Masks</span></div>
<div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160; </div>
<div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="comment">/* PCCn Bit Fields */</span></div>
<div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaf6ae5c847bdef5a5b0537c2eabf178c7"> 9418</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_MASK                        0x7u</span></div>
<div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga9f703e4543a995881a2b54b5ccd2c119"> 9419</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_SHIFT                       0u</span></div>
<div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gab41a2e0671e2cef4661a8324bb8f1467"> 9420</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_WIDTH                       3u</span></div>
<div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga5a7c7c205df8b72bd35f0f179d83ccda"> 9421</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCD_SHIFT))&amp;PCC_PCCn_PCD_MASK)</span></div>
<div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga27532d27cd2e0f640a693ef51e790027"> 9422</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_MASK                       0x8u</span></div>
<div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga3aed432efa34046eb0d1660483c2ef01"> 9423</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_SHIFT                      3u</span></div>
<div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga7954fc34ebf99d38d4dba3fa10a974b6"> 9424</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_WIDTH                      1u</span></div>
<div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga002b2902cc4fd4d2c97b54b139085921"> 9425</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_FRAC_SHIFT))&amp;PCC_PCCn_FRAC_MASK)</span></div>
<div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaf3cca0f80d98c864f0573fffbca2d9a7"> 9426</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_MASK                        0x7000000u</span></div>
<div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga05dce04be441dc3de32c488c045de4ff"> 9427</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_SHIFT                       24u</span></div>
<div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gae7165743212f93759dc951dba51cbbdd"> 9428</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_WIDTH                       3u</span></div>
<div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga0f4844c980ace6cfd3d7c9ee7b6a6d7f"> 9429</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCS_SHIFT))&amp;PCC_PCCn_PCS_MASK)</span></div>
<div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga069369cd15ffa41e599c5583a7c18d24"> 9430</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_MASK                        0x40000000u</span></div>
<div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaa54cfcebeb26ab4132b25c66e8f86a37"> 9431</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_SHIFT                       30u</span></div>
<div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga6e114e40b290f4f4e55b966d358d0a03"> 9432</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_WIDTH                       1u</span></div>
<div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga9cba7cd1245f1877a85dd7cde4f58663"> 9433</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_CGC_SHIFT))&amp;PCC_PCCn_CGC_MASK)</span></div>
<div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga28dc89c2dd32afbd5330613d6ee738ea"> 9434</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_MASK                         0x80000000u</span></div>
<div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga1c89fcd6ba2b438adad30c45e30d5a43"> 9435</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_SHIFT                        31u</span></div>
<div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga4a73396e03c9808257b1087a5384266d"> 9436</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_WIDTH                        1u</span></div>
<div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga1058c9a34eedfa9cacea49c085c1bd1a"> 9437</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PR_SHIFT))&amp;PCC_PCCn_PR_MASK)</span></div>
<div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160; <span class="comment">/* end of group PCC_Register_Masks */</span></div>
<div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160; </div>
<div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160; <span class="comment">/* end of group PCC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160; </div>
<div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160; </div>
<div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div>
<div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160; </div>
<div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61"> 9460</a></span>&#160;<span class="preprocessor">#define PDB_CH_COUNT                             4u</span></div>
<div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb"> 9461</a></span>&#160;<span class="preprocessor">#define PDB_DLY_COUNT                            8u</span></div>
<div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794"> 9462</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_COUNT                         1u</span></div>
<div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160; </div>
<div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html"> 9465</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a71c139861c5c28b6a6e81b2b1c72946a"> 9466</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a71c139861c5c28b6a6e81b2b1c72946a">SC</a>;                                </div>
<div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#aa35a6713b1e2aafa0749f986730795cb"> 9467</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#aa35a6713b1e2aafa0749f986730795cb">MOD</a>;                               </div>
<div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a5a2def14363813fcf6287e3edd1104bf"> 9468</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_d_b___type.html#a5a2def14363813fcf6287e3edd1104bf">CNT</a>;                               </div>
<div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a84172a8f32e3e8ab454c186f973d63be"> 9469</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a84172a8f32e3e8ab454c186f973d63be">IDLY</a>;                              </div>
<div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div>
<div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a7bf92f3ccb47d979d85a1c09ca148024"> 9471</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a7bf92f3ccb47d979d85a1c09ca148024">C1</a>;                                </div>
<div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ababb54850c6689ddd1ac5723d7551f6a"> 9472</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#ababb54850c6689ddd1ac5723d7551f6a">S</a>;                                 </div>
<div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a74c1e637acff50fe5a91fb3a3d3e3221"> 9473</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="mcp356x_8h.html#aa847e9e1afb44df8934faa9c7a8b95a6">DLY</a>[<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a>];                </div>
<div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a34dde97fdeaf8bb46282cbc5abef6f21"> 9474</a></span>&#160;  } CH[<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a>];</div>
<div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a5a13ed975cf814cbf6b36bbbc3e02fd0"> 9475</a></span>&#160;       uint8_t RESERVED_0[224];</div>
<div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#afd7953396f7b3622bc91168b9cfd6aae"> 9476</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#afd7953396f7b3622bc91168b9cfd6aae">POEN</a>;                              </div>
<div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div>
<div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a415eab8345d99e6df14798c514b091b3"> 9478</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a415eab8345d99e6df14798c514b091b3">PODLY</a>;                             </div>
<div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div>
<div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a21a3232c4107b696fa5cb822b19d0310"> 9480</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#a21a3232c4107b696fa5cb822b19d0310">DLY2</a>;                              </div>
<div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a62e7b82766416dc56c2adbc57e73aa11"> 9481</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#a62e7b82766416dc56c2adbc57e73aa11">DLY1</a>;                              </div>
<div class="line"><a name="l09482"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#afed149d636fe1077e130dfa3773e53bf"> 9482</a></span>&#160;    } ACCESS16BIT;</div>
<div class="line"><a name="l09483"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#aa0d8a0e36627705f694f73d797dc77f7"> 9483</a></span>&#160;  } POnDLY[<a class="code" href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a>];</div>
<div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb"> 9484</a></span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>, *<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a>;</div>
<div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160; </div>
<div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga58176c5fa19df7a345c8508525965d64"> 9487</a></span>&#160;<span class="preprocessor">#define PDB_INSTANCE_COUNT                       (2u)</span></div>
<div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160; </div>
<div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160; </div>
<div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaca699dde276786b0443ef728ae1f01c0"> 9492</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div>
<div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 9494</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div>
<div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gab72ec24f181af051aca6addea4dd2cac"> 9496</a></span>&#160;<span class="preprocessor">#define PDB1_BASE                                (0x40031000u)</span></div>
<div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaa6595d180331b60b35d066c77e36f7c5"> 9498</a></span>&#160;<span class="preprocessor">#define PDB1                                     ((PDB_Type *)PDB1_BASE)</span></div>
<div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga2aac97276b35cabb3a49413841a8bbe2"> 9500</a></span>&#160;<span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE, PDB1_BASE }</span></div>
<div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga6dce940c99da63282b1d28f65ed75293"> 9502</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0, PDB1 }</span></div>
<div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga36eb0920a707e9a9d9bc87a64fa6778c"> 9504</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaa719088fdb89d8d6704940315f26fd93"> 9506</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga8e897cb723b12765718d641d60409ce3"> 9508</a></span>&#160;<span class="preprocessor">#define PDB_IRQS                                 { PDB0_IRQn, PDB1_IRQn }</span></div>
<div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160; </div>
<div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="comment">   -- PDB Register Masks</span></div>
<div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160; </div>
<div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 9520</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div>
<div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 9521</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0u</span></div>
<div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga520620d53b03c8d91ff568e0f23b8c83"> 9522</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_WIDTH                        1u</span></div>
<div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab33214a9a628b7e080eb9ef56efb8c4b"> 9523</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDOK_SHIFT))&amp;PDB_SC_LDOK_MASK)</span></div>
<div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 9524</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div>
<div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 9525</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1u</span></div>
<div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad73227a49254007a287646506bda752a"> 9526</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_WIDTH                        1u</span></div>
<div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga025ef364c34241696067cbe84797a343"> 9527</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_CONT_SHIFT))&amp;PDB_SC_CONT_MASK)</span></div>
<div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 9528</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div>
<div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 9529</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2u</span></div>
<div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc042f8c36076cc5331005803d2a8712"> 9530</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_WIDTH                        2u</span></div>
<div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52e674d4841cbe8d87374deadb69b45f"> 9531</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div>
<div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 9532</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div>
<div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 9533</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5u</span></div>
<div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga40ec7d0703016518f1caac789b0a1855"> 9534</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98dcac8748ba0eeee4470cedcbbd6e8e"> 9535</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIE_SHIFT))&amp;PDB_SC_PDBIE_MASK)</span></div>
<div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 9536</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div>
<div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 9537</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6u</span></div>
<div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9d12b1ef364527c2a5088381e7c2e4e9"> 9538</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_WIDTH                       1u</span></div>
<div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8c8a7204d308d7eca70a024dae1beb11"> 9539</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIF_SHIFT))&amp;PDB_SC_PDBIF_MASK)</span></div>
<div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 9540</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div>
<div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 9541</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7u</span></div>
<div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b3cc9f1cf1e08c34e0eb85cae11ecdc"> 9542</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_WIDTH                       1u</span></div>
<div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad0f2fa62401dff3e7a397fae0eefbcf9"> 9543</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEN_SHIFT))&amp;PDB_SC_PDBEN_MASK)</span></div>
<div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 9544</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div>
<div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 9545</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8u</span></div>
<div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6460ccc0d175536477a6a8282a6ca159"> 9546</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_WIDTH                      4u</span></div>
<div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad82c5e1b8128b560787b5bdb67a70e5f"> 9547</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div>
<div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 9548</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div>
<div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 9549</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12u</span></div>
<div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad69cd35f135ffb5307eafaebce3c0a4d"> 9550</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_WIDTH                   3u</span></div>
<div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b7cd747de95052518759e92b7e0f867"> 9551</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div>
<div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 9552</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 9553</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15u</span></div>
<div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8ce9d0597183441897891203401d1ba0"> 9554</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_WIDTH                       1u</span></div>
<div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf59f2858467f2c5e5d3a7fb6ec275db1"> 9555</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_DMAEN_SHIFT))&amp;PDB_SC_DMAEN_MASK)</span></div>
<div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 9556</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div>
<div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 9557</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16u</span></div>
<div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae70a0eb338fd4727c919ed02743fad19"> 9558</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_WIDTH                      1u</span></div>
<div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3115020e410ff99d5a7c5752cacfa394"> 9559</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_SWTRIG_SHIFT))&amp;PDB_SC_SWTRIG_MASK)</span></div>
<div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 9560</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div>
<div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 9561</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17u</span></div>
<div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad0b804cc4f7b576e80d75a61fa31198a"> 9562</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_WIDTH                      1u</span></div>
<div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga312af2bced4144186dd31b9f92ef2f8b"> 9563</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEIE_SHIFT))&amp;PDB_SC_PDBEIE_MASK)</span></div>
<div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 9564</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div>
<div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 9565</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18u</span></div>
<div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaca8331500452f4c79f306adf641a6013"> 9566</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_WIDTH                       2u</span></div>
<div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6b704d8e041f977dfe02f0288a8e01bd"> 9567</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div>
<div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 9569</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 9570</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0u</span></div>
<div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga29619320e50e90bff9d82ddc4b90503b"> 9571</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_WIDTH                        16u</span></div>
<div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6e9107df37db341b8d9f7041561354a1"> 9572</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 9574</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 9575</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0u</span></div>
<div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaadc8e80ffa4d077f4d5fc76634a580e1"> 9576</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_WIDTH                        16u</span></div>
<div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7450994c413fd116da0c44f36fd27f2b"> 9577</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div>
<div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div>
<div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 9579</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 9580</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0u</span></div>
<div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4d47bb47134b83ca3dc124f99ba7bda5"> 9581</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_WIDTH                      16u</span></div>
<div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga495ff2eb5cc22dc5cc0585f77eb9c043"> 9582</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div>
<div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 9584</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div>
<div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 9585</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0u</span></div>
<div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gacb3b00579f293a257b3edb9ff26ca4c4"> 9586</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_WIDTH                          8u</span></div>
<div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab2ca4b13b2a865c68c2e1505f4b4f13b"> 9587</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div>
<div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 9588</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div>
<div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 9589</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8u</span></div>
<div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9ca883057dadac079ab681406c11c09c"> 9590</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_WIDTH                         8u</span></div>
<div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5c193c9c001f33a49f1ae3c2a11133c"> 9591</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div>
<div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 9592</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div>
<div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 9593</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16u</span></div>
<div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gacad22ff6ca50eb2ba366dc5bf97df3c7"> 9594</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_WIDTH                          8u</span></div>
<div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5e17c540740d6900e1a1184dd0c21e69"> 9595</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div>
<div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 9597</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div>
<div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 9598</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0u</span></div>
<div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5fd58a8cc2b0b86a583793ce0c6a6a8d"> 9599</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_WIDTH                          8u</span></div>
<div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5f66f6b1c641d52cb706ac11428e11d"> 9600</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div>
<div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 9601</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div>
<div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 9602</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16u</span></div>
<div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf27968fd0f08ff64782a2162d0a28745"> 9603</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_WIDTH                           8u</span></div>
<div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa9865ff9f9ab4bd805a99b75ee73c7e5"> 9604</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div>
<div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div>
<div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 9606</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 9607</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0u</span></div>
<div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab915196935edc80d2bc53dd5bd6ab813"> 9608</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_WIDTH                        16u</span></div>
<div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga39781873dd40fb95e69b65d323ab49bf"> 9609</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div>
<div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div>
<div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 9611</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div>
<div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 9612</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0u</span></div>
<div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06e69a35bce00a38511ff896844dcc20"> 9613</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_WIDTH                      8u</span></div>
<div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf0b83a8c4124b3bdf53e5173d121db0f"> 9614</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div>
<div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="comment">/* POnDLY_PODLY Bit Fields */</span></div>
<div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa97e06de5137c8643e0d120f8cc46b28"> 9616</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_MASK               0xFFFFu</span></div>
<div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8aa0ef9fb4aa6abbedbe6f3da8556f03"> 9617</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_SHIFT              0u</span></div>
<div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga45ded57bf084ebe0b307cdb23428a09d"> 9618</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_WIDTH              16u</span></div>
<div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab70353f52b7f2bc1a3b9d7471fbfbc0b"> 9619</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY2_SHIFT))&amp;PDB_POnDLY_PODLY_DLY2_MASK)</span></div>
<div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga554cf2afa86dcbbe6a4cc6d183dc622f"> 9620</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_MASK               0xFFFF0000u</span></div>
<div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad012d5bed80ce6595079fa2bfd38d63d"> 9621</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_SHIFT              16u</span></div>
<div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga40633ecfacb5b4731a32d868bfd7fde3"> 9622</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_WIDTH              16u</span></div>
<div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9bcba8953cb6995c227383f7ba220d05"> 9623</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY1_SHIFT))&amp;PDB_POnDLY_PODLY_DLY1_MASK)</span></div>
<div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY2 Bit Fields */</span></div>
<div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab1869709a56ba7c5339df1993cc27ea5"> 9625</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK    0xFFFFu</span></div>
<div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae3233a8a6ae159079d17fe9db72d6bcd"> 9626</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT   0u</span></div>
<div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8520a4433a3ac3d3474bd741ed048ecb"> 9627</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_WIDTH   16u</span></div>
<div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga0f2db22004e76323af04a784a952872b"> 9628</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK)</span></div>
<div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY1 Bit Fields */</span></div>
<div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad7ec080141936eb8d07b0130eaeb0fe9"> 9630</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK    0xFFFFu</span></div>
<div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf0bc68824b42d0e5310ba7622a51d0a"> 9631</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT   0u</span></div>
<div class="line"><a name="l09632"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga376ad9acc41172fd11bd373f0fe887ef"> 9632</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_WIDTH   16u</span></div>
<div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf37c8de7ce5fbff0560707ab92c24f2e"> 9633</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK)</span></div>
<div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div>
<div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160; </div>
<div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160; </div>
<div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160; </div>
<div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div>
<div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160; </div>
<div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 9658</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a183606de7c919c44520d5625860eaebd"> 9659</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a183606de7c919c44520d5625860eaebd">LVDSC1</a>;                             </div>
<div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a22e5df8ec02f6f9fb1aae7aab10f7ac6"> 9660</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a22e5df8ec02f6f9fb1aae7aab10f7ac6">LVDSC2</a>;                             </div>
<div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#ac2fc2acedfe2248d41dfbaaccd2a582e"> 9661</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#ac2fc2acedfe2248d41dfbaaccd2a582e">REGSC</a>;                              </div>
<div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a4be6979b69000068ac5203085d425825"> 9662</a></span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#ac2c17811579eda813e22e42f4830fd3a"> 9663</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#ac2c17811579eda813e22e42f4830fd3a">LPOTRIM</a>;                            </div>
<div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c"> 9664</a></span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>, *<a class="code" href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a>;</div>
<div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160; </div>
<div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga273ce0b276e11e5b8020d2e9ddd6c5b6"> 9667</a></span>&#160;<span class="preprocessor">#define PMC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160; </div>
<div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160; </div>
<div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 9672</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div>
<div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 9674</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div>
<div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 9676</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div>
<div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 9678</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div>
<div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga22406e45677dbb3b983c30a742d9138a"> 9680</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga7bf6a0381212c3d1e39f0d9083d92e93"> 9682</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l09684"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga55eb026c8e8941e1e4d009d8563784b0"> 9684</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { LVD_LVW_IRQn }</span></div>
<div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160; </div>
<div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="comment">   -- PMC Register Masks</span></div>
<div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160; </div>
<div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div>
<div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 9696</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div>
<div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 9697</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4u</span></div>
<div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga6300cfca3f658a0ba5e3fa3223352f27"> 9698</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_WIDTH                   1u</span></div>
<div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5cb39f8534fc256799aa9e495b5f449d"> 9699</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDRE_SHIFT))&amp;PMC_LVDSC1_LVDRE_MASK)</span></div>
<div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 9700</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div>
<div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 9701</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5u</span></div>
<div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga96be4813d77b3bb09fdefdcd42a790a0"> 9702</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_WIDTH                   1u</span></div>
<div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaca76bd97c7883297f5b00061a1cc0578"> 9703</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDIE_SHIFT))&amp;PMC_LVDSC1_LVDIE_MASK)</span></div>
<div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 9704</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div>
<div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 9705</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6u</span></div>
<div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga956d94e95bbc9495fe4ad20b1a132769"> 9706</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_WIDTH                  1u</span></div>
<div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaac6d13822cd8df0c6dcd9538aa820a6b"> 9707</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDACK_SHIFT))&amp;PMC_LVDSC1_LVDACK_MASK)</span></div>
<div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 9708</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div>
<div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 9709</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7u</span></div>
<div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad72dcd2fff2dad5e3e5cf7dc63470730"> 9710</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_WIDTH                    1u</span></div>
<div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9deb83dbe1f7f6415f842750016bd408"> 9711</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDF_SHIFT))&amp;PMC_LVDSC1_LVDF_MASK)</span></div>
<div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div>
<div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 9713</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div>
<div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 9714</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5u</span></div>
<div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1501b0b0dfeafca7a50f0baab4f09a9e"> 9715</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_WIDTH                   1u</span></div>
<div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga48d1cdfca4a7c154993c1e741101a07d"> 9716</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWIE_SHIFT))&amp;PMC_LVDSC2_LVWIE_MASK)</span></div>
<div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 9717</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div>
<div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 9718</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6u</span></div>
<div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaba0f1740d6efd611f866442221f4f851"> 9719</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_WIDTH                  1u</span></div>
<div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga487c1af0f694e53be64251c1862e8d9c"> 9720</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWACK_SHIFT))&amp;PMC_LVDSC2_LVWACK_MASK)</span></div>
<div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 9721</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div>
<div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 9722</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7u</span></div>
<div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gac8d393a3c3239c32cef439f45fc78e90"> 9723</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_WIDTH                    1u</span></div>
<div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga674f52d0325d911bf7dd91bf47b708f4"> 9724</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWF_SHIFT))&amp;PMC_LVDSC2_LVWF_MASK)</span></div>
<div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div>
<div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa3b1d93f39d6ee27bc1cca4433dad541"> 9726</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_MASK                    0x1u</span></div>
<div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaee4e7caf717eb595187fb71cc2584f48"> 9727</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_SHIFT                   0u</span></div>
<div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabe54ec23c3a3a8c33fbde3064eed6f76"> 9728</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_WIDTH                   1u</span></div>
<div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga10f425c1ce5c06057d284973492bb12f"> 9729</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BIASEN_SHIFT))&amp;PMC_REGSC_BIASEN_MASK)</span></div>
<div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a484d2d5ec1abe750da71775c40915a"> 9730</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_MASK                0x2u</span></div>
<div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga64544aa4eb36a9dd7388d22194480b60"> 9731</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_SHIFT               1u</span></div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4350609cc1ffe35ca27644e01670d54b"> 9732</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_WIDTH               1u</span></div>
<div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4aeddb7c967716b68aaefc45fbb87a9c"> 9733</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_CLKBIASDIS_SHIFT))&amp;PMC_REGSC_CLKBIASDIS_MASK)</span></div>
<div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf9b042c3dd0bb2383ab875063a678336"> 9734</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_MASK                    0x4u</span></div>
<div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1ae308317e1848387d51db4c7b8acb01"> 9735</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_SHIFT                   2u</span></div>
<div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3356bba91eae8d151efcbd2ff75f1084"> 9736</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_WIDTH                   1u</span></div>
<div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2dd86dec22774e3c379a10d958b83e3d"> 9737</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_REGFPM_SHIFT))&amp;PMC_REGSC_REGFPM_MASK)</span></div>
<div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab499bc22f3fe36b05c237ccee50989d9"> 9738</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_MASK                   0x40u</span></div>
<div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae8e510d1400973df84292ed6171f1822"> 9739</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_SHIFT                  6u</span></div>
<div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab663d91c8d59a64e71b12c75fcba7d74"> 9740</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_WIDTH                  1u</span></div>
<div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa4148b5fbca07bd5c25b5806b24ad035"> 9741</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPOSTAT_SHIFT))&amp;PMC_REGSC_LPOSTAT_MASK)</span></div>
<div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga153fbb05f0401a8729223058bb448585"> 9742</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_MASK                    0x80u</span></div>
<div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga11aa150ac037102b78f8fd6c2f0a0302"> 9743</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_SHIFT                   7u</span></div>
<div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga13e19a9bd1feb50be3928bc8d3505a01"> 9744</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_WIDTH                   1u</span></div>
<div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5b1a1813ff20d0201cc19dac7422d7f1"> 9745</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPODIS_SHIFT))&amp;PMC_REGSC_LPODIS_MASK)</span></div>
<div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;<span class="comment">/* LPOTRIM Bit Fields */</span></div>
<div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8111c278800c7578d43f96829f76ddf8"> 9747</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_MASK                 0x1Fu</span></div>
<div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga7be8125be51d72457e95cac8d83d8628"> 9748</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_SHIFT                0u</span></div>
<div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga02023e55ae2b39e63aab7039ac955e6f"> 9749</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_WIDTH                5u</span></div>
<div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e593059038cc1010943b56451a7c15e"> 9750</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LPOTRIM_LPOTRIM_SHIFT))&amp;PMC_LPOTRIM_LPOTRIM_MASK)</span></div>
<div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div>
<div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160; </div>
<div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160; </div>
<div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160; </div>
<div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div>
<div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160; </div>
<div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495"> 9773</a></span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           32u</span></div>
<div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160; </div>
<div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 9776</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#af184bec5d72e5c9a01d996a16f297f3d"> 9777</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a>];               </div>
<div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a7ca65d71461aa5e76eb2266ab7ccd0cf"> 9778</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a7ca65d71461aa5e76eb2266ab7ccd0cf">GPCLR</a>;                             </div>
<div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#abc885669f9579a0514a37a62fc070ec7"> 9779</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#abc885669f9579a0514a37a62fc070ec7">GPCHR</a>;                             </div>
<div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#aa60fb10bfa3137e37ca9ba02fdf10ce7"> 9780</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#aa60fb10bfa3137e37ca9ba02fdf10ce7">GICLR</a>;                             </div>
<div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a6c137577beafd84ec419944688c37348"> 9781</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a6c137577beafd84ec419944688c37348">GICHR</a>;                             </div>
<div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a4398e5001fa061061fe95e2ceef7a31a"> 9782</a></span>&#160;       uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a810f6911c38333115775f924be784050"> 9783</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a810f6911c38333115775f924be784050">ISFR</a>;                              </div>
<div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a110c7cdc6ff066e67353a119359731f2"> 9784</a></span>&#160;       uint8_t RESERVED_1[28];</div>
<div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a08715ad30e568d84770805b6bdbc1cfb"> 9785</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a08715ad30e568d84770805b6bdbc1cfb">DFER</a>;                              </div>
<div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ad85d97f511fdb6626888603d5c970d3d"> 9786</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#ad85d97f511fdb6626888603d5c970d3d">DFCR</a>;                              </div>
<div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ac0bb591e49f732d8010df56312388c74"> 9787</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#ac0bb591e49f732d8010df56312388c74">DFWR</a>;                              </div>
<div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347"> 9788</a></span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>, *<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a>;</div>
<div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160; </div>
<div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gaa272f4e30fe8426e1222e9ddc13e3610"> 9791</a></span>&#160;<span class="preprocessor">#define PORT_INSTANCE_COUNT                      (5u)</span></div>
<div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160; </div>
<div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160; </div>
<div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 9796</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div>
<div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 9798</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div>
<div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 9800</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div>
<div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 9802</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d"> 9804</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div>
<div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5"> 9806</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div>
<div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15"> 9808</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div>
<div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 9810</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div>
<div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93"> 9812</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div>
<div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 9814</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div>
<div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241"> 9816</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div>
<div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 9818</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div>
<div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0e897bdb74b5fa048eea1238b28bcafe"> 9820</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68732ace83317192134db56c59dee31a"> 9822</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_CH_COUNT                       (1u)</span></div>
<div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb"> 9824</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }</span></div>
<div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160; </div>
<div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="comment">   -- PORT Register Masks</span></div>
<div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160; </div>
<div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div>
<div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 9836</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div>
<div class="line"><a name="l09837"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 9837</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0u</span></div>
<div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7eb5d61390ffb644df2519c0daf3d50b"> 9838</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_WIDTH                        1u</span></div>
<div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabc7a02f49894ead35ce5d435bd05fb47"> 9839</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PS_SHIFT))&amp;PORT_PCR_PS_MASK)</span></div>
<div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 9840</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div>
<div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 9841</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1u</span></div>
<div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga54b04f65fd59d6c763a292da612d51a5"> 9842</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_WIDTH                        1u</span></div>
<div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa149bd9cd83aa17c213a827f9482a913"> 9843</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PE_SHIFT))&amp;PORT_PCR_PE_MASK)</span></div>
<div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 9844</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div>
<div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 9845</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4u</span></div>
<div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1b4850897ffe19b621498b9bd27d4166"> 9846</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_WIDTH                       1u</span></div>
<div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga6aaad9480435ab627b88723f45b5c133"> 9847</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PFE_SHIFT))&amp;PORT_PCR_PFE_MASK)</span></div>
<div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 9848</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div>
<div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 9849</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6u</span></div>
<div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0168195c86605899680284d60e4f413d"> 9850</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_WIDTH                       1u</span></div>
<div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga991775ce627dd1e581bdaf4508239240"> 9851</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_DSE_SHIFT))&amp;PORT_PCR_DSE_MASK)</span></div>
<div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 9852</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div>
<div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 9853</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8u</span></div>
<div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga643961aabfc6084a8b1b81e3d1696cf1"> 9854</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_WIDTH                       3u</span></div>
<div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 9855</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div>
<div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a"> 9856</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div>
<div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea"> 9857</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15u</span></div>
<div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa98b0ae626fc72ac9b233a2703d25f22"> 9858</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_WIDTH                        1u</span></div>
<div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5f123e184e353c326b8adde502469e78"> 9859</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_LK_SHIFT))&amp;PORT_PCR_LK_MASK)</span></div>
<div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 9860</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div>
<div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 9861</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16u</span></div>
<div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga53f54fc0291848eb6600aa28b9fdbb82"> 9862</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_WIDTH                      4u</span></div>
<div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 9863</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div>
<div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 9864</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 9865</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24u</span></div>
<div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gafea2991f5b5bd3f044d8e7c13b3b45a6"> 9866</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_WIDTH                       1u</span></div>
<div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga88858366faa5d54510cb5c081289c075"> 9867</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ISF_SHIFT))&amp;PORT_PCR_ISF_MASK)</span></div>
<div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div>
<div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 9869</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 9870</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0u</span></div>
<div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae2bcaf6ed2c9c9346c674e0b0d7c2d2c"> 9871</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_WIDTH                    16u</span></div>
<div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 9872</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div>
<div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 9873</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 9874</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16u</span></div>
<div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1e0c9314687745ee60177dc62ee3e8ed"> 9875</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_WIDTH                    16u</span></div>
<div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74"> 9876</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div>
<div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div>
<div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 9878</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 9879</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0u</span></div>
<div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga2da741716a657a0fb827152b35c6e583"> 9880</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_WIDTH                    16u</span></div>
<div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 9881</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div>
<div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 9882</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 9883</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16u</span></div>
<div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5d0cc665d4c67f298fffeefa55a9c6bf"> 9884</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_WIDTH                    16u</span></div>
<div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f"> 9885</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div>
<div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="comment">/* GICLR Bit Fields */</span></div>
<div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga8699561573073558190ecce7926b88cb"> 9887</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4d7c57946cb00e019bf8082cafab2ee0"> 9888</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_SHIFT                    0u</span></div>
<div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9941019037a7e57d6022b8cd516da52c"> 9889</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_WIDTH                    16u</span></div>
<div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5dc845ae90bfc9d09b07610dfca6c082"> 9890</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWE_SHIFT))&amp;PORT_GICLR_GIWE_MASK)</span></div>
<div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1f502950f8c4f844652e0fd72673c24c"> 9891</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4ece5f03595701415c3e6b0fe8368743"> 9892</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_SHIFT                    16u</span></div>
<div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaac56ea69fd61a00079feaa30db82c55b"> 9893</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_WIDTH                    16u</span></div>
<div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab5274927e23d1a6254fb20090a973db6"> 9894</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWD_SHIFT))&amp;PORT_GICLR_GIWD_MASK)</span></div>
<div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="comment">/* GICHR Bit Fields */</span></div>
<div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadcc573b80e3e9504c7d8c5aac4f4fab5"> 9896</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad3cdf92174c94b3d889060001a578ebd"> 9897</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_SHIFT                    0u</span></div>
<div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab8d6adcca1f81cdc195a39d57b6e97d1"> 9898</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_WIDTH                    16u</span></div>
<div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cfec5b70d43057f5c47ef0011037ce7"> 9899</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWE_SHIFT))&amp;PORT_GICHR_GIWE_MASK)</span></div>
<div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9ea34f6a5d4c5ce9959880db532f579c"> 9900</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabfd379bd48408fe775daa892bdcb5363"> 9901</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_SHIFT                    16u</span></div>
<div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad8cb7d9db8e1053c886df3ac403335e2"> 9902</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_WIDTH                    16u</span></div>
<div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga863ae28f8429e525a3ba8dbe810487c0"> 9903</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWD_SHIFT))&amp;PORT_GICHR_GIWD_MASK)</span></div>
<div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div>
<div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 9905</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 9906</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0u</span></div>
<div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga30ef5dbf4536bd49cfb4f43deae82beb"> 9907</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_WIDTH                      32u</span></div>
<div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 9908</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div>
<div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div>
<div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df"> 9910</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56"> 9911</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0u</span></div>
<div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5bddfe8e4e7f89b257512342d47720f3"> 9912</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_WIDTH                      32u</span></div>
<div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3261e250c50e71a33b4d443a6ca28c25"> 9913</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div>
<div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div>
<div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9"> 9915</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div>
<div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500"> 9916</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0u</span></div>
<div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaeb68f91ab9835cf47668727b726c345d"> 9917</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_WIDTH                       1u</span></div>
<div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3cf2c4c253ca645f6c93c5f2237a88c3"> 9918</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFCR_CS_SHIFT))&amp;PORT_DFCR_CS_MASK)</span></div>
<div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div>
<div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 9920</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div>
<div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08"> 9921</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0u</span></div>
<div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab5fc904c96a7100386132ffe18e34b63"> 9922</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_WIDTH                     5u</span></div>
<div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad79add2c6df026fd06198143aa198c99"> 9923</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div>
<div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div>
<div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160; </div>
<div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160; </div>
<div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160; </div>
<div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="comment">   -- QuadSPI Peripheral Access Layer</span></div>
<div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160; </div>
<div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646"> 9946</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_COUNT                       32u</span></div>
<div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga587da3c2e407f7c87dd247d003e9518b"> 9947</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_COUNT                        64u</span></div>
<div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160; </div>
<div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html"> 9950</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a27af4e9f888f0b7b1e8da7e002d98798"> 9951</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div>
<div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a71277aaa40be4473ac2521981f273bd3"> 9952</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a29c2e34e50a69aba53ffcf9e010cfd49"> 9953</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a29c2e34e50a69aba53ffcf9e010cfd49">IPCR</a>;                              </div>
<div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a713463b1bba38a853b9704103f321c32"> 9954</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a713463b1bba38a853b9704103f321c32">FLSHCR</a>;                            </div>
<div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#aac07722cb6c5e496743ec3bfef91be09"> 9955</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#aac07722cb6c5e496743ec3bfef91be09">BUF0CR</a>;                            </div>
<div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a740e5ff7e82afe8901314f50c8b33062"> 9956</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a740e5ff7e82afe8901314f50c8b33062">BUF1CR</a>;                            </div>
<div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a8e8232388f9bab8b281c47428fd42b94"> 9957</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a8e8232388f9bab8b281c47428fd42b94">BUF2CR</a>;                            </div>
<div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a82669bc8f24d975a6b62a25379e1fcc7"> 9958</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a82669bc8f24d975a6b62a25379e1fcc7">BUF3CR</a>;                            </div>
<div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#aef092002994271603812dc1b2a4b5705"> 9959</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#aef092002994271603812dc1b2a4b5705">BFGENCR</a>;                           </div>
<div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a4f83cb8aefb1d24fb6e5a4b31c981688"> 9960</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a4f83cb8aefb1d24fb6e5a4b31c981688">SOCCR</a>;                             </div>
<div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ae93401f2965e0fe1e343d6ea380b624e"> 9961</a></span>&#160;       uint8_t RESERVED_1[8];</div>
<div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#afb19c5fe0d22c2239b652317e8217860"> 9962</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#afb19c5fe0d22c2239b652317e8217860">BUF0IND</a>;                           </div>
<div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#af4ff08274dc11210cbbc388e24b54b09"> 9963</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#af4ff08274dc11210cbbc388e24b54b09">BUF1IND</a>;                           </div>
<div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a0e82dada541676a467cf8921d469b35b"> 9964</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a0e82dada541676a467cf8921d469b35b">BUF2IND</a>;                           </div>
<div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a000a335ab535ba2f054f1e09197cfb1b"> 9965</a></span>&#160;       uint8_t RESERVED_2[196];</div>
<div class="line"><a name="l09966"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a94d11f7919bae3d7e871a83e99728cc4"> 9966</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a94d11f7919bae3d7e871a83e99728cc4">SFAR</a>;                              </div>
<div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a4bb9d84ec06a747a7a10d41fdede6571"> 9967</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a4bb9d84ec06a747a7a10d41fdede6571">SFACR</a>;                             </div>
<div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ad969d65fa03d3b7940bbc4250b773893"> 9968</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>;                              </div>
<div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ab21c4de8b826937bdc4f524824d12492"> 9969</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ab21c4de8b826937bdc4f524824d12492">RBSR</a>;                              </div>
<div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ab63b98cef2a9060b8678b8211cd4dbf5"> 9970</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ab63b98cef2a9060b8678b8211cd4dbf5">RBCT</a>;                              </div>
<div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a207fbf7d1daca5c4a3112e0930c37c6c"> 9971</a></span>&#160;       uint8_t RESERVED_3[60];</div>
<div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a317a09338fb729351cb811b77570d744"> 9972</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a317a09338fb729351cb811b77570d744">TBSR</a>;                              </div>
<div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a2783f3ad21d493de30d1e89345672b57"> 9973</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a2783f3ad21d493de30d1e89345672b57">TBDR</a>;                              </div>
<div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a539c585da9c0bb04750b7b88c803e2c8"> 9974</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a539c585da9c0bb04750b7b88c803e2c8">TBCT</a>;                              </div>
<div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#aa4e5f09c578d8d5c138b41a1e740df3f"> 9975</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#aa4e5f09c578d8d5c138b41a1e740df3f">SR</a>;                                </div>
<div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a7fa983d09317647cfa05ad9f3b672684"> 9976</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a7fa983d09317647cfa05ad9f3b672684">FR</a>;                                </div>
<div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ad10ae0d821edec8a6cf1bf982a307b91"> 9977</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ad10ae0d821edec8a6cf1bf982a307b91">RSER</a>;                              </div>
<div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a818413b1bacf1d552cd2d8a4cc54adc5"> 9978</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a818413b1bacf1d552cd2d8a4cc54adc5">SPNDST</a>;                            </div>
<div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#aceb064f2c641f1cf0568f291196cbe65"> 9979</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#aceb064f2c641f1cf0568f291196cbe65">SPTRCLR</a>;                           </div>
<div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a942227c181b38371ccaf6ec4e7bc5abc"> 9980</a></span>&#160;       uint8_t RESERVED_4[16];</div>
<div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a66806d4b9cc2c08679e8c3793dde8e98"> 9981</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a66806d4b9cc2c08679e8c3793dde8e98">SFA1AD</a>;                            </div>
<div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ad3fd06abaf0966e38e743b70b42dfe52"> 9982</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ad3fd06abaf0966e38e743b70b42dfe52">SFA2AD</a>;                            </div>
<div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a12b7d3809700bb3250a62e4a1cfeac57"> 9983</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a12b7d3809700bb3250a62e4a1cfeac57">SFB1AD</a>;                            </div>
<div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a552956d8d58657a42fe4776f8930af57"> 9984</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a552956d8d58657a42fe4776f8930af57">SFB2AD</a>;                            </div>
<div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#abeac32bdfe61fc8653452cd4bd965b59"> 9985</a></span>&#160;       uint8_t RESERVED_5[112];</div>
<div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#aa8e0a7c106eaa2206459f3a0ae93b8eb"> 9986</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RBDR[<a class="code" href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646">QuadSPI_RBDR_COUNT</a>];          </div>
<div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a9dae032f63bdd8b2a1c5a5239c91a778"> 9987</a></span>&#160;       uint8_t RESERVED_6[128];</div>
<div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a858ea37c3a1d2780859d011cd24173a1"> 9988</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a858ea37c3a1d2780859d011cd24173a1">LUTKEY</a>;                            </div>
<div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a61a160ad0d5e1b3c0313bac63dc262bf"> 9989</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a61a160ad0d5e1b3c0313bac63dc262bf">LCKCR</a>;                             </div>
<div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a3b20077cb489a03a63f81865ee6ea403"> 9990</a></span>&#160;       uint8_t RESERVED_7[8];</div>
<div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ab887214a6375c3ddb6d12d42ed618ae4"> 9991</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LUT[<a class="code" href="group___quad_s_p_i___peripheral___access___layer.html#ga587da3c2e407f7c87dd247d003e9518b">QuadSPI_LUT_COUNT</a>];            </div>
<div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gacbe0298dfd10c57c7ada2510c267da73"> 9992</a></span>&#160;} <a class="code" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a>, *<a class="code" href="group___quad_s_p_i___peripheral___access___layer.html#gacbe0298dfd10c57c7ada2510c267da73">QuadSPI_MemMapPtr</a>;</div>
<div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160; </div>
<div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gaeb34c052a479d3328ccd47e09a29878c"> 9995</a></span>&#160;<span class="preprocessor">#define QuadSPI_INSTANCE_COUNT                   (1u)</span></div>
<div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160; </div>
<div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160; </div>
<div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="comment">/* QuadSPI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gaf01856dd63fd013538e6dccc0edf2eee">10000</a></span>&#160;<span class="preprocessor">#define QuadSPI_BASE                             (0x40076000u)</span></div>
<div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gaeae0806c4321d14dd09f3f5a9a60cd31">10002</a></span>&#160;<span class="preprocessor">#define QuadSPI                                  ((QuadSPI_Type *)QuadSPI_BASE)</span></div>
<div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga9eb8fa32611589c0785614784ba7aa66">10004</a></span>&#160;<span class="preprocessor">#define QuadSPI_BASE_ADDRS                       { QuadSPI_BASE }</span></div>
<div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga2e68f652eea88172e0c4c9d60079620e">10006</a></span>&#160;<span class="preprocessor">#define QuadSPI_BASE_PTRS                        { QuadSPI }</span></div>
<div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gab255a032d5b5ca7c78c1a7fa8d328094">10008</a></span>&#160;<span class="preprocessor">#define QuadSPI_IRQS_ARR_COUNT                   (1u)</span></div>
<div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga83446f5d80fb73c6dcae01616e8525d4">10010</a></span>&#160;<span class="preprocessor">#define QuadSPI_IRQS_CH_COUNT                    (1u)</span></div>
<div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga5f87f0d17a460178b96122782fef23d0">10012</a></span>&#160;<span class="preprocessor">#define QuadSPI_IRQS                             { QSPI_IRQn }</span></div>
<div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160; </div>
<div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="comment">   -- QuadSPI Register Masks</span></div>
<div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160; </div>
<div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga46a165ce34baca63464968fb2397a919">10024</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD_MASK                 0x1u</span></div>
<div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7af91b52061b1767103e63681641c230">10025</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD_SHIFT                0u</span></div>
<div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9425115dd9d57134107b52d96767966b">10026</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD_WIDTH                1u</span></div>
<div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2afd0a00ee7f477426dee8c77d1a5817">10027</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_SWRSTSD_SHIFT))&amp;QuadSPI_MCR_SWRSTSD_MASK)</span></div>
<div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab56c2e8d5d0370a6ab9d7374adc6c876">10028</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD_MASK                 0x2u</span></div>
<div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga01fc3f2678ebec651ce5271560fbd481">10029</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD_SHIFT                1u</span></div>
<div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2ccff89ff78ea901a79d1ec0598d7037">10030</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD_WIDTH                1u</span></div>
<div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga14ae10d2077676213493f9f6664f274e">10031</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_SWRSTHD_SHIFT))&amp;QuadSPI_MCR_SWRSTHD_MASK)</span></div>
<div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gace6ee8679e8360db7d6de2a9e6d84d73">10032</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG_MASK                 0xCu</span></div>
<div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad1dcfd5142c8ee2bdfdc4145330947cd">10033</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG_SHIFT                2u</span></div>
<div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gacceb06981ed820f3f62df8a539fade7e">10034</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG_WIDTH                2u</span></div>
<div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8b64e0d4c0f69f6d8624a379beba0c84">10035</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_END_CFG_SHIFT))&amp;QuadSPI_MCR_END_CFG_MASK)</span></div>
<div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf59238df8e7e82de01de4359740b5fbb">10036</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN_MASK              0x10u</span></div>
<div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga72c1edaa39fbfb4986d357332a789130">10037</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN_SHIFT             4u</span></div>
<div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0ef693fa5d3781ddb63a5496f01762e7">10038</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN_WIDTH             1u</span></div>
<div class="line"><a name="l10039"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad2c2ff23e754aca89d50f52a6f893d2f">10039</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DQS_OUT_EN_SHIFT))&amp;QuadSPI_MCR_DQS_OUT_EN_MASK)</span></div>
<div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9ee83a12cfe683be09a7c531ec0e8245">10040</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN_MASK              0x20u</span></div>
<div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaef44b3efef89225ce4f6e9bba7d067fd">10041</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN_SHIFT             5u</span></div>
<div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2d8aeccc0ed3464322369a1669dead86">10042</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN_WIDTH             1u</span></div>
<div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga80079c0eb749a83a2e216a81ef2efec6">10043</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DQS_LAT_EN_SHIFT))&amp;QuadSPI_MCR_DQS_LAT_EN_MASK)</span></div>
<div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaab1160deae7931e7fab6d24cb6cb0c58">10044</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN_MASK                  0x40u</span></div>
<div class="line"><a name="l10045"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga566ad09b439876f9c7def495ee1687ef">10045</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN_SHIFT                 6u</span></div>
<div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0c9a7789a129d200cbc1d0223f6c23e2">10046</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN_WIDTH                 1u</span></div>
<div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3ed507295f0bb5a0944ad56fc71727bb">10047</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DQS_EN_SHIFT))&amp;QuadSPI_MCR_DQS_EN_MASK)</span></div>
<div class="line"><a name="l10048"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac936efb3ed82f5df3bdcdc70ba7f46b2">10048</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN_MASK                  0x80u</span></div>
<div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa5305b3d61dc00e34505b3766cd685b1">10049</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN_SHIFT                 7u</span></div>
<div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaad480bbb128ce98919f845c89adc39b4">10050</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN_WIDTH                 1u</span></div>
<div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae14f6ae830a714044d05142c1defde6c">10051</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DDR_EN_SHIFT))&amp;QuadSPI_MCR_DDR_EN_MASK)</span></div>
<div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga46987b54b617499cc1265972a118245b">10052</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN_MASK              0x100u</span></div>
<div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8ef0e505237905fb9f4da54661efc3ff">10053</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN_SHIFT             8u</span></div>
<div class="line"><a name="l10054"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad8c635321363a19d001cdd958de95e16">10054</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN_WIDTH             1u</span></div>
<div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4d55c42da28d7f3915f6dc0d7a90f607">10055</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_VAR_LAT_EN_SHIFT))&amp;QuadSPI_MCR_VAR_LAT_EN_MASK)</span></div>
<div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafe543b1bc7ff75621f51f8183888261a">10056</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF_MASK                 0x400u</span></div>
<div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8a7a38e2c1f1517ffbb716e9802f2f60">10057</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF_SHIFT                10u</span></div>
<div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga426627c5d8d96e8a033ea9934b665601">10058</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF_WIDTH                1u</span></div>
<div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga23f228af9e76d15af7debda5c0be943d">10059</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_CLR_RXF_SHIFT))&amp;QuadSPI_MCR_CLR_RXF_MASK)</span></div>
<div class="line"><a name="l10060"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga13c2b7a70b522ab5a382d105fc4bfcdf">10060</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF_MASK                 0x800u</span></div>
<div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0eae189b904a029a2dcb6a2d2ca4101d">10061</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF_SHIFT                11u</span></div>
<div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga81c9e2863f5ebcd915eee5b39f934871">10062</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF_WIDTH                1u</span></div>
<div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga96365b2b7b07c827567e271a1cb6a376">10063</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_CLR_TXF_SHIFT))&amp;QuadSPI_MCR_CLR_TXF_MASK)</span></div>
<div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0f91923f302be9d6862718067d4f1a25">10064</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS_MASK                    0x4000u</span></div>
<div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga75cb15e4ec667aa6e2f748eee925f47e">10065</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS_SHIFT                   14u</span></div>
<div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga168eaf46a42f50e5d8e4d9d6b462fe03">10066</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS_WIDTH                   1u</span></div>
<div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafde4f06f3bd96c5b2d8c4111bf32d6a3">10067</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_MDIS_SHIFT))&amp;QuadSPI_MCR_MDIS_MASK)</span></div>
<div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaea0ee37d118dd4e8bedd7436bead802b">10068</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE_MASK                    0x8000u</span></div>
<div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gacb8aaa896b35619a2c4ee0b9fce8b262">10069</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE_SHIFT                   15u</span></div>
<div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga55a0291900fc3c31b6a1dd22c57dcff7">10070</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE_WIDTH                   1u</span></div>
<div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabfa4a0d69f0ed3f68c98a85a8e5e0346">10071</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DOZE_SHIFT))&amp;QuadSPI_MCR_DOZE_MASK)</span></div>
<div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga382e2d0fb91525b6e88bc4c824ada847">10072</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA_MASK                  0x10000u</span></div>
<div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaa66fc1c72cefb2c1860ba32258bb853">10073</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA_SHIFT                 16u</span></div>
<div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad13fe3a11883622c93cccd6ddafb06ac">10074</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA_WIDTH                 1u</span></div>
<div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaa8a6a8af1c14af845595845e6650ab7">10075</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD2FA_SHIFT))&amp;QuadSPI_MCR_ISD2FA_MASK)</span></div>
<div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac88427b8bbb1848cfb97bb144595f239">10076</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA_MASK                  0x20000u</span></div>
<div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga748fd4f54e22315a4cbcbdfb30872444">10077</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA_SHIFT                 17u</span></div>
<div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1ac7a345e7676e5fadd5c29a33185199">10078</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA_WIDTH                 1u</span></div>
<div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2920a558c5117d918d0cc7c49202be38">10079</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD3FA_SHIFT))&amp;QuadSPI_MCR_ISD3FA_MASK)</span></div>
<div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0b97980af3168dce34921bab75cd9aa0">10080</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB_MASK                  0x40000u</span></div>
<div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga21cc21fca5fa2491cef821884335ed0a">10081</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB_SHIFT                 18u</span></div>
<div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gadda37aef5674079a0ba1c4f74955783c">10082</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB_WIDTH                 1u</span></div>
<div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga41695edbeeed7b4f42e938e4539ff71b">10083</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD2FB_SHIFT))&amp;QuadSPI_MCR_ISD2FB_MASK)</span></div>
<div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga19287e0f27457a8952c76195d3f0dd0b">10084</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB_MASK                  0x80000u</span></div>
<div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga52e0ed8c00ea4ac610fec733e18b8023">10085</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB_SHIFT                 19u</span></div>
<div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad84c765ed384f01688a50f80f2ef031c">10086</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB_WIDTH                 1u</span></div>
<div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga67bfd1bf26ad55c06f9a92aba03d5142">10087</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD3FB_SHIFT))&amp;QuadSPI_MCR_ISD3FB_MASK)</span></div>
<div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaa7ea3f6459e9a772befd991744bab29">10088</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG_MASK                 0xFF000000u</span></div>
<div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaeba278a7f652d6d8f66e7a047611d75">10089</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG_SHIFT                24u</span></div>
<div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga96943c001143955ded30d466766a902d">10090</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG_WIDTH                8u</span></div>
<div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga854762b11477c3222ca0f32e9df14bcc">10091</a></span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_SCLKCFG_SHIFT))&amp;QuadSPI_MCR_SCLKCFG_MASK)</span></div>
<div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="comment">/* IPCR Bit Fields */</span></div>
<div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf7b863d2a1a03016de6cb307ff0f57c5">10093</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafc8c4e83d7f89443caadba257174fbf0">10094</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ_SHIFT                0u</span></div>
<div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga67fdd25ce593907c7bba4dc0fc3beedb">10095</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ_WIDTH                16u</span></div>
<div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga454fb29f2c3a5a742389147b9e01e68c">10096</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_IPCR_IDATSZ_SHIFT))&amp;QuadSPI_IPCR_IDATSZ_MASK)</span></div>
<div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga04f1ef986ca80e251fb4dfe16dd62d24">10097</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID_MASK                  0xF000000u</span></div>
<div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga09c46b136f85e11090bd1257d97b63e2">10098</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID_SHIFT                 24u</span></div>
<div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa8a2d0e1736fbf859b4add0c10f979c9">10099</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID_WIDTH                 4u</span></div>
<div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6db816b552714bb36864f9ed2d85c46d">10100</a></span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_IPCR_SEQID_SHIFT))&amp;QuadSPI_IPCR_SEQID_MASK)</span></div>
<div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="comment">/* FLSHCR Bit Fields */</span></div>
<div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga23d2fd23ce6358f51f31258fdfe6a5f0">10102</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS_MASK                 0xFu</span></div>
<div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga06b41b7d5616bdd9979e6351ecf028d5">10103</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS_SHIFT                0u</span></div>
<div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaae4af1e43694266ea095fc980d330eb9">10104</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS_WIDTH                4u</span></div>
<div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac5cfa89cb8175becd95c1f2f34518826">10105</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FLSHCR_TCSS_SHIFT))&amp;QuadSPI_FLSHCR_TCSS_MASK)</span></div>
<div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa42e253ebb9041b2977690a57178d481">10106</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH_MASK                 0xF00u</span></div>
<div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1c7bf8e3741832ad0e4603d617b3de79">10107</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH_SHIFT                8u</span></div>
<div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac997767f01010a9571020c6b6648c823">10108</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH_WIDTH                4u</span></div>
<div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0934482f26f650d9cba28aca261a484e">10109</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FLSHCR_TCSH_SHIFT))&amp;QuadSPI_FLSHCR_TCSH_MASK)</span></div>
<div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga853b22591220cf14890dce64ae5a42b3">10110</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH_MASK                  0x30000u</span></div>
<div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf1706a53fff53092d08dcce93d7ec505">10111</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH_SHIFT                 16u</span></div>
<div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9ce594951adfe007617ec6137e4120ef">10112</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH_WIDTH                 2u</span></div>
<div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4d4d37415c477f4adc9fff188cd0e334">10113</a></span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FLSHCR_TDH_SHIFT))&amp;QuadSPI_FLSHCR_TDH_MASK)</span></div>
<div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="comment">/* BUF0CR Bit Fields */</span></div>
<div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa6e1d9d69552f73ef9187d0c6216e811">10115</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID_MASK               0xFu</span></div>
<div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga17faf1cb9c3c088cb27dee518b278899">10116</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID_SHIFT              0u</span></div>
<div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga64b2158271030300273491d6e2e12311">10117</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID_WIDTH              4u</span></div>
<div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga47fefbad1919939b3378bc272ad6e605">10118</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0CR_MSTRID_SHIFT))&amp;QuadSPI_BUF0CR_MSTRID_MASK)</span></div>
<div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1a170a45a3a63a4e7701f530438f20be">10119</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ_MASK               0xFF00u</span></div>
<div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4f2781d7ed1b7d1b4f22de3407f5e322">10120</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ_SHIFT              8u</span></div>
<div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaca9dd63b020d234be7bc009de193cc15">10121</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ_WIDTH              8u</span></div>
<div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga767619c18e3ab0eb4986694bdc83438f">10122</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF0CR_ADATSZ_MASK)</span></div>
<div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab9d8ae4c7eee94e57543fbc32bf26ecc">10123</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN_MASK                0x80000000u</span></div>
<div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga41c59aece94858f95356da976df2da71">10124</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN_SHIFT               31u</span></div>
<div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5dc9232b9e2c9feea0231e9cc9d458f5">10125</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN_WIDTH               1u</span></div>
<div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac1e432bc38c3dcc32bfba86635c8d9db">10126</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0CR_HP_EN_SHIFT))&amp;QuadSPI_BUF0CR_HP_EN_MASK)</span></div>
<div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="comment">/* BUF1CR Bit Fields */</span></div>
<div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad03d6d9f2d94d0b0ad2738c8dcd02107">10128</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID_MASK               0xFu</span></div>
<div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gada7c8fcaf67bef9b78b3d2dabc63aa6f">10129</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID_SHIFT              0u</span></div>
<div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga01a8c371c5af0f60bd0adc6e667b4488">10130</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID_WIDTH              4u</span></div>
<div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae56fe3d76d8594b8138d705b2d47f6df">10131</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF1CR_MSTRID_SHIFT))&amp;QuadSPI_BUF1CR_MSTRID_MASK)</span></div>
<div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab16fb7547ba771987dc10888e4dd9b70">10132</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ_MASK               0xFF00u</span></div>
<div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad7965260600c868db4d2ed7d0807c800">10133</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ_SHIFT              8u</span></div>
<div class="line"><a name="l10134"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga306b7d4af22f2195995dcee635a5638e">10134</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ_WIDTH              8u</span></div>
<div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9ccec61de0911dac515f6d9679f32be1">10135</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF1CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF1CR_ADATSZ_MASK)</span></div>
<div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="comment">/* BUF2CR Bit Fields */</span></div>
<div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4b39f6d5d6e43faf54309a3b066f2c7f">10137</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID_MASK               0xFu</span></div>
<div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3e201a03fe2db58db60c428f72279f2a">10138</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID_SHIFT              0u</span></div>
<div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga365cc853643c48c9dadc599f99d6d895">10139</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID_WIDTH              4u</span></div>
<div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5999fea1c126116586ba41b87ff86d04">10140</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF2CR_MSTRID_SHIFT))&amp;QuadSPI_BUF2CR_MSTRID_MASK)</span></div>
<div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2e69a5c6de02d37f00f86cc99d8799af">10141</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ_MASK               0xFF00u</span></div>
<div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1790121db2040c6af427f33b21c67fb1">10142</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ_SHIFT              8u</span></div>
<div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga354acc234637d7950b690a3d5ac65762">10143</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ_WIDTH              8u</span></div>
<div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga91d63153e60b41ed4c96af549deae621">10144</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF2CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF2CR_ADATSZ_MASK)</span></div>
<div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="comment">/* BUF3CR Bit Fields */</span></div>
<div class="line"><a name="l10146"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga72a0f61c1c16aff4839679409e7d12f9">10146</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID_MASK               0xFu</span></div>
<div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga57c7123bd5f51886bc2a252b3410a940">10147</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID_SHIFT              0u</span></div>
<div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9943803c166a372bf90aa5639513ca06">10148</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID_WIDTH              4u</span></div>
<div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac64749f1aa56592631ef3f931b6fae72">10149</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF3CR_MSTRID_SHIFT))&amp;QuadSPI_BUF3CR_MSTRID_MASK)</span></div>
<div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga71fa1f7ca98aaa3cf9e4b222678f401f">10150</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ_MASK               0xFF00u</span></div>
<div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga963eaf56980c2f80aac4369d97b0ef18">10151</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ_SHIFT              8u</span></div>
<div class="line"><a name="l10152"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga520dd0caa91b1864d8170f2c70986115">10152</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ_WIDTH              8u</span></div>
<div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga91f9a7992f54b86082d9c364a796b4e1">10153</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF3CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF3CR_ADATSZ_MASK)</span></div>
<div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga62e26110de8401919f8f5c0a3810dbeb">10154</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST_MASK               0x80000000u</span></div>
<div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0b999fbd36dbb244bb69231056eb7482">10155</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST_SHIFT              31u</span></div>
<div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga13c63f452a9fd6c97a384c3be26f704a">10156</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST_WIDTH              1u</span></div>
<div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa4266dc1dd79731a7eb5612d7591edd9">10157</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF3CR_ALLMST_SHIFT))&amp;QuadSPI_BUF3CR_ALLMST_MASK)</span></div>
<div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="comment">/* BFGENCR Bit Fields */</span></div>
<div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad5546aad3236c0bdc1a26ac90356fae7">10159</a></span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID_MASK               0xF000u</span></div>
<div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7cda8263372f0bc11f7e00da8244f453">10160</a></span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID_SHIFT              12u</span></div>
<div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1959f47bfa60fb06309404cabb374bc5">10161</a></span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID_WIDTH              4u</span></div>
<div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabcb09106de8fd7df7de4d316f6785ee2">10162</a></span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BFGENCR_SEQID_SHIFT))&amp;QuadSPI_BFGENCR_SEQID_MASK)</span></div>
<div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;<span class="comment">/* SOCCR Bit Fields */</span></div>
<div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga02c8dfe8f1990a90d0c6c1b90504773c">10164</a></span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaedc53d0cf0f822c535b7fcf3d1beea19">10165</a></span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG_SHIFT               0u</span></div>
<div class="line"><a name="l10166"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafac448f7251f613346a7778e77f5746b">10166</a></span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG_WIDTH               32u</span></div>
<div class="line"><a name="l10167"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga847ce1e6a0306bb9b476489a6f851e88">10167</a></span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SOCCR_SOCCFG_SHIFT))&amp;QuadSPI_SOCCR_SOCCFG_MASK)</span></div>
<div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;<span class="comment">/* BUF0IND Bit Fields */</span></div>
<div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7aa6298bd3ffdcbc8b7960991ca7af05">10169</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0_MASK             0xFFFFFFF8u</span></div>
<div class="line"><a name="l10170"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa74200ff3fc97c03c4f45cd0e4ae3cde">10170</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0_SHIFT            3u</span></div>
<div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga72d6716bb12336825cb32820654cdab6">10171</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0_WIDTH            29u</span></div>
<div class="line"><a name="l10172"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga556e37861e002bb9b2e8db9b0daa3d55">10172</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0IND_TPINDX0_SHIFT))&amp;QuadSPI_BUF0IND_TPINDX0_MASK)</span></div>
<div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="comment">/* BUF1IND Bit Fields */</span></div>
<div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6b50a3ddae7286d233308ccb8a13a009">10174</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1_MASK             0xFFFFFFF8u</span></div>
<div class="line"><a name="l10175"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae57dce6d21661501e744c4e22c807478">10175</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1_SHIFT            3u</span></div>
<div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae839263d4385a5a43169226f6d835a18">10176</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1_WIDTH            29u</span></div>
<div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9bde84f68a39b63aa5b5604b0a17dcea">10177</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF1IND_TPINDX1_SHIFT))&amp;QuadSPI_BUF1IND_TPINDX1_MASK)</span></div>
<div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;<span class="comment">/* BUF2IND Bit Fields */</span></div>
<div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf856937d59c25b1db585224ba4cb950d">10179</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2_MASK             0xFFFFFFF8u</span></div>
<div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf368e6a554671b32fee13ca96a825402">10180</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2_SHIFT            3u</span></div>
<div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5ed02377afd29e8cc443a412b41238d6">10181</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2_WIDTH            29u</span></div>
<div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5872e557b0366fdc507cbe47edd25e32">10182</a></span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF2IND_TPINDX2_SHIFT))&amp;QuadSPI_BUF2IND_TPINDX2_MASK)</span></div>
<div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;<span class="comment">/* SFAR Bit Fields */</span></div>
<div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab6403b1de032df2b5ed0359638532e48">10184</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l10185"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafd8c229b55dcc83c7f9f47b8886c4e31">10185</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR_SHIFT                 0u</span></div>
<div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf230db6c13ffaede89403a1b39b5f05c">10186</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR_WIDTH                 32u</span></div>
<div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga41d4d996bdfa652e66dfa6ee06d9a911">10187</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFAR_SFADR_SHIFT))&amp;QuadSPI_SFAR_SFADR_MASK)</span></div>
<div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="comment">/* SFACR Bit Fields */</span></div>
<div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabb7e2af8ba60b1a0a5992ae0e73059fe">10189</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS_MASK                   0xFu</span></div>
<div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab8fdfcfe41e563229ae930a1c4e8487b">10190</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS_SHIFT                  0u</span></div>
<div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga588bf8dad7fdf9f7af9459703a86434c">10191</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS_WIDTH                  4u</span></div>
<div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac723e9aa15ff808152104dc2768c99c6">10192</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFACR_CAS_SHIFT))&amp;QuadSPI_SFACR_CAS_MASK)</span></div>
<div class="line"><a name="l10193"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaacd58819cadc6c51735a1b7324f2528">10193</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA_MASK                    0x10000u</span></div>
<div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf492f784dc8cea3b2f2633b8620df61f">10194</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA_SHIFT                   16u</span></div>
<div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6801168b18f6a597bf00bf0ce872683e">10195</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA_WIDTH                   1u</span></div>
<div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6fb3688d837058c3a6bf04fba8e2f146">10196</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFACR_WA_SHIFT))&amp;QuadSPI_SFACR_WA_MASK)</span></div>
<div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="comment">/* SMPR Bit Fields */</span></div>
<div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5f996e6c63d061ef044e466a34d91ea7">10198</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS_MASK                  0x20u</span></div>
<div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga108cc0d33464863e978b8df9257f3f1d">10199</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS_SHIFT                 5u</span></div>
<div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaa4813ad152ad5a58d7b8f9e02c4aac8">10200</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS_WIDTH                 1u</span></div>
<div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad054f87dd8602587ae9259e3549e3bfc">10201</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SMPR_FSPHS_SHIFT))&amp;QuadSPI_SMPR_FSPHS_MASK)</span></div>
<div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0d241e560907238f8aec3bafde4a4bb5">10202</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY_MASK                  0x40u</span></div>
<div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae659477ec161eb6c4e71501e4334d17a">10203</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY_SHIFT                 6u</span></div>
<div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga686aa14df643b268dd8d19fe229c2c5e">10204</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY_WIDTH                 1u</span></div>
<div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa409cc9bf4da866dfe28ed0aa4ceeeb8">10205</a></span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SMPR_FSDLY_SHIFT))&amp;QuadSPI_SMPR_FSDLY_MASK)</span></div>
<div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;<span class="comment">/* RBSR Bit Fields */</span></div>
<div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga495ad0dbd1c127c043654dd2e3f56e47">10207</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL_MASK                  0x3F00u</span></div>
<div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8014fe3bad52971d9cb8d4d760ea1a84">10208</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL_SHIFT                 8u</span></div>
<div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga522d97f6503294b0390e9f329d2ef963">10209</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL_WIDTH                 6u</span></div>
<div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafb425eddf5cf5195909a0178fa461f38">10210</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBSR_RDBFL_SHIFT))&amp;QuadSPI_RBSR_RDBFL_MASK)</span></div>
<div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga157fb5cbded63dba41c13008375dd444">10211</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR_MASK                  0xFFFF0000u</span></div>
<div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga46afa9d7b4c3b3b723e1d190384cb6a8">10212</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR_SHIFT                 16u</span></div>
<div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga323266b2b3245a4cf9ca236d16912f77">10213</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR_WIDTH                 16u</span></div>
<div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga79ba13e70984a4f9d3a855acbbe2bfab">10214</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBSR_RDCTR_SHIFT))&amp;QuadSPI_RBSR_RDCTR_MASK)</span></div>
<div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="comment">/* RBCT Bit Fields */</span></div>
<div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa58127b0bb1b9d971147f713c219439e">10216</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK_MASK                   0x1Fu</span></div>
<div class="line"><a name="l10217"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad623a64e42697d143030bac908b1c5fc">10217</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK_SHIFT                  0u</span></div>
<div class="line"><a name="l10218"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga27a6723582c4ac17bfee06259fda057a">10218</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK_WIDTH                  5u</span></div>
<div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab1ed9e97fdfbbe0d3b07453203b8565d">10219</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBCT_WMRK_SHIFT))&amp;QuadSPI_RBCT_WMRK_MASK)</span></div>
<div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gadc089aa1f4399d4b66f3e1bbbfc4f1fe">10220</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD_MASK                  0x100u</span></div>
<div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa298dc3d88f2c1d4e872c6600c0c6859">10221</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD_SHIFT                 8u</span></div>
<div class="line"><a name="l10222"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2bcbcc4ba1514a5ccafb6a14a38890bd">10222</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD_WIDTH                 1u</span></div>
<div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga53717295d49f24db13f13eda8e5fd6fb">10223</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBCT_RXBRD_SHIFT))&amp;QuadSPI_RBCT_RXBRD_MASK)</span></div>
<div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="comment">/* TBSR Bit Fields */</span></div>
<div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga475f833a942e81869a426199ba89be7d">10225</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL_MASK                  0x3F00u</span></div>
<div class="line"><a name="l10226"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga678ec45ba7bb87e5bdeb85fac0e61e7d">10226</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL_SHIFT                 8u</span></div>
<div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab2db8b88fb7b1aee4dd6610ae39eea10">10227</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL_WIDTH                 6u</span></div>
<div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1282491a3e3f6d20391ee15e9de3309e">10228</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBSR_TRBFL_SHIFT))&amp;QuadSPI_TBSR_TRBFL_MASK)</span></div>
<div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7d4fcd70944245542698837b10c6e258">10229</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR_MASK                  0xFFFF0000u</span></div>
<div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5b24ac0b3cd8ceac459daa6fbe9b35ec">10230</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR_SHIFT                 16u</span></div>
<div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga78106793067aa505d8533e41fb5bc418">10231</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR_WIDTH                 16u</span></div>
<div class="line"><a name="l10232"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6c9c7b9ea2e297a46298b4122b8bc156">10232</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBSR_TRCTR_SHIFT))&amp;QuadSPI_TBSR_TRCTR_MASK)</span></div>
<div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;<span class="comment">/* TBDR Bit Fields */</span></div>
<div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1c01b6cc8a1c8234649a9e7abe39e34d">10234</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gacc2815ce308c262a95b5aa621e7c97eb">10235</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA_SHIFT                0u</span></div>
<div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga80fce4a82b47fcf50d9e169a42e29190">10236</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA_WIDTH                32u</span></div>
<div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0cb0aa0ac7bb0cedf82a1e93c464a8c2">10237</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBDR_TXDATA_SHIFT))&amp;QuadSPI_TBDR_TXDATA_MASK)</span></div>
<div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="comment">/* TBCT Bit Fields */</span></div>
<div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga59f83b9d7d5ca61db4b10067087a401c">10239</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK_MASK                   0x1Fu</span></div>
<div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4f4c57fd4050641ed27be53e066361b1">10240</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK_SHIFT                  0u</span></div>
<div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0c6e1017b00dd8b4c3081facb7611847">10241</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK_WIDTH                  5u</span></div>
<div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa8374bb360d835dc3ec1c12efeb096f4">10242</a></span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBCT_WMRK_SHIFT))&amp;QuadSPI_TBCT_WMRK_MASK)</span></div>
<div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0475742cb0d633ac399d1753253b9454">10244</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY_MASK                     0x1u</span></div>
<div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3a1d9e66eba6092ec3a9dd6f8420669b">10245</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY_SHIFT                    0u</span></div>
<div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4de49ef1967f29cf9950cb4c25ff9cb7">10246</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY_WIDTH                    1u</span></div>
<div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf467df52c0656bed91a7837674249ae9">10247</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_BUSY_SHIFT))&amp;QuadSPI_SR_BUSY_MASK)</span></div>
<div class="line"><a name="l10248"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga545d354f4769d104bff7f351219d8b38">10248</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC_MASK                   0x2u</span></div>
<div class="line"><a name="l10249"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga242368c772b26159e3c1b6658a296b60">10249</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC_SHIFT                  1u</span></div>
<div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga484be1b5a56bbf7e72950cf1ac841991">10250</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC_WIDTH                  1u</span></div>
<div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0f1af02ce3042063d32693d3ecc9e064">10251</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_IP_ACC_SHIFT))&amp;QuadSPI_SR_IP_ACC_MASK)</span></div>
<div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga553722f5cfd79a438b2d28f56fca3b46">10252</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC_MASK                  0x4u</span></div>
<div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae04cab13615937f5849fb84956f219e2">10253</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC_SHIFT                 2u</span></div>
<div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0eea83f8a08fe494c5efa4ed431a86e1">10254</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC_WIDTH                 1u</span></div>
<div class="line"><a name="l10255"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac367415e4ff1352e9776bcb125f3ad92">10255</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB_ACC_SHIFT))&amp;QuadSPI_SR_AHB_ACC_MASK)</span></div>
<div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga424712f901f79af191d0e99d2cab3196">10256</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN_MASK                   0x40u</span></div>
<div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8c0faff6b1eb500e4913f1e2ed520e27">10257</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN_SHIFT                  6u</span></div>
<div class="line"><a name="l10258"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8d2e0fb60f954af162ef3a03b15d90ce">10258</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN_WIDTH                  1u</span></div>
<div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga33d8c49b886701e606582122126db00f">10259</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHBTRN_SHIFT))&amp;QuadSPI_SR_AHBTRN_MASK)</span></div>
<div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga36fcb5b06cd6901c3a5f8cb27f251a5d">10260</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE_MASK                   0x80u</span></div>
<div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1b15d9c06f5dbb31d6e40552b9daaf27">10261</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE_SHIFT                  7u</span></div>
<div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga80061b6832632c413b3b6960936e6096">10262</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE_WIDTH                  1u</span></div>
<div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga155f63f3cd4e847f4072be1d6aa41015">10263</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB0NE_SHIFT))&amp;QuadSPI_SR_AHB0NE_MASK)</span></div>
<div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafacd01d0668d629247bf46a55c0cf381">10264</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE_MASK                   0x100u</span></div>
<div class="line"><a name="l10265"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7042e120400318c217a62c62e1da6a34">10265</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE_SHIFT                  8u</span></div>
<div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaed112b90b6b491a2a7111f11d7687c0b">10266</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE_WIDTH                  1u</span></div>
<div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gacab4bebdb39eedc5fda1a08ffb6d63b0">10267</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB1NE_SHIFT))&amp;QuadSPI_SR_AHB1NE_MASK)</span></div>
<div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0b34c3602e9088e268365adfd6511c50">10268</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE_MASK                   0x200u</span></div>
<div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf821a0dcef40c55b151f05ca43b4048d">10269</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE_SHIFT                  9u</span></div>
<div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab9a43cacb379fe05cec2b76e9e6ac75b">10270</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE_WIDTH                  1u</span></div>
<div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga67af9ffedb2b3b0ef1ce22a82239b21d">10271</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB2NE_SHIFT))&amp;QuadSPI_SR_AHB2NE_MASK)</span></div>
<div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga893661f78c4f6aae7702cc25538ce2ca">10272</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE_MASK                   0x400u</span></div>
<div class="line"><a name="l10273"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad7edb76e7de867e420da705ef1d822b6">10273</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE_SHIFT                  10u</span></div>
<div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad4319607f2aebbd61b51ffdf9a560769">10274</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE_WIDTH                  1u</span></div>
<div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0abc474945ddac11af233c88c7114f65">10275</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB3NE_SHIFT))&amp;QuadSPI_SR_AHB3NE_MASK)</span></div>
<div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa2d48fa95ad313bb55713af35fff02d4">10276</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL_MASK                  0x800u</span></div>
<div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab445edfa46604d9e936abb28552d1baa">10277</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL_SHIFT                 11u</span></div>
<div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga923cc827edc4a5cda30444d3a1da2920">10278</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL_WIDTH                 1u</span></div>
<div class="line"><a name="l10279"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga88a794bbbd411beda9a5123cd4b30c37">10279</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB0FUL_SHIFT))&amp;QuadSPI_SR_AHB0FUL_MASK)</span></div>
<div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga71e6e89aec5e57085b9f32ce05a43189">10280</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL_MASK                  0x1000u</span></div>
<div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga28e1c92dbb3249632c6b005119e56442">10281</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL_SHIFT                 12u</span></div>
<div class="line"><a name="l10282"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac7ff1936430c277ff04256929dd89910">10282</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL_WIDTH                 1u</span></div>
<div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga57e3d86def510e5cbceff14395c8fc4e">10283</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB1FUL_SHIFT))&amp;QuadSPI_SR_AHB1FUL_MASK)</span></div>
<div class="line"><a name="l10284"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gada07df1890e1234dd39388e88e95bba5">10284</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL_MASK                  0x2000u</span></div>
<div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf64780752fd1beb5ba78216ce6f5d89f">10285</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL_SHIFT                 13u</span></div>
<div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga368bd2baabc775c39e274556314f4b67">10286</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL_WIDTH                 1u</span></div>
<div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8b4eb27b0f50d5c230ef0c88ccff931a">10287</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB2FUL_SHIFT))&amp;QuadSPI_SR_AHB2FUL_MASK)</span></div>
<div class="line"><a name="l10288"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4e51e83259dd028a2416ab3ecf52aaed">10288</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL_MASK                  0x4000u</span></div>
<div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaa9da48a336d76f64faf9515b2ab53f4">10289</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL_SHIFT                 14u</span></div>
<div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga608187ff1941c7fbb81f7f246bd07838">10290</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL_WIDTH                 1u</span></div>
<div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0a57ef20a8fa15ceaa113f1cb0396c98">10291</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB3FUL_SHIFT))&amp;QuadSPI_SR_AHB3FUL_MASK)</span></div>
<div class="line"><a name="l10292"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga58251ba04e103537d4799d02dab2e885">10292</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE_MASK                     0x10000u</span></div>
<div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga58b5d61789c2bdd8641e78af89b41c24">10293</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE_SHIFT                    16u</span></div>
<div class="line"><a name="l10294"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab458b9c138a4d9b4c322851348c1691a">10294</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE_WIDTH                    1u</span></div>
<div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa972942441939ce2f23063a3aa984bb8">10295</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_RXWE_SHIFT))&amp;QuadSPI_SR_RXWE_MASK)</span></div>
<div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7e4cf1b3f9cffd4fe292fb6ad561745f">10296</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL_MASK                   0x80000u</span></div>
<div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8aa26ba421a55d10ee68e0cc1c99460f">10297</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL_SHIFT                  19u</span></div>
<div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3545b506654b7cc9dec0bd4a0469feb4">10298</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL_WIDTH                  1u</span></div>
<div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0547478d95c1d33bc1601233e0b6c4ee">10299</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_RXFULL_SHIFT))&amp;QuadSPI_SR_RXFULL_MASK)</span></div>
<div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab80d44febb0426b1a8e35bde0d7afcd0">10300</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA_MASK                    0x800000u</span></div>
<div class="line"><a name="l10301"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2ef378f805d6daf1c0b305ced8eb421f">10301</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA_SHIFT                   23u</span></div>
<div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafa859a1fe343247303c7ddac41993543">10302</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA_WIDTH                   1u</span></div>
<div class="line"><a name="l10303"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad52c1644315f8dd2058ab7cdead6daa1">10303</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_RXDMA_SHIFT))&amp;QuadSPI_SR_RXDMA_MASK)</span></div>
<div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga544ec4b363f8037e3abce8a28822c3e2">10304</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA_MASK                    0x1000000u</span></div>
<div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4fbaa97d985aad2bbeab89bcca3fc963">10305</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA_SHIFT                   24u</span></div>
<div class="line"><a name="l10306"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaecf47ccf7ec5480ecf0070a34e1ec601">10306</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA_WIDTH                   1u</span></div>
<div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf600060425a113e50aabce54a3899a52">10307</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXEDA_SHIFT))&amp;QuadSPI_SR_TXEDA_MASK)</span></div>
<div class="line"><a name="l10308"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6ac11780d15c65fce8d375d6d4bfbe24">10308</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA_MASK                     0x2000000u</span></div>
<div class="line"><a name="l10309"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga62d79ff564c6a4e395c38e375b657488">10309</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA_SHIFT                    25u</span></div>
<div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaac9b189ab0a47d6d5d742e592ef790e5">10310</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA_WIDTH                    1u</span></div>
<div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab12a6edfd7f1dc7e6c22675789b07faa">10311</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXWA_SHIFT))&amp;QuadSPI_SR_TXWA_MASK)</span></div>
<div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1130a1deba581770404cb669b85f1eb9">10312</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA_MASK                    0x4000000u</span></div>
<div class="line"><a name="l10313"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2423c9334ab572d59280cf9359b823af">10313</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA_SHIFT                   26u</span></div>
<div class="line"><a name="l10314"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac91f32748eb6624b57cfb1c379854d98">10314</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA_WIDTH                   1u</span></div>
<div class="line"><a name="l10315"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac00a4283ab9b6a1d7cf82cc4b2299c70">10315</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXDMA_SHIFT))&amp;QuadSPI_SR_TXDMA_MASK)</span></div>
<div class="line"><a name="l10316"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaef3f3fbff3cecf16ff017d6c67dacc6f">10316</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL_MASK                   0x8000000u</span></div>
<div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8576ae50d7e58a1e9cafad4fde67e923">10317</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL_SHIFT                  27u</span></div>
<div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7db25dde8417e6968fb5bfc50405bedc">10318</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL_WIDTH                  1u</span></div>
<div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2782593d4a6845dcad4006c2f30eef85">10319</a></span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXFULL_SHIFT))&amp;QuadSPI_SR_TXFULL_MASK)</span></div>
<div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;<span class="comment">/* FR Bit Fields */</span></div>
<div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabcf17b903ecfb1aa30e99edc5e38999d">10321</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF_MASK                      0x1u</span></div>
<div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae5d5891a443afec3705bd2e632aa1b5e">10322</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF_SHIFT                     0u</span></div>
<div class="line"><a name="l10323"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga10e6eaab39d8b89dded83ef8a808c064">10323</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF_WIDTH                     1u</span></div>
<div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab79ab17e1512e6160e471900f036ea35">10324</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_TFF_SHIFT))&amp;QuadSPI_FR_TFF_MASK)</span></div>
<div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga425f100b0a96b944f2a264c3c18ef215">10325</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPGEF_MASK                    0x0u</span></div>
<div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa8cbdfe25e1d608d8330ef188675d9ca">10326</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF_MASK                    0x40u</span></div>
<div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafe53a97b657acc21ec70ee651180990e">10327</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF_SHIFT                   6u</span></div>
<div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga24da599a47781e5dd9a4fe881ece2d56">10328</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF_WIDTH                   1u</span></div>
<div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabbb0c63c36b84949e2b04803a70f6500">10329</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_IPIEF_SHIFT))&amp;QuadSPI_FR_IPIEF_MASK)</span></div>
<div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae0f86902b5aa372227cb0cde2402ec92">10330</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF_MASK                    0x80u</span></div>
<div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac5d0b3faf07ca9b92aab7632e0f8ca53">10331</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF_SHIFT                   7u</span></div>
<div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad2174104620e0c84dd012789d9833d90">10332</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF_WIDTH                   1u</span></div>
<div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga21377ee1d01e91988efa10030616a52b">10333</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_IPAEF_SHIFT))&amp;QuadSPI_FR_IPAEF_MASK)</span></div>
<div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab0bce847d725f7cd8e77368724cd2e7c">10334</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF_MASK                     0x1000u</span></div>
<div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga73cbec16c596c59bb8361f463feabcb1">10335</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF_SHIFT                    12u</span></div>
<div class="line"><a name="l10336"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad1f70cf57e6cca9e6bcbd788d5d328ab">10336</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF_WIDTH                    1u</span></div>
<div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9a0d8172431a7125bdb2e84a931a5df5">10337</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_ABOF_SHIFT))&amp;QuadSPI_FR_ABOF_MASK)</span></div>
<div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5c43d1db6fc5e08630d1759316427858">10338</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF_MASK                   0x2000u</span></div>
<div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaaae94d5543f12e70c69b3781db358293">10339</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF_SHIFT                  13u</span></div>
<div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3453039501d55118928db829b52e0430">10340</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF_WIDTH                  1u</span></div>
<div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8b99fae8cb4ea0dc24154f1b4dde78ad">10341</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_AIBSEF_SHIFT))&amp;QuadSPI_FR_AIBSEF_MASK)</span></div>
<div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5d0d29b6860ce019805e39a2703d929d">10342</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF_MASK                    0x4000u</span></div>
<div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaff1192bb8693d1c1295f55cd1e62d57a">10343</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF_SHIFT                   14u</span></div>
<div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7d85f6f555ece7497e2f2bff7aa5ccb0">10344</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF_WIDTH                   1u</span></div>
<div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga96dd162a60bba8b9384b8c5937566d1d">10345</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_AITEF_SHIFT))&amp;QuadSPI_FR_AITEF_MASK)</span></div>
<div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab8bddf14ae38cee445b4ad471ceb915f">10346</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF_MASK                    0x8000u</span></div>
<div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf3ea01dc72b4517f937f2757643a72a9">10347</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF_SHIFT                   15u</span></div>
<div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga93579ee52212aa8f10da7b922fee0c72">10348</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF_WIDTH                   1u</span></div>
<div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4cc1cbcaee9ba9addaec0aa15b5f49fd">10349</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_ABSEF_SHIFT))&amp;QuadSPI_FR_ABSEF_MASK)</span></div>
<div class="line"><a name="l10350"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga32717e26dafe0f7d4df3559f6ba497e0">10350</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF_MASK                     0x10000u</span></div>
<div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga374ec55fd2d4a572f267028c9ac40ce2">10351</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF_SHIFT                    16u</span></div>
<div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaad184529fbc601aebff07f29263de2fd">10352</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF_WIDTH                    1u</span></div>
<div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaca505954c198065abfb4e259de98bdee">10353</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_RBDF_SHIFT))&amp;QuadSPI_FR_RBDF_MASK)</span></div>
<div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga56d856990234ad41b7a9527f37b74b74">10354</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF_MASK                     0x20000u</span></div>
<div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0468f004fbff4be253c2c2ee27dd8e4b">10355</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF_SHIFT                    17u</span></div>
<div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga97ed7c59e73154308856933467353813">10356</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF_WIDTH                    1u</span></div>
<div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3fa808d3ed87542a4e23332b6a529d7b">10357</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_RBOF_SHIFT))&amp;QuadSPI_FR_RBOF_MASK)</span></div>
<div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa1c10860edba28fb91177da744b7d439">10358</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE_MASK                   0x800000u</span></div>
<div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafc1bcecd7ef961d3b9124ac5b47cc21a">10359</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE_SHIFT                  23u</span></div>
<div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2436c2131417ffe1861bd1691964914a">10360</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE_WIDTH                  1u</span></div>
<div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8419eda95ca008dad85ad1dba9c35ac1">10361</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_ILLINE_SHIFT))&amp;QuadSPI_FR_ILLINE_MASK)</span></div>
<div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga82a32703ba63965179547be8d354fc3f">10362</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF_MASK                     0x4000000u</span></div>
<div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafad218c2393cc79e5eadd08528d30616">10363</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF_SHIFT                    26u</span></div>
<div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga407c56c7a552a4e4501e32379230bcce">10364</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF_WIDTH                    1u</span></div>
<div class="line"><a name="l10365"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab784349c441290cfbe1204e58ca14086">10365</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_TBUF_SHIFT))&amp;QuadSPI_FR_TBUF_MASK)</span></div>
<div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8a474f24acd69c4c3ad9532032e8ab0c">10366</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF_MASK                     0x8000000u</span></div>
<div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8654efa766e45c68f65c583ae1b18e91">10367</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF_SHIFT                    27u</span></div>
<div class="line"><a name="l10368"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga983cbe85686c2e3e05c499806d5bc944">10368</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF_WIDTH                    1u</span></div>
<div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac82764d6bebd3a61587fbd44b43c9aa0">10369</a></span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_TBFF_SHIFT))&amp;QuadSPI_FR_TBFF_MASK)</span></div>
<div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div>
<div class="line"><a name="l10371"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa8b42eaf35f83bb06b13201a80615c8f">10371</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE_MASK                   0x1u</span></div>
<div class="line"><a name="l10372"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa45f89d424552a7d56512ba6e2adc51d">10372</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE_SHIFT                  0u</span></div>
<div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf78503a37060b7fc29dfa42495e7f669">10373</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE_WIDTH                  1u</span></div>
<div class="line"><a name="l10374"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1e22423d1e49e45091b03ca4de20e46a">10374</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TFIE_SHIFT))&amp;QuadSPI_RSER_TFIE_MASK)</span></div>
<div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab8e88f3443a4aa05c3692cf39dca26c6">10375</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE_MASK                 0x40u</span></div>
<div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae0b2865895e52416f8809080e53490d3">10376</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE_SHIFT                6u</span></div>
<div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3289a625e71a8c8a27d02299a46d3287">10377</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE_WIDTH                1u</span></div>
<div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga72afeaaa46e8ed77a542727242ff013d">10378</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_IPIEIE_SHIFT))&amp;QuadSPI_RSER_IPIEIE_MASK)</span></div>
<div class="line"><a name="l10379"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga77adf2b9da2ef385be13086ba0fe653b">10379</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE_MASK                 0x80u</span></div>
<div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabac349db94c5df09d3a6200de08cb098">10380</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE_SHIFT                7u</span></div>
<div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9c1d1ec101eb22bca5b490afee08f50e">10381</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE_WIDTH                1u</span></div>
<div class="line"><a name="l10382"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaff9bb61e555080888dd591b48307212f">10382</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_IPAEIE_SHIFT))&amp;QuadSPI_RSER_IPAEIE_MASK)</span></div>
<div class="line"><a name="l10383"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf080efa84f96a1bc47964e76661525d4">10383</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE_MASK                  0x1000u</span></div>
<div class="line"><a name="l10384"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaeb9d840c4bdf796c14bea6ce20f51407">10384</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE_SHIFT                 12u</span></div>
<div class="line"><a name="l10385"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad81a14191be372ef7ab9e4c75c49d842">10385</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE_WIDTH                 1u</span></div>
<div class="line"><a name="l10386"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab2ea598aa878cfc7ea839254fd8caf5f">10386</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_ABOIE_SHIFT))&amp;QuadSPI_RSER_ABOIE_MASK)</span></div>
<div class="line"><a name="l10387"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga37f6281903106f5528e2eabf8c6defb2">10387</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE_MASK                 0x2000u</span></div>
<div class="line"><a name="l10388"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gadb64a8229b48a67e8a8fbb25a2ee6fd3">10388</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE_SHIFT                13u</span></div>
<div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab52c0b80cf1757648af477b763f975ab">10389</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE_WIDTH                1u</span></div>
<div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaac28ba6a7de0a96d38d1039c2208f1b6">10390</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_AIBSIE_SHIFT))&amp;QuadSPI_RSER_AIBSIE_MASK)</span></div>
<div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab5f965e1f490525d52694c91c95ef169">10391</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE_MASK                  0x4000u</span></div>
<div class="line"><a name="l10392"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0b207db5ee66647a562c335611fb461b">10392</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE_SHIFT                 14u</span></div>
<div class="line"><a name="l10393"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gace62422ba369f293a2958a1cad0aa3de">10393</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE_WIDTH                 1u</span></div>
<div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1103489ee528b4504baec992cf5c3104">10394</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_AITIE_SHIFT))&amp;QuadSPI_RSER_AITIE_MASK)</span></div>
<div class="line"><a name="l10395"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac3b47a576a7469574620ad1af39ff3ec">10395</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE_MASK                 0x8000u</span></div>
<div class="line"><a name="l10396"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab7310bceba3c7588be99122362862ca8">10396</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE_SHIFT                15u</span></div>
<div class="line"><a name="l10397"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8ca1498d025c067899c55cd8132f7f1b">10397</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE_WIDTH                1u</span></div>
<div class="line"><a name="l10398"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae8d9ddfed22ae19719b625025dc97140">10398</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_ABSEIE_SHIFT))&amp;QuadSPI_RSER_ABSEIE_MASK)</span></div>
<div class="line"><a name="l10399"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6c5484d8f3d5316c0d25ffe3c7452009">10399</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE_MASK                  0x10000u</span></div>
<div class="line"><a name="l10400"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga88741b24b47cc5a130ec733ea87c6840">10400</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE_SHIFT                 16u</span></div>
<div class="line"><a name="l10401"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac8da0094b2a53808ab0bbceac1ab2ec8">10401</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE_WIDTH                 1u</span></div>
<div class="line"><a name="l10402"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga9b79d78c4977812ab23de9e37183e222">10402</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_RBDIE_SHIFT))&amp;QuadSPI_RSER_RBDIE_MASK)</span></div>
<div class="line"><a name="l10403"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gadca86c2fd0e93e6a1a369adec8aaa3bd">10403</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE_MASK                  0x20000u</span></div>
<div class="line"><a name="l10404"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3b68ba43ef4c9850157a6f1dcb72c9cf">10404</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE_SHIFT                 17u</span></div>
<div class="line"><a name="l10405"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5c4255d4f257a435e43b9be8ef3b6fb9">10405</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE_WIDTH                 1u</span></div>
<div class="line"><a name="l10406"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga64e96ae97479a6129c547121bc3457a6">10406</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_RBOIE_SHIFT))&amp;QuadSPI_RSER_RBOIE_MASK)</span></div>
<div class="line"><a name="l10407"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4d9dee456b07fc1dae915cbcd72ffe01">10407</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE_MASK                  0x200000u</span></div>
<div class="line"><a name="l10408"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab0a612eec3e9369421da27b7ad41b2bb">10408</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE_SHIFT                 21u</span></div>
<div class="line"><a name="l10409"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab0b945f553029f755950e7d098b6fbab">10409</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE_WIDTH                 1u</span></div>
<div class="line"><a name="l10410"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2f6388a7fa60f3fa5953d22a79933526">10410</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_RBDDE_SHIFT))&amp;QuadSPI_RSER_RBDDE_MASK)</span></div>
<div class="line"><a name="l10411"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1a9fec7a264635ad9324bb958e148686">10411</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE_MASK                0x800000u</span></div>
<div class="line"><a name="l10412"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8fb6e76dc1a25affd33c4552e8ffdd37">10412</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE_SHIFT               23u</span></div>
<div class="line"><a name="l10413"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gafbf0cdbd72ff0bf586cc8e8d180d3b53">10413</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE_WIDTH               1u</span></div>
<div class="line"><a name="l10414"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gadc8024ae680bca37677379adc998a083">10414</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_ILLINIE_SHIFT))&amp;QuadSPI_RSER_ILLINIE_MASK)</span></div>
<div class="line"><a name="l10415"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3e76a2ab4ad0bda1bdac54244a10bb5e">10415</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE_MASK                  0x2000000u</span></div>
<div class="line"><a name="l10416"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac6ddab9cfb049a0439d767e5e2dda1fb">10416</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE_SHIFT                 25u</span></div>
<div class="line"><a name="l10417"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae7d3dcc59c5d30847d0676d6ed38492e">10417</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE_WIDTH                 1u</span></div>
<div class="line"><a name="l10418"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5727f028587d252db996c9501221041b">10418</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TBFDE_SHIFT))&amp;QuadSPI_RSER_TBFDE_MASK)</span></div>
<div class="line"><a name="l10419"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa55e3d3adc90019171a90b924fed642e">10419</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE_MASK                  0x4000000u</span></div>
<div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga0641a3b95a6d81c7b6b315051f15361a">10420</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE_SHIFT                 26u</span></div>
<div class="line"><a name="l10421"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga07a5121ca237615f50b02b33c1854bc5">10421</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE_WIDTH                 1u</span></div>
<div class="line"><a name="l10422"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5d054768fc51ce3bb98f778ec29b40b7">10422</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TBUIE_SHIFT))&amp;QuadSPI_RSER_TBUIE_MASK)</span></div>
<div class="line"><a name="l10423"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa80b07390ff545f2e8e164a2c302f006">10423</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE_MASK                  0x8000000u</span></div>
<div class="line"><a name="l10424"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7f6b067bd9f7e139558c3b39b53b4da9">10424</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE_SHIFT                 27u</span></div>
<div class="line"><a name="l10425"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4a6c9d5db22ecb762584c8c07a492e7a">10425</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE_WIDTH                 1u</span></div>
<div class="line"><a name="l10426"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa4a360a6843656c10d8096bcab13b2f6">10426</a></span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TBFIE_SHIFT))&amp;QuadSPI_RSER_TBFIE_MASK)</span></div>
<div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="comment">/* SPNDST Bit Fields */</span></div>
<div class="line"><a name="l10428"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga78772ddf17dabf72d6538518a58f8425">10428</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND_MASK               0x1u</span></div>
<div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabc1e59e26d684b5b134711731922f2a4">10429</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND_SHIFT              0u</span></div>
<div class="line"><a name="l10430"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaea79ec4d6e93625bf609ed2a80b0ff36">10430</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND_WIDTH              1u</span></div>
<div class="line"><a name="l10431"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac571aa752abbd099b6ad8d40040aa760">10431</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPNDST_SUSPND_SHIFT))&amp;QuadSPI_SPNDST_SUSPND_MASK)</span></div>
<div class="line"><a name="l10432"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga983ba85a3c5532807ee169a386943df6">10432</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF_MASK               0xC0u</span></div>
<div class="line"><a name="l10433"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5d0f5afcc37ac5b7fb0fb1407c60ab15">10433</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF_SHIFT              6u</span></div>
<div class="line"><a name="l10434"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga74c10f413f916372c6c764826e22eddf">10434</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF_WIDTH              2u</span></div>
<div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga17ca42c83fb7f7bde96282b371d03b09">10435</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPNDST_SPDBUF_SHIFT))&amp;QuadSPI_SPNDST_SPDBUF_MASK)</span></div>
<div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1419884755c8723e27b591e40146a78c">10436</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT_MASK               0xFE00u</span></div>
<div class="line"><a name="l10437"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga897b0e951c28d99a34d83f616b909e3c">10437</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT_SHIFT              9u</span></div>
<div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3460833313a290ce610d01ca53563859">10438</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT_WIDTH              7u</span></div>
<div class="line"><a name="l10439"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf81341fd6297dc75a4d88701d634d646">10439</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPNDST_DATLFT_SHIFT))&amp;QuadSPI_SPNDST_DATLFT_MASK)</span></div>
<div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="comment">/* SPTRCLR Bit Fields */</span></div>
<div class="line"><a name="l10441"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga899882eccfa3ee32d76169fb3d0e6b1e">10441</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC_MASK              0x1u</span></div>
<div class="line"><a name="l10442"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6204eb8b21f2cb50b36e81b33d909057">10442</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC_SHIFT             0u</span></div>
<div class="line"><a name="l10443"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gac5da748a8b846f3c803d9e926099d81a">10443</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC_WIDTH             1u</span></div>
<div class="line"><a name="l10444"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga51689646b44607419a0088836c3e35bb">10444</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPTRCLR_BFPTRC_SHIFT))&amp;QuadSPI_SPTRCLR_BFPTRC_MASK)</span></div>
<div class="line"><a name="l10445"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2837fa4576fd525d82815eed4703a506">10445</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC_MASK              0x100u</span></div>
<div class="line"><a name="l10446"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7ec182ea5ae38fb28e4377613e958f38">10446</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC_SHIFT             8u</span></div>
<div class="line"><a name="l10447"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga7fa4033d587c744a6c84265abc07f803">10447</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC_WIDTH             1u</span></div>
<div class="line"><a name="l10448"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga10187c3d5ed16d6015d924107be192bb">10448</a></span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPTRCLR_IPPTRC_SHIFT))&amp;QuadSPI_SPTRCLR_IPPTRC_MASK)</span></div>
<div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="comment">/* SFA1AD Bit Fields */</span></div>
<div class="line"><a name="l10450"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga063bdfd32b6657dea5054bc8d8d20e02">10450</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1_MASK               0xFFFFFC00u</span></div>
<div class="line"><a name="l10451"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga017b9ff84dcb746b25d90835b7b4267e">10451</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1_SHIFT              10u</span></div>
<div class="line"><a name="l10452"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga42d36243fe99814912250cb0d769325d">10452</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1_WIDTH              22u</span></div>
<div class="line"><a name="l10453"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6be6b064f80f6e53f9947b2eff9e3d93">10453</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFA1AD_TPADA1_SHIFT))&amp;QuadSPI_SFA1AD_TPADA1_MASK)</span></div>
<div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="comment">/* SFA2AD Bit Fields */</span></div>
<div class="line"><a name="l10455"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6e2b4ff58efb1f8a638f14a5ac2f829e">10455</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2_MASK               0xFFFFFC00u</span></div>
<div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga09fab2b8c1a7511ded413bb2f0e3508c">10456</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2_SHIFT              10u</span></div>
<div class="line"><a name="l10457"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga08dfc41c63b0f3128026b46b29797994">10457</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2_WIDTH              22u</span></div>
<div class="line"><a name="l10458"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8c27337fc394b05a13abe6fe36d7d9b7">10458</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFA2AD_TPADA2_SHIFT))&amp;QuadSPI_SFA2AD_TPADA2_MASK)</span></div>
<div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;<span class="comment">/* SFB1AD Bit Fields */</span></div>
<div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga81665e5e4fb2533973f7ec27762734eb">10460</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1_MASK               0xFFFFFC00u</span></div>
<div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga873bed54564e1299b53d8c377a7b645e">10461</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1_SHIFT              10u</span></div>
<div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf97ec4518779e6237cbff6dedebf189a">10462</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1_WIDTH              22u</span></div>
<div class="line"><a name="l10463"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6a951d5ab39bb230cf6b96f52a2be81b">10463</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFB1AD_TPADB1_SHIFT))&amp;QuadSPI_SFB1AD_TPADB1_MASK)</span></div>
<div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="comment">/* SFB2AD Bit Fields */</span></div>
<div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5be5d66072c53308c357864b4d27ecdb">10465</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2_MASK               0xFFFFFC00u</span></div>
<div class="line"><a name="l10466"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6c95c3919f0c07b5b36c0f5aba0d0f24">10466</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2_SHIFT              10u</span></div>
<div class="line"><a name="l10467"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga118eb7953de11835c6f5445a7b7d95d7">10467</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2_WIDTH              22u</span></div>
<div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga12b622e2fbad34a84be06dd3225b41fa">10468</a></span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFB2AD_TPADB2_SHIFT))&amp;QuadSPI_SFB2AD_TPADB2_MASK)</span></div>
<div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="comment">/* RBDR Bit Fields */</span></div>
<div class="line"><a name="l10470"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga8e9a53d805afafbf22362bfddbe39268">10470</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga519409576f390bde0fc45b6d05a8763d">10471</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA_SHIFT                0u</span></div>
<div class="line"><a name="l10472"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae58cecf8c8dd2c94ddf4b264ebbdcdde">10472</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA_WIDTH                32u</span></div>
<div class="line"><a name="l10473"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5f491ed6cba833fe3798698fe5096506">10473</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBDR_RXDATA_SHIFT))&amp;QuadSPI_RBDR_RXDATA_MASK)</span></div>
<div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="comment">/* LUTKEY Bit Fields */</span></div>
<div class="line"><a name="l10475"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab187176496278565b64308458f28ef16">10475</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l10476"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gabc6cee793d501763bab92cb8077e4e40">10476</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY_SHIFT                 0u</span></div>
<div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1759a482b53016b259ac02a7ec40cd7c">10477</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY_WIDTH                 32u</span></div>
<div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad82670d0ed596d0bb907029c3d36f908">10478</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUTKEY_KEY_SHIFT))&amp;QuadSPI_LUTKEY_KEY_MASK)</span></div>
<div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="comment">/* LCKCR Bit Fields */</span></div>
<div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga31be39140a4d351de7e8df53de5dd54f">10480</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK_MASK                  0x1u</span></div>
<div class="line"><a name="l10481"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf7676393bfff0a6310580f11ad1388a6">10481</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK_SHIFT                 0u</span></div>
<div class="line"><a name="l10482"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga25fbb259ea341b2727922438a127bc75">10482</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK_WIDTH                 1u</span></div>
<div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga2c039e7d842c4cd490f780088c69efd1">10483</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LCKCR_LOCK_SHIFT))&amp;QuadSPI_LCKCR_LOCK_MASK)</span></div>
<div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga467c1f1827c2c9b827c94164da4594d0">10484</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK_MASK                0x2u</span></div>
<div class="line"><a name="l10485"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga207fca45be1ed14282f30d285ccc133c">10485</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK_SHIFT               1u</span></div>
<div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gad76a2df75538f1900f621cccb3ad5942">10486</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK_WIDTH               1u</span></div>
<div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga31983767c7312740e6e3ffa3b05f54c8">10487</a></span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LCKCR_UNLOCK_SHIFT))&amp;QuadSPI_LCKCR_UNLOCK_MASK)</span></div>
<div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="comment">/* LUT Bit Fields */</span></div>
<div class="line"><a name="l10489"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6de36d39b33eac81bb70fc5ef8032b68">10489</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0_MASK                  0xFFu</span></div>
<div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga44a5a939437bc33513f4abdff937026c">10490</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0_SHIFT                 0u</span></div>
<div class="line"><a name="l10491"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga77add07f931596594d48e92635dc6d22">10491</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0_WIDTH                 8u</span></div>
<div class="line"><a name="l10492"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga3f1bbd48da7d5c0f01e4ad5b2fe20129">10492</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_OPRND0_SHIFT))&amp;QuadSPI_LUT_OPRND0_MASK)</span></div>
<div class="line"><a name="l10493"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa80a15fefbc13dfbdb3d68c634a42035">10493</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0_MASK                    0x300u</span></div>
<div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga78e9e60b7333123784ab9b5560c33f5c">10494</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0_SHIFT                   8u</span></div>
<div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga5a25acaba5aee30db38e2156779dfd19">10495</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0_WIDTH                   2u</span></div>
<div class="line"><a name="l10496"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaabecebcfc9c4f179bc3d1994104e2269">10496</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_PAD0_SHIFT))&amp;QuadSPI_LUT_PAD0_MASK)</span></div>
<div class="line"><a name="l10497"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6d1db7af5c9f37c1d26563aabcd5e2be">10497</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0_MASK                  0xFC00u</span></div>
<div class="line"><a name="l10498"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gadc6fd4f545adc2407785fbe04e220f94">10498</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0_SHIFT                 10u</span></div>
<div class="line"><a name="l10499"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga758fdea227f7b6eb4c4ce767651c8f8f">10499</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0_WIDTH                 6u</span></div>
<div class="line"><a name="l10500"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaca069eaadd49047818384256679a507e">10500</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_INSTR0_SHIFT))&amp;QuadSPI_LUT_INSTR0_MASK)</span></div>
<div class="line"><a name="l10501"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaedb7385cac4edd244016314c7700b459">10501</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l10502"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa650de1f3b1ad054a79692e024994596">10502</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1_SHIFT                 16u</span></div>
<div class="line"><a name="l10503"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gab606f59486a1a7c080f1db4a821c69b3">10503</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1_WIDTH                 8u</span></div>
<div class="line"><a name="l10504"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga1530a2e744a3383e69ceb9ba2c62418c">10504</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_OPRND1_SHIFT))&amp;QuadSPI_LUT_OPRND1_MASK)</span></div>
<div class="line"><a name="l10505"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaf223ffa3fc8fc45518eb2b54814c0b3e">10505</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1_MASK                    0x3000000u</span></div>
<div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga4ab485dd048a99d98a7a58f27ec76e24">10506</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1_SHIFT                   24u</span></div>
<div class="line"><a name="l10507"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga46add2a8cf867944d28293bf82cc42d0">10507</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1_WIDTH                   2u</span></div>
<div class="line"><a name="l10508"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga894cc0d68fb2d18b54c36e70471e0c1c">10508</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_PAD1_SHIFT))&amp;QuadSPI_LUT_PAD1_MASK)</span></div>
<div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga74d50f0dfd723cb47b3f4f513a1be58d">10509</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1_MASK                  0xFC000000u</span></div>
<div class="line"><a name="l10510"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gae6e1fde24f56c471d4e241f758b16f9a">10510</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1_SHIFT                 26u</span></div>
<div class="line"><a name="l10511"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#ga6a9559067934d3b4e45950ca39fac1f1">10511</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1_WIDTH                 6u</span></div>
<div class="line"><a name="l10512"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___register___masks.html#gaa562dca469fddc8473a4e4841eb05545">10512</a></span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_INSTR1_SHIFT))&amp;QuadSPI_LUT_INSTR1_MASK)</span></div>
<div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160; <span class="comment">/* end of group QuadSPI_Register_Masks */</span></div>
<div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160; </div>
<div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160; <span class="comment">/* end of group QuadSPI_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160; </div>
<div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160; </div>
<div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div>
<div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160; </div>
<div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html">10537</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ab20ff3f0387cbcc2652477ed5d2702df">10538</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a96563b10e1e91f05203f88047408044a">10539</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l10540"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a2ebad72e01f1242c9b9e100c7dffa3a1">10540</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#a2ebad72e01f1242c9b9e100c7dffa3a1">SRS</a>;                               </div>
<div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ab1de22ed59996ae705de01bb2a173463">10541</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#ab1de22ed59996ae705de01bb2a173463">RPC</a>;                               </div>
<div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">10542</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#acc58e62c485c9a9c7651d45e14e9e7cf">10543</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#acc58e62c485c9a9c7651d45e14e9e7cf">SSRS</a>;                              </div>
<div class="line"><a name="l10544"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a2f74ff620d2256b631cc4e12a29ce730">10544</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#a2f74ff620d2256b631cc4e12a29ce730">SRIE</a>;                              </div>
<div class="line"><a name="l10545"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">10545</a></span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>, *<a class="code" href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a>;</div>
<div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160; </div>
<div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga6eae2aa57fc4559b723de5dc0fa178a0">10548</a></span>&#160;<span class="preprocessor">#define RCM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160; </div>
<div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160; </div>
<div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10553"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d">10553</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div>
<div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874">10555</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div>
<div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6">10557</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div>
<div class="line"><a name="l10559"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb">10559</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div>
<div class="line"><a name="l10561"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga49e64394e9b0ee05655559107c51d31a">10561</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaaa2bd8af2ec02b73b56e09b80e619844">10563</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga26ae066628c022cc4fb5e791d9b29242">10565</a></span>&#160;<span class="preprocessor">#define RCM_IRQS                                 { RCM_IRQn }</span></div>
<div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160; </div>
<div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="comment">   -- RCM Register Masks</span></div>
<div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160; </div>
<div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga65fc9eacc0eb23549808cc7c958359c7">10577</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga501e30e016a6d077013b532719aa0fd0">10578</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_SHIFT                  0u</span></div>
<div class="line"><a name="l10579"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9eec186ac2cb628d8b65c681f51543ec">10579</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_WIDTH                  16u</span></div>
<div class="line"><a name="l10580"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1ebb01d030b74a86e43ff64f8ae82e91">10580</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_FEATURE_SHIFT))&amp;RCM_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l10581"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6065fb39e80c50593f256b5c7554937f">10581</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l10582"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1ee00bff9d5db0257a6ae5205f5f1039">10582</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_SHIFT                    16u</span></div>
<div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac11b6e07f58064fe8d9926d3c4e4c0e0">10583</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_WIDTH                    8u</span></div>
<div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaac137ad23ae10e51e910dcd0ac04fa72">10584</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MINOR_SHIFT))&amp;RCM_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad83e86adec27d90701bc788669bd033f">10585</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa3bcb582023598538015baae45393a8b">10586</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_SHIFT                    24u</span></div>
<div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa3f22a3fe7e80e0d5a0a76e92b499b29">10587</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_WIDTH                    8u</span></div>
<div class="line"><a name="l10588"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga50d2195d07e49d6148a7d86ee3bac586">10588</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MAJOR_SHIFT))&amp;RCM_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5b2da455acb20ded860147829f07f254">10590</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_MASK                   0x1u</span></div>
<div class="line"><a name="l10591"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9968f328397555a2aa11cd67d124ab1c">10591</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_SHIFT                  0u</span></div>
<div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga78dfd3ec0df8baab5a8b364f4331b0dd">10592</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_WIDTH                  1u</span></div>
<div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2f77ab8033962e3c90c2ca696e9b3c85">10593</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWAKEUP_SHIFT))&amp;RCM_PARAM_EWAKEUP_MASK)</span></div>
<div class="line"><a name="l10594"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga67d602962ddddee012ca2ba8df4f23c9">10594</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_MASK                      0x2u</span></div>
<div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae15ce33348e2913439309d9a217b03ac">10595</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_SHIFT                     1u</span></div>
<div class="line"><a name="l10596"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabad464cd220b01cf35f7fe8290f9b02e">10596</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_WIDTH                     1u</span></div>
<div class="line"><a name="l10597"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae0ec87a544c80f591bfdb1ac1ccd1485">10597</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELVD_SHIFT))&amp;RCM_PARAM_ELVD_MASK)</span></div>
<div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc274be1d94e7b96ea7570e859382791">10598</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_MASK                      0x4u</span></div>
<div class="line"><a name="l10599"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3e32f3b2754922ef0356cc938b8a6932">10599</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_SHIFT                     2u</span></div>
<div class="line"><a name="l10600"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6f8863e70df5907e4d551c5f199d2e45">10600</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_WIDTH                     1u</span></div>
<div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5df18dc6dd3dee243cfe77561a583498">10601</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOC_SHIFT))&amp;RCM_PARAM_ELOC_MASK)</span></div>
<div class="line"><a name="l10602"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga683ceab02e4dc2a3d7131edc30037dc0">10602</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_MASK                      0x8u</span></div>
<div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa9d45f7917dfd9099f6bfca221edad5c">10603</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_SHIFT                     3u</span></div>
<div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaad7ba69c4119b670b0e71f0887389136">10604</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_WIDTH                     1u</span></div>
<div class="line"><a name="l10605"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf38bb1ab726cd1f0523bf8a4e99101fc">10605</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOL_SHIFT))&amp;RCM_PARAM_ELOL_MASK)</span></div>
<div class="line"><a name="l10606"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga999d4d625f3a5d510997b77e04d78fc4">10606</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_MASK                  (0x10U)</span></div>
<div class="line"><a name="l10607"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga141eb337b575e0895526c74fdf419e41">10607</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_SHIFT                 (4U)</span></div>
<div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaae6a8237ca0b087fd21bcae3cfb5574d">10608</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_WIDTH                 (1U)</span></div>
<div class="line"><a name="l10609"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae3fc0c00aa8d0b62e7b1656c566cbd0e">10609</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RCM_PARAM_ECMU_LOC_SHIFT)) &amp; RCM_PARAM_ECMU_LOC_MASK)</span></div>
<div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacae44fbf6a2bf8cf538e92f5555b279d">10610</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_MASK                     0x20u</span></div>
<div class="line"><a name="l10611"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3cd6a1275be7be61cc6dc3c434f1ffeb">10611</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_SHIFT                    5u</span></div>
<div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga487e56e0bfca1c61d3a8dfb21f7c2bd3">10612</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_WIDTH                    1u</span></div>
<div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga070955671ba1e16a3bb1ed6672661ad9">10613</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWDOG_SHIFT))&amp;RCM_PARAM_EWDOG_MASK)</span></div>
<div class="line"><a name="l10614"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae45d56dc67e4b2b3b15109879ee1bbf3">10614</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_MASK                      0x40u</span></div>
<div class="line"><a name="l10615"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad329a6bcbec0ea9bfa23404a064163fb">10615</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_SHIFT                     6u</span></div>
<div class="line"><a name="l10616"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7fcf11965b1f553334a0c4171acce1bc">10616</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_WIDTH                     1u</span></div>
<div class="line"><a name="l10617"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2aeb9a8dc7d2c1068713b89309531676">10617</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPIN_SHIFT))&amp;RCM_PARAM_EPIN_MASK)</span></div>
<div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga74912d002320244cc4bf552376d2c6d5">10618</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_MASK                      0x80u</span></div>
<div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabe8e12759f98930f73dfb3a01bf7cfc2">10619</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_SHIFT                     7u</span></div>
<div class="line"><a name="l10620"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga450ec14fec6063b74d63eb0db68b5b48">10620</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_WIDTH                     1u</span></div>
<div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4015905aba57e68e079fc48392ad6ed1">10621</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPOR_SHIFT))&amp;RCM_PARAM_EPOR_MASK)</span></div>
<div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b5a8f53d462645e3dd3279f1a2c08b9">10622</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_MASK                     0x100u</span></div>
<div class="line"><a name="l10623"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5e4c561ebf642cf84e67c825c0fffdb0">10623</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_SHIFT                    8u</span></div>
<div class="line"><a name="l10624"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3707ca4c1d58e328732984a6372a5cfa">10624</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_WIDTH                    1u</span></div>
<div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga88b1a8068fc1d264ca46dc4def02b250">10625</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EJTAG_SHIFT))&amp;RCM_PARAM_EJTAG_MASK)</span></div>
<div class="line"><a name="l10626"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab8573acea0e4a84f403ce9ed538b9df7">10626</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_MASK                   0x200u</span></div>
<div class="line"><a name="l10627"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9413faca9c402af142cebd965411b4f4">10627</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_SHIFT                  9u</span></div>
<div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3885647c054c870336b06cc9daba01b1">10628</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_WIDTH                  1u</span></div>
<div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7387dc2cd2d670dd93a084ec14951f85">10629</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOCKUP_SHIFT))&amp;RCM_PARAM_ELOCKUP_MASK)</span></div>
<div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga59800562bc0bcbe528895682e46ef7d3">10630</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_MASK                       0x400u</span></div>
<div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4e74ef4d8568c545b5be7e2507ed9622">10631</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_SHIFT                      10u</span></div>
<div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga28eb9ec9b1876ac3d13f029084f3e6e1">10632</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_WIDTH                      1u</span></div>
<div class="line"><a name="l10633"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabeecc6abead39633cbe1e67f102d66dc">10633</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESW_SHIFT))&amp;RCM_PARAM_ESW_MASK)</span></div>
<div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7b3c12639a456d63ac06f6edb8f0aaaa">10634</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_MASK                   0x800u</span></div>
<div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga89fc2858af738baa66d667f0b74ba336">10635</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_SHIFT                  11u</span></div>
<div class="line"><a name="l10636"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga376f22ec0f1f844161b494e936c2085a">10636</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_WIDTH                  1u</span></div>
<div class="line"><a name="l10637"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga346aa36a749d25b7757ee0f6b9af47f7">10637</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EMDM_AP_SHIFT))&amp;RCM_PARAM_EMDM_AP_MASK)</span></div>
<div class="line"><a name="l10638"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e695c0f5fc17eae9e9eb6abf0fb9d22">10638</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_MASK                  0x2000u</span></div>
<div class="line"><a name="l10639"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac5b91de57afe8a0fef1874a122d5fb6c">10639</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_SHIFT                 13u</span></div>
<div class="line"><a name="l10640"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa22ebbb077e00465c7db8a302c522fff">10640</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_WIDTH                 1u</span></div>
<div class="line"><a name="l10641"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga253558ac463ec4cbca3a9a9936ff02a9">10641</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESACKERR_SHIFT))&amp;RCM_PARAM_ESACKERR_MASK)</span></div>
<div class="line"><a name="l10642"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga93d1cfbd900cdee9508139f94544a986">10642</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_MASK                   0x8000u</span></div>
<div class="line"><a name="l10643"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9ac2b53d4ba63bd43451804518da55bb">10643</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_SHIFT                  15u</span></div>
<div class="line"><a name="l10644"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga444a940cefa90ac1452113d5e34c9c20">10644</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_WIDTH                  1u</span></div>
<div class="line"><a name="l10645"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga38f0f3529afae2dd0318a0c6cef536a2">10645</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ETAMPER_SHIFT))&amp;RCM_PARAM_ETAMPER_MASK)</span></div>
<div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae90b75d1193682e04e1e7d492df0f9d4">10646</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_MASK                    0x10000u</span></div>
<div class="line"><a name="l10647"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga06238baa560626892a6f37385b930227">10647</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_SHIFT                   16u</span></div>
<div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga30d3282f57578bf38c5a779c737915d3">10648</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_WIDTH                   1u</span></div>
<div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad48c3ae7f9b5050185ec324e82a22a85">10649</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ECORE1_SHIFT))&amp;RCM_PARAM_ECORE1_MASK)</span></div>
<div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;<span class="comment">/* SRS Bit Fields */</span></div>
<div class="line"><a name="l10651"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaedada04c869cb4d7bf8e26771ce0759a">10651</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_MASK                         0x2u</span></div>
<div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga30cc5953160dc6b1b087db2671cdce46">10652</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_SHIFT                        1u</span></div>
<div class="line"><a name="l10653"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6eaff02bc70cd224d0de16c129404afd">10653</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_WIDTH                        1u</span></div>
<div class="line"><a name="l10654"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0d34bb319b76f300d12c70e281273a1d">10654</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LVD_SHIFT))&amp;RCM_SRS_LVD_MASK)</span></div>
<div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac0cf1fc70824ec47088212bd6a9c2da2">10655</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_MASK                         0x4u</span></div>
<div class="line"><a name="l10656"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc9908f10613edede0f7bf6d1aa77a50">10656</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_SHIFT                        2u</span></div>
<div class="line"><a name="l10657"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9a8320031fc77db0da2541943ac2295d">10657</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_WIDTH                        1u</span></div>
<div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2c9889f4063937dcd308e67811be2bf9">10658</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOC_SHIFT))&amp;RCM_SRS_LOC_MASK)</span></div>
<div class="line"><a name="l10659"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf7bef0803de70e6a0b652955aa6d8358">10659</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_MASK                         0x8u</span></div>
<div class="line"><a name="l10660"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab1095e0f261153cc305b8183d3a2aaad">10660</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_SHIFT                        3u</span></div>
<div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaca3bda2615baa123cc05fff44a4bc08d">10661</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_WIDTH                        1u</span></div>
<div class="line"><a name="l10662"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf5f83174f2bc30adb6d342a5a126c75f">10662</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOL_SHIFT))&amp;RCM_SRS_LOL_MASK)</span></div>
<div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga21b5505de550f1a2537000d39758b851">10663</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_MASK                        0x20u</span></div>
<div class="line"><a name="l10664"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae20bd36ed8710f18a5f471b77a459616">10664</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_SHIFT                       5u</span></div>
<div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaef9a11553b9a74bef6f64496d55e708">10665</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_WIDTH                       1u</span></div>
<div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga15a17c320fcaed376555796e29827247">10666</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_WDOG_SHIFT))&amp;RCM_SRS_WDOG_MASK)</span></div>
<div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga754bc01cfd0001c7b706cca15a5ac1e6">10667</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_MASK                         0x40u</span></div>
<div class="line"><a name="l10668"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf0aa254b678407d0b26cdcc26b474a69">10668</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_SHIFT                        6u</span></div>
<div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafea511e42a1fc489dde58abf30064003">10669</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_WIDTH                        1u</span></div>
<div class="line"><a name="l10670"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad7513545018f4a40cbe85b15971c4209">10670</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_PIN_SHIFT))&amp;RCM_SRS_PIN_MASK)</span></div>
<div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga73bee8e04d661f27a2c45e1499a0c87e">10671</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_MASK                         0x80u</span></div>
<div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga50ee8172c6f896533d5f4c9564d8cf0b">10672</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_SHIFT                        7u</span></div>
<div class="line"><a name="l10673"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaf0ea2225050dca2d32d399b5fd2a113">10673</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_WIDTH                        1u</span></div>
<div class="line"><a name="l10674"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7f7dab82e54bbbbc9c9b6db6512e7071">10674</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_POR_SHIFT))&amp;RCM_SRS_POR_MASK)</span></div>
<div class="line"><a name="l10675"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac287dc1674e5b66a1fef4ff500510a34">10675</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_MASK                        0x100u</span></div>
<div class="line"><a name="l10676"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad38e987d9a1879b6f57acd2a515e6418">10676</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_SHIFT                       8u</span></div>
<div class="line"><a name="l10677"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4598b1f31251f4a06e4420cdb1c1e850">10677</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_WIDTH                       1u</span></div>
<div class="line"><a name="l10678"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae6381cab9865fa9263a6743154828358">10678</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_JTAG_SHIFT))&amp;RCM_SRS_JTAG_MASK)</span></div>
<div class="line"><a name="l10679"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga63344e7b21670b7e3815e4f774e5d0f6">10679</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_MASK                      0x200u</span></div>
<div class="line"><a name="l10680"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga16fdf0aeb72513a2d02180bebc21f208">10680</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_SHIFT                     9u</span></div>
<div class="line"><a name="l10681"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga67ce9838a27c898b95536a09a1ed1d45">10681</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_WIDTH                     1u</span></div>
<div class="line"><a name="l10682"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad8d1dfef567a4d9b55fff951993eb2b2">10682</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOCKUP_SHIFT))&amp;RCM_SRS_LOCKUP_MASK)</span></div>
<div class="line"><a name="l10683"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga679430ddb0cbce9e58dbd46729e8e97f">10683</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_MASK                          0x400u</span></div>
<div class="line"><a name="l10684"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaca596a383d78e2b969994a9756b045b5">10684</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_SHIFT                         10u</span></div>
<div class="line"><a name="l10685"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaff50d3a402a0480a5625345525e8fcad">10685</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_WIDTH                         1u</span></div>
<div class="line"><a name="l10686"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa845c48026d143386019ca6cef53fbb7">10686</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SW_SHIFT))&amp;RCM_SRS_SW_MASK)</span></div>
<div class="line"><a name="l10687"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga25599761bc8de4488c5e5d38a3e25c32">10687</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_MASK                      0x800u</span></div>
<div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafec364724b3c3ec14e5c291cbd263312">10688</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_SHIFT                     11u</span></div>
<div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7400668a2452af48297392af6e3dde38">10689</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_WIDTH                     1u</span></div>
<div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5a911ab9e1c18aac3b566dc205c38939">10690</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_MDM_AP_SHIFT))&amp;RCM_SRS_MDM_AP_MASK)</span></div>
<div class="line"><a name="l10691"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7bf6d04117890ec832693cc1d3404fa2">10691</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l10692"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga299ec188fea2efb56acb76cc3860aef4">10692</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_SHIFT                    13u</span></div>
<div class="line"><a name="l10693"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac984eaba51c0a26447da969ce8370964">10693</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_WIDTH                    1u</span></div>
<div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaec94e564a25bc7f3cc5a3ade0e3e9a9b">10694</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SACKERR_SHIFT))&amp;RCM_SRS_SACKERR_MASK)</span></div>
<div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;<span class="comment">/* RPC Bit Fields */</span></div>
<div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf6cebc10faa9ccf82045f9b7c59b2af3">10696</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_MASK                   0x3u</span></div>
<div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad2a5f1e416068923c0e9d7e46d4cb54e">10697</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_SHIFT                  0u</span></div>
<div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7b8e554587b1b26fddb87e313ff1398e">10698</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_WIDTH                  2u</span></div>
<div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae55a30594751117ad610dfb1330042cf">10699</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSRW_SHIFT))&amp;RCM_RPC_RSTFLTSRW_MASK)</span></div>
<div class="line"><a name="l10700"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga17ef4e0006a42dbd3e1a37d58c4b807b">10700</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_MASK                    0x4u</span></div>
<div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1f8240d1cb12f2084024e9137d6f8254">10701</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_SHIFT                   2u</span></div>
<div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9bf50471a03a849b0c3099937fd15795">10702</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_WIDTH                   1u</span></div>
<div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga39c8b55ef824e0aa8289ee725dbbdd76">10703</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSS_SHIFT))&amp;RCM_RPC_RSTFLTSS_MASK)</span></div>
<div class="line"><a name="l10704"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga78badc56e569bb79d52e30f6511bbfaf">10704</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_MASK                   0x1F00u</span></div>
<div class="line"><a name="l10705"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga82d2af2b567676ae0abdfe697e942a4e">10705</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_SHIFT                  8u</span></div>
<div class="line"><a name="l10706"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga916a5c85535c9a5b956626ba44b218df">10706</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_WIDTH                  5u</span></div>
<div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4a3b792ff4ed36c60477e9766d29299d">10707</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSEL_SHIFT))&amp;RCM_RPC_RSTFLTSEL_MASK)</span></div>
<div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;<span class="comment">/* SSRS Bit Fields */</span></div>
<div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga83b9404b018bfd5a13f4558c7e3e6c02">10709</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_MASK                       0x2u</span></div>
<div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8f0328464a4a97eec3e9a74bb01d254e">10710</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_SHIFT                      1u</span></div>
<div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga971e591922671ab8edc375f7a7330fac">10711</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_WIDTH                      1u</span></div>
<div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8e428b9293dc704be421fe6b602d451d">10712</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLVD_SHIFT))&amp;RCM_SSRS_SLVD_MASK)</span></div>
<div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga783d2a81281d228f7c0ee877b244216d">10713</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_MASK                       0x4u</span></div>
<div class="line"><a name="l10714"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacbcec8bfe47a08dbc538bb578f292d8d">10714</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_SHIFT                      2u</span></div>
<div class="line"><a name="l10715"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga31f22887f5020b1ba546e481ec0ba725">10715</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_WIDTH                      1u</span></div>
<div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga89b2f1c70c30d939376165b1a23a532f">10716</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOC_SHIFT))&amp;RCM_SSRS_SLOC_MASK)</span></div>
<div class="line"><a name="l10717"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6e1c14ea383c2d0595bb7d9b75c360ef">10717</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_MASK                       0x8u</span></div>
<div class="line"><a name="l10718"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga053ddc04db77e1db7535a94fdb9abc3e">10718</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_SHIFT                      3u</span></div>
<div class="line"><a name="l10719"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadc740e981f7dad709c15b5ac30d4fa1c">10719</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_WIDTH                      1u</span></div>
<div class="line"><a name="l10720"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad02d47f032e0885ecd4110659c1338f1">10720</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOL_SHIFT))&amp;RCM_SSRS_SLOL_MASK)</span></div>
<div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad09b3d661b55891a4db3f1479bf69af6">10721</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_MASK                      0x20u</span></div>
<div class="line"><a name="l10722"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1fc48516da93cb2792e4eb0f0bc47ca3">10722</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_SHIFT                     5u</span></div>
<div class="line"><a name="l10723"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac550f4ce034eb0aa548f76c71e1351b4">10723</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_WIDTH                     1u</span></div>
<div class="line"><a name="l10724"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8bdafc81f973f765ff930359ceea4df6">10724</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SWDOG_SHIFT))&amp;RCM_SSRS_SWDOG_MASK)</span></div>
<div class="line"><a name="l10725"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f9300f792dd9c970e0eb06873664713">10725</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_MASK                       0x40u</span></div>
<div class="line"><a name="l10726"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac7125d7bc856dc3a282cda9f5ab083ca">10726</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_SHIFT                      6u</span></div>
<div class="line"><a name="l10727"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga043fd3072c44112eeb91b9b217d3c113">10727</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_WIDTH                      1u</span></div>
<div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga53ccbd45d96fb537090074ef293cd170">10728</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPIN_SHIFT))&amp;RCM_SSRS_SPIN_MASK)</span></div>
<div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2f59296b17e0c93c0ba97b0dae77d9b5">10729</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_MASK                       0x80u</span></div>
<div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0dcb4f04e73b07f9845cf37516febe2c">10730</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_SHIFT                      7u</span></div>
<div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga75ecd2a78b5995701be3bacb660b7803">10731</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_WIDTH                      1u</span></div>
<div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa0cb09cacc233d971d7a817d0c885b90">10732</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPOR_SHIFT))&amp;RCM_SSRS_SPOR_MASK)</span></div>
<div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3b9dd0f142d0d34ba4c02cfbe1d86660">10733</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_MASK                      0x100u</span></div>
<div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6dfea68a0efc4924e9dcfeba987c649d">10734</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_SHIFT                     8u</span></div>
<div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f8faec5f2e4d3fa6dc41ae33373bcd7">10735</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_WIDTH                     1u</span></div>
<div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7d3ed99674c043c53a744fc8d1699dd4">10736</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SJTAG_SHIFT))&amp;RCM_SSRS_SJTAG_MASK)</span></div>
<div class="line"><a name="l10737"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3489440309e37358a2e99f755c9cccad">10737</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_MASK                    0x200u</span></div>
<div class="line"><a name="l10738"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae238cbf6a542f78a04875834185a49a0">10738</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_SHIFT                   9u</span></div>
<div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaba192f946ac60d1f8d4ac82c161a7cb0">10739</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_WIDTH                   1u</span></div>
<div class="line"><a name="l10740"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga147ab8fe790dcdc8bb32cf085f8da96c">10740</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOCKUP_SHIFT))&amp;RCM_SSRS_SLOCKUP_MASK)</span></div>
<div class="line"><a name="l10741"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2ee9c94bed83af37166a168f068548c5">10741</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_MASK                        0x400u</span></div>
<div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3aca03b2c87946f688762524b9aebca9">10742</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_SHIFT                       10u</span></div>
<div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae59ab8b160f056914f78b3927cc9d343">10743</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_WIDTH                       1u</span></div>
<div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3a9a841f92e12bfde16e613b7aa65f2c">10744</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSW_SHIFT))&amp;RCM_SSRS_SSW_MASK)</span></div>
<div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab9a061272e5c08d0cb7fecbf5741e2e1">10745</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_MASK                    0x800u</span></div>
<div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad22937a329361b34bfe723bd585844a8">10746</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_SHIFT                   11u</span></div>
<div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga530f95d0d336b9b5c415ee3561b5b971">10747</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_WIDTH                   1u</span></div>
<div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8e6704ee34c6ac695c0c8ce98549668e">10748</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SMDM_AP_SHIFT))&amp;RCM_SSRS_SMDM_AP_MASK)</span></div>
<div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf25050c214a03fd780ffa870bc211efa">10749</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_MASK                   0x2000u</span></div>
<div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5ed940259e80c9e72e74330162f447f1">10750</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_SHIFT                  13u</span></div>
<div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf16bff87ec3533141320f946ffeb23bd">10751</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_WIDTH                  1u</span></div>
<div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3dee802ecaea51ae2b1feb620e506b95">10752</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSACKERR_SHIFT))&amp;RCM_SSRS_SSACKERR_MASK)</span></div>
<div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;<span class="comment">/* SRIE Bit Fields */</span></div>
<div class="line"><a name="l10754"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga362eea50bd0481099f6c4c2999f26edc">10754</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_MASK                      0x3u</span></div>
<div class="line"><a name="l10755"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga12cbabbe30b7c3e6ee312b34a29dc032">10755</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_SHIFT                     0u</span></div>
<div class="line"><a name="l10756"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c60e487e5e30da3d44b842820540a7">10756</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_WIDTH                     2u</span></div>
<div class="line"><a name="l10757"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad58619c172ffa7a909e3f6bce9126077">10757</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_DELAY_SHIFT))&amp;RCM_SRIE_DELAY_MASK)</span></div>
<div class="line"><a name="l10758"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafce8f0dd2ea68cfa6682ec995d0f0c2c">10758</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_MASK                        0x4u</span></div>
<div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadb74a15dc644da7ef16e6a5ee0c76dfb">10759</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_SHIFT                       2u</span></div>
<div class="line"><a name="l10760"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09968b3352cdb892c5bb0d67702d9b8d">10760</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_WIDTH                       1u</span></div>
<div class="line"><a name="l10761"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadf31fe2ae2457d3df789b752a51bc0f3">10761</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOC_SHIFT))&amp;RCM_SRIE_LOC_MASK)</span></div>
<div class="line"><a name="l10762"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga061b3693ea10342fcfb5c390c7f37ff4">10762</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_MASK                        0x8u</span></div>
<div class="line"><a name="l10763"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga657bef53a9e956ff8fe345a043fbbeea">10763</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_SHIFT                       3u</span></div>
<div class="line"><a name="l10764"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gace8669a2b7ea18aab7398a06db6af812">10764</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_WIDTH                       1u</span></div>
<div class="line"><a name="l10765"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga017801359579c1852605df91752a3242">10765</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOL_SHIFT))&amp;RCM_SRIE_LOL_MASK)</span></div>
<div class="line"><a name="l10766"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga39a98a7fb47954ba81752a7ad0f9cfba">10766</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_MASK                       0x20u</span></div>
<div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga86096494b52d871c2e759fa8626a4c21">10767</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_SHIFT                      5u</span></div>
<div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf9ee76cd55eda50f98eb60617fc516a4">10768</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_WIDTH                      1u</span></div>
<div class="line"><a name="l10769"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad57760c9a08cb0dc2b65211f2860e7ce">10769</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_WDOG_SHIFT))&amp;RCM_SRIE_WDOG_MASK)</span></div>
<div class="line"><a name="l10770"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaff9a3d4cd7e274fa1c21f78a5f4b8fa0">10770</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_MASK                        0x40u</span></div>
<div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6a8d20deecf14d5c51b1d2d2e3b5d961">10771</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_SHIFT                       6u</span></div>
<div class="line"><a name="l10772"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaba736138d2b44ce1f4118f566c9ac8d3">10772</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_WIDTH                       1u</span></div>
<div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0fad64d508ab98eab04097e7eac978ce">10773</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_PIN_SHIFT))&amp;RCM_SRIE_PIN_MASK)</span></div>
<div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga05ede51c767f767c686832c49140f579">10774</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_MASK                        0x80u</span></div>
<div class="line"><a name="l10775"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4e7dda46899cb10846ca7407afb20669">10775</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_SHIFT                       7u</span></div>
<div class="line"><a name="l10776"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9aa16dd73b3ec27742db16ca159cb9ac">10776</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_WIDTH                       1u</span></div>
<div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8426e60d82d0f9ebe7fe32db49cb76d2">10777</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_GIE_SHIFT))&amp;RCM_SRIE_GIE_MASK)</span></div>
<div class="line"><a name="l10778"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga34b81c0781b780dbb12e8da827d8ad62">10778</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_MASK                       0x100u</span></div>
<div class="line"><a name="l10779"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae32de8d0b3a9c2e0e9eb287f1f3a29c1">10779</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_SHIFT                      8u</span></div>
<div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09b676ced633d3ccd60356ed4566fdf0">10780</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_WIDTH                      1u</span></div>
<div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5dc5930624e0ec1179aa38bed63544f6">10781</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_JTAG_SHIFT))&amp;RCM_SRIE_JTAG_MASK)</span></div>
<div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf18b631780b260e142af05a5817064a9">10782</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_MASK                     0x200u</span></div>
<div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab96f6432a2287c573aefcd9e034d4799">10783</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_SHIFT                    9u</span></div>
<div class="line"><a name="l10784"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga42a9b9fa3876cff20c957502b724b52a">10784</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_WIDTH                    1u</span></div>
<div class="line"><a name="l10785"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga40b2a9b40a65cd43d9148000f7118ab8">10785</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOCKUP_SHIFT))&amp;RCM_SRIE_LOCKUP_MASK)</span></div>
<div class="line"><a name="l10786"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6dfadc003cf447956be30b95b4516c2f">10786</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_MASK                         0x400u</span></div>
<div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2fd9f25491318c8062d9f9e37155eb4c">10787</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_SHIFT                        10u</span></div>
<div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac2c15a55b0c4d94fbf40ed202b87d183">10788</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_WIDTH                        1u</span></div>
<div class="line"><a name="l10789"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09e6e828e7b61763a91c14a621b87385">10789</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SW_SHIFT))&amp;RCM_SRIE_SW_MASK)</span></div>
<div class="line"><a name="l10790"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac3f047f08afdf6099be81aec65c82a4e">10790</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_MASK                     0x800u</span></div>
<div class="line"><a name="l10791"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2a2386088021c0d3ea7593b6e4722e6b">10791</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_SHIFT                    11u</span></div>
<div class="line"><a name="l10792"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2af32f772b6710a19b41afa44b3467ff">10792</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_WIDTH                    1u</span></div>
<div class="line"><a name="l10793"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga41022cb6860a2e8d6db082c2427fb78d">10793</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_MDM_AP_SHIFT))&amp;RCM_SRIE_MDM_AP_MASK)</span></div>
<div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga289e813fa88d6c061d85a1476392895c">10794</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_MASK                    0x2000u</span></div>
<div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga47064c650152f0f814dab2073b36af64">10795</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_SHIFT                   13u</span></div>
<div class="line"><a name="l10796"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3c17cbe7a3d5c00824084003ce6d688c">10796</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_WIDTH                   1u</span></div>
<div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc5d8f01caa7d6e38cb4d5f76ad1f9a7">10797</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SACKERR_SHIFT))&amp;RCM_SRIE_SACKERR_MASK)</span></div>
<div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div>
<div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160; </div>
<div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160; </div>
<div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160; </div>
<div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div>
<div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160; </div>
<div class="line"><a name="l10822"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html">10822</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10823"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a87e3001757a0cd493785f1f3337dd0e8">10823</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a87e3001757a0cd493785f1f3337dd0e8">TSR</a>;                               </div>
<div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">10824</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a>;                               </div>
<div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a98069e908f0dbdf30857c4c33e5680b8">10825</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a98069e908f0dbdf30857c4c33e5680b8">TAR</a>;                               </div>
<div class="line"><a name="l10826"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ae9dd9282fab299d0cd6e119564688e53">10826</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div>
<div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">10827</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div>
<div class="line"><a name="l10828"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">10828</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                                </div>
<div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a7006c26539198fbc8729e0386bffdd40">10829</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a7006c26539198fbc8729e0386bffdd40">LR</a>;                                </div>
<div class="line"><a name="l10830"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">10830</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                               </div>
<div class="line"><a name="l10831"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">10831</a></span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>, *<a class="code" href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a>;</div>
<div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160; </div>
<div class="line"><a name="l10834"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga59bc3b7c784958e872d68e413333cc6b">10834</a></span>&#160;<span class="preprocessor">#define RTC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160; </div>
<div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160; </div>
<div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022">10839</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div>
<div class="line"><a name="l10841"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304">10841</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div>
<div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363">10843</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div>
<div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583">10845</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div>
<div class="line"><a name="l10847"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gadbaffb8e76554daa199504f5cd4a7c29">10847</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga448eca8435b5cc812349ca208d79fcfb">10849</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l10851"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga27a2996b62823cdd6c047957b0bc08fc">10851</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l10853"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gaa24243a5e7ef8be5eeeedde3eaaa366e">10853</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div>
<div class="line"><a name="l10854"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga9d5d6f8bbcb56fa1073bebb9d130faad">10854</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div>
<div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160; </div>
<div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;<span class="comment">   -- RTC Register Masks</span></div>
<div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160; </div>
<div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div>
<div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af">10866</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a">10867</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0u</span></div>
<div class="line"><a name="l10868"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa67609294ecc20ab6a4c43108582d12d">10868</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_WIDTH                        32u</span></div>
<div class="line"><a name="l10869"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6">10869</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div>
<div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div>
<div class="line"><a name="l10871"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79">10871</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l10872"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2">10872</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0u</span></div>
<div class="line"><a name="l10873"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae80285f31767aa57133f44cba926269e">10873</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_WIDTH                        16u</span></div>
<div class="line"><a name="l10874"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea">10874</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div>
<div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div>
<div class="line"><a name="l10876"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2">10876</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l10877"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278">10877</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0u</span></div>
<div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeec5f15fb524583d43c91f1ebb0ad80c">10878</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_WIDTH                        32u</span></div>
<div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700">10879</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div>
<div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227">10881</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div>
<div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe">10882</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0u</span></div>
<div class="line"><a name="l10883"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5afb8e002a87dbaeaa7b59f105b2ee7">10883</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_WIDTH                        8u</span></div>
<div class="line"><a name="l10884"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445">10884</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div>
<div class="line"><a name="l10885"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2">10885</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div>
<div class="line"><a name="l10886"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e">10886</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8u</span></div>
<div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga85206d6b394d29314fd543b007e303f5">10887</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_WIDTH                        8u</span></div>
<div class="line"><a name="l10888"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05">10888</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div>
<div class="line"><a name="l10889"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405">10889</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div>
<div class="line"><a name="l10890"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224">10890</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16u</span></div>
<div class="line"><a name="l10891"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3f683105688362e0a678fd0dc8b12b2">10891</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_WIDTH                        8u</span></div>
<div class="line"><a name="l10892"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459">10892</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div>
<div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64">10893</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l10894"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8">10894</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24u</span></div>
<div class="line"><a name="l10895"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaee53f72776082091392372b5bd0af49e">10895</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_WIDTH                        8u</span></div>
<div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f">10896</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div>
<div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l10898"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059">10898</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div>
<div class="line"><a name="l10899"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d">10899</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0u</span></div>
<div class="line"><a name="l10900"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa35745e3ceb7a2b56236ad1bc5177c79">10900</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_WIDTH                         1u</span></div>
<div class="line"><a name="l10901"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga75b1e929441d00749e93c9d4b60e3740">10901</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SWR_SHIFT))&amp;RTC_CR_SWR_MASK)</span></div>
<div class="line"><a name="l10902"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797">10902</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div>
<div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2">10903</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2u</span></div>
<div class="line"><a name="l10904"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga66c8a51bb77508982d82a5314263e05e">10904</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_WIDTH                         1u</span></div>
<div class="line"><a name="l10905"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga77d71ad1346f9dce80d00209745c3d6a">10905</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SUP_SHIFT))&amp;RTC_CR_SUP_MASK)</span></div>
<div class="line"><a name="l10906"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a">10906</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div>
<div class="line"><a name="l10907"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7">10907</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3u</span></div>
<div class="line"><a name="l10908"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab614322a9581094a54740ec36fb08fd2">10908</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_WIDTH                          1u</span></div>
<div class="line"><a name="l10909"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5d567fd2b557c6cd3568c1713b19709">10909</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_UM_SHIFT))&amp;RTC_CR_UM_MASK)</span></div>
<div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1c01cb8199c12a3083071330a499954">10910</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_MASK                          0x20u</span></div>
<div class="line"><a name="l10911"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48f6f9851413dc512b7a7313557308c1">10911</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_SHIFT                         5u</span></div>
<div class="line"><a name="l10912"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae2b486d3894cbe9efd0d392282ba6d63">10912</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_WIDTH                         1u</span></div>
<div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa4d13cedf531602930d470e4e71d4e75">10913</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPS_SHIFT))&amp;RTC_CR_CPS_MASK)</span></div>
<div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21f29dea035f65a9268ed7fd46c2cee">10914</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_MASK                         0x80u</span></div>
<div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5e08b78d4cf64b4c282dea29d20ae083">10915</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_SHIFT                        7u</span></div>
<div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1b1ce57f1960187dbbffe01ec458220e">10916</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_WIDTH                        1u</span></div>
<div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf43ca61200a67c120c6911f25a8a8b9c">10917</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_LPOS_SHIFT))&amp;RTC_CR_LPOS_MASK)</span></div>
<div class="line"><a name="l10918"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58">10918</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div>
<div class="line"><a name="l10919"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff">10919</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9u</span></div>
<div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae6a4f608953a56e4c5b894ae5682747f">10920</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_WIDTH                        1u</span></div>
<div class="line"><a name="l10921"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga227514fe8e96217ffd352795835630d0">10921</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CLKO_SHIFT))&amp;RTC_CR_CLKO_MASK)</span></div>
<div class="line"><a name="l10922"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga49838daa9b187e5b9587ffff154e6c1f">10922</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_MASK                          0x1000000u</span></div>
<div class="line"><a name="l10923"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1559e11a50795197d4098f38b969bd82">10923</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_SHIFT                         24u</span></div>
<div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1487a36c61707cdaa0a44a208176b80">10924</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_WIDTH                         1u</span></div>
<div class="line"><a name="l10925"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga185f885bfd4bd88a4302b74978f84e55">10925</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPE_SHIFT))&amp;RTC_CR_CPE_MASK)</span></div>
<div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l10927"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab">10927</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div>
<div class="line"><a name="l10928"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552">10928</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0u</span></div>
<div class="line"><a name="l10929"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6724ecee692768ffbae1e37fabd74c54">10929</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_WIDTH                         1u</span></div>
<div class="line"><a name="l10930"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab119307a38d942f76aa92ff953520ff7">10930</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TIF_SHIFT))&amp;RTC_SR_TIF_MASK)</span></div>
<div class="line"><a name="l10931"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010">10931</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div>
<div class="line"><a name="l10932"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65">10932</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1u</span></div>
<div class="line"><a name="l10933"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaffe43efc8bd966192d2ba30aa61bc440">10933</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_WIDTH                         1u</span></div>
<div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad807b2dce6068d9e34b9403f3a213681">10934</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TOF_SHIFT))&amp;RTC_SR_TOF_MASK)</span></div>
<div class="line"><a name="l10935"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868">10935</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div>
<div class="line"><a name="l10936"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb">10936</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2u</span></div>
<div class="line"><a name="l10937"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafee19032b49593fad88e9cd07010bfc9">10937</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_WIDTH                         1u</span></div>
<div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaba0bf9515e6e6dd37ca03b337f068bb1">10938</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TAF_SHIFT))&amp;RTC_SR_TAF_MASK)</span></div>
<div class="line"><a name="l10939"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907">10939</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div>
<div class="line"><a name="l10940"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac">10940</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4u</span></div>
<div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafb8ae5fff0e9fd5b0cc769bb5e5c7dd9">10941</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_WIDTH                         1u</span></div>
<div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeffcb773dfeb9cb475867d46b29c3bff">10942</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TCE_SHIFT))&amp;RTC_SR_TCE_MASK)</span></div>
<div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="comment">/* LR Bit Fields */</span></div>
<div class="line"><a name="l10944"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b">10944</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div>
<div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4">10945</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3u</span></div>
<div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga670eb44c2d60566accef5311073b0b47">10946</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_WIDTH                         1u</span></div>
<div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62e9dbab511a4f727dd4674932501fee">10947</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TCL_SHIFT))&amp;RTC_LR_TCL_MASK)</span></div>
<div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7">10948</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div>
<div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5">10949</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4u</span></div>
<div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8e56b4b2f5a36911559312f789975862">10950</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_WIDTH                         1u</span></div>
<div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1a502847fc337b81764e45ee3bfd06d4">10951</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_CRL_SHIFT))&amp;RTC_LR_CRL_MASK)</span></div>
<div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603">10952</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div>
<div class="line"><a name="l10953"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67">10953</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5u</span></div>
<div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga86f815537528eaa686687b74f02c6528">10954</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_WIDTH                         1u</span></div>
<div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga22b30e792eed5423fdf1c23a28964d1a">10955</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_SRL_SHIFT))&amp;RTC_LR_SRL_MASK)</span></div>
<div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf">10956</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div>
<div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f">10957</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6u</span></div>
<div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga17687af59277ed6f1f01fc707f674c0d">10958</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_WIDTH                         1u</span></div>
<div class="line"><a name="l10959"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga084591e0d6eba0d2f8082e3edc7ed45e">10959</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_LRL_SHIFT))&amp;RTC_LR_LRL_MASK)</span></div>
<div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d">10961</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div>
<div class="line"><a name="l10962"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478">10962</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0u</span></div>
<div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8eb70967d29a96a79fcea54603bb647d">10963</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_WIDTH                       1u</span></div>
<div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabfbef54705a0c0320ffac94154df5628">10964</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TIIE_SHIFT))&amp;RTC_IER_TIIE_MASK)</span></div>
<div class="line"><a name="l10965"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d">10965</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div>
<div class="line"><a name="l10966"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856">10966</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1u</span></div>
<div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8409a9fc7925a75555a47d9009212a13">10967</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_WIDTH                       1u</span></div>
<div class="line"><a name="l10968"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga32cf27d2d16f386987e4299177578929">10968</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TOIE_SHIFT))&amp;RTC_IER_TOIE_MASK)</span></div>
<div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06">10969</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div>
<div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8">10970</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2u</span></div>
<div class="line"><a name="l10971"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1d6750158d3002ecc5ff18964ec5f485">10971</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_WIDTH                       1u</span></div>
<div class="line"><a name="l10972"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c84f648183b728883a6f14d6e1e36c6">10972</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TAIE_SHIFT))&amp;RTC_IER_TAIE_MASK)</span></div>
<div class="line"><a name="l10973"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7">10973</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div>
<div class="line"><a name="l10974"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d">10974</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4u</span></div>
<div class="line"><a name="l10975"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad74f1c586817bbba5a733ac3b157628c">10975</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_WIDTH                       1u</span></div>
<div class="line"><a name="l10976"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1bc67a85a822b7ad9ddb5aca49634471">10976</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIE_SHIFT))&amp;RTC_IER_TSIE_MASK)</span></div>
<div class="line"><a name="l10977"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab817914c05d19955d897332a602081b9">10977</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_MASK                        0x70000u</span></div>
<div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga458d9f6a386d491b037231eb1d5440f8">10978</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_SHIFT                       16u</span></div>
<div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga76f3544b755f7a12ed30b98e12a9a15c">10979</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_WIDTH                       3u</span></div>
<div class="line"><a name="l10980"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5f3cabc10d36a0f7b71ac79879601964">10980</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIC_SHIFT))&amp;RTC_IER_TSIC_MASK)</span></div>
<div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div>
<div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160; </div>
<div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160; </div>
<div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160; </div>
<div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="comment">   -- S32_NVIC Peripheral Access Layer</span></div>
<div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160; </div>
<div class="line"><a name="l11003"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">11003</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_COUNT                      8u</span></div>
<div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">11004</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_COUNT                      8u</span></div>
<div class="line"><a name="l11005"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">11005</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_COUNT                      8u</span></div>
<div class="line"><a name="l11006"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">11006</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_COUNT                      8u</span></div>
<div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">11007</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_COUNT                      8u</span></div>
<div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">11008</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_COUNT                        240u</span></div>
<div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160; </div>
<div class="line"><a name="l11011"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html">11011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l11012"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a6aaee2b7e2006bb56fe003f7048fb20e">11012</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a>];         </div>
<div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a56507157148961410a23f617b5af834e">11013</a></span>&#160;       uint8_t RESERVED_0[96];</div>
<div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a92003ed15d24b5903d78bde4c12f81e4">11014</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a>];         </div>
<div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aa942c5b15c8327512e35ba7955f79a96">11015</a></span>&#160;       uint8_t RESERVED_1[96];</div>
<div class="line"><a name="l11016"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a958ba2e8e6c1d7dbf912b0500bfcfe5a">11016</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a>];         </div>
<div class="line"><a name="l11017"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aa0fb3983a01ec9a424c171bf5be61d51">11017</a></span>&#160;       uint8_t RESERVED_2[96];</div>
<div class="line"><a name="l11018"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a0cadb8d9b998c1ca5d0f471876ba8211">11018</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a>];         </div>
<div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#abc023d6043eed0ce1c7283beb0771243">11019</a></span>&#160;       uint8_t RESERVED_3[96];</div>
<div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aff47d38f89dad62732b2b4fa6ff07ffe">11020</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">S32_NVIC_IABR_COUNT</a>];         </div>
<div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a87c002d9bf02b2d26fcae492006dcac1">11021</a></span>&#160;       uint8_t RESERVED_4[224];</div>
<div class="line"><a name="l11022"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a5e8f29d236b7eb50f4ce33b9240a76df">11022</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IP[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">S32_NVIC_IP_COUNT</a>];              </div>
<div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#ac5be6a0a21e7e34633dcd2ef046aa6b6">11023</a></span>&#160;       uint8_t RESERVED_5[2576];</div>
<div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">11024</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s32___n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">STIR</a>;                              </div>
<div class="line"><a name="l11025"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">11025</a></span>&#160;} <a class="code" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a>, *<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a>;</div>
<div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160; </div>
<div class="line"><a name="l11028"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9aab253c47ba49c16d76306651b19583">11028</a></span>&#160;<span class="preprocessor">#define S32_NVIC_INSTANCE_COUNT                  (1u)</span></div>
<div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160; </div>
<div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160; </div>
<div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="comment">/* S32_NVIC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">11033</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE                            (0xE000E100u)</span></div>
<div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de">11035</a></span>&#160;<span class="preprocessor">#define S32_NVIC                                 ((S32_NVIC_Type *)S32_NVIC_BASE)</span></div>
<div class="line"><a name="l11037"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga796b918bb9f531c9349c3beee7d9b09e">11037</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_ADDRS                      { S32_NVIC_BASE }</span></div>
<div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga8436caedc89af3f6f34ea09d8768c131">11039</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_PTRS                       { S32_NVIC }</span></div>
<div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga00f8e31eb7f1b7510a6d03bad3ba9847">11041</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS_ARR_COUNT                  (1u)</span></div>
<div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaa4a18ce1ffd170f092084a1d5580bbfe">11043</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS_CH_COUNT                   (1u)</span></div>
<div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2aa8e99ba34ec5a43ec51df3e4895ee3">11045</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS                            { SWI_IRQn }</span></div>
<div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160; </div>
<div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;<span class="comment">   -- S32_NVIC Register Masks</span></div>
<div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160; </div>
<div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div>
<div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23902ae252caa496dbe2ec4b4e596977">11057</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l11058"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga44ea49a229fee65fb3b571241de46eea">11058</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_SHIFT               0u</span></div>
<div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83abf719be7bdd4340c9f01dab08fae3">11059</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_WIDTH               32u</span></div>
<div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaead0bb4a16ac5482c315fd10fef056b7">11060</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISER_SETENA_SHIFT))&amp;S32_NVIC_ISER_SETENA_MASK)</span></div>
<div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div>
<div class="line"><a name="l11062"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa0f34d3456aaea89596fbea09cb841e0">11062</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac375b25ef43d9e12beda75d1760893f3">11063</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_SHIFT               0u</span></div>
<div class="line"><a name="l11064"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7f92f5f465e5c67b8c8c882d9d7cec30">11064</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_WIDTH               32u</span></div>
<div class="line"><a name="l11065"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3980741ec76c78a83eee4c12c862c8e4">11065</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICER_CLRENA_SHIFT))&amp;S32_NVIC_ICER_CLRENA_MASK)</span></div>
<div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div>
<div class="line"><a name="l11067"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8feea12ef79dc9af81125921921c8eea">11067</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaefbac48e6c82f5876b6e7a48610dbcb3">11068</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_SHIFT              0u</span></div>
<div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadb2bcc3aa2097ee1b5849692b32ff497">11069</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_WIDTH              32u</span></div>
<div class="line"><a name="l11070"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1a6733b29ef15f26fd0409a38fbb16bd">11070</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISPR_SETPEND_SHIFT))&amp;S32_NVIC_ISPR_SETPEND_MASK)</span></div>
<div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div>
<div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga96c3cda53c01c2bf89b7db1789439fef">11072</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l11073"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0159613ea49d2275083deb65269660b7">11073</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_SHIFT              0u</span></div>
<div class="line"><a name="l11074"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga69f1843f5f66ad2014bdbd8cad461d7a">11074</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_WIDTH              32u</span></div>
<div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2ff70938cc56a385fee632dbf811d42b">11075</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICPR_CLRPEND_SHIFT))&amp;S32_NVIC_ICPR_CLRPEND_MASK)</span></div>
<div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="comment">/* IABR Bit Fields */</span></div>
<div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa30c0127ea562700ca487f2759add2bb">11077</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l11078"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2f066d624b96822c112c19eee217dde1">11078</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_SHIFT               0u</span></div>
<div class="line"><a name="l11079"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga914d01a185db7e9cb07f9cd77919a4aa">11079</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_WIDTH               32u</span></div>
<div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0d1088df3fac2710cb2a927b4d87a409">11080</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_IABR_ACTIVE_SHIFT))&amp;S32_NVIC_IABR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="comment">/* IP Bit Fields */</span></div>
<div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab12bf7a95dff95377efaa7c61ad9e6de">11082</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_MASK                    0xFFu</span></div>
<div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga337fa0d7390c0c78c8249e9653694ea5">11083</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_SHIFT                   0u</span></div>
<div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1f12432bac1353c9f1289ac5444c4eee">11084</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_WIDTH                   8u</span></div>
<div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5f2482d0959d5bd97b55cd7884eaeee3">11085</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI0_SHIFT))&amp;S32_NVIC_IP_PRI0_MASK)</span></div>
<div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaac8f3c49db2057804ba02997b3048cec">11086</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_MASK                    0xFFu</span></div>
<div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa5c050dadd6dcee3a3b8a78eab89d7ac">11087</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_SHIFT                   0u</span></div>
<div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad6dd758a134160a497e09f8590a01841">11088</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_WIDTH                   8u</span></div>
<div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga68645efcaf643f36008a8779217f3245">11089</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI1_SHIFT))&amp;S32_NVIC_IP_PRI1_MASK)</span></div>
<div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga13da94a5802a36ade9c6852a8fb010f7">11090</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_MASK                    0xFFu</span></div>
<div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab1d8c3da834d7b274ee3a4be7f442c6c">11091</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_SHIFT                   0u</span></div>
<div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8056fab7c78e688517e671b3daa68b55">11092</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_WIDTH                   8u</span></div>
<div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga40f3ca94cc9961f6ecefad8be477373a">11093</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI2_SHIFT))&amp;S32_NVIC_IP_PRI2_MASK)</span></div>
<div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87994fc9af27118076cf0421aa898080">11094</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_MASK                    0xFFu</span></div>
<div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab75ac2ab90b9b21df0e4231ab424a80f">11095</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_SHIFT                   0u</span></div>
<div class="line"><a name="l11096"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga31bcf069d4edd8c5177f4b5b8fa65c01">11096</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_WIDTH                   8u</span></div>
<div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf37b4277dd1d5ceeea5729afa5526062">11097</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI3_SHIFT))&amp;S32_NVIC_IP_PRI3_MASK)</span></div>
<div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d11092dc0a5b3e12dd26bacf8cf1199">11098</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_MASK                    0xFFu</span></div>
<div class="line"><a name="l11099"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12bb7509c7811fed7b831dd633fcf9b7">11099</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_SHIFT                   0u</span></div>
<div class="line"><a name="l11100"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabcb5438d97c47ed56da2f9b2c7591f5f">11100</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_WIDTH                   8u</span></div>
<div class="line"><a name="l11101"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae43656beaab4d36be561d6ee059fff2c">11101</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI4_SHIFT))&amp;S32_NVIC_IP_PRI4_MASK)</span></div>
<div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf5f2c93fdd73b93106908bc6fcda51b1">11102</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_MASK                    0xFFu</span></div>
<div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1435d994fd5d827c7a085fed619be570">11103</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_SHIFT                   0u</span></div>
<div class="line"><a name="l11104"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeda38b1cad5e6939bdf08dc5ce48145a">11104</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_WIDTH                   8u</span></div>
<div class="line"><a name="l11105"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf831e6e2e0c74299df05e9ccdc4c5b3a">11105</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI5_SHIFT))&amp;S32_NVIC_IP_PRI5_MASK)</span></div>
<div class="line"><a name="l11106"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacc9514e71f9f86698ba8c9b506dfb596">11106</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_MASK                    0xFFu</span></div>
<div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb3aea937c6f4786f54198bc947e5e32">11107</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_SHIFT                   0u</span></div>
<div class="line"><a name="l11108"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0d38d433c1a75ef388e4e0f08c005061">11108</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_WIDTH                   8u</span></div>
<div class="line"><a name="l11109"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab5feadaaf9080ac0cedcc8311b7552d7">11109</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI6_SHIFT))&amp;S32_NVIC_IP_PRI6_MASK)</span></div>
<div class="line"><a name="l11110"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d0d7532afbabe7297c44fe0f5003bc1">11110</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_MASK                    0xFFu</span></div>
<div class="line"><a name="l11111"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf71285917e60cdc6f9455b73b7c4e2da">11111</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_SHIFT                   0u</span></div>
<div class="line"><a name="l11112"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf4af02770a79f408cc385a8817db8904">11112</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_WIDTH                   8u</span></div>
<div class="line"><a name="l11113"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga443129f90faac682cd4a4adf68419c57">11113</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI7_SHIFT))&amp;S32_NVIC_IP_PRI7_MASK)</span></div>
<div class="line"><a name="l11114"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga76a50c69988c13857a4ce9ba183aec5b">11114</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_MASK                    0xFFu</span></div>
<div class="line"><a name="l11115"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4915d709d3c0bf742d803bfaa5c8aa8f">11115</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_SHIFT                   0u</span></div>
<div class="line"><a name="l11116"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8efdd0bf2172eed118cf04eb0b049102">11116</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_WIDTH                   8u</span></div>
<div class="line"><a name="l11117"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab15957a4789128b94e2c71cb4401033b">11117</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI8_SHIFT))&amp;S32_NVIC_IP_PRI8_MASK)</span></div>
<div class="line"><a name="l11118"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaa9dec9b2a1b6e8bb1abc3e3c2b1af44">11118</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_MASK                    0xFFu</span></div>
<div class="line"><a name="l11119"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2f64b8a5a88489f3dbb13793258be9bc">11119</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_SHIFT                   0u</span></div>
<div class="line"><a name="l11120"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga898c6d12be79f5333600634c68998a27">11120</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_WIDTH                   8u</span></div>
<div class="line"><a name="l11121"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga75c45da84b1148db6f8de459cf5a340b">11121</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI9_SHIFT))&amp;S32_NVIC_IP_PRI9_MASK)</span></div>
<div class="line"><a name="l11122"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaac1b99fb933311f401b5079a806fa082">11122</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_MASK                   0xFFu</span></div>
<div class="line"><a name="l11123"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6787e05ec3da876920dd692cf4da0c20">11123</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_SHIFT                  0u</span></div>
<div class="line"><a name="l11124"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea1a08ef8e456585ed29c3888630bc4c">11124</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_WIDTH                  8u</span></div>
<div class="line"><a name="l11125"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1924eb19539a01038b0cb5ca0eb3d950">11125</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI10_SHIFT))&amp;S32_NVIC_IP_PRI10_MASK)</span></div>
<div class="line"><a name="l11126"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafc028ce452290952c2ecc7cf0625f2cf">11126</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_MASK                   0xFFu</span></div>
<div class="line"><a name="l11127"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab951bf8ddfff93e76dd402640e012304">11127</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_SHIFT                  0u</span></div>
<div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga81bf2169adaa63e678eda78507eab17d">11128</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_WIDTH                  8u</span></div>
<div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3116b478911dee56c89a2cc7cee66771">11129</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI11_SHIFT))&amp;S32_NVIC_IP_PRI11_MASK)</span></div>
<div class="line"><a name="l11130"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga94c1cba50458011343812fc4df98cd7f">11130</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_MASK                   0xFFu</span></div>
<div class="line"><a name="l11131"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6c31631e1075735d36fbb4d29e1c8105">11131</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_SHIFT                  0u</span></div>
<div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1461d671422b801e6e4ff43694ff4376">11132</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_WIDTH                  8u</span></div>
<div class="line"><a name="l11133"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83c1bf7172052922e42b73e053985462">11133</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI12_SHIFT))&amp;S32_NVIC_IP_PRI12_MASK)</span></div>
<div class="line"><a name="l11134"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3793948509db599dd745413fa5464855">11134</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_MASK                   0xFFu</span></div>
<div class="line"><a name="l11135"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga95c4f7c358cdc2de9f349406d4dea03c">11135</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_SHIFT                  0u</span></div>
<div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0e8e8ad923b4dad7806691d7026412f">11136</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_WIDTH                  8u</span></div>
<div class="line"><a name="l11137"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae37ff761d26c31daf2b663721befa3b">11137</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI13_SHIFT))&amp;S32_NVIC_IP_PRI13_MASK)</span></div>
<div class="line"><a name="l11138"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6cc9ba2026568e4298ff92a90c7ab68">11138</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_MASK                   0xFFu</span></div>
<div class="line"><a name="l11139"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0c5f9d6d9bc108ea45507d987b7042a1">11139</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_SHIFT                  0u</span></div>
<div class="line"><a name="l11140"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadcebad4a1b1b74a0e1eccd8e6775a2ce">11140</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_WIDTH                  8u</span></div>
<div class="line"><a name="l11141"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac26ba1d937baca7c6863beb2cd0a306b">11141</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI14_SHIFT))&amp;S32_NVIC_IP_PRI14_MASK)</span></div>
<div class="line"><a name="l11142"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga094105f7d18f651da832a0d39e8b1fd0">11142</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_MASK                   0xFFu</span></div>
<div class="line"><a name="l11143"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga647b8933958fc2d422f2fae23832a2a7">11143</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_SHIFT                  0u</span></div>
<div class="line"><a name="l11144"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6a90d59d18ab1183b87434acffbaf00a">11144</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_WIDTH                  8u</span></div>
<div class="line"><a name="l11145"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad4e2625ebcbcd57cb8629767728334eb">11145</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI15_SHIFT))&amp;S32_NVIC_IP_PRI15_MASK)</span></div>
<div class="line"><a name="l11146"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a843d874fc66800ce38cfcb94b77659">11146</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_MASK                   0xFFu</span></div>
<div class="line"><a name="l11147"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12b861f47a69f9929cadba5abc300f0a">11147</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_SHIFT                  0u</span></div>
<div class="line"><a name="l11148"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf4912840321a652faa991cbd2cffc453">11148</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_WIDTH                  8u</span></div>
<div class="line"><a name="l11149"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8563b43225bc7930988c46341f0b7966">11149</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI16_SHIFT))&amp;S32_NVIC_IP_PRI16_MASK)</span></div>
<div class="line"><a name="l11150"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac34ee4070714095ff3860233961ee844">11150</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_MASK                   0xFFu</span></div>
<div class="line"><a name="l11151"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab7a15148c8acf1a360f7b099d84bd3d2">11151</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_SHIFT                  0u</span></div>
<div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafafe7f02a3ceeac59b4e930355800962">11152</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_WIDTH                  8u</span></div>
<div class="line"><a name="l11153"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga057a2259e2faa1c5c5940feaaf919edf">11153</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI17_SHIFT))&amp;S32_NVIC_IP_PRI17_MASK)</span></div>
<div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e3dc908e473de0b4138e9bc65ec27f1">11154</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_MASK                   0xFFu</span></div>
<div class="line"><a name="l11155"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga98d72352c3636c19768f3f7136abf36a">11155</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_SHIFT                  0u</span></div>
<div class="line"><a name="l11156"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf739b4cf14c4924d0c0fa0bd8d995846">11156</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_WIDTH                  8u</span></div>
<div class="line"><a name="l11157"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7891e66e4bdfae490f47d83d3d2cfeef">11157</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI18_SHIFT))&amp;S32_NVIC_IP_PRI18_MASK)</span></div>
<div class="line"><a name="l11158"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5d56201ddb6cdc4c4a836b575f9f6f08">11158</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_MASK                   0xFFu</span></div>
<div class="line"><a name="l11159"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga571e4fe5f34bd6b42f0115e37d8630c4">11159</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_SHIFT                  0u</span></div>
<div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae01b23dd95928b19ef7afdc22b74a22a">11160</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_WIDTH                  8u</span></div>
<div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4e37c8044c0c20f481f894b91588ac6e">11161</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI19_SHIFT))&amp;S32_NVIC_IP_PRI19_MASK)</span></div>
<div class="line"><a name="l11162"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2c615d13f19ddad7f95a56d405f2565d">11162</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_MASK                   0xFFu</span></div>
<div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7a8bf481bf761c672890926dc4c71525">11163</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_SHIFT                  0u</span></div>
<div class="line"><a name="l11164"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadafdc16d6255ee21a72fcaa027438a27">11164</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_WIDTH                  8u</span></div>
<div class="line"><a name="l11165"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga66529f6933835f33654e3a2b4e53f041">11165</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI20_SHIFT))&amp;S32_NVIC_IP_PRI20_MASK)</span></div>
<div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4165b61258165222aa50ee5da0e5c900">11166</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_MASK                   0xFFu</span></div>
<div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadce3b1cb961b623ba322a206aab72d68">11167</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_SHIFT                  0u</span></div>
<div class="line"><a name="l11168"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga55d174146f22febf077a5534453fb7dc">11168</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_WIDTH                  8u</span></div>
<div class="line"><a name="l11169"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga825d429c97f681b8931785ef0ebd23c5">11169</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI21_SHIFT))&amp;S32_NVIC_IP_PRI21_MASK)</span></div>
<div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga67326efae16c659096ac63e3e3f914f6">11170</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_MASK                   0xFFu</span></div>
<div class="line"><a name="l11171"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa08aff2053f24070f82bf407ad9d91a3">11171</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_SHIFT                  0u</span></div>
<div class="line"><a name="l11172"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7eaa1b04b51b35e1ef1497b67c3f3f2e">11172</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_WIDTH                  8u</span></div>
<div class="line"><a name="l11173"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaabd58ae4ce5f7409c5268cab0960c576">11173</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI22_SHIFT))&amp;S32_NVIC_IP_PRI22_MASK)</span></div>
<div class="line"><a name="l11174"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa470d366a05e2a5bcc200f1e401ba8a2">11174</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_MASK                   0xFFu</span></div>
<div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd686c6149e93a1d2447449a3bc4035a">11175</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_SHIFT                  0u</span></div>
<div class="line"><a name="l11176"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ea54f8d908a25830c9d0d0f95e73fd0">11176</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_WIDTH                  8u</span></div>
<div class="line"><a name="l11177"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad1801de0bb29a736f0adf2f31be4a588">11177</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI23_SHIFT))&amp;S32_NVIC_IP_PRI23_MASK)</span></div>
<div class="line"><a name="l11178"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaccdfbe8e687bc45580d321b55c7d8f55">11178</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_MASK                   0xFFu</span></div>
<div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9395e0fa6e4a1c072e41ff52d250651">11179</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_SHIFT                  0u</span></div>
<div class="line"><a name="l11180"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1c70389fd989f30b4e7810226ea6e9b0">11180</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_WIDTH                  8u</span></div>
<div class="line"><a name="l11181"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac59994bbb20bdc99e668e335cb22ca74">11181</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI24_SHIFT))&amp;S32_NVIC_IP_PRI24_MASK)</span></div>
<div class="line"><a name="l11182"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga92bc595f042b83a08f4a7ef714e0653a">11182</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_MASK                   0xFFu</span></div>
<div class="line"><a name="l11183"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga480153ab5a05c4f917773a758fb2ab4a">11183</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_SHIFT                  0u</span></div>
<div class="line"><a name="l11184"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac6775925dd698f852f9707de61e11d98">11184</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_WIDTH                  8u</span></div>
<div class="line"><a name="l11185"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec774014ed1d5605dad5e90e615b9ac2">11185</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI25_SHIFT))&amp;S32_NVIC_IP_PRI25_MASK)</span></div>
<div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae14e72dd12e82bee20d96b6bc4f6430b">11186</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_MASK                   0xFFu</span></div>
<div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2332900cbde68350fca1f5634c8e1e54">11187</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_SHIFT                  0u</span></div>
<div class="line"><a name="l11188"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecc6e4cd3d091084e43b974f30493e95">11188</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_WIDTH                  8u</span></div>
<div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6ccf3f08e75e4cc8fd30fa8854148805">11189</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI26_SHIFT))&amp;S32_NVIC_IP_PRI26_MASK)</span></div>
<div class="line"><a name="l11190"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaabf4728a12de214bd73faa41fc4b6770">11190</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_MASK                   0xFFu</span></div>
<div class="line"><a name="l11191"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a75e88e5a4d44edd141b8518bc91151">11191</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_SHIFT                  0u</span></div>
<div class="line"><a name="l11192"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga46e8538ed5cb9e1070aff744837f21f1">11192</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_WIDTH                  8u</span></div>
<div class="line"><a name="l11193"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga219313232e7ffc4236daa631e938f07d">11193</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI27_SHIFT))&amp;S32_NVIC_IP_PRI27_MASK)</span></div>
<div class="line"><a name="l11194"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79f5c2951c97d8bdcb4a0f8f303a062c">11194</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_MASK                   0xFFu</span></div>
<div class="line"><a name="l11195"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b788dde166fbba0d1db6d56c8d21bbc">11195</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_SHIFT                  0u</span></div>
<div class="line"><a name="l11196"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga92645d8023275039b0c9dc29fa131302">11196</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_WIDTH                  8u</span></div>
<div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9e4dbea93b74b05eb20dd5c7e7f65d06">11197</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI28_SHIFT))&amp;S32_NVIC_IP_PRI28_MASK)</span></div>
<div class="line"><a name="l11198"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7a978a0bc57e8ed7f825080cf7789330">11198</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_MASK                   0xFFu</span></div>
<div class="line"><a name="l11199"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5bc82606a07e7752a8c05030574f9466">11199</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_SHIFT                  0u</span></div>
<div class="line"><a name="l11200"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaffb5b32be71cda7032a951c9ce1da91a">11200</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_WIDTH                  8u</span></div>
<div class="line"><a name="l11201"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae72cff558f46b8b7f4d80b1c4ce8e695">11201</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI29_SHIFT))&amp;S32_NVIC_IP_PRI29_MASK)</span></div>
<div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga94e109b065501530cfb7cc6ff8235bd8">11202</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_MASK                   0xFFu</span></div>
<div class="line"><a name="l11203"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e4bbe1ca0e1c1530252a05967912083">11203</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_SHIFT                  0u</span></div>
<div class="line"><a name="l11204"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e082fbd80d269f0d9aa409c469d3652">11204</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_WIDTH                  8u</span></div>
<div class="line"><a name="l11205"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7faed98b91610dab52513dd8d136e357">11205</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI30_SHIFT))&amp;S32_NVIC_IP_PRI30_MASK)</span></div>
<div class="line"><a name="l11206"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga55863505105b5b7e6b98c2f73c6c5260">11206</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_MASK                   0xFFu</span></div>
<div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga29fe5fa90538accaed15d2c9e890a584">11207</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_SHIFT                  0u</span></div>
<div class="line"><a name="l11208"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd749f36e100c97be87243226c241abb">11208</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_WIDTH                  8u</span></div>
<div class="line"><a name="l11209"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacccc8d7a5714b1a4dc5637f78990d9ee">11209</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI31_SHIFT))&amp;S32_NVIC_IP_PRI31_MASK)</span></div>
<div class="line"><a name="l11210"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga27b5b9edab95c810bb243df56e1c6861">11210</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_MASK                   0xFFu</span></div>
<div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacea0e1fc8e9313f60553834a349dc0e7">11211</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_SHIFT                  0u</span></div>
<div class="line"><a name="l11212"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga34196904eefe41fe1329f5d3b84a1425">11212</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_WIDTH                  8u</span></div>
<div class="line"><a name="l11213"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga45fcfc5dafa2f623378a7daac87990c3">11213</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI32_SHIFT))&amp;S32_NVIC_IP_PRI32_MASK)</span></div>
<div class="line"><a name="l11214"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf0b1afbf9e7c1e67125dabc001f6d8aa">11214</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_MASK                   0xFFu</span></div>
<div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa3e2b482c67c65276f5187d9b02f807e">11215</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_SHIFT                  0u</span></div>
<div class="line"><a name="l11216"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga10dbe8ffb24ccdf4330b1e4c80f2c922">11216</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_WIDTH                  8u</span></div>
<div class="line"><a name="l11217"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5ff7c8816463c72a4ee38aaf91edd2b3">11217</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI33_SHIFT))&amp;S32_NVIC_IP_PRI33_MASK)</span></div>
<div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8674d7f7b55454c95bc478a37dad554f">11218</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_MASK                   0xFFu</span></div>
<div class="line"><a name="l11219"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga16d831609ea6bc4d39e306e793b8a2a7">11219</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_SHIFT                  0u</span></div>
<div class="line"><a name="l11220"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1be41b30d584929aeae414725dedf398">11220</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_WIDTH                  8u</span></div>
<div class="line"><a name="l11221"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac1979e36e08b19b02a027eb7c7d10f61">11221</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI34_SHIFT))&amp;S32_NVIC_IP_PRI34_MASK)</span></div>
<div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7bb234c7f4c460977c34adc639d2647b">11222</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_MASK                   0xFFu</span></div>
<div class="line"><a name="l11223"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9489d86a5bd2e8dc931fc1756f3f3a48">11223</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_SHIFT                  0u</span></div>
<div class="line"><a name="l11224"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9af7dd8bcaa25d80f862bdacd344955">11224</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_WIDTH                  8u</span></div>
<div class="line"><a name="l11225"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa1812b226cd75a8b35b28f0d43bff2c9">11225</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI35_SHIFT))&amp;S32_NVIC_IP_PRI35_MASK)</span></div>
<div class="line"><a name="l11226"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf0243af09732fccdac919ff6c1e3955">11226</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_MASK                   0xFFu</span></div>
<div class="line"><a name="l11227"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e6b8d92da38d72287c13e0d0ac1b972">11227</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_SHIFT                  0u</span></div>
<div class="line"><a name="l11228"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga783356ade55deabfe2722fb7b9df4f88">11228</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_WIDTH                  8u</span></div>
<div class="line"><a name="l11229"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga72368be98daa4f46539af88f563a7c64">11229</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI36_SHIFT))&amp;S32_NVIC_IP_PRI36_MASK)</span></div>
<div class="line"><a name="l11230"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf1eda5888eccece22120f0ed84a1db74">11230</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_MASK                   0xFFu</span></div>
<div class="line"><a name="l11231"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga164dd7abaa7894b8130a8ad24ec0fb83">11231</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_SHIFT                  0u</span></div>
<div class="line"><a name="l11232"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaab7cc590f4d0003640a48329864f10aa">11232</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_WIDTH                  8u</span></div>
<div class="line"><a name="l11233"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga41d639dc928fc6b20ff03b9f06bed5d3">11233</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI37_SHIFT))&amp;S32_NVIC_IP_PRI37_MASK)</span></div>
<div class="line"><a name="l11234"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6c8b30aa66448aff09862f1576d4bd63">11234</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_MASK                   0xFFu</span></div>
<div class="line"><a name="l11235"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga794498bf8f0c953b664fb610a2bd7f47">11235</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_SHIFT                  0u</span></div>
<div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga73f7796976217e491fdbd358e7b9bfbb">11236</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_WIDTH                  8u</span></div>
<div class="line"><a name="l11237"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga018dc8d89fc2a1cdeeeb69c3504dbc4b">11237</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI38_SHIFT))&amp;S32_NVIC_IP_PRI38_MASK)</span></div>
<div class="line"><a name="l11238"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacc6cb23affff78202f24b7ed3c8e8499">11238</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_MASK                   0xFFu</span></div>
<div class="line"><a name="l11239"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae2fdbda31994d20956f6a302c21146bf">11239</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_SHIFT                  0u</span></div>
<div class="line"><a name="l11240"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab1f5b15f8bf98259e983a027e45b1822">11240</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_WIDTH                  8u</span></div>
<div class="line"><a name="l11241"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaadb328cb0edc0b53db0a95ce5f16a55">11241</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI39_SHIFT))&amp;S32_NVIC_IP_PRI39_MASK)</span></div>
<div class="line"><a name="l11242"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d75fa5c04aebb8f8a5fb3bbd364de02">11242</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_MASK                   0xFFu</span></div>
<div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8af8e5653544dc54ea1532ea10eefb88">11243</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_SHIFT                  0u</span></div>
<div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0cde0c495de9f9d6131b12c21ad269e7">11244</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_WIDTH                  8u</span></div>
<div class="line"><a name="l11245"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaf479cf100e36dd57987321376a01093">11245</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI40_SHIFT))&amp;S32_NVIC_IP_PRI40_MASK)</span></div>
<div class="line"><a name="l11246"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabe3b7ed84f1e95d11bed8f18cbf31292">11246</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_MASK                   0xFFu</span></div>
<div class="line"><a name="l11247"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga735f9494cfd7c13e609e007b496a1324">11247</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_SHIFT                  0u</span></div>
<div class="line"><a name="l11248"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab1299871b355c92a1fc738be646d81f3">11248</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_WIDTH                  8u</span></div>
<div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8f228d4caad5bf1f980be2e65c4f2e22">11249</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI41_SHIFT))&amp;S32_NVIC_IP_PRI41_MASK)</span></div>
<div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c40929b895339b3bc074c329b5855f7">11250</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_MASK                   0xFFu</span></div>
<div class="line"><a name="l11251"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2d9d40fa803d51f45c7864c7908adee0">11251</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_SHIFT                  0u</span></div>
<div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf3a6fdba526dd129e92a05859191f631">11252</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_WIDTH                  8u</span></div>
<div class="line"><a name="l11253"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga44478b5fe54e46448bb58b79305164fa">11253</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI42_SHIFT))&amp;S32_NVIC_IP_PRI42_MASK)</span></div>
<div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9aa6f1ac75b7dbf3f6ef18ed97389b4c">11254</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_MASK                   0xFFu</span></div>
<div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf080d261f9fcda986fe706a38334dfaf">11255</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_SHIFT                  0u</span></div>
<div class="line"><a name="l11256"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa0ea08db6678c880a1d7c80b32ee5a2d">11256</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_WIDTH                  8u</span></div>
<div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga120302d31bb7d827088a6e6194997b7c">11257</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI43_SHIFT))&amp;S32_NVIC_IP_PRI43_MASK)</span></div>
<div class="line"><a name="l11258"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab59e4408a6cb55d51db60e9d20131c9d">11258</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_MASK                   0xFFu</span></div>
<div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3455ec27fba56ff581a42c75c2ee58b1">11259</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_SHIFT                  0u</span></div>
<div class="line"><a name="l11260"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad90e69b5373b656f124c71dabaef863e">11260</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_WIDTH                  8u</span></div>
<div class="line"><a name="l11261"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab18152417486c2e90ae176f3cf123cf3">11261</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI44_SHIFT))&amp;S32_NVIC_IP_PRI44_MASK)</span></div>
<div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabfa85c44782110423f1ba49dd461c2e8">11262</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_MASK                   0xFFu</span></div>
<div class="line"><a name="l11263"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga996144fdfff479abf5a42f7250cca3c8">11263</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_SHIFT                  0u</span></div>
<div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga52f67108f155e407c95ff3bfb1c1b715">11264</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_WIDTH                  8u</span></div>
<div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga82c017eec92198c90f5e97d59f1ea654">11265</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI45_SHIFT))&amp;S32_NVIC_IP_PRI45_MASK)</span></div>
<div class="line"><a name="l11266"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad450a3db4835d8cc66d2cb8fb2c07138">11266</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_MASK                   0xFFu</span></div>
<div class="line"><a name="l11267"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf8da049b2936472b262eaf7594a5317">11267</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_SHIFT                  0u</span></div>
<div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1197b71571cf7944c25d3423549d33a4">11268</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_WIDTH                  8u</span></div>
<div class="line"><a name="l11269"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f3643c2ef73b9af3163f2c07d29a2b0">11269</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI46_SHIFT))&amp;S32_NVIC_IP_PRI46_MASK)</span></div>
<div class="line"><a name="l11270"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae87ad2456486f8d172454a5cf61c0324">11270</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_MASK                   0xFFu</span></div>
<div class="line"><a name="l11271"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabdac101dd9a575e92f30e4059556e003">11271</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_SHIFT                  0u</span></div>
<div class="line"><a name="l11272"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga231ad4654fb6e44c0909a7b7a8610859">11272</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_WIDTH                  8u</span></div>
<div class="line"><a name="l11273"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga00417700e78f6625713fa92fb6bfa7e6">11273</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI47_SHIFT))&amp;S32_NVIC_IP_PRI47_MASK)</span></div>
<div class="line"><a name="l11274"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab901908dffbb18ed237b5aab7029306d">11274</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_MASK                   0xFFu</span></div>
<div class="line"><a name="l11275"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga04e9e85a1866af9186143c4ebad210b0">11275</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_SHIFT                  0u</span></div>
<div class="line"><a name="l11276"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf83700fe661c790a25fb062fe0b8011">11276</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_WIDTH                  8u</span></div>
<div class="line"><a name="l11277"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec2844f813e28f3c3280ed7023da2a2d">11277</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI48_SHIFT))&amp;S32_NVIC_IP_PRI48_MASK)</span></div>
<div class="line"><a name="l11278"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf80abe9fd4216013eff854c819a644ba">11278</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_MASK                   0xFFu</span></div>
<div class="line"><a name="l11279"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaf839a98486b92ff9c93144681afb8f7">11279</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_SHIFT                  0u</span></div>
<div class="line"><a name="l11280"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0212622e424d5ae5d1de29f4d84565d2">11280</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_WIDTH                  8u</span></div>
<div class="line"><a name="l11281"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1ea49e6826e322e6300ed8c93a665f7c">11281</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI49_SHIFT))&amp;S32_NVIC_IP_PRI49_MASK)</span></div>
<div class="line"><a name="l11282"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad9ce1d8091f2248745ab7c33f1f53b82">11282</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_MASK                   0xFFu</span></div>
<div class="line"><a name="l11283"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga39d1f9e4ca4ceeefdeb6ef977f70b929">11283</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_SHIFT                  0u</span></div>
<div class="line"><a name="l11284"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga138d0d49623a3eb8ee4f8e7bd43d4c34">11284</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_WIDTH                  8u</span></div>
<div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad215dcfcd7507961f542289a62f143c9">11285</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI50_SHIFT))&amp;S32_NVIC_IP_PRI50_MASK)</span></div>
<div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa46e743abcc5f14a982d2988d6c724ef">11286</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_MASK                   0xFFu</span></div>
<div class="line"><a name="l11287"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae60a70f65cbe7ba9c9911814727ec2f4">11287</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_SHIFT                  0u</span></div>
<div class="line"><a name="l11288"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47641489a24b0b13d9f8bad72b3a0550">11288</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_WIDTH                  8u</span></div>
<div class="line"><a name="l11289"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae1d3c8f0461d146f1c354c0e53f54bf2">11289</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI51_SHIFT))&amp;S32_NVIC_IP_PRI51_MASK)</span></div>
<div class="line"><a name="l11290"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae1983a80e5a1fa875e4671751547bd67">11290</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_MASK                   0xFFu</span></div>
<div class="line"><a name="l11291"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaff4efa0b8989481d0e2e3e717ef18dec">11291</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_SHIFT                  0u</span></div>
<div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9b5682750da1d944f5c26ccb86103639">11292</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_WIDTH                  8u</span></div>
<div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga59cee12e27a84ba3538716718a8cc452">11293</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI52_SHIFT))&amp;S32_NVIC_IP_PRI52_MASK)</span></div>
<div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga410a39a119539027266bba62adc70342">11294</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_MASK                   0xFFu</span></div>
<div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1a2148ad8445579e47af6890c0a6fa51">11295</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_SHIFT                  0u</span></div>
<div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga65b59162764f4dcb8b691dd288f62dec">11296</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_WIDTH                  8u</span></div>
<div class="line"><a name="l11297"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga43c8c30ec04cff4305f02c4202c90aec">11297</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI53_SHIFT))&amp;S32_NVIC_IP_PRI53_MASK)</span></div>
<div class="line"><a name="l11298"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c974b8c710c5f91f399a0bbeabe5f5b">11298</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_MASK                   0xFFu</span></div>
<div class="line"><a name="l11299"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad076fc1f633b891d1f8beb4c269dbba1">11299</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_SHIFT                  0u</span></div>
<div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga36e44ceab138f1fed87763524524a27c">11300</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_WIDTH                  8u</span></div>
<div class="line"><a name="l11301"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8587b662bf6ba4bc0ae0d371aadf62fb">11301</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI54_SHIFT))&amp;S32_NVIC_IP_PRI54_MASK)</span></div>
<div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab7456a04241e13d0bd7f0d4ab7900598">11302</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_MASK                   0xFFu</span></div>
<div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5788b668e7ba81cb49da9a397f40b12d">11303</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_SHIFT                  0u</span></div>
<div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2988c7750185c682247f4aecb018b24">11304</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_WIDTH                  8u</span></div>
<div class="line"><a name="l11305"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3164dd0c8b6da803f3ac35cdb134313c">11305</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI55_SHIFT))&amp;S32_NVIC_IP_PRI55_MASK)</span></div>
<div class="line"><a name="l11306"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3ff98bae8115058fd2a169e53a944f7d">11306</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_MASK                   0xFFu</span></div>
<div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4b123f70b004bcc220a16c6d8d33a30">11307</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_SHIFT                  0u</span></div>
<div class="line"><a name="l11308"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad7401538aeb260321723e4e088b7adff">11308</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_WIDTH                  8u</span></div>
<div class="line"><a name="l11309"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec67cbbd734905606ea5f4e457eaa8d0">11309</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI56_SHIFT))&amp;S32_NVIC_IP_PRI56_MASK)</span></div>
<div class="line"><a name="l11310"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2b7df8bd7110242242b9ef2ed1f809c4">11310</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_MASK                   0xFFu</span></div>
<div class="line"><a name="l11311"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga25a97b1fc704f076ec45c38e203aac26">11311</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_SHIFT                  0u</span></div>
<div class="line"><a name="l11312"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadec6d78dda6f4f22d1d91c0639c75d01">11312</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_WIDTH                  8u</span></div>
<div class="line"><a name="l11313"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9396b2a82f930025c1b863f9fb9690ba">11313</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI57_SHIFT))&amp;S32_NVIC_IP_PRI57_MASK)</span></div>
<div class="line"><a name="l11314"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6f4cece69e1e5422bd20a8f1ec1efe91">11314</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_MASK                   0xFFu</span></div>
<div class="line"><a name="l11315"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e84e40a83f6c467ec10f3fe30755627">11315</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_SHIFT                  0u</span></div>
<div class="line"><a name="l11316"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga754c8a3382dccec7a16274bf9adfc708">11316</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_WIDTH                  8u</span></div>
<div class="line"><a name="l11317"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae7a4fefe929071822e059f39df3d8781">11317</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI58_SHIFT))&amp;S32_NVIC_IP_PRI58_MASK)</span></div>
<div class="line"><a name="l11318"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2ec4c222813d3db9ed66b093971f44af">11318</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_MASK                   0xFFu</span></div>
<div class="line"><a name="l11319"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd0cd712668e0a4c2572bd3bdc987455">11319</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_SHIFT                  0u</span></div>
<div class="line"><a name="l11320"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9bbbf74711f43ce5acde6f3f7a65b93f">11320</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_WIDTH                  8u</span></div>
<div class="line"><a name="l11321"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac450a14bf5eed13227fa9a2085c97d66">11321</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI59_SHIFT))&amp;S32_NVIC_IP_PRI59_MASK)</span></div>
<div class="line"><a name="l11322"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaffcafc0a76143b984b85d513e15bc20c">11322</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_MASK                   0xFFu</span></div>
<div class="line"><a name="l11323"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8095187fd219c37912ba827cf2c69210">11323</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_SHIFT                  0u</span></div>
<div class="line"><a name="l11324"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7b4d77274d3e4945332f1ec5e4e464dd">11324</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_WIDTH                  8u</span></div>
<div class="line"><a name="l11325"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2a6a946f2d1e8c5d74c3627e44ddf3f">11325</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI60_SHIFT))&amp;S32_NVIC_IP_PRI60_MASK)</span></div>
<div class="line"><a name="l11326"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9977c4acb308ba2807d7baf5136728c2">11326</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_MASK                   0xFFu</span></div>
<div class="line"><a name="l11327"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga73fccfd795e2f075abf8e44cb6de56c5">11327</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_SHIFT                  0u</span></div>
<div class="line"><a name="l11328"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5ff040155765b0e766d72de4d7b1fda4">11328</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_WIDTH                  8u</span></div>
<div class="line"><a name="l11329"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8c0b3e74f007cac89dedb3f14b8c02cc">11329</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI61_SHIFT))&amp;S32_NVIC_IP_PRI61_MASK)</span></div>
<div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7dfd009a51af5e4b48cc6076a69e6438">11330</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_MASK                   0xFFu</span></div>
<div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga566093bd0ce615c58721d9171983e8c0">11331</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_SHIFT                  0u</span></div>
<div class="line"><a name="l11332"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4ac41fe46cb24ea26fcf62eb1849816a">11332</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_WIDTH                  8u</span></div>
<div class="line"><a name="l11333"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f0680eec44561a74cedc7650180936c">11333</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI62_SHIFT))&amp;S32_NVIC_IP_PRI62_MASK)</span></div>
<div class="line"><a name="l11334"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa8d792f32c6bc474cb295e57771eacbd">11334</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_MASK                   0xFFu</span></div>
<div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa74c523ea1486912b7f8fd250667d884">11335</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_SHIFT                  0u</span></div>
<div class="line"><a name="l11336"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7b68d0ec74b0a9a057b87bc2b29b354">11336</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_WIDTH                  8u</span></div>
<div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1a9659c15bcab87b108e4ffdeeaa8ac8">11337</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI63_SHIFT))&amp;S32_NVIC_IP_PRI63_MASK)</span></div>
<div class="line"><a name="l11338"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga313dc956a0f2101dca0b4c56d1810403">11338</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_MASK                   0xFFu</span></div>
<div class="line"><a name="l11339"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87a74c5d49772dbd519e70baf6d28e60">11339</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_SHIFT                  0u</span></div>
<div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf620df27b14aca0172fadc78e84fe7c8">11340</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_WIDTH                  8u</span></div>
<div class="line"><a name="l11341"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa85119be1e49aae77c8116ac33823859">11341</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI64_SHIFT))&amp;S32_NVIC_IP_PRI64_MASK)</span></div>
<div class="line"><a name="l11342"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga544bdee2d0f98c22988ea4ead59bbb09">11342</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_MASK                   0xFFu</span></div>
<div class="line"><a name="l11343"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga132fee3bb075d65b7aa19a440872dc33">11343</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_SHIFT                  0u</span></div>
<div class="line"><a name="l11344"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf9e0ca57f851990f6a3dad0c6616a824">11344</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_WIDTH                  8u</span></div>
<div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabe63554be643daf5f2957a165997e3d4">11345</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI65_SHIFT))&amp;S32_NVIC_IP_PRI65_MASK)</span></div>
<div class="line"><a name="l11346"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf73975defb845ce77488fb6d26ad900">11346</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_MASK                   0xFFu</span></div>
<div class="line"><a name="l11347"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0b2629c06feafc5d1b24efad790b370">11347</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_SHIFT                  0u</span></div>
<div class="line"><a name="l11348"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga492ee1bdf3a4ea45c99d88a42365c7ad">11348</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_WIDTH                  8u</span></div>
<div class="line"><a name="l11349"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga32e7e7a4b811ed000a475d01727a00a3">11349</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI66_SHIFT))&amp;S32_NVIC_IP_PRI66_MASK)</span></div>
<div class="line"><a name="l11350"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d38013eb6cd742976606c756b7cc8e0">11350</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_MASK                   0xFFu</span></div>
<div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2a646b912ca71de792cfd680cee113b">11351</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_SHIFT                  0u</span></div>
<div class="line"><a name="l11352"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7af6211821d8670c70cd3164d4fab26d">11352</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_WIDTH                  8u</span></div>
<div class="line"><a name="l11353"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2094215cd5e410559d937c3712f3780">11353</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI67_SHIFT))&amp;S32_NVIC_IP_PRI67_MASK)</span></div>
<div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d2ab8609b4a636b855aaca2a7948d26">11354</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_MASK                   0xFFu</span></div>
<div class="line"><a name="l11355"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaab0f83d4c0dec775490018f99c7210dd">11355</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_SHIFT                  0u</span></div>
<div class="line"><a name="l11356"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9dd078324e3689ff39b189d045259064">11356</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_WIDTH                  8u</span></div>
<div class="line"><a name="l11357"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4e8418182f72ac3bc97fd79d4965804b">11357</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI68_SHIFT))&amp;S32_NVIC_IP_PRI68_MASK)</span></div>
<div class="line"><a name="l11358"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae6841a23c80a3e78cd5632807e3a4c8d">11358</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_MASK                   0xFFu</span></div>
<div class="line"><a name="l11359"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga99c9b77375017416da633871ae902001">11359</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_SHIFT                  0u</span></div>
<div class="line"><a name="l11360"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79f00826c06a10b09ab20518487406ee">11360</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_WIDTH                  8u</span></div>
<div class="line"><a name="l11361"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c1605a8c9e0318c30fce3da873e817f">11361</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI69_SHIFT))&amp;S32_NVIC_IP_PRI69_MASK)</span></div>
<div class="line"><a name="l11362"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga17a84099cbbd1709903e5986f73beaa4">11362</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_MASK                   0xFFu</span></div>
<div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga36731bbf018c89f1442019408fcc950e">11363</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_SHIFT                  0u</span></div>
<div class="line"><a name="l11364"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac46c90cea7774f16a5b8f48b48ed78e7">11364</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_WIDTH                  8u</span></div>
<div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaee2ad9abde649fcfa52e6519ca50c815">11365</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI70_SHIFT))&amp;S32_NVIC_IP_PRI70_MASK)</span></div>
<div class="line"><a name="l11366"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d6a6ffb9d786a40d308baba7fd2efd7">11366</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_MASK                   0xFFu</span></div>
<div class="line"><a name="l11367"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a832429ab2b0447e166e17c36cc5236">11367</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_SHIFT                  0u</span></div>
<div class="line"><a name="l11368"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga724472655dbdce1c16a6eb70dbf44815">11368</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_WIDTH                  8u</span></div>
<div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga55def545186c043c02f509db9cb1caf7">11369</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI71_SHIFT))&amp;S32_NVIC_IP_PRI71_MASK)</span></div>
<div class="line"><a name="l11370"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab00667eab6bd5c5c9df894d06da2fa48">11370</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_MASK                   0xFFu</span></div>
<div class="line"><a name="l11371"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8870fb23b534481885ba9a9a067ad2c0">11371</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_SHIFT                  0u</span></div>
<div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f9a64a022a1232d57381ac290cfeea2">11372</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_WIDTH                  8u</span></div>
<div class="line"><a name="l11373"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ded6c59efe62a8df8582b7554a5da6c">11373</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI72_SHIFT))&amp;S32_NVIC_IP_PRI72_MASK)</span></div>
<div class="line"><a name="l11374"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga851cfc6917fe6f77b8e173ae06a677d4">11374</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_MASK                   0xFFu</span></div>
<div class="line"><a name="l11375"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4fe0817204df6ad0256d2402638351fa">11375</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_SHIFT                  0u</span></div>
<div class="line"><a name="l11376"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac46b142728eda687fa90b6dc8b193d26">11376</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_WIDTH                  8u</span></div>
<div class="line"><a name="l11377"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7bd76193dd01ecb6b74936f6b6b9eaa6">11377</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI73_SHIFT))&amp;S32_NVIC_IP_PRI73_MASK)</span></div>
<div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga535d5d7ec428c49d08832c3c5ffd9a7f">11378</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_MASK                   0xFFu</span></div>
<div class="line"><a name="l11379"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8a30d5bd2047b8bfeab1d8a2f2ba565e">11379</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_SHIFT                  0u</span></div>
<div class="line"><a name="l11380"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga96ae873c8f411793a4dbbe380201b6e9">11380</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_WIDTH                  8u</span></div>
<div class="line"><a name="l11381"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3d3437f0f36630f1cc7d69bb15c45a86">11381</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI74_SHIFT))&amp;S32_NVIC_IP_PRI74_MASK)</span></div>
<div class="line"><a name="l11382"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83900d8f0134b60117b5455d1a9ebfd4">11382</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_MASK                   0xFFu</span></div>
<div class="line"><a name="l11383"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac9b6dddc74f3de933b661ffb21125d59">11383</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_SHIFT                  0u</span></div>
<div class="line"><a name="l11384"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2e5b59a41d5669e8dbc25ac25c860a1">11384</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_WIDTH                  8u</span></div>
<div class="line"><a name="l11385"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga731e243e919359660f0e387d931f33ec">11385</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI75_SHIFT))&amp;S32_NVIC_IP_PRI75_MASK)</span></div>
<div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5407b638a146b93377dada913e5cf98c">11386</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_MASK                   0xFFu</span></div>
<div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabdd108755ef0b5002869f227131c3542">11387</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_SHIFT                  0u</span></div>
<div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8a10b2cfa26998350fcc217ff1109541">11388</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_WIDTH                  8u</span></div>
<div class="line"><a name="l11389"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga159cc346a0af87b4066ed146de454f22">11389</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI76_SHIFT))&amp;S32_NVIC_IP_PRI76_MASK)</span></div>
<div class="line"><a name="l11390"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga847e9959b2799c881f4a0855ba6f4c19">11390</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_MASK                   0xFFu</span></div>
<div class="line"><a name="l11391"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b437648398ad3106e80b85cf1bffd81">11391</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_SHIFT                  0u</span></div>
<div class="line"><a name="l11392"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a38498269510e9fef15f1284e26d3ba">11392</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_WIDTH                  8u</span></div>
<div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23a7d520d6e6067d20feca177d30adcc">11393</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI77_SHIFT))&amp;S32_NVIC_IP_PRI77_MASK)</span></div>
<div class="line"><a name="l11394"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga282e54ae231b18691be215271abb7d0e">11394</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_MASK                   0xFFu</span></div>
<div class="line"><a name="l11395"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0e7b97d4eb1ea25b9e9f2b0f89027e5">11395</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_SHIFT                  0u</span></div>
<div class="line"><a name="l11396"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga288bed9c94f42b7d88cabccf87db70ee">11396</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_WIDTH                  8u</span></div>
<div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga700884eb378fba61f65377f73d6f4a3a">11397</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI78_SHIFT))&amp;S32_NVIC_IP_PRI78_MASK)</span></div>
<div class="line"><a name="l11398"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa44e216c7588ebc915930650fb2ae594">11398</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_MASK                   0xFFu</span></div>
<div class="line"><a name="l11399"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4f370430535c9c4e0e7d7f164e793afc">11399</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_SHIFT                  0u</span></div>
<div class="line"><a name="l11400"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa3d454285f425d6b1e7424a5674c9998">11400</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_WIDTH                  8u</span></div>
<div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0bd829a1b66f0a8f018db62731c5e36d">11401</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI79_SHIFT))&amp;S32_NVIC_IP_PRI79_MASK)</span></div>
<div class="line"><a name="l11402"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga414761d09fd58b85cffdbb3e4bfbcbf9">11402</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_MASK                   0xFFu</span></div>
<div class="line"><a name="l11403"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac3994e60c03338edb62563cc12a933ad">11403</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_SHIFT                  0u</span></div>
<div class="line"><a name="l11404"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5842116684ad067093b83416ae72cba8">11404</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_WIDTH                  8u</span></div>
<div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaa79205b8d387a30549ed1adcd0bd109">11405</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI80_SHIFT))&amp;S32_NVIC_IP_PRI80_MASK)</span></div>
<div class="line"><a name="l11406"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad7739d293ca2836e516e9c2de7eb9798">11406</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_MASK                   0xFFu</span></div>
<div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1473f0b18c912592549dcd1a9e6390ec">11407</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_SHIFT                  0u</span></div>
<div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1d7a609b12c58d8dc94df55e20f88aa2">11408</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_WIDTH                  8u</span></div>
<div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1da1df65c4fe7d0e200751b60bf35e2e">11409</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI81_SHIFT))&amp;S32_NVIC_IP_PRI81_MASK)</span></div>
<div class="line"><a name="l11410"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac5033e7a58c8ca38289c5d5e8f7a3611">11410</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_MASK                   0xFFu</span></div>
<div class="line"><a name="l11411"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga648596db401fe6774593c42327f66793">11411</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_SHIFT                  0u</span></div>
<div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac26ceed81c72c1695eaefe36be582e00">11412</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_WIDTH                  8u</span></div>
<div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0d2b0cb4d9ea097cddaf48d9db0fd251">11413</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI82_SHIFT))&amp;S32_NVIC_IP_PRI82_MASK)</span></div>
<div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafdf109d45e95ee0483bd20d3ef66adc7">11414</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_MASK                   0xFFu</span></div>
<div class="line"><a name="l11415"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f3303c28b19dea6adb7a36fb5bf5dd5">11415</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_SHIFT                  0u</span></div>
<div class="line"><a name="l11416"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea3c076277efeec5d32fced7137ab1d9">11416</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_WIDTH                  8u</span></div>
<div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga204dfa1363d0d3fa8ea214ae72d123ec">11417</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI83_SHIFT))&amp;S32_NVIC_IP_PRI83_MASK)</span></div>
<div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga32536f8660a7a81b80958cc3a9d679bc">11418</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_MASK                   0xFFu</span></div>
<div class="line"><a name="l11419"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae0560c8142d763bcb751389594b5469a">11419</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_SHIFT                  0u</span></div>
<div class="line"><a name="l11420"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8c55f446401b85b7fb456ac57268eb24">11420</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_WIDTH                  8u</span></div>
<div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafa1d548f287bd8574dd5d258a61f1cb9">11421</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI84_SHIFT))&amp;S32_NVIC_IP_PRI84_MASK)</span></div>
<div class="line"><a name="l11422"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2aa8ee96508ece5d53ed5bd5a805a73">11422</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_MASK                   0xFFu</span></div>
<div class="line"><a name="l11423"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1eee133d72d16ab46432f03a15c288d0">11423</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_SHIFT                  0u</span></div>
<div class="line"><a name="l11424"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga818169fedd216905dbd0cf5e5ce35928">11424</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_WIDTH                  8u</span></div>
<div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8f06696a7aa33514c1f74c824a9a81c7">11425</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI85_SHIFT))&amp;S32_NVIC_IP_PRI85_MASK)</span></div>
<div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga75d632441f763b5a05c67512703c77a6">11426</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_MASK                   0xFFu</span></div>
<div class="line"><a name="l11427"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2d27359efbad34e71a5fb9ca78ff75d">11427</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_SHIFT                  0u</span></div>
<div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf0caad6530f699669d64623c069d8567">11428</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_WIDTH                  8u</span></div>
<div class="line"><a name="l11429"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1e0f7e9bd7caf8971055e16491d447ae">11429</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI86_SHIFT))&amp;S32_NVIC_IP_PRI86_MASK)</span></div>
<div class="line"><a name="l11430"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga14a66c546697915e4abded405fcc11b5">11430</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_MASK                   0xFFu</span></div>
<div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c00ad268fb1658534115c9404a440fd">11431</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_SHIFT                  0u</span></div>
<div class="line"><a name="l11432"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab64ebf4f4950aabcecede6ce07160ba7">11432</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_WIDTH                  8u</span></div>
<div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54e8fae7d44776243ecdcb4da796e25f">11433</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI87_SHIFT))&amp;S32_NVIC_IP_PRI87_MASK)</span></div>
<div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0c11c37eb242fa7c2bc6b6ba989b9e0d">11434</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_MASK                   0xFFu</span></div>
<div class="line"><a name="l11435"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4b9d812d6f59027d22ba9cf44ae5e4db">11435</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_SHIFT                  0u</span></div>
<div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae89c2df40d7b86bced4ddb484569e8b7">11436</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_WIDTH                  8u</span></div>
<div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafec3c78a2a8f844a364ad7e3ce719ed8">11437</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI88_SHIFT))&amp;S32_NVIC_IP_PRI88_MASK)</span></div>
<div class="line"><a name="l11438"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad9ba1d58b7e5ee0b92f0ba7fcfe9497b">11438</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_MASK                   0xFFu</span></div>
<div class="line"><a name="l11439"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4a3bd3fcc24f2949f6b2f4f72b09d423">11439</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_SHIFT                  0u</span></div>
<div class="line"><a name="l11440"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5b7a353b69b81ae3bc6c381b842133b8">11440</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_WIDTH                  8u</span></div>
<div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e0b56744f3895a48405370a83fff367">11441</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI89_SHIFT))&amp;S32_NVIC_IP_PRI89_MASK)</span></div>
<div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac9b6edff3b368787983d1041741a4dd4">11442</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_MASK                   0xFFu</span></div>
<div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga65d45dabcfd038b8d8ff83f15982843f">11443</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_SHIFT                  0u</span></div>
<div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5303ac59c2e1612a8676e7f5d3757d0c">11444</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_WIDTH                  8u</span></div>
<div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae4ede5cdbe82e4faef5d518e3a158145">11445</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI90_SHIFT))&amp;S32_NVIC_IP_PRI90_MASK)</span></div>
<div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab01f67a5324b1f489d370ec321931617">11446</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_MASK                   0xFFu</span></div>
<div class="line"><a name="l11447"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga28853ccc964ff6e785f6ad661f83435e">11447</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_SHIFT                  0u</span></div>
<div class="line"><a name="l11448"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaef494db0057ed3f1972358d85c8464a5">11448</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_WIDTH                  8u</span></div>
<div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a6afd5a3bb8462daef2cdc227693313">11449</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI91_SHIFT))&amp;S32_NVIC_IP_PRI91_MASK)</span></div>
<div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad94f9ed05195426d16aeb4e17b7f3b20">11450</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_MASK                   0xFFu</span></div>
<div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47655bd0cb57e82090d9710baa9e35f5">11451</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_SHIFT                  0u</span></div>
<div class="line"><a name="l11452"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadbaae34a68d4285f56fd17629f27a5f1">11452</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_WIDTH                  8u</span></div>
<div class="line"><a name="l11453"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83af57ac8ab8006f76772d00c3faee6b">11453</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI92_SHIFT))&amp;S32_NVIC_IP_PRI92_MASK)</span></div>
<div class="line"><a name="l11454"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f85140abc14ecd8f52f9145b90d9ed3">11454</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_MASK                   0xFFu</span></div>
<div class="line"><a name="l11455"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga811db748f6dd3e7685805046fbe45c5f">11455</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_SHIFT                  0u</span></div>
<div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54dfe59c7d33c831e4cad889471c5ec1">11456</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_WIDTH                  8u</span></div>
<div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf7ee6c0a0f31326ef7469eb235f5931c">11457</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI93_SHIFT))&amp;S32_NVIC_IP_PRI93_MASK)</span></div>
<div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gade5f535f98d95eb5401eb234040bccd5">11458</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_MASK                   0xFFu</span></div>
<div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab989c95c3462c89c8231d39e902d2104">11459</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_SHIFT                  0u</span></div>
<div class="line"><a name="l11460"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1d942a7a01e0322ed56556736bbb1eeb">11460</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_WIDTH                  8u</span></div>
<div class="line"><a name="l11461"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9691763fab03fa5c0942ad90a9fec06">11461</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI94_SHIFT))&amp;S32_NVIC_IP_PRI94_MASK)</span></div>
<div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga211fd4232873ee6d19557b191d8589a1">11462</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_MASK                   0xFFu</span></div>
<div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4d509355dd1f89a2caf32e5e27b94f51">11463</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_SHIFT                  0u</span></div>
<div class="line"><a name="l11464"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac5d47d0b5e911e94017bd9304221229d">11464</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_WIDTH                  8u</span></div>
<div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad6f25ae1bfac7de66f597878036a2eaa">11465</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI95_SHIFT))&amp;S32_NVIC_IP_PRI95_MASK)</span></div>
<div class="line"><a name="l11466"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga667590d54727ae92a44201251567e91f">11466</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_MASK                   0xFFu</span></div>
<div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabd589116b1a75ba5f87147ac79e2de7f">11467</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_SHIFT                  0u</span></div>
<div class="line"><a name="l11468"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6436be023b0e54f8a290b445c85a2d81">11468</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_WIDTH                  8u</span></div>
<div class="line"><a name="l11469"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a171c71ad83d991c846d8ebd7659ac7">11469</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI96_SHIFT))&amp;S32_NVIC_IP_PRI96_MASK)</span></div>
<div class="line"><a name="l11470"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadd85ea74217bb80a6021f3b126e60b82">11470</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_MASK                   0xFFu</span></div>
<div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga11a909cd850cdc310fbe2387e317f6c9">11471</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_SHIFT                  0u</span></div>
<div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf2b6555c2708675d8749c4c4c3acdfab">11472</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_WIDTH                  8u</span></div>
<div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaffc4ea10f9707b76bfeb2f9c09b5c4ef">11473</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI97_SHIFT))&amp;S32_NVIC_IP_PRI97_MASK)</span></div>
<div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga80ca53580a948373920ac00f8d05959a">11474</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_MASK                   0xFFu</span></div>
<div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaab9e40d27dec9c3131c75f9631ca9f94">11475</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_SHIFT                  0u</span></div>
<div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac97fefe29d7623308946ad13d83b04a6">11476</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_WIDTH                  8u</span></div>
<div class="line"><a name="l11477"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0f0c5525bae44ba711e362c76fdbfece">11477</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI98_SHIFT))&amp;S32_NVIC_IP_PRI98_MASK)</span></div>
<div class="line"><a name="l11478"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga56fadc95f265e41e568d50a35831bff0">11478</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_MASK                   0xFFu</span></div>
<div class="line"><a name="l11479"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab798aacf85239e86342da114a9cff002">11479</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_SHIFT                  0u</span></div>
<div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4399bd08e8662fd99f4daacb37190de6">11480</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_WIDTH                  8u</span></div>
<div class="line"><a name="l11481"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga18e4b7f37aed302cc6820c252c76d62a">11481</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI99_SHIFT))&amp;S32_NVIC_IP_PRI99_MASK)</span></div>
<div class="line"><a name="l11482"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf597cecfd8e536b9f0b4a085cd7dac86">11482</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_MASK                  0xFFu</span></div>
<div class="line"><a name="l11483"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7b616cc86e5d560352e39893dffcfa7e">11483</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_SHIFT                 0u</span></div>
<div class="line"><a name="l11484"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7831f019cfedcb98ca9e7aaffb128073">11484</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_WIDTH                 8u</span></div>
<div class="line"><a name="l11485"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadfa200d31bb4b51eb8016e124088ec29">11485</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI100_SHIFT))&amp;S32_NVIC_IP_PRI100_MASK)</span></div>
<div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d0f5f3504e079e99b9a216087e7f661">11486</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_MASK                  0xFFu</span></div>
<div class="line"><a name="l11487"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4d3d82347e67a78e1b4cc291422aa58d">11487</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_SHIFT                 0u</span></div>
<div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac42ab55139a86e0a638d56a03b50a7c0">11488</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_WIDTH                 8u</span></div>
<div class="line"><a name="l11489"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9243a0b9cdc10e2c8ca727e95899a3d3">11489</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI101_SHIFT))&amp;S32_NVIC_IP_PRI101_MASK)</span></div>
<div class="line"><a name="l11490"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e4e3e3f1d451a370faf5e7f82a8c63e">11490</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_MASK                  0xFFu</span></div>
<div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa222e6b7737d6e3ec61497e223626d11">11491</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_SHIFT                 0u</span></div>
<div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga93f2d81c260eb6e573d72d87101a9874">11492</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_WIDTH                 8u</span></div>
<div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga19bd322b933c1995266d83551a2c09ef">11493</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI102_SHIFT))&amp;S32_NVIC_IP_PRI102_MASK)</span></div>
<div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8feef5ddf05e4366bdd6200e285fe374">11494</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_MASK                  0xFFu</span></div>
<div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1e19c531145064fa9bc4f23c4809b242">11495</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_SHIFT                 0u</span></div>
<div class="line"><a name="l11496"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf47003e4c4a56d865ebb010526d8997e">11496</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_WIDTH                 8u</span></div>
<div class="line"><a name="l11497"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga63752b2fa0133faa5852499429c9284b">11497</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI103_SHIFT))&amp;S32_NVIC_IP_PRI103_MASK)</span></div>
<div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6506aaadce8d99e6a02182141f11f6c1">11498</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_MASK                  0xFFu</span></div>
<div class="line"><a name="l11499"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf50847265adb00f6c53db291a02228f">11499</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_SHIFT                 0u</span></div>
<div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabd4e336f21dff6f67bfcb406776a9509">11500</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_WIDTH                 8u</span></div>
<div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9da42ddae27e6846727b375d8b5deabd">11501</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI104_SHIFT))&amp;S32_NVIC_IP_PRI104_MASK)</span></div>
<div class="line"><a name="l11502"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacf63c6812bc644794b39799634a1867e">11502</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_MASK                  0xFFu</span></div>
<div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae88f5e98e7799c573530a1b8e28d66a7">11503</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_SHIFT                 0u</span></div>
<div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga200b8a6b1d90326638420d95da9c8ad1">11504</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_WIDTH                 8u</span></div>
<div class="line"><a name="l11505"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga988e960f8fa17d6341040cb3ecedaa0d">11505</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI105_SHIFT))&amp;S32_NVIC_IP_PRI105_MASK)</span></div>
<div class="line"><a name="l11506"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadaa113aeaca79fbf65ebc4b0da866ec1">11506</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_MASK                  0xFFu</span></div>
<div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac1ece82b3e6b58e09cbcb1cf85b478e1">11507</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_SHIFT                 0u</span></div>
<div class="line"><a name="l11508"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga93c4439559741c8abdbdc43179e87bd3">11508</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_WIDTH                 8u</span></div>
<div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad9ec50c5535692441fce1b37f5d13584">11509</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI106_SHIFT))&amp;S32_NVIC_IP_PRI106_MASK)</span></div>
<div class="line"><a name="l11510"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7293bb791c497f213df4959a6429e386">11510</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_MASK                  0xFFu</span></div>
<div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2d4f5be0f4286229515d1815964bc8be">11511</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_SHIFT                 0u</span></div>
<div class="line"><a name="l11512"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaec6bb6438cecce6beba11f755c1f92d">11512</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_WIDTH                 8u</span></div>
<div class="line"><a name="l11513"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga03c521693c6093815f7177652a938bec">11513</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI107_SHIFT))&amp;S32_NVIC_IP_PRI107_MASK)</span></div>
<div class="line"><a name="l11514"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaac58912d9a4c65c8c42bb2a20b886d59">11514</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_MASK                  0xFFu</span></div>
<div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab4b5036fc19350e047bb0de01735bd1d">11515</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_SHIFT                 0u</span></div>
<div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9b7fb1b42e98b105eb018453c5d5a94a">11516</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_WIDTH                 8u</span></div>
<div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5219879dfdef0d3fd014352c30926624">11517</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI108_SHIFT))&amp;S32_NVIC_IP_PRI108_MASK)</span></div>
<div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd220701cff504c78fa6744166a35123">11518</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_MASK                  0xFFu</span></div>
<div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9505418b2229c674bfa193695f29d7c5">11519</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_SHIFT                 0u</span></div>
<div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac166310484694ea87a71b6722d486b6b">11520</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_WIDTH                 8u</span></div>
<div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacf5b4786447cc380f98a4ad49dd268c4">11521</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI109_SHIFT))&amp;S32_NVIC_IP_PRI109_MASK)</span></div>
<div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga29143b2a713d1ceaffd669e2694169c4">11522</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_MASK                  0xFFu</span></div>
<div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a04f8605f9af44c22936204fc66fa8e">11523</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_SHIFT                 0u</span></div>
<div class="line"><a name="l11524"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79b41398017598aaeaf9106bdaeb8234">11524</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_WIDTH                 8u</span></div>
<div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga515b37daefb5a7976f6d67bc2a592151">11525</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI110_SHIFT))&amp;S32_NVIC_IP_PRI110_MASK)</span></div>
<div class="line"><a name="l11526"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga63931bd52fee0dd72019d515d2e70b38">11526</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_MASK                  0xFFu</span></div>
<div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a64b6719f13b1de5682a9a28044cf41">11527</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_SHIFT                 0u</span></div>
<div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga138b57a8288bc07aea79725a9ee4a177">11528</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_WIDTH                 8u</span></div>
<div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga33aed8a06c414f271f85dd19ea3174cd">11529</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI111_SHIFT))&amp;S32_NVIC_IP_PRI111_MASK)</span></div>
<div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2c7329bb83b0040b429e73866a5b61b">11530</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_MASK                  0xFFu</span></div>
<div class="line"><a name="l11531"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6c4be145342361eda61d741f60107925">11531</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_SHIFT                 0u</span></div>
<div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae2d30b51d99628577d65f4cdf57fd6b7">11532</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_WIDTH                 8u</span></div>
<div class="line"><a name="l11533"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad06b24524904fd6d1b580f93dd90b633">11533</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI112_SHIFT))&amp;S32_NVIC_IP_PRI112_MASK)</span></div>
<div class="line"><a name="l11534"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf68f474e20dbd59f8082f5d80d7e2784">11534</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_MASK                  0xFFu</span></div>
<div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga89caa0d03e561d7a307d132a827860f4">11535</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_SHIFT                 0u</span></div>
<div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaea09eeb2d16cb41fa69fbc84071c613">11536</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_WIDTH                 8u</span></div>
<div class="line"><a name="l11537"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga05ede976682475f1cf9a9492bbb17146">11537</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI113_SHIFT))&amp;S32_NVIC_IP_PRI113_MASK)</span></div>
<div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga08886e115e1ec393c8af8add8d537cba">11538</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_MASK                  0xFFu</span></div>
<div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9dc35e8ea77d65d332d9b15443b6a410">11539</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_SHIFT                 0u</span></div>
<div class="line"><a name="l11540"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2d29e96e6d76eda52fb43449c20ab872">11540</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_WIDTH                 8u</span></div>
<div class="line"><a name="l11541"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga99d1e61320572dd5603fa4a1d8fa16e8">11541</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI114_SHIFT))&amp;S32_NVIC_IP_PRI114_MASK)</span></div>
<div class="line"><a name="l11542"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0b8dcbf06ef7b9d0037cbf80bdebe338">11542</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_MASK                  0xFFu</span></div>
<div class="line"><a name="l11543"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac340b40a6e78c3f12605c778877930d1">11543</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_SHIFT                 0u</span></div>
<div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f7a18cc12575016295880ec0c2eea39">11544</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_WIDTH                 8u</span></div>
<div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga994c8ead697e5000033e69b5f134871e">11545</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI115_SHIFT))&amp;S32_NVIC_IP_PRI115_MASK)</span></div>
<div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gace2b0ece0cdcc22a693d3a814d175250">11546</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_MASK                  0xFFu</span></div>
<div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga33cd6ac1769e3a93960af8747ebc7e53">11547</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_SHIFT                 0u</span></div>
<div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga89a1a624f1a76f17c72468fcfbc81475">11548</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_WIDTH                 8u</span></div>
<div class="line"><a name="l11549"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf635bd80843f36da82f60c66c9394731">11549</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI116_SHIFT))&amp;S32_NVIC_IP_PRI116_MASK)</span></div>
<div class="line"><a name="l11550"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0ad4401400f2bae51d0738a94c8f114">11550</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_MASK                  0xFFu</span></div>
<div class="line"><a name="l11551"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4d9aa8345ef1e8dd3747f636a37b3b0">11551</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_SHIFT                 0u</span></div>
<div class="line"><a name="l11552"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8277d3a485e3b1f2ca0b844498bb5233">11552</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_WIDTH                 8u</span></div>
<div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1c50f8876cbd4b21900a5e0c83b76ec7">11553</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI117_SHIFT))&amp;S32_NVIC_IP_PRI117_MASK)</span></div>
<div class="line"><a name="l11554"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9c704370b2f3eac7371d3447ebda9eb1">11554</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_MASK                  0xFFu</span></div>
<div class="line"><a name="l11555"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a272c05121f1bb1d0af84ea5b5bbe42">11555</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_SHIFT                 0u</span></div>
<div class="line"><a name="l11556"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafad336c954984741cc9559a408ca5bbf">11556</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_WIDTH                 8u</span></div>
<div class="line"><a name="l11557"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga60a531e01d0340302713aede8e6ae045">11557</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI118_SHIFT))&amp;S32_NVIC_IP_PRI118_MASK)</span></div>
<div class="line"><a name="l11558"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga62a0d57bcea157cff5916c750800918e">11558</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_MASK                  0xFFu</span></div>
<div class="line"><a name="l11559"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f251a36af99ed9f115b39c252d19bd0">11559</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_SHIFT                 0u</span></div>
<div class="line"><a name="l11560"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3fd560a38998153db81e463dba8ec525">11560</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_WIDTH                 8u</span></div>
<div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga429c1793026effeb810dbfa6c0a21079">11561</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI119_SHIFT))&amp;S32_NVIC_IP_PRI119_MASK)</span></div>
<div class="line"><a name="l11562"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2eb0d495434e40671e0b66e24f1f517">11562</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_MASK                  0xFFu</span></div>
<div class="line"><a name="l11563"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga928a2012d8550cb006f564fad30f7333">11563</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_SHIFT                 0u</span></div>
<div class="line"><a name="l11564"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga07a27b359420a83dbebc414afc9467ea">11564</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_WIDTH                 8u</span></div>
<div class="line"><a name="l11565"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga608f95f1ebdbbfa70505d28ac20f776c">11565</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI120_SHIFT))&amp;S32_NVIC_IP_PRI120_MASK)</span></div>
<div class="line"><a name="l11566"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd71f77071b437948d28f60b042da9f6">11566</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_MASK                  0xFFu</span></div>
<div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafd6e62f558881e5fbf7e6c242d5a6e39">11567</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_SHIFT                 0u</span></div>
<div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb5780182e2c6cd3426f29917441d88e">11568</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_WIDTH                 8u</span></div>
<div class="line"><a name="l11569"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga984a929406e471e0e26d9d5dfd2b0ff5">11569</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI121_SHIFT))&amp;S32_NVIC_IP_PRI121_MASK)</span></div>
<div class="line"><a name="l11570"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga04cbb2ac84245930a65c40641efa5a4d">11570</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_MASK                  0xFFu</span></div>
<div class="line"><a name="l11571"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec17977bc2804d5a02a070163092b9e0">11571</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_SHIFT                 0u</span></div>
<div class="line"><a name="l11572"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadccfaaac22653a5c286b75db37792546">11572</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_WIDTH                 8u</span></div>
<div class="line"><a name="l11573"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2625d63c01f69ac601f0ca9075c1ab3">11573</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI122_SHIFT))&amp;S32_NVIC_IP_PRI122_MASK)</span></div>
<div class="line"><a name="l11574"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae29f703fe6f8c7fd176bc8845f307e2c">11574</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_MASK                  0xFFu</span></div>
<div class="line"><a name="l11575"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5d0f5302232fc5b573d328899ab4560a">11575</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_SHIFT                 0u</span></div>
<div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2dba86407d4377d392d1af583f885eba">11576</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_WIDTH                 8u</span></div>
<div class="line"><a name="l11577"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecff19271f292dc12150cef36483d0e2">11577</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI123_SHIFT))&amp;S32_NVIC_IP_PRI123_MASK)</span></div>
<div class="line"><a name="l11578"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2ee0810895ff9a666281f0911b939a4">11578</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_MASK                  0xFFu</span></div>
<div class="line"><a name="l11579"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4eaabdb0c32935b95934dee23fc55aad">11579</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_SHIFT                 0u</span></div>
<div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9e24ab53acf3b2dbf741e5dec92a63b6">11580</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_WIDTH                 8u</span></div>
<div class="line"><a name="l11581"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c886d0b9b4e8f262af028e75b286191">11581</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI124_SHIFT))&amp;S32_NVIC_IP_PRI124_MASK)</span></div>
<div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf6e39314316861bd77321133ff253d5d">11582</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_MASK                  0xFFu</span></div>
<div class="line"><a name="l11583"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad2e1c16ab84999da12af076d053ff5bc">11583</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_SHIFT                 0u</span></div>
<div class="line"><a name="l11584"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga943a8506ba34dd5e84e7d52ae1915cd8">11584</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_WIDTH                 8u</span></div>
<div class="line"><a name="l11585"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab1065e8853bc2cdd79db19823f877164">11585</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI125_SHIFT))&amp;S32_NVIC_IP_PRI125_MASK)</span></div>
<div class="line"><a name="l11586"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9d852763303a53f66bb679b256aa8cef">11586</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_MASK                  0xFFu</span></div>
<div class="line"><a name="l11587"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacb3aff7858f85191f4f02c01d663756c">11587</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_SHIFT                 0u</span></div>
<div class="line"><a name="l11588"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf041ae86e24dac3384a5eb84d884ec1f">11588</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_WIDTH                 8u</span></div>
<div class="line"><a name="l11589"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga558162a96b0a40feea22f465619e1d2d">11589</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI126_SHIFT))&amp;S32_NVIC_IP_PRI126_MASK)</span></div>
<div class="line"><a name="l11590"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga180c28e421d9fa77b1b0e90de0469a1b">11590</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_MASK                  0xFFu</span></div>
<div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga53f805bd8c258fda2caae0d3c0574a1d">11591</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_SHIFT                 0u</span></div>
<div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga890971c98f7fa94871510d6a0aaff14e">11592</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_WIDTH                 8u</span></div>
<div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadc897b9d1b15dea1291a6f14d20dcb15">11593</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI127_SHIFT))&amp;S32_NVIC_IP_PRI127_MASK)</span></div>
<div class="line"><a name="l11594"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2f59a0f79066bccb81fc7eb3c883668f">11594</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_MASK                  0xFFu</span></div>
<div class="line"><a name="l11595"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga930773fd2a20ffb12eec26380ea15c1b">11595</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_SHIFT                 0u</span></div>
<div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacb24e1ab503ce7150493c9dd39d246e2">11596</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_WIDTH                 8u</span></div>
<div class="line"><a name="l11597"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga49c63bb21565bb70c0839c4a6d6669e9">11597</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI128_SHIFT))&amp;S32_NVIC_IP_PRI128_MASK)</span></div>
<div class="line"><a name="l11598"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3e8ee49d6f14b389d4abb23f4733c2a6">11598</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_MASK                  0xFFu</span></div>
<div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad16803fcbce0648b076d583bf5b00554">11599</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_SHIFT                 0u</span></div>
<div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac73bfe7b5b6b6093c027e69fe4377da1">11600</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_WIDTH                 8u</span></div>
<div class="line"><a name="l11601"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga179815520a0b0a9d04d731e2251e8c99">11601</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI129_SHIFT))&amp;S32_NVIC_IP_PRI129_MASK)</span></div>
<div class="line"><a name="l11602"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4ef78deca92fd82272f1f7a33e1cb8d4">11602</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_MASK                  0xFFu</span></div>
<div class="line"><a name="l11603"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e16a721017fed5911423c2b90dc2830">11603</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_SHIFT                 0u</span></div>
<div class="line"><a name="l11604"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae56fc6e35eec75f1be25714cab35fdb1">11604</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_WIDTH                 8u</span></div>
<div class="line"><a name="l11605"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga446e8caecaf2a78eb0162d225e2dd9df">11605</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI130_SHIFT))&amp;S32_NVIC_IP_PRI130_MASK)</span></div>
<div class="line"><a name="l11606"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga14ac6540af6118cc2b2fb2bdef3253a6">11606</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_MASK                  0xFFu</span></div>
<div class="line"><a name="l11607"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4457bbd92879e52ce17df2d6207f15ed">11607</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_SHIFT                 0u</span></div>
<div class="line"><a name="l11608"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafd6c46c34f2976286d82341b0f4c1e38">11608</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_WIDTH                 8u</span></div>
<div class="line"><a name="l11609"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3b091f8b22cf831fbdcba6550a4d97e5">11609</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI131_SHIFT))&amp;S32_NVIC_IP_PRI131_MASK)</span></div>
<div class="line"><a name="l11610"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga21f91daf5a3114ad6da9de26ca76b654">11610</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_MASK                  0xFFu</span></div>
<div class="line"><a name="l11611"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87b02cfca74214bad13f848c5c9bee7a">11611</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_SHIFT                 0u</span></div>
<div class="line"><a name="l11612"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2749e3b618b55a2af05961acded16ffb">11612</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_WIDTH                 8u</span></div>
<div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga113d1a8cdd097851f8dc3669fb68523f">11613</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI132_SHIFT))&amp;S32_NVIC_IP_PRI132_MASK)</span></div>
<div class="line"><a name="l11614"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaa3682966c927c99f9a0a963955cece0">11614</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_MASK                  0xFFu</span></div>
<div class="line"><a name="l11615"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7c442559cdb94c2be757f7a433bbc488">11615</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_SHIFT                 0u</span></div>
<div class="line"><a name="l11616"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga03ef2e72050318de832f82087b4283f3">11616</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_WIDTH                 8u</span></div>
<div class="line"><a name="l11617"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0a1f6704399d34a1614fd27e3848d07f">11617</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI133_SHIFT))&amp;S32_NVIC_IP_PRI133_MASK)</span></div>
<div class="line"><a name="l11618"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae71ed5eae195b84880c992ce5cc32b89">11618</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_MASK                  0xFFu</span></div>
<div class="line"><a name="l11619"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga72b87a4091e1a618c5cf242b837bcbc1">11619</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_SHIFT                 0u</span></div>
<div class="line"><a name="l11620"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga30427f89a1ec24fad7b2945404cadda3">11620</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_WIDTH                 8u</span></div>
<div class="line"><a name="l11621"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga63c838d35647cd221fa08c5e4bdfe8ca">11621</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI134_SHIFT))&amp;S32_NVIC_IP_PRI134_MASK)</span></div>
<div class="line"><a name="l11622"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga095938dd43f52c7858537e725bbb691f">11622</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_MASK                  0xFFu</span></div>
<div class="line"><a name="l11623"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae70696b5d1985503b054d5e79638e9cb">11623</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_SHIFT                 0u</span></div>
<div class="line"><a name="l11624"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4bf6fc6238854d40b897047b3a886cd5">11624</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_WIDTH                 8u</span></div>
<div class="line"><a name="l11625"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4ba7e9dc49c45f9ea8933c9a709dcb6">11625</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI135_SHIFT))&amp;S32_NVIC_IP_PRI135_MASK)</span></div>
<div class="line"><a name="l11626"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga414acba5941446b7e09c464ca00c2390">11626</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_MASK                  0xFFu</span></div>
<div class="line"><a name="l11627"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga96cbd5590d92f8a3d05a65a3a6264446">11627</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_SHIFT                 0u</span></div>
<div class="line"><a name="l11628"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacaf60f21cd629ab11fad8b2429046cb6">11628</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_WIDTH                 8u</span></div>
<div class="line"><a name="l11629"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5aae15fa55b6f8e351207b091271b1bf">11629</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI136_SHIFT))&amp;S32_NVIC_IP_PRI136_MASK)</span></div>
<div class="line"><a name="l11630"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga852d2dc8cd836f2fa7b51795052a69b7">11630</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_MASK                  0xFFu</span></div>
<div class="line"><a name="l11631"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf26aad0e87f54d49c168d0459c41aea5">11631</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_SHIFT                 0u</span></div>
<div class="line"><a name="l11632"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6144c11372fa19f759e9bc9aa90794de">11632</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_WIDTH                 8u</span></div>
<div class="line"><a name="l11633"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga219f1b494b7154e6afdc0d40ff5f87aa">11633</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI137_SHIFT))&amp;S32_NVIC_IP_PRI137_MASK)</span></div>
<div class="line"><a name="l11634"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c718d027b2fc7af3643677fcdd76620">11634</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_MASK                  0xFFu</span></div>
<div class="line"><a name="l11635"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d0163a5208b05d9656cfcc20ece9bcb">11635</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_SHIFT                 0u</span></div>
<div class="line"><a name="l11636"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0a0400f55202a86d5b11793c89a9604e">11636</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_WIDTH                 8u</span></div>
<div class="line"><a name="l11637"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8ecba3ea6269c17cac0c5674867ec019">11637</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI138_SHIFT))&amp;S32_NVIC_IP_PRI138_MASK)</span></div>
<div class="line"><a name="l11638"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadfd4a4d6149a34676dd0921a2fc84176">11638</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_MASK                  0xFFu</span></div>
<div class="line"><a name="l11639"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadb4d6542524ca59d56d086bcd44be338">11639</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_SHIFT                 0u</span></div>
<div class="line"><a name="l11640"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga80d6a22ab54736f12e8b058bad9422fc">11640</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_WIDTH                 8u</span></div>
<div class="line"><a name="l11641"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac572258a579ae1d8dd6920ea43a5498d">11641</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI139_SHIFT))&amp;S32_NVIC_IP_PRI139_MASK)</span></div>
<div class="line"><a name="l11642"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9e86ef9f794801684d64e02bce59a4cb">11642</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_MASK                  0xFFu</span></div>
<div class="line"><a name="l11643"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5f8dfb732514e59b302ec3965abd50c">11643</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_SHIFT                 0u</span></div>
<div class="line"><a name="l11644"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga41bd2faa946fce35db832abb06168a3f">11644</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_WIDTH                 8u</span></div>
<div class="line"><a name="l11645"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga62a9527b210c9755dcae8356100950d7">11645</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI140_SHIFT))&amp;S32_NVIC_IP_PRI140_MASK)</span></div>
<div class="line"><a name="l11646"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadb8eb6d5ebdbecd57a61b156f400bb80">11646</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_MASK                  0xFFu</span></div>
<div class="line"><a name="l11647"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae64eedab73c96d7498bacdb83606dd60">11647</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_SHIFT                 0u</span></div>
<div class="line"><a name="l11648"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga427e69d4f6d6fe7a8e27a40a325dfbc8">11648</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_WIDTH                 8u</span></div>
<div class="line"><a name="l11649"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab79a21bcf4c408c647e65d3e7707d2e2">11649</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI141_SHIFT))&amp;S32_NVIC_IP_PRI141_MASK)</span></div>
<div class="line"><a name="l11650"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4e69feb5653c371639b76ca67cbbea64">11650</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_MASK                  0xFFu</span></div>
<div class="line"><a name="l11651"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca138b0869eb32c8cc8451aeb209fe82">11651</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_SHIFT                 0u</span></div>
<div class="line"><a name="l11652"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga72a71556d9a6ddeb962f8f6508fa05dd">11652</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_WIDTH                 8u</span></div>
<div class="line"><a name="l11653"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga398f7774f8dfdecd1a92fc31a29c7b7d">11653</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI142_SHIFT))&amp;S32_NVIC_IP_PRI142_MASK)</span></div>
<div class="line"><a name="l11654"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb6d49d04e9c43f2da20db1e809be4fb">11654</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_MASK                  0xFFu</span></div>
<div class="line"><a name="l11655"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f863e32f79ef2fd3e9b9c904b0783a4">11655</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_SHIFT                 0u</span></div>
<div class="line"><a name="l11656"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9ca510c607de9d82759146fcc6dd9c60">11656</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_WIDTH                 8u</span></div>
<div class="line"><a name="l11657"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga618c0911d14b210631498ae49cfedba7">11657</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI143_SHIFT))&amp;S32_NVIC_IP_PRI143_MASK)</span></div>
<div class="line"><a name="l11658"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d534a4bd038ef8ab3a63025f097586c">11658</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_MASK                  0xFFu</span></div>
<div class="line"><a name="l11659"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga640051f2468c82830eb706ca05fc05d1">11659</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_SHIFT                 0u</span></div>
<div class="line"><a name="l11660"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga696d38b98468e463f83a1a0bc6f0ba28">11660</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_WIDTH                 8u</span></div>
<div class="line"><a name="l11661"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2ae8824c3b95b3a2fabd4e1e41157211">11661</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI144_SHIFT))&amp;S32_NVIC_IP_PRI144_MASK)</span></div>
<div class="line"><a name="l11662"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga726c2b096f2c640558ea8457a04e4f2c">11662</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_MASK                  0xFFu</span></div>
<div class="line"><a name="l11663"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga58bc0a1720a2c5e2bc690e3ce08efc02">11663</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_SHIFT                 0u</span></div>
<div class="line"><a name="l11664"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6a1723cd14d31370c6740f18206e910f">11664</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_WIDTH                 8u</span></div>
<div class="line"><a name="l11665"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b9d8deb17deaf970c7b9e381de82edf">11665</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI145_SHIFT))&amp;S32_NVIC_IP_PRI145_MASK)</span></div>
<div class="line"><a name="l11666"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad801ffb221174ac555a2dd8f7e34d594">11666</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_MASK                  0xFFu</span></div>
<div class="line"><a name="l11667"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47d3055e4a8a07c8a553a8e634d2ace0">11667</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_SHIFT                 0u</span></div>
<div class="line"><a name="l11668"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6100012838ff8bbab49778be2f195e23">11668</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_WIDTH                 8u</span></div>
<div class="line"><a name="l11669"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4454cfd8b53cf189dc680849ae02603c">11669</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI146_SHIFT))&amp;S32_NVIC_IP_PRI146_MASK)</span></div>
<div class="line"><a name="l11670"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae4296c1de79007f4faa48b79fadf8251">11670</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_MASK                  0xFFu</span></div>
<div class="line"><a name="l11671"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e6bea8d19fc3c12d3f4c98ee24ed2f8">11671</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_SHIFT                 0u</span></div>
<div class="line"><a name="l11672"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6e2fb2976ddd3218f18fec69fc374d8e">11672</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_WIDTH                 8u</span></div>
<div class="line"><a name="l11673"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadbcc0817aac84ae61c33fe03641dca6c">11673</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI147_SHIFT))&amp;S32_NVIC_IP_PRI147_MASK)</span></div>
<div class="line"><a name="l11674"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5d20d8954c03b3ac4e138544a654963">11674</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_MASK                  0xFFu</span></div>
<div class="line"><a name="l11675"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c459c54f574edfd69f3414c480b4d98">11675</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_SHIFT                 0u</span></div>
<div class="line"><a name="l11676"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecc293b778dfbbefa4f4e7315ee9e5df">11676</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_WIDTH                 8u</span></div>
<div class="line"><a name="l11677"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf28412417dc0d043adcf5b2cdc6cc73a">11677</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI148_SHIFT))&amp;S32_NVIC_IP_PRI148_MASK)</span></div>
<div class="line"><a name="l11678"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8572609c4bd28adfe453a280fad33819">11678</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_MASK                  0xFFu</span></div>
<div class="line"><a name="l11679"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga924fa825a9b61c3ecbf6641e3e85cb06">11679</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_SHIFT                 0u</span></div>
<div class="line"><a name="l11680"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d4e7aac8e97df40d7e9a0d08245a279">11680</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_WIDTH                 8u</span></div>
<div class="line"><a name="l11681"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga979a2c059c66412c01d57d150884cf82">11681</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI149_SHIFT))&amp;S32_NVIC_IP_PRI149_MASK)</span></div>
<div class="line"><a name="l11682"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga930d82d20b276559e2c1d2dccbd00292">11682</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_MASK                  0xFFu</span></div>
<div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa245caee105a4d35b33646a2302cd3be">11683</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_SHIFT                 0u</span></div>
<div class="line"><a name="l11684"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa0dd2b0c1d6192c1120370db715af0d5">11684</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_WIDTH                 8u</span></div>
<div class="line"><a name="l11685"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga751a4f432b546c29b61b79cf59717fcb">11685</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI150_SHIFT))&amp;S32_NVIC_IP_PRI150_MASK)</span></div>
<div class="line"><a name="l11686"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8056720d40fc7c8c07cddb020838f2e2">11686</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_MASK                  0xFFu</span></div>
<div class="line"><a name="l11687"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3303032b56b0252a20d76ed33f9ccb5f">11687</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_SHIFT                 0u</span></div>
<div class="line"><a name="l11688"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafaad78ffefe24cadf209b3caefc10dab">11688</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_WIDTH                 8u</span></div>
<div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga48f6073c8b65c68020776cede723869b">11689</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI151_SHIFT))&amp;S32_NVIC_IP_PRI151_MASK)</span></div>
<div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d8b8266835cca0841cba778c268d05c">11690</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_MASK                  0xFFu</span></div>
<div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae5af62c3a685757d77a1f697e9cf7a29">11691</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_SHIFT                 0u</span></div>
<div class="line"><a name="l11692"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga674accbff1325a453d1cb885f81f1338">11692</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_WIDTH                 8u</span></div>
<div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae7fff5c08709dc3e1339645194765ea5">11693</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI152_SHIFT))&amp;S32_NVIC_IP_PRI152_MASK)</span></div>
<div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac25df6142ac564a22be9915471cb2c7a">11694</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_MASK                  0xFFu</span></div>
<div class="line"><a name="l11695"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga02f4e9ac77f32ff77057cd785e80b03d">11695</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_SHIFT                 0u</span></div>
<div class="line"><a name="l11696"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga60238a88769a10500307651dcbe5f6e7">11696</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_WIDTH                 8u</span></div>
<div class="line"><a name="l11697"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8665dd883e250a8f8248be53edfd1b79">11697</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI153_SHIFT))&amp;S32_NVIC_IP_PRI153_MASK)</span></div>
<div class="line"><a name="l11698"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga38f470d09adffe61a916ba91788909fe">11698</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_MASK                  0xFFu</span></div>
<div class="line"><a name="l11699"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5955e2a75a54d2358ef8e98ce3b678e2">11699</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_SHIFT                 0u</span></div>
<div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2c7d12046b2d1752a1034fcb574f5b4c">11700</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_WIDTH                 8u</span></div>
<div class="line"><a name="l11701"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf5e31799f6b0ef61c90e5b68b14e5897">11701</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI154_SHIFT))&amp;S32_NVIC_IP_PRI154_MASK)</span></div>
<div class="line"><a name="l11702"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae18f511ed89f7ef58acfe0a71df01c0">11702</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_MASK                  0xFFu</span></div>
<div class="line"><a name="l11703"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae71066919ee59e2a1fe911eaef6942e0">11703</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_SHIFT                 0u</span></div>
<div class="line"><a name="l11704"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12390d5f55a72aeff2b238ff227c0de9">11704</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_WIDTH                 8u</span></div>
<div class="line"><a name="l11705"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf74d7611f6784c821b00c3698086c8a5">11705</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI155_SHIFT))&amp;S32_NVIC_IP_PRI155_MASK)</span></div>
<div class="line"><a name="l11706"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e22112ab6d32e19a636a4e755c82c5b">11706</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_MASK                  0xFFu</span></div>
<div class="line"><a name="l11707"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaebcf27750e00eaec79d7cf4cdc215a5c">11707</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_SHIFT                 0u</span></div>
<div class="line"><a name="l11708"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0c51a5b76c6a3ddd280c421694cec77f">11708</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_WIDTH                 8u</span></div>
<div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3e08046567f211c8949f47594c7c3d54">11709</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI156_SHIFT))&amp;S32_NVIC_IP_PRI156_MASK)</span></div>
<div class="line"><a name="l11710"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1f0d831cc9fd2a66c42ffe798894c46a">11710</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_MASK                  0xFFu</span></div>
<div class="line"><a name="l11711"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3584a2bef083f65ab10692e84f271c2d">11711</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_SHIFT                 0u</span></div>
<div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga194ad998d8fbfdd0f68d402ded9b56ec">11712</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_WIDTH                 8u</span></div>
<div class="line"><a name="l11713"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad821115003e43bebbd6d16c9cb39139f">11713</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI157_SHIFT))&amp;S32_NVIC_IP_PRI157_MASK)</span></div>
<div class="line"><a name="l11714"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4e50f3ad651dd8a12873eddc0399494">11714</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_MASK                  0xFFu</span></div>
<div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1400a8e96e7feb76426c11a534bfa801">11715</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_SHIFT                 0u</span></div>
<div class="line"><a name="l11716"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaf42b0a32cec7a2888c156bb1ed8866d">11716</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_WIDTH                 8u</span></div>
<div class="line"><a name="l11717"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga601baee0cd776b4d7c8edd82a19b214f">11717</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI158_SHIFT))&amp;S32_NVIC_IP_PRI158_MASK)</span></div>
<div class="line"><a name="l11718"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca3bae6334276470eec02da0efdb5760">11718</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_MASK                  0xFFu</span></div>
<div class="line"><a name="l11719"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3d65330c98e3353ef1f37028173cb67b">11719</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_SHIFT                 0u</span></div>
<div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga61c4f1e1db3ecd43ba2a69792dfdbb4e">11720</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_WIDTH                 8u</span></div>
<div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga88eeb0446846f8af41204a06927b822a">11721</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI159_SHIFT))&amp;S32_NVIC_IP_PRI159_MASK)</span></div>
<div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa679aed89a6fd6d4d23f4bc4a1523ffe">11722</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_MASK                  0xFFu</span></div>
<div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3b50da2d49d883eace16088182b07e10">11723</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_SHIFT                 0u</span></div>
<div class="line"><a name="l11724"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeda56677891a3dada555ca02b832b9bd">11724</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_WIDTH                 8u</span></div>
<div class="line"><a name="l11725"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae74ed0af0a6be138ae633d045a7501ed">11725</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI160_SHIFT))&amp;S32_NVIC_IP_PRI160_MASK)</span></div>
<div class="line"><a name="l11726"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2b79c36dd404d7a8a49e87b1d3a394e8">11726</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_MASK                  0xFFu</span></div>
<div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae523a8faa637406c6b6146941f20c61">11727</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_SHIFT                 0u</span></div>
<div class="line"><a name="l11728"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6621d1539872afa97acd3805c7c09e94">11728</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_WIDTH                 8u</span></div>
<div class="line"><a name="l11729"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae3e40ebf566a7958d00f6e14ed8c1bff">11729</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI161_SHIFT))&amp;S32_NVIC_IP_PRI161_MASK)</span></div>
<div class="line"><a name="l11730"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga875e4cd5d0d491449dd3f9aa079ede43">11730</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_MASK                  0xFFu</span></div>
<div class="line"><a name="l11731"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae5938baba8ebf4e0f54878f38d6efd7">11731</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_SHIFT                 0u</span></div>
<div class="line"><a name="l11732"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga51c568d342df5d89fd2eef63c3c76fb5">11732</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_WIDTH                 8u</span></div>
<div class="line"><a name="l11733"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa01b4adf4956eb121075b5645efda6cf">11733</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI162_SHIFT))&amp;S32_NVIC_IP_PRI162_MASK)</span></div>
<div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga618681cec69c257343189240277d6e8d">11734</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_MASK                  0xFFu</span></div>
<div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga498dd2a2f83d1239ad011e430ec74775">11735</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_SHIFT                 0u</span></div>
<div class="line"><a name="l11736"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeebceea5c47a28d72406b5e9405c13ba">11736</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_WIDTH                 8u</span></div>
<div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga255249085bf0383c8d7a4c4e15df316c">11737</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI163_SHIFT))&amp;S32_NVIC_IP_PRI163_MASK)</span></div>
<div class="line"><a name="l11738"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga364c0d5ee2420cff5fcfe57ff31f7e8c">11738</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_MASK                  0xFFu</span></div>
<div class="line"><a name="l11739"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae270e724b2647c53dcb51301427d21cf">11739</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_SHIFT                 0u</span></div>
<div class="line"><a name="l11740"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7df45c3c04c7851b2cfa3ad8c8347db2">11740</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_WIDTH                 8u</span></div>
<div class="line"><a name="l11741"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a8ce4802eab192b61be39bd26151169">11741</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI164_SHIFT))&amp;S32_NVIC_IP_PRI164_MASK)</span></div>
<div class="line"><a name="l11742"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5cbeb6b0a970e389b1c892ac19aaea0">11742</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_MASK                  0xFFu</span></div>
<div class="line"><a name="l11743"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3276e83bbb48e69a53005a29efbf217b">11743</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_SHIFT                 0u</span></div>
<div class="line"><a name="l11744"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea3f766fec7512ee9587249de610c4c4">11744</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_WIDTH                 8u</span></div>
<div class="line"><a name="l11745"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae1a88ad525b35deda9cd590b22444b3f">11745</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI165_SHIFT))&amp;S32_NVIC_IP_PRI165_MASK)</span></div>
<div class="line"><a name="l11746"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1c032e54054c9549f63e2be56782b810">11746</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_MASK                  0xFFu</span></div>
<div class="line"><a name="l11747"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga066665d222a90b58234c21aaf257e28e">11747</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_SHIFT                 0u</span></div>
<div class="line"><a name="l11748"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2b2e7c7bc68df54c96aeeb69db982f51">11748</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_WIDTH                 8u</span></div>
<div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9c3baaaa73e68a222b83ee5c26a374c5">11749</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI166_SHIFT))&amp;S32_NVIC_IP_PRI166_MASK)</span></div>
<div class="line"><a name="l11750"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf3120e6333d800855b848d411538865">11750</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_MASK                  0xFFu</span></div>
<div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3aca4b46b8ecb37ad9cc502039c20c05">11751</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_SHIFT                 0u</span></div>
<div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa723d00bb1f47e86bb780ff678e4bebb">11752</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_WIDTH                 8u</span></div>
<div class="line"><a name="l11753"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3fb9c193507771c50b98483b0ecb39a5">11753</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI167_SHIFT))&amp;S32_NVIC_IP_PRI167_MASK)</span></div>
<div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga97fa70bf8df096e27646dd3d6ec072f5">11754</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_MASK                  0xFFu</span></div>
<div class="line"><a name="l11755"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c965a4a7543128cf188b796eede76ac">11755</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_SHIFT                 0u</span></div>
<div class="line"><a name="l11756"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabbfaef5f5818c0097454cbeda8e4f967">11756</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_WIDTH                 8u</span></div>
<div class="line"><a name="l11757"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f4d981d8064c28312cce33b2cf10dac">11757</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI168_SHIFT))&amp;S32_NVIC_IP_PRI168_MASK)</span></div>
<div class="line"><a name="l11758"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaacfe435170f7dd2aaf691c6b42f4ff6e">11758</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_MASK                  0xFFu</span></div>
<div class="line"><a name="l11759"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabea42897e2a2e3a0bb90bbc2e5a1ddd2">11759</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_SHIFT                 0u</span></div>
<div class="line"><a name="l11760"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga13141d211e7d79e5e434ff236effb77b">11760</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_WIDTH                 8u</span></div>
<div class="line"><a name="l11761"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga827b0ac0e4ddf18a6098d7944b0857f6">11761</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI169_SHIFT))&amp;S32_NVIC_IP_PRI169_MASK)</span></div>
<div class="line"><a name="l11762"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa12aae1a3b1336f7f5a7c7a45f85a112">11762</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_MASK                  0xFFu</span></div>
<div class="line"><a name="l11763"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga89d967110bca978ed3bec5457c9e729a">11763</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_SHIFT                 0u</span></div>
<div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad4aa4b5aebd60b27b16a7db479109959">11764</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_WIDTH                 8u</span></div>
<div class="line"><a name="l11765"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6cb5b9770ae805d01a971b51fbe9ce51">11765</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI170_SHIFT))&amp;S32_NVIC_IP_PRI170_MASK)</span></div>
<div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae4f369dcb45e71f576acf5b1aaf1dc1a">11766</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_MASK                  0xFFu</span></div>
<div class="line"><a name="l11767"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaced1c792fe352f97a913be4a480c9c1a">11767</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_SHIFT                 0u</span></div>
<div class="line"><a name="l11768"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2f6a4ace266013447acbf14d3d9b92a">11768</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_WIDTH                 8u</span></div>
<div class="line"><a name="l11769"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga40961cf2381c27acb8d8dc606987008d">11769</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI171_SHIFT))&amp;S32_NVIC_IP_PRI171_MASK)</span></div>
<div class="line"><a name="l11770"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ce071ac5d2feb2ee6c0262ff3749ebf">11770</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_MASK                  0xFFu</span></div>
<div class="line"><a name="l11771"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12bb655031bcf01a70bea5516de44406">11771</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_SHIFT                 0u</span></div>
<div class="line"><a name="l11772"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga38085f78af9288529e750d2bd22e18dd">11772</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_WIDTH                 8u</span></div>
<div class="line"><a name="l11773"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac36323696629d56d34e2de472b37e8f5">11773</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI172_SHIFT))&amp;S32_NVIC_IP_PRI172_MASK)</span></div>
<div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2433c936751b6cc8dffa660055238b73">11774</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_MASK                  0xFFu</span></div>
<div class="line"><a name="l11775"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga72cb026a933cdeb3d96d2ae9421d446f">11775</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_SHIFT                 0u</span></div>
<div class="line"><a name="l11776"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf4b2b2ddd8a2100c47b03513a6105d45">11776</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_WIDTH                 8u</span></div>
<div class="line"><a name="l11777"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga46ea349054e34e252875a68550654da5">11777</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI173_SHIFT))&amp;S32_NVIC_IP_PRI173_MASK)</span></div>
<div class="line"><a name="l11778"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafc99736e4a37113b85fc581b51f44e7e">11778</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_MASK                  0xFFu</span></div>
<div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga30def4751a91324537e7a3a0f4e0bb8c">11779</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_SHIFT                 0u</span></div>
<div class="line"><a name="l11780"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4b88ed14e42fdc5acfd56ea8ca3d7f2e">11780</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_WIDTH                 8u</span></div>
<div class="line"><a name="l11781"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafbc04d86b3116115241004ea103344f1">11781</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI174_SHIFT))&amp;S32_NVIC_IP_PRI174_MASK)</span></div>
<div class="line"><a name="l11782"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8909707becca8111221f3ba93307a9da">11782</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_MASK                  0xFFu</span></div>
<div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafb5993af5bc80d99a8c6df051b5ad0a5">11783</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_SHIFT                 0u</span></div>
<div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87f063a286eb86ffda320647e34cdf36">11784</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_WIDTH                 8u</span></div>
<div class="line"><a name="l11785"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae70c09d92bb1686d21459dff9aa0470d">11785</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI175_SHIFT))&amp;S32_NVIC_IP_PRI175_MASK)</span></div>
<div class="line"><a name="l11786"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4fa39413653b41f3f7e0b7859d10f46c">11786</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_MASK                  0xFFu</span></div>
<div class="line"><a name="l11787"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4f3c4c0d479fd0e89b279d20c78e87c">11787</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_SHIFT                 0u</span></div>
<div class="line"><a name="l11788"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d1487694079e94a9d575c1969847a07">11788</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_WIDTH                 8u</span></div>
<div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga93492e573539227f6bb752b88ef7638a">11789</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI176_SHIFT))&amp;S32_NVIC_IP_PRI176_MASK)</span></div>
<div class="line"><a name="l11790"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae89aa3cf165188ef36408d4484da5f92">11790</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_MASK                  0xFFu</span></div>
<div class="line"><a name="l11791"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54ee390c2683623c0736e891739285ca">11791</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_SHIFT                 0u</span></div>
<div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaad3cbedc34fb5a57918450192466b729">11792</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_WIDTH                 8u</span></div>
<div class="line"><a name="l11793"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaed712c30384a910aa47d7e97b378d2f2">11793</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI177_SHIFT))&amp;S32_NVIC_IP_PRI177_MASK)</span></div>
<div class="line"><a name="l11794"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga300c6717e5e12e8f0f02b7eefa7a5465">11794</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_MASK                  0xFFu</span></div>
<div class="line"><a name="l11795"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3ae53f7313e2317562492e799ff3b662">11795</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_SHIFT                 0u</span></div>
<div class="line"><a name="l11796"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7a0cf8106439d40421800fb71785fc36">11796</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_WIDTH                 8u</span></div>
<div class="line"><a name="l11797"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4f6e6fca3efd41dcd2db971a943e83d9">11797</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI178_SHIFT))&amp;S32_NVIC_IP_PRI178_MASK)</span></div>
<div class="line"><a name="l11798"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6f439cfa473d31a54c9796d0aa3ea6f0">11798</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_MASK                  0xFFu</span></div>
<div class="line"><a name="l11799"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf7ffa353312e3d9ae00824aca52341a">11799</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_SHIFT                 0u</span></div>
<div class="line"><a name="l11800"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab3d1a9885e35b190e5d950794a87f506">11800</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_WIDTH                 8u</span></div>
<div class="line"><a name="l11801"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf83c73a095dc02567a278e9e0c8e22ee">11801</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI179_SHIFT))&amp;S32_NVIC_IP_PRI179_MASK)</span></div>
<div class="line"><a name="l11802"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaba69a06b1306d2a49a322662186cde99">11802</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_MASK                  0xFFu</span></div>
<div class="line"><a name="l11803"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga52500a18f5779553315f565d5804f0fd">11803</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_SHIFT                 0u</span></div>
<div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga112a86361caa63ad082ae9dab133614c">11804</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_WIDTH                 8u</span></div>
<div class="line"><a name="l11805"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga77857167792f9fcc9f9625e465c2c2df">11805</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI180_SHIFT))&amp;S32_NVIC_IP_PRI180_MASK)</span></div>
<div class="line"><a name="l11806"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae31a36f1ec295647a1aadbc2413659de">11806</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_MASK                  0xFFu</span></div>
<div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafe5c5fd78803f94be0d27f9ff50e3937">11807</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_SHIFT                 0u</span></div>
<div class="line"><a name="l11808"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacf050f5cb841bd5350f1ea073eda9c95">11808</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_WIDTH                 8u</span></div>
<div class="line"><a name="l11809"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae06160b75958b8fab25866af47f861a6">11809</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI181_SHIFT))&amp;S32_NVIC_IP_PRI181_MASK)</span></div>
<div class="line"><a name="l11810"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacb9e5e41f77286a38257bb2a56e621db">11810</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_MASK                  0xFFu</span></div>
<div class="line"><a name="l11811"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga03858b3c22e1eade57716fce7213a486">11811</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_SHIFT                 0u</span></div>
<div class="line"><a name="l11812"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e88a9c150bc0082bf6a42787e51927c">11812</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_WIDTH                 8u</span></div>
<div class="line"><a name="l11813"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga450877ecf6c6ebd776a8e28a470c3cd3">11813</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI182_SHIFT))&amp;S32_NVIC_IP_PRI182_MASK)</span></div>
<div class="line"><a name="l11814"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab3069a1504a326e74c722cb6927a6c15">11814</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_MASK                  0xFFu</span></div>
<div class="line"><a name="l11815"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga527450fbe3c56c283e764db2b8beb221">11815</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_SHIFT                 0u</span></div>
<div class="line"><a name="l11816"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7066b6136646c053977b90e654439fed">11816</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_WIDTH                 8u</span></div>
<div class="line"><a name="l11817"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae90d2926f3b0eb57e984336a8e781e3">11817</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI183_SHIFT))&amp;S32_NVIC_IP_PRI183_MASK)</span></div>
<div class="line"><a name="l11818"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5994bb849289ddef8f8c9c5789e3b1a9">11818</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_MASK                  0xFFu</span></div>
<div class="line"><a name="l11819"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga28ae96dbd55c937d15dd179acb351872">11819</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_SHIFT                 0u</span></div>
<div class="line"><a name="l11820"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga91ef588bbf05741d65523c7de71aad80">11820</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_WIDTH                 8u</span></div>
<div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac23c4f88f2b0c67101b35626e94adf0a">11821</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI184_SHIFT))&amp;S32_NVIC_IP_PRI184_MASK)</span></div>
<div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9701c36882f43ecade677f662874d91">11822</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_MASK                  0xFFu</span></div>
<div class="line"><a name="l11823"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1465a2f20c7c3d22c56fcf726e2c8a57">11823</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_SHIFT                 0u</span></div>
<div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac5c55b725eca74ed5d7d533b663e41ee">11824</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_WIDTH                 8u</span></div>
<div class="line"><a name="l11825"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaceb7edf8835ed08bd596f8b11d0b74ce">11825</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI185_SHIFT))&amp;S32_NVIC_IP_PRI185_MASK)</span></div>
<div class="line"><a name="l11826"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4c83d9bb1f800d6cf4aefde41ecddc7a">11826</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_MASK                  0xFFu</span></div>
<div class="line"><a name="l11827"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae1ebb5af130f551c42a2758a25431251">11827</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_SHIFT                 0u</span></div>
<div class="line"><a name="l11828"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga872be418a4f1b618f5712d239c6d18bc">11828</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_WIDTH                 8u</span></div>
<div class="line"><a name="l11829"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa232742b6bcddbe45a412a9611dde173">11829</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI186_SHIFT))&amp;S32_NVIC_IP_PRI186_MASK)</span></div>
<div class="line"><a name="l11830"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5bd9c8e190edf0e025bce73cc698cf62">11830</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_MASK                  0xFFu</span></div>
<div class="line"><a name="l11831"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d89d7327836893b2dbc317405835f05">11831</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_SHIFT                 0u</span></div>
<div class="line"><a name="l11832"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f3fae1ddcb391b0862b41a696cc1c6d">11832</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_WIDTH                 8u</span></div>
<div class="line"><a name="l11833"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga42c11318db8d8cd951dfedb4ca578b57">11833</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI187_SHIFT))&amp;S32_NVIC_IP_PRI187_MASK)</span></div>
<div class="line"><a name="l11834"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabc70e8096acbe430d435da59dd9ed808">11834</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_MASK                  0xFFu</span></div>
<div class="line"><a name="l11835"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga496c480ad4ee12aa0578806264be6545">11835</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_SHIFT                 0u</span></div>
<div class="line"><a name="l11836"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga888affcc5aa39af001e6fb723a33aa0e">11836</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_WIDTH                 8u</span></div>
<div class="line"><a name="l11837"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga41b1ab1972496d99da45f8ac122b0ee5">11837</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI188_SHIFT))&amp;S32_NVIC_IP_PRI188_MASK)</span></div>
<div class="line"><a name="l11838"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafe4db85ef48ad4cbd51ef2c9da99a34e">11838</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_MASK                  0xFFu</span></div>
<div class="line"><a name="l11839"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac75f3f661a6eca5c4aec822f8cf4b146">11839</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_SHIFT                 0u</span></div>
<div class="line"><a name="l11840"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga24330dc6baf6369a149bf9d6d884e5c9">11840</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_WIDTH                 8u</span></div>
<div class="line"><a name="l11841"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabec0bd715c2ad6a31c3145748a85c8b1">11841</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI189_SHIFT))&amp;S32_NVIC_IP_PRI189_MASK)</span></div>
<div class="line"><a name="l11842"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga31f3b93ee8817674119af3995c89c497">11842</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_MASK                  0xFFu</span></div>
<div class="line"><a name="l11843"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga64ade9d54dd98a23075472a106df7dfd">11843</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_SHIFT                 0u</span></div>
<div class="line"><a name="l11844"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf7895ec26c9c4db071ab5ff03c9ca3ad">11844</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_WIDTH                 8u</span></div>
<div class="line"><a name="l11845"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga687f430c6b988ac351e0f31f45568f34">11845</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI190_SHIFT))&amp;S32_NVIC_IP_PRI190_MASK)</span></div>
<div class="line"><a name="l11846"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2c12c318078913383f0ea4aed62c31da">11846</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_MASK                  0xFFu</span></div>
<div class="line"><a name="l11847"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca4881aa3aadf53d0271d7e532ca7ba4">11847</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_SHIFT                 0u</span></div>
<div class="line"><a name="l11848"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafac3cdd56349c7c67e6962d79c0dbaea">11848</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_WIDTH                 8u</span></div>
<div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga681631a3347c34f70bd732ea41bcb7c4">11849</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI191_SHIFT))&amp;S32_NVIC_IP_PRI191_MASK)</span></div>
<div class="line"><a name="l11850"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga552537030b9d729bd37e6504f5ed5ba8">11850</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_MASK                  0xFFu</span></div>
<div class="line"><a name="l11851"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaff92ada36b61c177209c070520316754">11851</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_SHIFT                 0u</span></div>
<div class="line"><a name="l11852"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadec01cce5e05df094b1fd5ea7fb4d645">11852</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_WIDTH                 8u</span></div>
<div class="line"><a name="l11853"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7c85ee37fcafe0b3bdbfc8a36790fc5f">11853</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI192_SHIFT))&amp;S32_NVIC_IP_PRI192_MASK)</span></div>
<div class="line"><a name="l11854"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab664c245b25f18a8fe8380d373e2a6f1">11854</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_MASK                  0xFFu</span></div>
<div class="line"><a name="l11855"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e1da836f09c9d590e00210cfb73a364">11855</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_SHIFT                 0u</span></div>
<div class="line"><a name="l11856"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2efad0b61a44ff49488a6737f419756">11856</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_WIDTH                 8u</span></div>
<div class="line"><a name="l11857"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadaee36f1dc7b2fcd5c8bc8ebc12fa9a4">11857</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI193_SHIFT))&amp;S32_NVIC_IP_PRI193_MASK)</span></div>
<div class="line"><a name="l11858"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1e27369d705c2b3898feb31925623835">11858</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_MASK                  0xFFu</span></div>
<div class="line"><a name="l11859"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab48d5439e31e1851f32b9fff45cee0fc">11859</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_SHIFT                 0u</span></div>
<div class="line"><a name="l11860"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0e26e3ea13b3b7650de25809f87a8168">11860</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_WIDTH                 8u</span></div>
<div class="line"><a name="l11861"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5d9fdb320e9406c73b97c3a13ca93bb1">11861</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI194_SHIFT))&amp;S32_NVIC_IP_PRI194_MASK)</span></div>
<div class="line"><a name="l11862"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6e4b4e11c249216efc75b4a9315bd000">11862</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_MASK                  0xFFu</span></div>
<div class="line"><a name="l11863"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ce5b30692dcc0aa37cb4d8acdeffba7">11863</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_SHIFT                 0u</span></div>
<div class="line"><a name="l11864"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga95f913c038d0b9b1c67f959ecb9e8dfe">11864</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_WIDTH                 8u</span></div>
<div class="line"><a name="l11865"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafcdf42893880a6940ee600b6c1bdcac2">11865</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI195_SHIFT))&amp;S32_NVIC_IP_PRI195_MASK)</span></div>
<div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47c9fa2d19d2b89308d70ca43b06c63f">11866</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_MASK                  0xFFu</span></div>
<div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b1691ce9050f2442e6b0876cdb35c8d">11867</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_SHIFT                 0u</span></div>
<div class="line"><a name="l11868"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79fecd8b070e7cc861d2c2f7f6c670e1">11868</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_WIDTH                 8u</span></div>
<div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga221ecfb57f9944ec2bc29604bd56c6d0">11869</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI196_SHIFT))&amp;S32_NVIC_IP_PRI196_MASK)</span></div>
<div class="line"><a name="l11870"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa315574e6f8eb51cf6a71080b47ae19f">11870</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_MASK                  0xFFu</span></div>
<div class="line"><a name="l11871"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac200a97578b60e3f6c515ac06eabf2e6">11871</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_SHIFT                 0u</span></div>
<div class="line"><a name="l11872"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6ee7fb1b182df2c7fada46ade587a9d">11872</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_WIDTH                 8u</span></div>
<div class="line"><a name="l11873"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4db4acf929e889f5aaddef60a7149d8">11873</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI197_SHIFT))&amp;S32_NVIC_IP_PRI197_MASK)</span></div>
<div class="line"><a name="l11874"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf0ef68009c87f7eb4816665373fd3ecf">11874</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_MASK                  0xFFu</span></div>
<div class="line"><a name="l11875"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga43a5df6ef1b7f258c4777102b02f20cf">11875</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_SHIFT                 0u</span></div>
<div class="line"><a name="l11876"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6347a9579d8064c6c3677caf70e0e520">11876</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_WIDTH                 8u</span></div>
<div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12a6a56f81a253d0a46d3882f2c86613">11877</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI198_SHIFT))&amp;S32_NVIC_IP_PRI198_MASK)</span></div>
<div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaa5941d9f04e0902cfd553380e667ebb">11878</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_MASK                  0xFFu</span></div>
<div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4fb83e6c0b8e477a0c1066783f35c8e">11879</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_SHIFT                 0u</span></div>
<div class="line"><a name="l11880"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaedd506bda60dd48da48d979ad3cc753f">11880</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_WIDTH                 8u</span></div>
<div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2275ac188ef0eb5d9e433930ccdc9844">11881</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI199_SHIFT))&amp;S32_NVIC_IP_PRI199_MASK)</span></div>
<div class="line"><a name="l11882"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga22550e55d343d73223e3e80e83032d29">11882</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_MASK                  0xFFu</span></div>
<div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac8699b697403158f58efe2a3003120be">11883</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_SHIFT                 0u</span></div>
<div class="line"><a name="l11884"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7f20176c710ff11c67edd791e84e8994">11884</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_WIDTH                 8u</span></div>
<div class="line"><a name="l11885"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9209b4abd8b81b76e5598aaca8622960">11885</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI200_SHIFT))&amp;S32_NVIC_IP_PRI200_MASK)</span></div>
<div class="line"><a name="l11886"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa07b40a35e06cdd3aa5757ef2fd5a991">11886</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_MASK                  0xFFu</span></div>
<div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7bafc43c2773fe424f3070a6bcd3984e">11887</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_SHIFT                 0u</span></div>
<div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga27f271e6de50aa5484566060d6be9f65">11888</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_WIDTH                 8u</span></div>
<div class="line"><a name="l11889"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga09be48d5c9dc2da243284a1b2dad70cd">11889</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI201_SHIFT))&amp;S32_NVIC_IP_PRI201_MASK)</span></div>
<div class="line"><a name="l11890"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7b03998626ab20439d8e30f086bf9645">11890</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_MASK                  0xFFu</span></div>
<div class="line"><a name="l11891"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7e67b7b1022583e90809d2f957beeb4">11891</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_SHIFT                 0u</span></div>
<div class="line"><a name="l11892"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga00c057e6d28792766578474e79cb6f4f">11892</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_WIDTH                 8u</span></div>
<div class="line"><a name="l11893"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga51378f51c8a1aa9037baea8f8af7ad1a">11893</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI202_SHIFT))&amp;S32_NVIC_IP_PRI202_MASK)</span></div>
<div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga183470d9146ed982989e95b931478910">11894</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_MASK                  0xFFu</span></div>
<div class="line"><a name="l11895"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae525d778f551ed8cb1e4d4267443a0c0">11895</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_SHIFT                 0u</span></div>
<div class="line"><a name="l11896"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79d57276da6aad06f46befa80db39345">11896</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_WIDTH                 8u</span></div>
<div class="line"><a name="l11897"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaff5369f3851f5abd6fdfa7c978912e84">11897</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI203_SHIFT))&amp;S32_NVIC_IP_PRI203_MASK)</span></div>
<div class="line"><a name="l11898"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa67f2c3e9de2696ab9cadc6158451b2f">11898</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_MASK                  0xFFu</span></div>
<div class="line"><a name="l11899"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab5e1a686aa8e11ca2ee3c9e2e2487090">11899</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_SHIFT                 0u</span></div>
<div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8e91ff344a3795101bc3c2cb28894be7">11900</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_WIDTH                 8u</span></div>
<div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae69dee28f1b8a4d11afc7cc34104d862">11901</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI204_SHIFT))&amp;S32_NVIC_IP_PRI204_MASK)</span></div>
<div class="line"><a name="l11902"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6e17ed38c82c2ffa9a6882f516dc520">11902</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_MASK                  0xFFu</span></div>
<div class="line"><a name="l11903"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6e36963b8249f62aa6c06f34cc2d5258">11903</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_SHIFT                 0u</span></div>
<div class="line"><a name="l11904"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf54793646c5017f984e653a620919d68">11904</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_WIDTH                 8u</span></div>
<div class="line"><a name="l11905"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga58cdb1d61c69f29535acc0db10ec5744">11905</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI205_SHIFT))&amp;S32_NVIC_IP_PRI205_MASK)</span></div>
<div class="line"><a name="l11906"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0f7e40d507e6604e8214152c7a6476cc">11906</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_MASK                  0xFFu</span></div>
<div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca3218d8854570267e5031bd9742e79b">11907</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_SHIFT                 0u</span></div>
<div class="line"><a name="l11908"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d23cb8a4b93b546f55c075d0ca0cce0">11908</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_WIDTH                 8u</span></div>
<div class="line"><a name="l11909"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf42bab2d22dd50d30b1217cb7ccb8a64">11909</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI206_SHIFT))&amp;S32_NVIC_IP_PRI206_MASK)</span></div>
<div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga255e6fee8b6d41e53cf40cc68ff1075e">11910</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_MASK                  0xFFu</span></div>
<div class="line"><a name="l11911"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf29ab708404e01e655c54abcf3e3aa5">11911</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_SHIFT                 0u</span></div>
<div class="line"><a name="l11912"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8773e01d7b5a77aefe91a4d70bf2cfb9">11912</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_WIDTH                 8u</span></div>
<div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0ca79823d492a3721c33eb431660d031">11913</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI207_SHIFT))&amp;S32_NVIC_IP_PRI207_MASK)</span></div>
<div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0b6f90d547d95d0411bb15eda2db94e1">11914</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_MASK                  0xFFu</span></div>
<div class="line"><a name="l11915"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab52e6190700f341a06deb504699e48b7">11915</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_SHIFT                 0u</span></div>
<div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7021277cd3a979b617a544271b585a1">11916</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_WIDTH                 8u</span></div>
<div class="line"><a name="l11917"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4b271a9d204eb9e7856fce79b31e5ae">11917</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI208_SHIFT))&amp;S32_NVIC_IP_PRI208_MASK)</span></div>
<div class="line"><a name="l11918"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga353add92e440aa46a487c730f32834f2">11918</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_MASK                  0xFFu</span></div>
<div class="line"><a name="l11919"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9427c5a465a05001ac3d579ef9073a33">11919</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_SHIFT                 0u</span></div>
<div class="line"><a name="l11920"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0b01908527215a338d289013167f7c25">11920</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_WIDTH                 8u</span></div>
<div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae9feb82ebb5c943197d2ce53a8fd5250">11921</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI209_SHIFT))&amp;S32_NVIC_IP_PRI209_MASK)</span></div>
<div class="line"><a name="l11922"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga27d67c716231747f30129121eb63489a">11922</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_MASK                  0xFFu</span></div>
<div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga44e5c246422f4654b20b83d19472d13d">11923</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_SHIFT                 0u</span></div>
<div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafdd3189a7ea4b240eef5902b3827b8ae">11924</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_WIDTH                 8u</span></div>
<div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2703572886144ebcf33351a13b94ac17">11925</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI210_SHIFT))&amp;S32_NVIC_IP_PRI210_MASK)</span></div>
<div class="line"><a name="l11926"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab7cb8d3e0fdf6018d30bcbe96be08a49">11926</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_MASK                  0xFFu</span></div>
<div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7641180ba7647c4c6286d216575ee9a9">11927</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_SHIFT                 0u</span></div>
<div class="line"><a name="l11928"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga94070d38576164a14604b63af0f15614">11928</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_WIDTH                 8u</span></div>
<div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47d8eda94f9043aa86a7f148d019a0d1">11929</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI211_SHIFT))&amp;S32_NVIC_IP_PRI211_MASK)</span></div>
<div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa1fcc38477e3ab01e7a7a840e807ce0c">11930</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_MASK                  0xFFu</span></div>
<div class="line"><a name="l11931"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1f46ca6441f5a87bcdd24f5831a8ba79">11931</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_SHIFT                 0u</span></div>
<div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad6f826ba394d7a37681a356daaec0084">11932</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_WIDTH                 8u</span></div>
<div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2b5ad604b19d1d64eb08b53565791284">11933</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI212_SHIFT))&amp;S32_NVIC_IP_PRI212_MASK)</span></div>
<div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ca969df075eedf0ea1ef95eb51f35a6">11934</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_MASK                  0xFFu</span></div>
<div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga426ccc221fa3f971a983fd69236022d4">11935</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_SHIFT                 0u</span></div>
<div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54f4daf852f913086524991377a4a1de">11936</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_WIDTH                 8u</span></div>
<div class="line"><a name="l11937"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga78781ed55ccf2d1e3561d6b835123834">11937</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI213_SHIFT))&amp;S32_NVIC_IP_PRI213_MASK)</span></div>
<div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf24ba70ceea58d57cd2393cab7badcae">11938</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_MASK                  0xFFu</span></div>
<div class="line"><a name="l11939"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1dc4f74a3b86a9e1e97129e254d0601d">11939</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_SHIFT                 0u</span></div>
<div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga32c680501f7bf0be28589bd9bdda573e">11940</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_WIDTH                 8u</span></div>
<div class="line"><a name="l11941"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga02ba6eae3f76948c489970367b62ca49">11941</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI214_SHIFT))&amp;S32_NVIC_IP_PRI214_MASK)</span></div>
<div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga43ecd2fdd3568a686e0be3f948989d5e">11942</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_MASK                  0xFFu</span></div>
<div class="line"><a name="l11943"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf7d9ff02b598ccd5b2d5dc8fd12a8da1">11943</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_SHIFT                 0u</span></div>
<div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8ed7cbca2661ed9583ffc76d50eed4cf">11944</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_WIDTH                 8u</span></div>
<div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6449526b88706eb3a71ce3f5ac0389c6">11945</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI215_SHIFT))&amp;S32_NVIC_IP_PRI215_MASK)</span></div>
<div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga81fd92ce6d46272ca3b03e2606f1ee3e">11946</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_MASK                  0xFFu</span></div>
<div class="line"><a name="l11947"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec0ea71b449cbef8deed8aa9acaca484">11947</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_SHIFT                 0u</span></div>
<div class="line"><a name="l11948"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga813d17c1ae14932fcc38f37fe6c7d15d">11948</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_WIDTH                 8u</span></div>
<div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga74839da56a38d2525532950374230fa5">11949</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI216_SHIFT))&amp;S32_NVIC_IP_PRI216_MASK)</span></div>
<div class="line"><a name="l11950"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4346a67bef5f95beb4fa166ebb0a3ba8">11950</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_MASK                  0xFFu</span></div>
<div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaef9691ecd423d7f611a517ab2a0bede3">11951</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_SHIFT                 0u</span></div>
<div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga428716c7ec3226719b033e2f31ae33b6">11952</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_WIDTH                 8u</span></div>
<div class="line"><a name="l11953"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga110d7a68c45de5d000d1218ebe10f649">11953</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI217_SHIFT))&amp;S32_NVIC_IP_PRI217_MASK)</span></div>
<div class="line"><a name="l11954"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga785105e88f9ecd45bfaa0d1652f2975d">11954</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_MASK                  0xFFu</span></div>
<div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e992f70e3725709507b303f64e3a06e">11955</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_SHIFT                 0u</span></div>
<div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga74b8c81692ef220d1b93bc84974f535f">11956</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_WIDTH                 8u</span></div>
<div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f30ce907360ba35b2d37c1c040886bc">11957</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI218_SHIFT))&amp;S32_NVIC_IP_PRI218_MASK)</span></div>
<div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae98af4a36f77cabb5d933aa8853d7109">11958</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_MASK                  0xFFu</span></div>
<div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga791ad783d6538087caca7811592511d7">11959</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_SHIFT                 0u</span></div>
<div class="line"><a name="l11960"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadbf130ce52ff31c3cd44a328d9cafbe3">11960</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_WIDTH                 8u</span></div>
<div class="line"><a name="l11961"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae335da083ad69fa750a4a2f65ef838f4">11961</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI219_SHIFT))&amp;S32_NVIC_IP_PRI219_MASK)</span></div>
<div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga05f60ffb12cb24377e34db27e25a7004">11962</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_MASK                  0xFFu</span></div>
<div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga31a42481014d64c7c9d7cc3597f86885">11963</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_SHIFT                 0u</span></div>
<div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga065ee9e9b80e10f33d7bab1162b99196">11964</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_WIDTH                 8u</span></div>
<div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad61024942a422ccafc344a1943ea2af0">11965</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI220_SHIFT))&amp;S32_NVIC_IP_PRI220_MASK)</span></div>
<div class="line"><a name="l11966"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5a806a27c3c3300fbf0014451ad61d3">11966</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_MASK                  0xFFu</span></div>
<div class="line"><a name="l11967"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8fc654c4e8baa700576622cf216f4686">11967</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_SHIFT                 0u</span></div>
<div class="line"><a name="l11968"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a3bae6f2e22bae87506606e3d0687bd">11968</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_WIDTH                 8u</span></div>
<div class="line"><a name="l11969"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7ffbbb0ada6afb3b8998b5c3d518b96">11969</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI221_SHIFT))&amp;S32_NVIC_IP_PRI221_MASK)</span></div>
<div class="line"><a name="l11970"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae738de8821df8e27a462c1ae6ae57ff">11970</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_MASK                  0xFFu</span></div>
<div class="line"><a name="l11971"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafb66c9d4036fd2f3c7e20f31289c1f66">11971</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_SHIFT                 0u</span></div>
<div class="line"><a name="l11972"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga810a64be2ac740f47b1eefd542143f7f">11972</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_WIDTH                 8u</span></div>
<div class="line"><a name="l11973"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga22d200f396e18b276fe1532edc7d100d">11973</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI222_SHIFT))&amp;S32_NVIC_IP_PRI222_MASK)</span></div>
<div class="line"><a name="l11974"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga425157fcd6a3395767f4462fb6509109">11974</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_MASK                  0xFFu</span></div>
<div class="line"><a name="l11975"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12f192b81504788c88b9dcfb8638d1dc">11975</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_SHIFT                 0u</span></div>
<div class="line"><a name="l11976"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2379bc5b12e3f341a57ec7cd891244f9">11976</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_WIDTH                 8u</span></div>
<div class="line"><a name="l11977"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8cecd895809581f5bb4e50818034f891">11977</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI223_SHIFT))&amp;S32_NVIC_IP_PRI223_MASK)</span></div>
<div class="line"><a name="l11978"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga602f362114a7f01ab5bed77c6d45532f">11978</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_MASK                  0xFFu</span></div>
<div class="line"><a name="l11979"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafb698a4f7085d78af71e2e60972f80a1">11979</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_SHIFT                 0u</span></div>
<div class="line"><a name="l11980"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec6984b08dcca80b27a00cc17083972d">11980</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_WIDTH                 8u</span></div>
<div class="line"><a name="l11981"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga182fca16d80ce4657edc006b7460fd19">11981</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI224_SHIFT))&amp;S32_NVIC_IP_PRI224_MASK)</span></div>
<div class="line"><a name="l11982"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb96a7ffbbec5f78e48eaed962e5af78">11982</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_MASK                  0xFFu</span></div>
<div class="line"><a name="l11983"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad1f8552e187e6277de21788aef88d5c7">11983</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_SHIFT                 0u</span></div>
<div class="line"><a name="l11984"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaee75330800a28a28098e00ce7fbfdd5">11984</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_WIDTH                 8u</span></div>
<div class="line"><a name="l11985"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga619da96ae058d3a576129a50d1988d08">11985</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI225_SHIFT))&amp;S32_NVIC_IP_PRI225_MASK)</span></div>
<div class="line"><a name="l11986"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa8a0131060c9cf6614604667bed6f946">11986</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_MASK                  0xFFu</span></div>
<div class="line"><a name="l11987"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf24ad25a1584c1e2bd868a543cfd544">11987</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_SHIFT                 0u</span></div>
<div class="line"><a name="l11988"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf498d30257f06ef6a218da23e7b37409">11988</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_WIDTH                 8u</span></div>
<div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1abf235dab63667224b9887de84030b7">11989</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI226_SHIFT))&amp;S32_NVIC_IP_PRI226_MASK)</span></div>
<div class="line"><a name="l11990"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf6d6724e6a2ec850471a6a654d7c3e90">11990</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_MASK                  0xFFu</span></div>
<div class="line"><a name="l11991"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga405679aeb20fe887e666c2aa6e1bd474">11991</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_SHIFT                 0u</span></div>
<div class="line"><a name="l11992"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e09ba043a908bf054a80f76343d3cfd">11992</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_WIDTH                 8u</span></div>
<div class="line"><a name="l11993"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaff10ae71e7f675a696a4a6e9255e7973">11993</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI227_SHIFT))&amp;S32_NVIC_IP_PRI227_MASK)</span></div>
<div class="line"><a name="l11994"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga143b362c98ed3ab9cbfe3ce06e4c148d">11994</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_MASK                  0xFFu</span></div>
<div class="line"><a name="l11995"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaed7487e26d067e9de8a26d3992af0861">11995</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_SHIFT                 0u</span></div>
<div class="line"><a name="l11996"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecc3514a5fc60c37edc599c6353dd330">11996</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_WIDTH                 8u</span></div>
<div class="line"><a name="l11997"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeca144ab9f199479c4401e466ef914db">11997</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI228_SHIFT))&amp;S32_NVIC_IP_PRI228_MASK)</span></div>
<div class="line"><a name="l11998"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a2f1409ad4f80d368f35eece47b60ad">11998</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_MASK                  0xFFu</span></div>
<div class="line"><a name="l11999"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf1515441731234f7f9e13d2fd2b32b94">11999</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_SHIFT                 0u</span></div>
<div class="line"><a name="l12000"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad3980941241c1d382a52ee53f824990e">12000</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_WIDTH                 8u</span></div>
<div class="line"><a name="l12001"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad7216e3dba75a549910546d08fb105ad">12001</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI229_SHIFT))&amp;S32_NVIC_IP_PRI229_MASK)</span></div>
<div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga33d22032a983c11ce8961a59f771d1d4">12002</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_MASK                  0xFFu</span></div>
<div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga18e33dd0926aca2552021cf4d3c9dd92">12003</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_SHIFT                 0u</span></div>
<div class="line"><a name="l12004"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f6d5946c131251d8dfd5005a41fc09b">12004</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_WIDTH                 8u</span></div>
<div class="line"><a name="l12005"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7326e480a4b89e5a088fed3b2d7b19e1">12005</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI230_SHIFT))&amp;S32_NVIC_IP_PRI230_MASK)</span></div>
<div class="line"><a name="l12006"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79a30bd2399c7f22f2fd8ad1218d4a2b">12006</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_MASK                  0xFFu</span></div>
<div class="line"><a name="l12007"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga628641e126e5114a9d2fff8f09315189">12007</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_SHIFT                 0u</span></div>
<div class="line"><a name="l12008"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23b28da4a9de59c3b42f9596988b2d79">12008</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_WIDTH                 8u</span></div>
<div class="line"><a name="l12009"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga687989920e92fe5f0a0d7039608998ee">12009</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI231_SHIFT))&amp;S32_NVIC_IP_PRI231_MASK)</span></div>
<div class="line"><a name="l12010"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab19690605a81a7ad3ab6c506494b8d90">12010</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_MASK                  0xFFu</span></div>
<div class="line"><a name="l12011"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2522b895e91350ed6c3747fbb4e59a3e">12011</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_SHIFT                 0u</span></div>
<div class="line"><a name="l12012"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e54994939d4fa2492ccb39d14ecfed2">12012</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_WIDTH                 8u</span></div>
<div class="line"><a name="l12013"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae73cf37140a519173c05e91f54abf716">12013</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI232_SHIFT))&amp;S32_NVIC_IP_PRI232_MASK)</span></div>
<div class="line"><a name="l12014"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae6aa2dce63c41cfa6432d2b3531d8621">12014</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_MASK                  0xFFu</span></div>
<div class="line"><a name="l12015"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga18649ac27e04e54ef3e2141eb8d20dd8">12015</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_SHIFT                 0u</span></div>
<div class="line"><a name="l12016"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea938d6ef32fe22d444487409c7ce8df">12016</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_WIDTH                 8u</span></div>
<div class="line"><a name="l12017"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4b1d3905d0fd210a0a82ba58722031ff">12017</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI233_SHIFT))&amp;S32_NVIC_IP_PRI233_MASK)</span></div>
<div class="line"><a name="l12018"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga35cd99c92c3622937a9611a7f77164d1">12018</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_MASK                  0xFFu</span></div>
<div class="line"><a name="l12019"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga50bdccccf849e4dca7bf42f5597c4bf9">12019</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_SHIFT                 0u</span></div>
<div class="line"><a name="l12020"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6eb3333dc29ee490b109d695a603e3fc">12020</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_WIDTH                 8u</span></div>
<div class="line"><a name="l12021"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8cf7fcfd6567fa34b6e43455a5cb1ae1">12021</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI234_SHIFT))&amp;S32_NVIC_IP_PRI234_MASK)</span></div>
<div class="line"><a name="l12022"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga33b765c1dc0ffd08124e1d6a80b7108c">12022</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_MASK                  0xFFu</span></div>
<div class="line"><a name="l12023"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c18f4c00c91371e790b20d7f5ebff53">12023</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_SHIFT                 0u</span></div>
<div class="line"><a name="l12024"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a36e00aac7b38e01af638fb873f1f6f">12024</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_WIDTH                 8u</span></div>
<div class="line"><a name="l12025"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga28d97f1bf694dee400b5e9bd73ed7ad5">12025</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI235_SHIFT))&amp;S32_NVIC_IP_PRI235_MASK)</span></div>
<div class="line"><a name="l12026"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga69ab3c37fb57b74c08616d4c6e988552">12026</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_MASK                  0xFFu</span></div>
<div class="line"><a name="l12027"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga90d6029cbd8b3c5f5427675bb63b9a77">12027</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_SHIFT                 0u</span></div>
<div class="line"><a name="l12028"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6d0a8193e41a5ff22b7befcbccbb170">12028</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_WIDTH                 8u</span></div>
<div class="line"><a name="l12029"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8a369f3bb2b1bc8e4c97e31be6c39bff">12029</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI236_SHIFT))&amp;S32_NVIC_IP_PRI236_MASK)</span></div>
<div class="line"><a name="l12030"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga03eb215a6824f4dd29c7b838436eff99">12030</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_MASK                  0xFFu</span></div>
<div class="line"><a name="l12031"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a3e85cdf4b81ca5d239fbd19e95e197">12031</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_SHIFT                 0u</span></div>
<div class="line"><a name="l12032"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf14c961dd8ee81e4cb43561795f7b519">12032</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_WIDTH                 8u</span></div>
<div class="line"><a name="l12033"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2241385f4876cb4cb55de8465cc41dff">12033</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI237_SHIFT))&amp;S32_NVIC_IP_PRI237_MASK)</span></div>
<div class="line"><a name="l12034"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga13a7fda52c29bf520202a6e9b22c047c">12034</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_MASK                  0xFFu</span></div>
<div class="line"><a name="l12035"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d4bfb7064c0f487baf8044b73328faf">12035</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_SHIFT                 0u</span></div>
<div class="line"><a name="l12036"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad76192d57ca55c369bedfa3d953e5062">12036</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_WIDTH                 8u</span></div>
<div class="line"><a name="l12037"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3ba0f839b0d72b87ccfacadefe47921d">12037</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI238_SHIFT))&amp;S32_NVIC_IP_PRI238_MASK)</span></div>
<div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab248334581d59f6e70f908b34ee4774c">12038</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_MASK                  0xFFu</span></div>
<div class="line"><a name="l12039"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5cdb5a6e3b31676b45da6e7b947075a8">12039</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_SHIFT                 0u</span></div>
<div class="line"><a name="l12040"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5debfa6c09a9528c2573a77d61e322c6">12040</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_WIDTH                 8u</span></div>
<div class="line"><a name="l12041"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga130d4aae6d2dd4feb2c07c0abbd9bc06">12041</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI239_SHIFT))&amp;S32_NVIC_IP_PRI239_MASK)</span></div>
<div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="comment">/* STIR Bit Fields */</span></div>
<div class="line"><a name="l12043"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9560050ca684b4e0fada8e02ac90c52">12043</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_MASK                 0x1FFu</span></div>
<div class="line"><a name="l12044"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54941f9eec088baf178b0844c03d0773">12044</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_SHIFT                0u</span></div>
<div class="line"><a name="l12045"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabe4f982b3422472fde810cd5d2a65fde">12045</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_WIDTH                9u</span></div>
<div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad9e6332106b0adb7cf1ccee2b1091dae">12046</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_STIR_INTID_SHIFT))&amp;S32_NVIC_STIR_INTID_MASK)</span></div>
<div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160; <span class="comment">/* end of group S32_NVIC_Register_Masks */</span></div>
<div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160; </div>
<div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160; <span class="comment">/* end of group S32_NVIC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160; </div>
<div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160; </div>
<div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;<span class="comment">   -- S32_SCB Peripheral Access Layer</span></div>
<div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160; </div>
<div class="line"><a name="l12071"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html">12071</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l12072"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">12072</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l12073"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a9a73f00a0223775caeb09c5c6abb3087">12073</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a9a73f00a0223775caeb09c5c6abb3087">ACTLR</a>;                             </div>
<div class="line"><a name="l12074"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab9f88fe5f82d75e61ca9e017c80bcca7">12074</a></span>&#160;       uint8_t RESERVED_1[3316];</div>
<div class="line"><a name="l12075"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a30abfea43143a424074f682bd61eace0">12075</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a30abfea43143a424074f682bd61eace0">CPUID</a>;                             </div>
<div class="line"><a name="l12076"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">12076</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a>;                              </div>
<div class="line"><a name="l12077"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">12077</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">VTOR</a>;                              </div>
<div class="line"><a name="l12078"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">12078</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">AIRCR</a>;                             </div>
<div class="line"><a name="l12079"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">12079</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;                               </div>
<div class="line"><a name="l12080"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">12080</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;                               </div>
<div class="line"><a name="l12081"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a03ae01a7c13fe6d1a52f3d747bb49cfe">12081</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a03ae01a7c13fe6d1a52f3d747bb49cfe">SHPR1</a>;                             </div>
<div class="line"><a name="l12082"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ac033211ace1073eec7fb8ee720b5d2e2">12082</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ac033211ace1073eec7fb8ee720b5d2e2">SHPR2</a>;                             </div>
<div class="line"><a name="l12083"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a1046f844be3cff36a3a32ca554b041dc">12083</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a1046f844be3cff36a3a32ca554b041dc">SHPR3</a>;                             </div>
<div class="line"><a name="l12084"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">12084</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a>;                             </div>
<div class="line"><a name="l12085"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">12085</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">CFSR</a>;                              </div>
<div class="line"><a name="l12086"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">12086</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a>;                              </div>
<div class="line"><a name="l12087"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">12087</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">DFSR</a>;                              </div>
<div class="line"><a name="l12088"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">12088</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">MMFAR</a>;                             </div>
<div class="line"><a name="l12089"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">12089</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">BFAR</a>;                              </div>
<div class="line"><a name="l12090"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">12090</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">AFSR</a>;                              </div>
<div class="line"><a name="l12091"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aa7cd5770466bb027d93892d03e7a1672">12091</a></span>&#160;       uint8_t RESERVED_2[72];</div>
<div class="line"><a name="l12092"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#acccaf5688449c8253e9952ddc2161528">12092</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#acccaf5688449c8253e9952ddc2161528">CPACR</a>;                             </div>
<div class="line"><a name="l12093"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a5a576827a629dc0a1cadd1f148f7a896">12093</a></span>&#160;       uint8_t RESERVED_3[424];</div>
<div class="line"><a name="l12094"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aa3e5da580ef8a27ffe6aebf5a2642b1a">12094</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aa3e5da580ef8a27ffe6aebf5a2642b1a">FPCCR</a>;                             </div>
<div class="line"><a name="l12095"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a84d36f28dbaa2775ebe029a02c34af2c">12095</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a84d36f28dbaa2775ebe029a02c34af2c">FPCAR</a>;                             </div>
<div class="line"><a name="l12096"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ae1c95ec744656700ae2a10633cc4ee02">12096</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ae1c95ec744656700ae2a10633cc4ee02">FPDSCR</a>;                            </div>
<div class="line"><a name="l12097"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#gadfb6bc1776fa1d3fbb4d99b7cef8f5ee">12097</a></span>&#160;} <a class="code" href="struct_s32___s_c_b___type.html">S32_SCB_Type</a>, *<a class="code" href="group___s32___s_c_b___peripheral___access___layer.html#gadfb6bc1776fa1d3fbb4d99b7cef8f5ee">S32_SCB_MemMapPtr</a>;</div>
<div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160; </div>
<div class="line"><a name="l12100"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga688e160eac1ac0ff693d096a044b4826">12100</a></span>&#160;<span class="preprocessor">#define S32_SCB_INSTANCE_COUNT                   (1u)</span></div>
<div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160; </div>
<div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160; </div>
<div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;<span class="comment">/* S32_SCB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l12105"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga8d23f23b39f6d6fcef0ede8a91064f53">12105</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE                             (0xE000E000u)</span></div>
<div class="line"><a name="l12107"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga77b56122bdf7e6875cd972313ea6d0c1">12107</a></span>&#160;<span class="preprocessor">#define S32_SCB                                  ((S32_SCB_Type *)S32_SCB_BASE)</span></div>
<div class="line"><a name="l12109"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga94ea11c52d062a4a9b46de3b3bd299f6">12109</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_ADDRS                       { S32_SCB_BASE }</span></div>
<div class="line"><a name="l12111"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#gacbd2f9d5088f13c08b713d620d33dfb8">12111</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_PTRS                        { S32_SCB }</span></div>
<div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160; </div>
<div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="comment">   -- S32_SCB Register Masks</span></div>
<div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160; </div>
<div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;<span class="comment">/* ACTLR Bit Fields */</span></div>
<div class="line"><a name="l12123"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf07dac98fde819d8417d351d5c0f7330">12123</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_MASK            0x1u</span></div>
<div class="line"><a name="l12124"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab62446ffee1ac2ca19670ec8c78e00fe">12124</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_SHIFT           0u</span></div>
<div class="line"><a name="l12125"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga77aa2e6e8bd2ab68e73779b0199d9803">12125</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_WIDTH           1u</span></div>
<div class="line"><a name="l12126"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3b037b170a01df535bef4e5508881051">12126</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISMCYCINT_SHIFT))&amp;S32_SCB_ACTLR_DISMCYCINT_MASK)</span></div>
<div class="line"><a name="l12127"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1c3db6459a14afdb029f9d51ae7eb83f">12127</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_MASK            0x2u</span></div>
<div class="line"><a name="l12128"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga99d11bb5059baacb08d8f1306089ebef">12128</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_SHIFT           1u</span></div>
<div class="line"><a name="l12129"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga68043c2c26d857ab8daf61feb5952d08">12129</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_WIDTH           1u</span></div>
<div class="line"><a name="l12130"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafd56fa22a92718a2258ec3bed54eb066">12130</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISDEFWBUF_SHIFT))&amp;S32_SCB_ACTLR_DISDEFWBUF_MASK)</span></div>
<div class="line"><a name="l12131"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5a65b554517d76507728ed9a8626fabc">12131</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_MASK               0x4u</span></div>
<div class="line"><a name="l12132"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafe34d68ea336296b8ba5d8cc3653c28e">12132</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_SHIFT              2u</span></div>
<div class="line"><a name="l12133"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga66900e63e5e13cbea24eaa04a6b67bc7">12133</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_WIDTH              1u</span></div>
<div class="line"><a name="l12134"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3f53409ed853d7808c5be6dd9022790c">12134</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISFOLD_SHIFT))&amp;S32_SCB_ACTLR_DISFOLD_MASK)</span></div>
<div class="line"><a name="l12135"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga36ddfba4caab935490b6bf6a69a45ca4">12135</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_MASK               0x100u</span></div>
<div class="line"><a name="l12136"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac87ab15a0aa319bef7b82cd7b972346e">12136</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_SHIFT              8u</span></div>
<div class="line"><a name="l12137"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa4a9bcdfd2985c55ef1bc6d1ce3e9377">12137</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_WIDTH              1u</span></div>
<div class="line"><a name="l12138"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab3956033651c397de5b79a839744e9ab">12138</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISFPCA_SHIFT))&amp;S32_SCB_ACTLR_DISFPCA_MASK)</span></div>
<div class="line"><a name="l12139"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacab2f812efa81494ddc314bca497611a">12139</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_MASK               0x200u</span></div>
<div class="line"><a name="l12140"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga56515b9bfeaa0074933c03d36a31bbce">12140</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_SHIFT              9u</span></div>
<div class="line"><a name="l12141"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga474a115d4721a9ef20a25f2f7495923d">12141</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_WIDTH              1u</span></div>
<div class="line"><a name="l12142"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga799f48921d848242f3e13fb5b4d18ede">12142</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISOOFP_SHIFT))&amp;S32_SCB_ACTLR_DISOOFP_MASK)</span></div>
<div class="line"><a name="l12143"></a><span class="lineno">12143</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div>
<div class="line"><a name="l12144"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae653fe9caa19b85a6068f0c1553ed091">12144</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_MASK              0xFu</span></div>
<div class="line"><a name="l12145"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab6640b0ca4401869b16806c5874a1531">12145</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_SHIFT             0u</span></div>
<div class="line"><a name="l12146"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga17e3c9926a535f6d37f7f63289a1bac8">12146</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_WIDTH             4u</span></div>
<div class="line"><a name="l12147"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacf3c7a39d2a3fdd25324c7f63c04c8d0">12147</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_REVISION_SHIFT))&amp;S32_SCB_CPUID_REVISION_MASK)</span></div>
<div class="line"><a name="l12148"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga89cd44c5066264f5be726c22018d40a6">12148</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_MASK                0xFFF0u</span></div>
<div class="line"><a name="l12149"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4d0bcadd9e050fd3e4eed5d54e90afdb">12149</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_SHIFT               4u</span></div>
<div class="line"><a name="l12150"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac4c69d9b25a56e8ffdaa8e6e923ae12e">12150</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_WIDTH               12u</span></div>
<div class="line"><a name="l12151"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3082c808f2b45612accc3943abad97de">12151</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_PARTNO_SHIFT))&amp;S32_SCB_CPUID_PARTNO_MASK)</span></div>
<div class="line"><a name="l12152"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga595aebdba58235f0955d5e379161927d">12152</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_MASK               0xF00000u</span></div>
<div class="line"><a name="l12153"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga06c4a74590d717d252da7250bd6fca0d">12153</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_SHIFT              20u</span></div>
<div class="line"><a name="l12154"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa80cbb725323bda95f31fa01d051026a">12154</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_WIDTH              4u</span></div>
<div class="line"><a name="l12155"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab137cb512bd3c332d8fc6bbe56020cef">12155</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_VARIANT_SHIFT))&amp;S32_SCB_CPUID_VARIANT_MASK)</span></div>
<div class="line"><a name="l12156"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf95ea651692d2340819c83f3a418f62d">12156</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_MASK           0xFF000000u</span></div>
<div class="line"><a name="l12157"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafd9fe5b337e80f1f78d8184e5a17ada9">12157</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_SHIFT          24u</span></div>
<div class="line"><a name="l12158"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga71e82bf98608857269d79c8fb70325b9">12158</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_WIDTH          8u</span></div>
<div class="line"><a name="l12159"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa5e8cf06084cb097a9730becfc2a9090">12159</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_IMPLEMENTER_SHIFT))&amp;S32_SCB_CPUID_IMPLEMENTER_MASK)</span></div>
<div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div>
<div class="line"><a name="l12161"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga909c34a74e2c78ef0430cd74bb47da7a">12161</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_MASK             0x1FFu</span></div>
<div class="line"><a name="l12162"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga623cefc6e570d4e886c442ae7bf62daf">12162</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_SHIFT            0u</span></div>
<div class="line"><a name="l12163"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga01456c340e20f1fef8f5e87908fc672d">12163</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_WIDTH            9u</span></div>
<div class="line"><a name="l12164"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3b1d0252c72295fa197a1c29cfb9aa80">12164</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTACTIVE_SHIFT))&amp;S32_SCB_ICSR_VECTACTIVE_MASK)</span></div>
<div class="line"><a name="l12165"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga899f087f8a1450cf9c6112de84c182c0">12165</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_MASK              0x800u</span></div>
<div class="line"><a name="l12166"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga08cc152077caf3888b8589cc28621742">12166</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_SHIFT             11u</span></div>
<div class="line"><a name="l12167"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga64463579af161c21d6af7e3c4e3ac997">12167</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_WIDTH             1u</span></div>
<div class="line"><a name="l12168"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8fdc9aa9207ed119413b9a6c971b69e9">12168</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_RETTOBASE_SHIFT))&amp;S32_SCB_ICSR_RETTOBASE_MASK)</span></div>
<div class="line"><a name="l12169"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga61c0bec23e5800a7bbeeea1759a26447">12169</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_MASK            0x3F000u</span></div>
<div class="line"><a name="l12170"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae07641f3a0acad7476268348dfe2a905">12170</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_SHIFT           12u</span></div>
<div class="line"><a name="l12171"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae5e6320a280968d5cdebc1f99b8e3598">12171</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_WIDTH           6u</span></div>
<div class="line"><a name="l12172"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0c516596cc01f1394c59e6e659086513">12172</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTPENDING_SHIFT))&amp;S32_SCB_ICSR_VECTPENDING_MASK)</span></div>
<div class="line"><a name="l12173"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga03b5a439964a1b2b8753549a4d932552">12173</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_MASK             0x400000u</span></div>
<div class="line"><a name="l12174"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadcf1253eabbb5a5a62a0ea3ce16f430f">12174</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_SHIFT            22u</span></div>
<div class="line"><a name="l12175"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7d1a907b53ac70bd441413158a656616">12175</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_WIDTH            1u</span></div>
<div class="line"><a name="l12176"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga07bd333a5ce3022be0d248e884034e8b">12176</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_ISRPENDING_SHIFT))&amp;S32_SCB_ICSR_ISRPENDING_MASK)</span></div>
<div class="line"><a name="l12177"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabb7ebd08f3559230834300c3a818a9c5">12177</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_MASK             0x800000u</span></div>
<div class="line"><a name="l12178"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga596f9ee3354366793512bf4a1bef7a9b">12178</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_SHIFT            23u</span></div>
<div class="line"><a name="l12179"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaed5f15ac1aa52a39412364132d9798df">12179</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_WIDTH            1u</span></div>
<div class="line"><a name="l12180"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga976676e8f383540ed3381188fd059493">12180</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_ISRPREEMPT_SHIFT))&amp;S32_SCB_ICSR_ISRPREEMPT_MASK)</span></div>
<div class="line"><a name="l12181"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9ec0a436f17fb21b3452fc06050ee8f3">12181</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_MASK              0x2000000u</span></div>
<div class="line"><a name="l12182"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7023f1733f6c1f3986bc382fd73793a2">12182</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_SHIFT             25u</span></div>
<div class="line"><a name="l12183"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5aeaea56606fbdc64964ca259bedf2de">12183</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_WIDTH             1u</span></div>
<div class="line"><a name="l12184"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4902148f513751a237ddf6587f3450c4">12184</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSTCLR_MASK)</span></div>
<div class="line"><a name="l12185"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga604b688cd67720924b326bd790f206f9">12185</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_MASK              0x4000000u</span></div>
<div class="line"><a name="l12186"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa48392ec22cf05431ec19c246cdfb76a">12186</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_SHIFT             26u</span></div>
<div class="line"><a name="l12187"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga73ce72f3301215f64636415363c4cb35">12187</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_WIDTH             1u</span></div>
<div class="line"><a name="l12188"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga38f83658396b883222f365d0a3ac25ab">12188</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTSET_SHIFT))&amp;S32_SCB_ICSR_PENDSTSET_MASK)</span></div>
<div class="line"><a name="l12189"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga091802984232d71e250dbfbf16dbd2f2">12189</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_MASK              0x8000000u</span></div>
<div class="line"><a name="l12190"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2f45f625ccd44350835d596c500f7eaa">12190</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_SHIFT             27u</span></div>
<div class="line"><a name="l12191"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadabdf2e6222c145dc79020bd3a780dc7">12191</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_WIDTH             1u</span></div>
<div class="line"><a name="l12192"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga49e044338f0fb8fb6cee364fce494045">12192</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSVCLR_MASK)</span></div>
<div class="line"><a name="l12193"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab304c5ada4d52efc96858d969f9699d4">12193</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_MASK              0x10000000u</span></div>
<div class="line"><a name="l12194"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga016a2b6982e87b549cd7db3517a5cc5b">12194</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_SHIFT             28u</span></div>
<div class="line"><a name="l12195"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga59ca3b62911ae85681ec112eebb7f040">12195</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_WIDTH             1u</span></div>
<div class="line"><a name="l12196"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4f0a024416135fd398bc69dedfea8bf6">12196</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVSET_SHIFT))&amp;S32_SCB_ICSR_PENDSVSET_MASK)</span></div>
<div class="line"><a name="l12197"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada0c012bd2d1ca197dc4f23ba97530f3">12197</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_MASK             0x80000000u</span></div>
<div class="line"><a name="l12198"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaba833ff74319b49c4adbf2043e9f63b8">12198</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_SHIFT            31u</span></div>
<div class="line"><a name="l12199"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga175d5c081342b563ac175b134b69e2cc">12199</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_WIDTH            1u</span></div>
<div class="line"><a name="l12200"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7c8bf31bd48c7ac61f7dee29b6ef8280">12200</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_NMIPENDSET_SHIFT))&amp;S32_SCB_ICSR_NMIPENDSET_MASK)</span></div>
<div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div>
<div class="line"><a name="l12202"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6523d91ab564511e04556f71190ed449">12202</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_MASK                 0xFFFFFF80u</span></div>
<div class="line"><a name="l12203"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga660418e43fb6b9507b1ab611a87526fd">12203</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_SHIFT                7u</span></div>
<div class="line"><a name="l12204"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa4417eb3593cbaf20aa547bc4acaca75">12204</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_WIDTH                25u</span></div>
<div class="line"><a name="l12205"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga53ca2a94a992fb0a2c0ce362543fab2a">12205</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_VTOR_TBLOFF_SHIFT))&amp;S32_SCB_VTOR_TBLOFF_MASK)</span></div>
<div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div>
<div class="line"><a name="l12207"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga898cf0c7137decf80a074bcc75ea8ab4">12207</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_MASK             0x1u</span></div>
<div class="line"><a name="l12208"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga55cef802ca64b673411096356cb317de">12208</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_SHIFT            0u</span></div>
<div class="line"><a name="l12209"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf60c78dd090ee360c5938238aae5343d">12209</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_WIDTH            1u</span></div>
<div class="line"><a name="l12210"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadb44753e398b2e1d427909c4c5dc5f6e">12210</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTRESET_SHIFT))&amp;S32_SCB_AIRCR_VECTRESET_MASK)</span></div>
<div class="line"><a name="l12211"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6c73fe8cdab3dca0df6fc421d767d6ce">12211</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_MASK         0x2u</span></div>
<div class="line"><a name="l12212"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga372f5679121e3bceabee0d7c346b6272">12212</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT        1u</span></div>
<div class="line"><a name="l12213"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2a0f68d02d52a30c64ed1606a991d24a">12213</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_WIDTH        1u</span></div>
<div class="line"><a name="l12214"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5dcf6d9e3326da2c8bc642a6e2d649e4">12214</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT))&amp;S32_SCB_AIRCR_VECTCLRACTIVE_MASK)</span></div>
<div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga68854868e10985bcbfd8d6c5ada69521">12215</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_MASK           0x4u</span></div>
<div class="line"><a name="l12216"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae624aa6188fc20cb4115232eee26128f">12216</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_SHIFT          2u</span></div>
<div class="line"><a name="l12217"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2b4e2e4e311c736374dd966e030cce8b">12217</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_WIDTH          1u</span></div>
<div class="line"><a name="l12218"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga618dc8c745365ae635bf9d6f1a4d8ea5">12218</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_SYSRESETREQ_SHIFT))&amp;S32_SCB_AIRCR_SYSRESETREQ_MASK)</span></div>
<div class="line"><a name="l12219"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac71dd9916ad436fe94a2149b37bfeaff">12219</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_MASK              0x700u</span></div>
<div class="line"><a name="l12220"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1afca15a217f2c34e9524f59c2ae7044">12220</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_SHIFT             8u</span></div>
<div class="line"><a name="l12221"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6584a11ab0d3c8bff762c3005e965bbb">12221</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_WIDTH             3u</span></div>
<div class="line"><a name="l12222"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa456814d2001c660f042d34a3e2dfed2">12222</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_PRIGROUP_SHIFT))&amp;S32_SCB_AIRCR_PRIGROUP_MASK)</span></div>
<div class="line"><a name="l12223"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga08ea456227d3b0a5073a8ded36e62e9c">12223</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_MASK            0x8000u</span></div>
<div class="line"><a name="l12224"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga260afb5bf87bb99f8deea64b361bf544">12224</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_SHIFT           15u</span></div>
<div class="line"><a name="l12225"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga00e1f50599f891707525a8eb9e5f3968">12225</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_WIDTH           1u</span></div>
<div class="line"><a name="l12226"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga24bcc279d5d7aad66fc006a1f29e5431">12226</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_ENDIANNESS_SHIFT))&amp;S32_SCB_AIRCR_ENDIANNESS_MASK)</span></div>
<div class="line"><a name="l12227"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf2362e992145c8bf4820b958db686a46">12227</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_MASK               0xFFFF0000u</span></div>
<div class="line"><a name="l12228"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad78c11a27b656aefa98042e2f7a75e9b">12228</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_SHIFT              16u</span></div>
<div class="line"><a name="l12229"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8b70cee4e509c290f118a43f20d77eef">12229</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_WIDTH              16u</span></div>
<div class="line"><a name="l12230"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad9b2e275829b914496663dea6e8b6512">12230</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTKEY_SHIFT))&amp;S32_SCB_AIRCR_VECTKEY_MASK)</span></div>
<div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l12232"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0137333c659b14a46f3e950b0b3626ec">12232</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_MASK             0x2u</span></div>
<div class="line"><a name="l12233"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga161013b68a9b4a6e1b779dbb10eeffca">12233</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_SHIFT            1u</span></div>
<div class="line"><a name="l12234"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga77806bea2d02307479782cc5c336a426">12234</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_WIDTH            1u</span></div>
<div class="line"><a name="l12235"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaace5345cda040af31106a8bdd3805dc9">12235</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPONEXIT_SHIFT))&amp;S32_SCB_SCR_SLEEPONEXIT_MASK)</span></div>
<div class="line"><a name="l12236"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad4566f84a1fc175ea96fc0e7da4e1dfc">12236</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_MASK               0x4u</span></div>
<div class="line"><a name="l12237"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga17b887fe0ad72945cc266d2372c12e13">12237</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_SHIFT              2u</span></div>
<div class="line"><a name="l12238"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga21339d6846a4e0ce1ddd32c808c56e56">12238</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_WIDTH              1u</span></div>
<div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab0cf0d9191f5b8eaf696994909904e00">12239</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPDEEP_SHIFT))&amp;S32_SCB_SCR_SLEEPDEEP_MASK)</span></div>
<div class="line"><a name="l12240"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga99fafe2db790b759eac0a7176d0073e5">12240</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_MASK               0x10u</span></div>
<div class="line"><a name="l12241"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9e8bd4684984bfca19336823096914f7">12241</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_SHIFT              4u</span></div>
<div class="line"><a name="l12242"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga539e42935ae95dfa68e4bf96c3e830bc">12242</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_WIDTH              1u</span></div>
<div class="line"><a name="l12243"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac96f5fef87dc9c7ea0e2edfa4babcf2d">12243</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SEVONPEND_SHIFT))&amp;S32_SCB_SCR_SEVONPEND_MASK)</span></div>
<div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l12245"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5d6297f425c9025a1def298585a14cdf">12245</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_MASK          0x1u</span></div>
<div class="line"><a name="l12246"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada781616cdf68d24224640247f91984e">12246</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_SHIFT         0u</span></div>
<div class="line"><a name="l12247"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad3cc079137af6cafd7cf172ca7d87358">12247</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_WIDTH         1u</span></div>
<div class="line"><a name="l12248"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8f481bd30f70fe5b47b1f1a5305e4e68">12248</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_NONBASETHRDENA_SHIFT))&amp;S32_SCB_CCR_NONBASETHRDENA_MASK)</span></div>
<div class="line"><a name="l12249"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaefe6795f63fda611eaf2f0c61256435d">12249</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_MASK            0x2u</span></div>
<div class="line"><a name="l12250"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa02cfca73c2a4fcffcf35cc70ec48c68">12250</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_SHIFT           1u</span></div>
<div class="line"><a name="l12251"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7dd88f65ffb6f05b49e3b4438998c104">12251</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_WIDTH           1u</span></div>
<div class="line"><a name="l12252"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga17697fc7be9ecd1b501d70bc98ab9937">12252</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_USERSETMPEND_SHIFT))&amp;S32_SCB_CCR_USERSETMPEND_MASK)</span></div>
<div class="line"><a name="l12253"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6a98cb3438ff3e663822de5789446cc5">12253</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_MASK             0x8u</span></div>
<div class="line"><a name="l12254"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae25fe65fe4f074c0e2fa778f8acaa3b7">12254</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_SHIFT            3u</span></div>
<div class="line"><a name="l12255"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga321e2bfefddcf0e59a391970ea88c4e8">12255</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_WIDTH            1u</span></div>
<div class="line"><a name="l12256"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad17d6804549c8e5cab55a03c3ee90ddd">12256</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_UNALIGN_TRP_SHIFT))&amp;S32_SCB_CCR_UNALIGN_TRP_MASK)</span></div>
<div class="line"><a name="l12257"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga18b3ef61ada6cc21d45358171db3306f">12257</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_MASK               0x10u</span></div>
<div class="line"><a name="l12258"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga025f8da63818a00ef809a2884d23086b">12258</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_SHIFT              4u</span></div>
<div class="line"><a name="l12259"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafb3bcfdd7e0c67d1eb5d1018b342db96">12259</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_WIDTH              1u</span></div>
<div class="line"><a name="l12260"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9fdf81e3d17358e879056a999bd71f1b">12260</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_DIV_0_TRP_SHIFT))&amp;S32_SCB_CCR_DIV_0_TRP_MASK)</span></div>
<div class="line"><a name="l12261"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabe2d6e0e3d269dcac2cc431c280898f4">12261</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_MASK               0x100u</span></div>
<div class="line"><a name="l12262"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga83d91cdbf2000097009b37e23d19f347">12262</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_SHIFT              8u</span></div>
<div class="line"><a name="l12263"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga620dbb8d25f11180d170e75d045975f7">12263</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_WIDTH              1u</span></div>
<div class="line"><a name="l12264"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab18cf194336b186612fe1216174d1967">12264</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_BFHFNMIGN_SHIFT))&amp;S32_SCB_CCR_BFHFNMIGN_MASK)</span></div>
<div class="line"><a name="l12265"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4152a612e10855960d0626f37833260c">12265</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_MASK                0x200u</span></div>
<div class="line"><a name="l12266"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4b1588083018a327c4ebf9e91c0d649e">12266</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_SHIFT               9u</span></div>
<div class="line"><a name="l12267"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga561d4b642a8413360b3e39e19e92ee6f">12267</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_WIDTH               1u</span></div>
<div class="line"><a name="l12268"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga77f22683e2b29f556b1e8a62b537bbae">12268</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_STKALIGN_SHIFT))&amp;S32_SCB_CCR_STKALIGN_MASK)</span></div>
<div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;<span class="comment">/* SHPR1 Bit Fields */</span></div>
<div class="line"><a name="l12270"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad725bdac15c992356106bdd7a0b7e9db">12270</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_MASK                 0xFFu</span></div>
<div class="line"><a name="l12271"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1bbbaeb32bf6f94e46c6b976d5569766">12271</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_SHIFT                0u</span></div>
<div class="line"><a name="l12272"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga14ae642f27fda2fb534f5c9f1f1312c7">12272</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_WIDTH                8u</span></div>
<div class="line"><a name="l12273"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga39a279319e743e291a5bc54947df5ba8">12273</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_4_SHIFT))&amp;S32_SCB_SHPR1_PRI_4_MASK)</span></div>
<div class="line"><a name="l12274"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaff14a663cbb3b67a1621535af761ab11">12274</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_MASK                 0xFF00u</span></div>
<div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae0c123d3be63086de3b8348dd39fd9d1">12275</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_SHIFT                8u</span></div>
<div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4f4e92674310e423205cc4dad9abbd71">12276</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_WIDTH                8u</span></div>
<div class="line"><a name="l12277"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaea09a816ea9abe3bb10b939105a8960d">12277</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_5_SHIFT))&amp;S32_SCB_SHPR1_PRI_5_MASK)</span></div>
<div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga326f4550ffb1a38ed8efadc3641db35d">12278</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_MASK                 0xFF0000u</span></div>
<div class="line"><a name="l12279"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa665efc09572ff55490fe90ffc6dfba5">12279</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_SHIFT                16u</span></div>
<div class="line"><a name="l12280"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadf73edd069635d540c3b5cec613f4372">12280</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_WIDTH                8u</span></div>
<div class="line"><a name="l12281"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga572167a377f8a16469e5749d65857045">12281</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_6_SHIFT))&amp;S32_SCB_SHPR1_PRI_6_MASK)</span></div>
<div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div>
<div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaec3ee0e66a7d180b21288b005dde738">12283</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_MASK                0xFF000000u</span></div>
<div class="line"><a name="l12284"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0f66d169cf8573f9df976f7485f3f9d8">12284</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_SHIFT               24u</span></div>
<div class="line"><a name="l12285"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1cdacb313d6a75a4a2fa62dae5da678f">12285</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_WIDTH               8u</span></div>
<div class="line"><a name="l12286"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2b9cc45feaa6c846b2aa63185d3e2b61">12286</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR2_PRI_11_SHIFT))&amp;S32_SCB_SHPR2_PRI_11_MASK)</span></div>
<div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div>
<div class="line"><a name="l12288"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab4f1310a39db65cd8801bf87f862e952">12288</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_MASK                0xFFu</span></div>
<div class="line"><a name="l12289"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa8f8d9f6f0136788b8302de9d99f3bc3">12289</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_SHIFT               0u</span></div>
<div class="line"><a name="l12290"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaac586c0c30fada900dbc87b90803effc">12290</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_WIDTH               8u</span></div>
<div class="line"><a name="l12291"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0ad0aeacac3d853a9190cdc5338d3a61">12291</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_12_SHIFT))&amp;S32_SCB_SHPR3_PRI_12_MASK)</span></div>
<div class="line"><a name="l12292"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5d66cd9193364bc6adf9f622754e88d6">12292</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_MASK                0xFF0000u</span></div>
<div class="line"><a name="l12293"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0a65cbf1a17223c2ee7f3c66e0702108">12293</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_SHIFT               16u</span></div>
<div class="line"><a name="l12294"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf149729f56e833fe27a92735abc3eff9">12294</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_WIDTH               8u</span></div>
<div class="line"><a name="l12295"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0ad603eecf04cc3e7b2f34a68a5bd9e6">12295</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_14_SHIFT))&amp;S32_SCB_SHPR3_PRI_14_MASK)</span></div>
<div class="line"><a name="l12296"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga842129ac45533b7c7ec124a06895f01d">12296</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_MASK                0xFF000000u</span></div>
<div class="line"><a name="l12297"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaef6ddef51868c6a9e52f0c35831db8dc">12297</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_SHIFT               24u</span></div>
<div class="line"><a name="l12298"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3746f762c7ec5b0a1d6628d798988088">12298</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_WIDTH               8u</span></div>
<div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga88e5e97a4219214c3399804ba7e13360">12299</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_15_SHIFT))&amp;S32_SCB_SHPR3_PRI_15_MASK)</span></div>
<div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div>
<div class="line"><a name="l12301"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga22e148d6cafe87e5a6853f1f055336b9">12301</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_MASK           0x1u</span></div>
<div class="line"><a name="l12302"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa340aeea288f073eeac04683fc983699">12302</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_SHIFT          0u</span></div>
<div class="line"><a name="l12303"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8efb0114d4832a7779294bc8e5c0d9b3">12303</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_WIDTH          1u</span></div>
<div class="line"><a name="l12304"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf4fedd5732c889e94fcbce3e9ccd0f3d">12304</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTACT_MASK)</span></div>
<div class="line"><a name="l12305"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad05fb7a29ef6604e3081f6f18edebc9b">12305</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_MASK           0x2u</span></div>
<div class="line"><a name="l12306"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2826775fc5eadc683a1075002755dac8">12306</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_SHIFT          1u</span></div>
<div class="line"><a name="l12307"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6e1221df12142b2bbcafedf52f0a5273">12307</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_WIDTH          1u</span></div>
<div class="line"><a name="l12308"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad56615656c779dffa254314d6edd92f0">12308</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTACT_MASK)</span></div>
<div class="line"><a name="l12309"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga20cfb7bf8877a9752fc4f187abd03607">12309</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_MASK           0x8u</span></div>
<div class="line"><a name="l12310"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5abca6d8cbc73958e1c5ad76e792132c">12310</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_SHIFT          3u</span></div>
<div class="line"><a name="l12311"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa82042499521d60bfc71bcaacf2c9758">12311</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_WIDTH          1u</span></div>
<div class="line"><a name="l12312"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0ee4c7c11ea2162d6df4c6359a4e6e2d">12312</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTACT_MASK)</span></div>
<div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5a0ad73edd89d4ee1eea92a04a88ff4c">12313</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_MASK             0x80u</span></div>
<div class="line"><a name="l12314"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5d74911d70856e8ee50599187b7e80ee">12314</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_SHIFT            7u</span></div>
<div class="line"><a name="l12315"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga30eb51bf23bd90565488bc44b8ea1e8e">12315</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_WIDTH            1u</span></div>
<div class="line"><a name="l12316"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga968d3e01e5f438fec6ccb5c1b3388d0f">12316</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SVCALLACT_SHIFT))&amp;S32_SCB_SHCSR_SVCALLACT_MASK)</span></div>
<div class="line"><a name="l12317"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3fcd93447c91b193f5fe0b1a91612cb2">12317</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_MASK            0x100u</span></div>
<div class="line"><a name="l12318"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga83f5627e7849c5a4933aa5733de4e4df">12318</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_SHIFT           8u</span></div>
<div class="line"><a name="l12319"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga90e3ca9a8aba1cd363e082f76f555692">12319</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_WIDTH           1u</span></div>
<div class="line"><a name="l12320"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabb4d2282cf6528b5ceee4a17cd832b21">12320</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MONITORACT_SHIFT))&amp;S32_SCB_SHCSR_MONITORACT_MASK)</span></div>
<div class="line"><a name="l12321"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3ca1d981d0b7f176a541c0f69708fae4">12321</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_MASK             0x400u</span></div>
<div class="line"><a name="l12322"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf694743039d0b488cc368f33d41725f0">12322</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_SHIFT            10u</span></div>
<div class="line"><a name="l12323"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac3dde9629659eeb796f33284c2b35f58">12323</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_WIDTH            1u</span></div>
<div class="line"><a name="l12324"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5bd0a98384caac8b258f753e404fceb0">12324</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_PENDSVACT_SHIFT))&amp;S32_SCB_SHCSR_PENDSVACT_MASK)</span></div>
<div class="line"><a name="l12325"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2e1691cb946f662435be6b9c4108ade4">12325</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_MASK            0x800u</span></div>
<div class="line"><a name="l12326"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6a52f3531b9457abfba513e7ea0b1d0a">12326</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_SHIFT           11u</span></div>
<div class="line"><a name="l12327"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga30ecb0b83dcb1d22b4c107aab383d0d8">12327</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_WIDTH           1u</span></div>
<div class="line"><a name="l12328"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga736f4bd3fd43cf8720310b5b0d86ad14">12328</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SYSTICKACT_SHIFT))&amp;S32_SCB_SHCSR_SYSTICKACT_MASK)</span></div>
<div class="line"><a name="l12329"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab903fcef87e7f2fbbf39ddd79a3f64b9">12329</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_MASK        0x1000u</span></div>
<div class="line"><a name="l12330"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga581193d23b91ca9f9bda554239b68733">12330</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_SHIFT       12u</span></div>
<div class="line"><a name="l12331"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0c2d65648173304d802553ae97643d29">12331</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_WIDTH       1u</span></div>
<div class="line"><a name="l12332"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9f43f2621068ee3a0a2b8812ba95fbc7">12332</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTPENDED_MASK)</span></div>
<div class="line"><a name="l12333"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac77fd218e75982dc736dff34bc1fe7c7">12333</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_MASK        0x2000u</span></div>
<div class="line"><a name="l12334"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf5342d2bc2feb4aa5b4642f88664421f">12334</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT       13u</span></div>
<div class="line"><a name="l12335"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1afeb61a35b985288ccf6cf0c3f5389e">12335</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_WIDTH       1u</span></div>
<div class="line"><a name="l12336"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga843adddc34835ce844ead95d9b41de1c">12336</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTPENDED_MASK)</span></div>
<div class="line"><a name="l12337"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab76218e92b71c830932ec25aaf010963">12337</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_MASK        0x4000u</span></div>
<div class="line"><a name="l12338"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa86dea90b3df7073a499182f72dc9c8f">12338</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT       14u</span></div>
<div class="line"><a name="l12339"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9c875aa79618fdd9588331f22d373abc">12339</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_WIDTH       1u</span></div>
<div class="line"><a name="l12340"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0cba2b0f298bd1c2da3886bf46f524d8">12340</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTPENDED_MASK)</span></div>
<div class="line"><a name="l12341"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga28a7f5fbe25aea230a2bed42d0336109">12341</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_MASK          0x8000u</span></div>
<div class="line"><a name="l12342"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8af9b9600f0adf906531ae7e23a3561b">12342</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_SHIFT         15u</span></div>
<div class="line"><a name="l12343"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga139d0a6300f7d899df4a7b0513a5c174">12343</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_WIDTH         1u</span></div>
<div class="line"><a name="l12344"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5e256547ac2dae50ce3feb2d95190776">12344</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SVCALLPENDED_SHIFT))&amp;S32_SCB_SHCSR_SVCALLPENDED_MASK)</span></div>
<div class="line"><a name="l12345"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2a4b6815d0eaf5cc43f1633c6ee570c7">12345</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_MASK           0x10000u</span></div>
<div class="line"><a name="l12346"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3c0493a5786e15a0a6131e01e83a1f16">12346</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_SHIFT          16u</span></div>
<div class="line"><a name="l12347"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac7699147c77bc3103392c17a44942f30">12347</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_WIDTH          1u</span></div>
<div class="line"><a name="l12348"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga052a990d0847062196a7e62c77bdfb43">12348</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTENA_MASK)</span></div>
<div class="line"><a name="l12349"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacdceec52035024abf30df9df4a06ac72">12349</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_MASK           0x20000u</span></div>
<div class="line"><a name="l12350"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae8771900049b24de9e86c27a3b69e469">12350</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_SHIFT          17u</span></div>
<div class="line"><a name="l12351"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad367261867c09dc4ae41a670072cbba5">12351</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_WIDTH          1u</span></div>
<div class="line"><a name="l12352"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga45de374ec208241abadc1469f91d05ca">12352</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTENA_MASK)</span></div>
<div class="line"><a name="l12353"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga80f220621dedb91c75e47f74203f3038">12353</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_MASK           0x40000u</span></div>
<div class="line"><a name="l12354"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8df6b307c130db4f3439973f97e51a12">12354</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_SHIFT          18u</span></div>
<div class="line"><a name="l12355"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafee7f644a4e61119b882c867064ff8dc">12355</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_WIDTH          1u</span></div>
<div class="line"><a name="l12356"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab730c33497df5fc45cd4af98ebfbe809">12356</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTENA_MASK)</span></div>
<div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;<span class="comment">/* CFSR Bit Fields */</span></div>
<div class="line"><a name="l12358"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga905ff206829061d045ab813d17c8f8c0">12358</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_MASK               0x1u</span></div>
<div class="line"><a name="l12359"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaccfcc0fb6691e9dd6878dc5fbb22950e">12359</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_SHIFT              0u</span></div>
<div class="line"><a name="l12360"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac35d85fe772995b512712c7bcb1fe04b">12360</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_WIDTH              1u</span></div>
<div class="line"><a name="l12361"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8dc6aed5b12c58707f7cd892c62b540f">12361</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IACCVIOL_SHIFT))&amp;S32_SCB_CFSR_IACCVIOL_MASK)</span></div>
<div class="line"><a name="l12362"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacba4acce163766c0c080d1bc2903a2a9">12362</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_MASK               0x2u</span></div>
<div class="line"><a name="l12363"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaa2f7b3c870049930e162156e22263dc">12363</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_SHIFT              1u</span></div>
<div class="line"><a name="l12364"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf84c3b6e035fa3e16312e2a9cb3a95dc">12364</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_WIDTH              1u</span></div>
<div class="line"><a name="l12365"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab4dbdd2c9fad72faf62f24fa1996d466">12365</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_DACCVIOL_SHIFT))&amp;S32_SCB_CFSR_DACCVIOL_MASK)</span></div>
<div class="line"><a name="l12366"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaeae4ea0041c8c02b0912e7c28a78f2d9">12366</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_MASK              0x8u</span></div>
<div class="line"><a name="l12367"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga748d85ce99d3b0b60f6b2e53e702d0e3">12367</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_SHIFT             3u</span></div>
<div class="line"><a name="l12368"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga79ec9406a227a1f7f6df2182a3ff7b0b">12368</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_WIDTH             1u</span></div>
<div class="line"><a name="l12369"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9daa937d8e1adf323819bb7fedbd03ab">12369</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MUNSTKERR_SHIFT))&amp;S32_SCB_CFSR_MUNSTKERR_MASK)</span></div>
<div class="line"><a name="l12370"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac246378c258a651150ed8bb6754304c2">12370</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_MASK                0x10u</span></div>
<div class="line"><a name="l12371"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae8a56073e96c7154cd69482010aaf60d">12371</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_SHIFT               4u</span></div>
<div class="line"><a name="l12372"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaeb69935bcde3baf620b0be9bf4c96d80">12372</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_WIDTH               1u</span></div>
<div class="line"><a name="l12373"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab83ecec21ce82eb4ef2920788d1aa1a8">12373</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MSTKERR_SHIFT))&amp;S32_SCB_CFSR_MSTKERR_MASK)</span></div>
<div class="line"><a name="l12374"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaa0084d42d603f097250dcf4ad58ed59">12374</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_MASK                0x20u</span></div>
<div class="line"><a name="l12375"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4060f95941ff1219fe36fefb8d03f2c6">12375</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_SHIFT               5u</span></div>
<div class="line"><a name="l12376"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3133f1eadde9a345d4c59c6ed0fe7eec">12376</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_WIDTH               1u</span></div>
<div class="line"><a name="l12377"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab3a9eec022f0562a7fa06658b660dc7f">12377</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MLSPERR_SHIFT))&amp;S32_SCB_CFSR_MLSPERR_MASK)</span></div>
<div class="line"><a name="l12378"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa575f774117c1ff456cf210c656e25b1">12378</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_MASK              0x80u</span></div>
<div class="line"><a name="l12379"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabde1f3eeb4c425060103ee903a072862">12379</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_SHIFT             7u</span></div>
<div class="line"><a name="l12380"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga614298531f64ad20aac94959720684f7">12380</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_WIDTH             1u</span></div>
<div class="line"><a name="l12381"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafef1dc07e34aa0acf9ea2c20aad804cb">12381</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MMARVALID_SHIFT))&amp;S32_SCB_CFSR_MMARVALID_MASK)</span></div>
<div class="line"><a name="l12382"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga320a44afc071db0c6654d0866c36e6ed">12382</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_MASK                0x100u</span></div>
<div class="line"><a name="l12383"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga89c401bbf345b9d955544426a6af36b5">12383</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_SHIFT               8u</span></div>
<div class="line"><a name="l12384"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3cd70b4b524f1cefadbe220ed1814058">12384</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_WIDTH               1u</span></div>
<div class="line"><a name="l12385"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3d4165f7f492ca291648c705f12198b6">12385</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IBUSERR_SHIFT))&amp;S32_SCB_CFSR_IBUSERR_MASK)</span></div>
<div class="line"><a name="l12386"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9c0da2fe5b6f4c48c0068dce6fc0d944">12386</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_MASK              0x200u</span></div>
<div class="line"><a name="l12387"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada668898dfcb3d62827167f1de2e9f93">12387</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_SHIFT             9u</span></div>
<div class="line"><a name="l12388"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab0f80f464f44b5e66bdc915c36d04b56">12388</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_WIDTH             1u</span></div>
<div class="line"><a name="l12389"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0748a67ba0e4d3495369901a77f8943a">12389</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_PRECISERR_SHIFT))&amp;S32_SCB_CFSR_PRECISERR_MASK)</span></div>
<div class="line"><a name="l12390"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac4c250a4ee4bdf6dd3741a1bbbcf4c81">12390</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_MASK            0x400u</span></div>
<div class="line"><a name="l12391"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga98631929968b6acf30affcc1f0149f45">12391</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_SHIFT           10u</span></div>
<div class="line"><a name="l12392"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga40879c975d4622b3c1e8a282defa81c0">12392</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_WIDTH           1u</span></div>
<div class="line"><a name="l12393"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga00519a0efc35583e0db8697f47c2c207">12393</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IMPRECISERR_SHIFT))&amp;S32_SCB_CFSR_IMPRECISERR_MASK)</span></div>
<div class="line"><a name="l12394"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3927b9bceea386365074fb85a362982f">12394</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_MASK               0x800u</span></div>
<div class="line"><a name="l12395"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa7b0207b68597153345b3ea5b5535b42">12395</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_SHIFT              11u</span></div>
<div class="line"><a name="l12396"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaccb46a3f6aa97c41aab5e1e863f7f3b3">12396</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_WIDTH              1u</span></div>
<div class="line"><a name="l12397"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga560d476fc47e50b2fd0c81592f23a296">12397</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNSTKERR_SHIFT))&amp;S32_SCB_CFSR_UNSTKERR_MASK)</span></div>
<div class="line"><a name="l12398"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab12a81e1aa1162cab0d593cec13a8d88">12398</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_MASK                 0x1000u</span></div>
<div class="line"><a name="l12399"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf6871f1926ba21137423cf55cd77fc8a">12399</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_SHIFT                12u</span></div>
<div class="line"><a name="l12400"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9f4e001826506e5adc4c4e4787ac7671">12400</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_WIDTH                1u</span></div>
<div class="line"><a name="l12401"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaecdecb3143cc7806bd987196feae8ff8">12401</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_STKERR_SHIFT))&amp;S32_SCB_CFSR_STKERR_MASK)</span></div>
<div class="line"><a name="l12402"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2d546ac70a2972aaa9fd8959bce07679">12402</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_MASK                 0x2000u</span></div>
<div class="line"><a name="l12403"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacdab79e66e24bb7f568b6e6b75e1566b">12403</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_SHIFT                13u</span></div>
<div class="line"><a name="l12404"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga221455ed6bfcdc2f30ca8a24302950d3">12404</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_WIDTH                1u</span></div>
<div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8b17b921b0b1bbd6b9bd6889dbb7c3c1">12405</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_LSPERR_SHIFT))&amp;S32_SCB_CFSR_LSPERR_MASK)</span></div>
<div class="line"><a name="l12406"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5f0270ec15299d8ef84ce20a5d63b3f6">12406</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_MASK              0x8000u</span></div>
<div class="line"><a name="l12407"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad82aca3e9c69ffb0b30d5e97bb7f8053">12407</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_SHIFT             15u</span></div>
<div class="line"><a name="l12408"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga53091565c41598fd5236e75236d3dcfd">12408</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_WIDTH             1u</span></div>
<div class="line"><a name="l12409"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6093389b34f44e8f8cb552a20fd642a9">12409</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_BFARVALID_SHIFT))&amp;S32_SCB_CFSR_BFARVALID_MASK)</span></div>
<div class="line"><a name="l12410"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga885d5c02bb1ed8e2942da201bb53a8a0">12410</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_MASK             0x10000u</span></div>
<div class="line"><a name="l12411"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaabad68735e43932e2e99bd9305fb6cf2">12411</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_SHIFT            16u</span></div>
<div class="line"><a name="l12412"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga88ad7d20aad8396d6196fe018005a2c6">12412</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_WIDTH            1u</span></div>
<div class="line"><a name="l12413"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gace4429e1cf88e64516c51f10826e9d03">12413</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNDEFINSTR_SHIFT))&amp;S32_SCB_CFSR_UNDEFINSTR_MASK)</span></div>
<div class="line"><a name="l12414"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2288577745badeaf993ceb8b6d6271b8">12414</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_MASK               0x20000u</span></div>
<div class="line"><a name="l12415"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2132668c6eac3e90174db5bf32cc1c88">12415</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_SHIFT              17u</span></div>
<div class="line"><a name="l12416"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa554f98da7309b6d0411ed06739e515a">12416</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_WIDTH              1u</span></div>
<div class="line"><a name="l12417"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga27bb2ee6998413d0913d2325b312d90f">12417</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_INVSTATE_SHIFT))&amp;S32_SCB_CFSR_INVSTATE_MASK)</span></div>
<div class="line"><a name="l12418"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada4025aa275de3a0abfb8d53d4e464d6">12418</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_MASK                  0x40000u</span></div>
<div class="line"><a name="l12419"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gace03f246bdc8ffd74c8e4c83c6b955a4">12419</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_SHIFT                 18u</span></div>
<div class="line"><a name="l12420"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga469d2ce437a071f5ccae3c8d3210f855">12420</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_WIDTH                 1u</span></div>
<div class="line"><a name="l12421"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga520f9bf2bf17b86253465f366ee952c1">12421</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_INVPC_SHIFT))&amp;S32_SCB_CFSR_INVPC_MASK)</span></div>
<div class="line"><a name="l12422"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadedda4b77b31e0eb1a2d1fd5e0e0de13">12422</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_MASK                   0x80000u</span></div>
<div class="line"><a name="l12423"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga531c56f40c231c2897e65b3cc82fcaea">12423</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_SHIFT                  19u</span></div>
<div class="line"><a name="l12424"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga661ba07fe33f98ad3b0fb4f0b46dfb5e">12424</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_WIDTH                  1u</span></div>
<div class="line"><a name="l12425"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga07c41f17e20146bd69258866af0032cf">12425</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_NOCP_SHIFT))&amp;S32_SCB_CFSR_NOCP_MASK)</span></div>
<div class="line"><a name="l12426"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad32632941734281337c455af85ef7e08">12426</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_MASK              0x1000000u</span></div>
<div class="line"><a name="l12427"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6e31f3f033e559dcb8c2a253dc2ff8e4">12427</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_SHIFT             24u</span></div>
<div class="line"><a name="l12428"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad6d5ce5826eb6a632ebfc184c4e382d3">12428</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_WIDTH             1u</span></div>
<div class="line"><a name="l12429"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga40288f7caf428e7cd6687c11ecc6652d">12429</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNALIGNED_SHIFT))&amp;S32_SCB_CFSR_UNALIGNED_MASK)</span></div>
<div class="line"><a name="l12430"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga809f2a41588d4621c92f9bc57a82ba3f">12430</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_MASK              0x2000000u</span></div>
<div class="line"><a name="l12431"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad2acbfb0af484668c2c5122f4a99355d">12431</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_SHIFT             25u</span></div>
<div class="line"><a name="l12432"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf9e0ae04b1b98e4585fa4f0779f9d824">12432</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_WIDTH             1u</span></div>
<div class="line"><a name="l12433"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac78fdd7de58b33d1e1f6f07d1f0e410a">12433</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_DIVBYZERO_SHIFT))&amp;S32_SCB_CFSR_DIVBYZERO_MASK)</span></div>
<div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;<span class="comment">/* HFSR Bit Fields */</span></div>
<div class="line"><a name="l12435"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga46b2ea2975e6d10da52b505e9528a4d1">12435</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_MASK                0x2u</span></div>
<div class="line"><a name="l12436"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2ff04b9766ba86e31220ddf74520b0bb">12436</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_SHIFT               1u</span></div>
<div class="line"><a name="l12437"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9c45cdbc666ab216c397794afbfff6f1">12437</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_WIDTH               1u</span></div>
<div class="line"><a name="l12438"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1a255e7c7634cd598bfb56f4441e163f">12438</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_VECTTBL_SHIFT))&amp;S32_SCB_HFSR_VECTTBL_MASK)</span></div>
<div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga47b7d177e0f24108fe3d015ed8007985">12439</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_MASK                 0x40000000u</span></div>
<div class="line"><a name="l12440"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gade61d99ac4057e536f2f73a2a03473f1">12440</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_SHIFT                30u</span></div>
<div class="line"><a name="l12441"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga58311a7145cf91f2cea222048612ed5e">12441</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_WIDTH                1u</span></div>
<div class="line"><a name="l12442"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4776676a6a6c04df9c7a6fffa70cef43">12442</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_FORCED_SHIFT))&amp;S32_SCB_HFSR_FORCED_MASK)</span></div>
<div class="line"><a name="l12443"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3587e2d6547bc9fcf67378bedc5f2667">12443</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_MASK               0x80000000u</span></div>
<div class="line"><a name="l12444"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6528e1570c21af80552608d16ab05447">12444</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_SHIFT              31u</span></div>
<div class="line"><a name="l12445"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga62eaafca2a9a44ee171b30472b708bda">12445</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_WIDTH              1u</span></div>
<div class="line"><a name="l12446"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga93b5338c354c2a8c1af3f893eea78737">12446</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_DEBUGEVT_SHIFT))&amp;S32_SCB_HFSR_DEBUGEVT_MASK)</span></div>
<div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div>
<div class="line"><a name="l12448"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1a970ed6ee60f0eb8bc721b6fd250ad">12448</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_MASK                 0x1u</span></div>
<div class="line"><a name="l12449"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6159b5fe6336f893c873335abf7fd429">12449</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_SHIFT                0u</span></div>
<div class="line"><a name="l12450"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1b06d28d0f4e86f86c95d8f5694b83c">12450</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_WIDTH                1u</span></div>
<div class="line"><a name="l12451"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada9bb7994484b50a3d4817528f879524">12451</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_HALTED_SHIFT))&amp;S32_SCB_DFSR_HALTED_MASK)</span></div>
<div class="line"><a name="l12452"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8844fe09b5d6c9163cef882c3e451cab">12452</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_MASK                   0x2u</span></div>
<div class="line"><a name="l12453"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0ac676c343102f2194700b89ef53b647">12453</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_SHIFT                  1u</span></div>
<div class="line"><a name="l12454"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga03c8ccede4247dce03f430c420ecd05a">12454</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_WIDTH                  1u</span></div>
<div class="line"><a name="l12455"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga08d4d71b858cb6a75c8cb8be8581ead2">12455</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_BKPT_SHIFT))&amp;S32_SCB_DFSR_BKPT_MASK)</span></div>
<div class="line"><a name="l12456"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga45ec333b4bae0231b869fe8db9508299">12456</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_MASK                0x4u</span></div>
<div class="line"><a name="l12457"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae91892035c3f83f829e945405849e049">12457</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_SHIFT               2u</span></div>
<div class="line"><a name="l12458"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7b4efd0ea7cca20c3475fb5930077577">12458</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_WIDTH               1u</span></div>
<div class="line"><a name="l12459"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada99f2fe47fe671905ea1e03d02057bc">12459</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_DWTTRAP_SHIFT))&amp;S32_SCB_DFSR_DWTTRAP_MASK)</span></div>
<div class="line"><a name="l12460"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1a4dd8bd53948ba66cdf4606765d3db3">12460</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_MASK                 0x8u</span></div>
<div class="line"><a name="l12461"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad04728b3a45e984131c90a0bcc31b271">12461</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_SHIFT                3u</span></div>
<div class="line"><a name="l12462"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8d3c0d340e7fc1fae8cb5fed2b78b3d4">12462</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_WIDTH                1u</span></div>
<div class="line"><a name="l12463"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae280f1bb0f042585afef1bcd4cf8a851">12463</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_VCATCH_SHIFT))&amp;S32_SCB_DFSR_VCATCH_MASK)</span></div>
<div class="line"><a name="l12464"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacbe75e20be2601aa1e63e91d1ebbedd4">12464</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_MASK               0x10u</span></div>
<div class="line"><a name="l12465"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacfc511ea10e7743b7de0ad03dbdcb29c">12465</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_SHIFT              4u</span></div>
<div class="line"><a name="l12466"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6b1135f7d1d8f121afffc38b53aa7445">12466</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_WIDTH              1u</span></div>
<div class="line"><a name="l12467"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae74293a8b53fb1017505dd7db80569ab">12467</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_EXTERNAL_SHIFT))&amp;S32_SCB_DFSR_EXTERNAL_MASK)</span></div>
<div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;<span class="comment">/* MMFAR Bit Fields */</span></div>
<div class="line"><a name="l12469"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga42b5c9b257f2a2cad4427368d97fec73">12469</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l12470"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga101b7cfee5182da486333c647dbfff6f">12470</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_SHIFT              0u</span></div>
<div class="line"><a name="l12471"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga201bf7290b1ab57653480cf98580c715">12471</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_WIDTH              32u</span></div>
<div class="line"><a name="l12472"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabdc7531a567e55cc9ba43bce2f23a061">12472</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_MMFAR_ADDRESS_SHIFT))&amp;S32_SCB_MMFAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;<span class="comment">/* BFAR Bit Fields */</span></div>
<div class="line"><a name="l12474"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga196ca8098d1379bf28500944da441e0a">12474</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l12475"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga718e0293ece9730b9513e01536f96c87">12475</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_SHIFT               0u</span></div>
<div class="line"><a name="l12476"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga679c1900d83fce47ef36044ee3939fff">12476</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_WIDTH               32u</span></div>
<div class="line"><a name="l12477"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0a45cee5a90853b87270c4c1503be24d">12477</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_BFAR_ADDRESS_SHIFT))&amp;S32_SCB_BFAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;<span class="comment">/* AFSR Bit Fields */</span></div>
<div class="line"><a name="l12479"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga14cf06fc73cd83e1a5defdac1a883987">12479</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l12480"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac805fe78a380c7d918d49e8a18e5d172">12480</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_SHIFT              0u</span></div>
<div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga15ab3f3b060d189777b6cfbaa363801b">12481</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_WIDTH              32u</span></div>
<div class="line"><a name="l12482"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga129130c577ecf83707eaa7d15ec45ad1">12482</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AFSR_AUXFAULT_SHIFT))&amp;S32_SCB_AFSR_AUXFAULT_MASK)</span></div>
<div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;<span class="comment">/* CPACR Bit Fields */</span></div>
<div class="line"><a name="l12484"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2880264d18a523b3cb4c1699e95f131c">12484</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_MASK                  0x300000u</span></div>
<div class="line"><a name="l12485"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6b1083d20b8e5632f1f9875ddee7c4fd">12485</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_SHIFT                 20u</span></div>
<div class="line"><a name="l12486"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad967f3fe8afca3a6500020781bfdc673">12486</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_WIDTH                 2u</span></div>
<div class="line"><a name="l12487"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5bc8e3262d0b235f008a980fbd1b1490">12487</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPACR_CP10_SHIFT))&amp;S32_SCB_CPACR_CP10_MASK)</span></div>
<div class="line"><a name="l12488"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaef4e30369f8440d1839633b438cb833">12488</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_MASK                  0xC00000u</span></div>
<div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae68016507eccbbe23f82f5ed23bd70a7">12489</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_SHIFT                 22u</span></div>
<div class="line"><a name="l12490"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab1ec6463cc91a5b4d202074aa82f566c">12490</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_WIDTH                 2u</span></div>
<div class="line"><a name="l12491"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7c652bd82db9919dd2f3bac229ef529b">12491</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPACR_CP11_SHIFT))&amp;S32_SCB_CPACR_CP11_MASK)</span></div>
<div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;<span class="comment">/* FPCCR Bit Fields */</span></div>
<div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae5b61ce8105f59fa21d3c78fbff11577">12493</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_MASK                0x1u</span></div>
<div class="line"><a name="l12494"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab1260858591667b45d72534c8f920f2d">12494</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_SHIFT               0u</span></div>
<div class="line"><a name="l12495"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae0a2b140624a33e359363494dc303b4b">12495</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_WIDTH               1u</span></div>
<div class="line"><a name="l12496"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8e32220877c3e0addf81636e235eec0f">12496</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_LSPACT_SHIFT))&amp;S32_SCB_FPCCR_LSPACT_MASK)</span></div>
<div class="line"><a name="l12497"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga68247b6ff461b91e34ac2db654efd009">12497</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_MASK                  0x2u</span></div>
<div class="line"><a name="l12498"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1a54f5fc8c7a4508bdd453055710d597">12498</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_SHIFT                 1u</span></div>
<div class="line"><a name="l12499"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf76bac7a3690c203ca4b0392aab1c83b">12499</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_WIDTH                 1u</span></div>
<div class="line"><a name="l12500"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1134b3ba8bd516bdbddd949601aab3b7">12500</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_USER_SHIFT))&amp;S32_SCB_FPCCR_USER_MASK)</span></div>
<div class="line"><a name="l12501"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga369c511febba7596d335bdbd2a915455">12501</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_MASK                0x8u</span></div>
<div class="line"><a name="l12502"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga66c26d8878b2f634a36cb54838f5b8e3">12502</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_SHIFT               3u</span></div>
<div class="line"><a name="l12503"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0d56543afbdf5d720f155798afd4b303">12503</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_WIDTH               1u</span></div>
<div class="line"><a name="l12504"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga532f72bf345fb571a5a9d163478d22c8">12504</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_THREAD_SHIFT))&amp;S32_SCB_FPCCR_THREAD_MASK)</span></div>
<div class="line"><a name="l12505"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaef4cdf0fcf45aaa8892b86717c999d0f">12505</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_MASK                 0x10u</span></div>
<div class="line"><a name="l12506"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac7a0cd10831cb1f8559ab566b4a8bff6">12506</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_SHIFT                4u</span></div>
<div class="line"><a name="l12507"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7456062e96a965f4aab8f2cd5197567d">12507</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_WIDTH                1u</span></div>
<div class="line"><a name="l12508"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3e8c7e0ea244d7bbd4da8b931ab83389">12508</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_HFRDY_SHIFT))&amp;S32_SCB_FPCCR_HFRDY_MASK)</span></div>
<div class="line"><a name="l12509"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9db33704ca418b04f111fc8014e665b8">12509</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_MASK                 0x20u</span></div>
<div class="line"><a name="l12510"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8f76d0c040c9baeea8da458111b89e6c">12510</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_SHIFT                5u</span></div>
<div class="line"><a name="l12511"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga393dff262ac5b8830b33e863ac559726">12511</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_WIDTH                1u</span></div>
<div class="line"><a name="l12512"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2ec5c9b582ee2cd8025e796d8fba7c0e">12512</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_MMRDY_SHIFT))&amp;S32_SCB_FPCCR_MMRDY_MASK)</span></div>
<div class="line"><a name="l12513"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8e7fb122b65a1871c159d0ec0e4fcfe3">12513</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_MASK                 0x40u</span></div>
<div class="line"><a name="l12514"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa93eb8bc8eb52665ef7e1ac70b295308">12514</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_SHIFT                6u</span></div>
<div class="line"><a name="l12515"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga720572a5c6008e389041d6f506857030">12515</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_WIDTH                1u</span></div>
<div class="line"><a name="l12516"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaee9e41904fbe75802e13c01364bbed1">12516</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_BFRDY_SHIFT))&amp;S32_SCB_FPCCR_BFRDY_MASK)</span></div>
<div class="line"><a name="l12517"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga19b7c66243cc00a1af726cacf9952ae1">12517</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_MASK                0x100u</span></div>
<div class="line"><a name="l12518"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabdf77f3755bad6c5764fa98e380f2f0a">12518</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_SHIFT               8u</span></div>
<div class="line"><a name="l12519"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadbe90bdfb52a7d4b2ec7a721c7cb9434">12519</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_WIDTH               1u</span></div>
<div class="line"><a name="l12520"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0a2d9e18083820ef4d841caf95b80d78">12520</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_MONRDY_SHIFT))&amp;S32_SCB_FPCCR_MONRDY_MASK)</span></div>
<div class="line"><a name="l12521"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac735ee6b2d7fbd8e8efeaeb9950eb8cd">12521</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_MASK                 0x40000000u</span></div>
<div class="line"><a name="l12522"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga65d7f884cec8067a5f8b00627d174e6d">12522</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_SHIFT                30u</span></div>
<div class="line"><a name="l12523"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5c692e174208d90d7ec71f0b5a2a5213">12523</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_WIDTH                1u</span></div>
<div class="line"><a name="l12524"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga40beda02e11ba1b659b3e36f58f1901b">12524</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_LSPEN_SHIFT))&amp;S32_SCB_FPCCR_LSPEN_MASK)</span></div>
<div class="line"><a name="l12525"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab21a3b538855b6f40a998582859f5bd9">12525</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_MASK                 0x80000000u</span></div>
<div class="line"><a name="l12526"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga460bafd52c3c5cbd85421fa85b146c18">12526</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_SHIFT                31u</span></div>
<div class="line"><a name="l12527"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad2265de668ed23846790690eae8bf2a6">12527</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_WIDTH                1u</span></div>
<div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga29c7a022360513a12415176217069695">12528</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_ASPEN_SHIFT))&amp;S32_SCB_FPCCR_ASPEN_MASK)</span></div>
<div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="comment">/* FPCAR Bit Fields */</span></div>
<div class="line"><a name="l12530"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaca9296ed9efe19344a816f52cfe5482">12530</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l12531"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga14db0ad849a5a90c674b4450fc212d36">12531</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_SHIFT              3u</span></div>
<div class="line"><a name="l12532"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga827d1aa09fc92197268981c2143fa372">12532</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_WIDTH              29u</span></div>
<div class="line"><a name="l12533"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae2820bb622c94f128213a07561f6da0a">12533</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCAR_ADDRESS_SHIFT))&amp;S32_SCB_FPCAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;<span class="comment">/* FPDSCR Bit Fields */</span></div>
<div class="line"><a name="l12535"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad87c5cab33e84e843afd9a09f6e28a05">12535</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_MASK                0xC00000u</span></div>
<div class="line"><a name="l12536"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf83dbc350b2021ee4c660495f0f3ac08">12536</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_SHIFT               22u</span></div>
<div class="line"><a name="l12537"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafaf39bf8eee2b175b2c3ad3a1196c66e">12537</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_WIDTH               2u</span></div>
<div class="line"><a name="l12538"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga238bf90d8e7964ed51779f85c55a508f">12538</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_RMode_SHIFT))&amp;S32_SCB_FPDSCR_RMode_MASK)</span></div>
<div class="line"><a name="l12539"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3da756ae56d4a195b436efed1da9380b">12539</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_MASK                   0x1000000u</span></div>
<div class="line"><a name="l12540"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadf19bbf349be44ad8374b878a0cfc2d1">12540</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_SHIFT                  24u</span></div>
<div class="line"><a name="l12541"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa4604bdda314e2cd41c58a1f3225b3dc">12541</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_WIDTH                  1u</span></div>
<div class="line"><a name="l12542"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga23e69c62e17f6564d31af28cb514d905">12542</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_FZ_SHIFT))&amp;S32_SCB_FPDSCR_FZ_MASK)</span></div>
<div class="line"><a name="l12543"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaed7c6f2d632a678da99cb77a11af3377">12543</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_MASK                   0x2000000u</span></div>
<div class="line"><a name="l12544"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gace08ab2c9341efb672a9f8f866e0f5c3">12544</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_SHIFT                  25u</span></div>
<div class="line"><a name="l12545"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaab058d89534a7740d18b5e9222596740">12545</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_WIDTH                  1u</span></div>
<div class="line"><a name="l12546"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab046fe908d175f6e0a9c99307e7b22b0">12546</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_DN_SHIFT))&amp;S32_SCB_FPDSCR_DN_MASK)</span></div>
<div class="line"><a name="l12547"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab2c81f4405ebd80c78fcc62fb24c8ce4">12547</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_MASK                  0x4000000u</span></div>
<div class="line"><a name="l12548"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5173aa8757a2c27153da66b9b38295da">12548</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_SHIFT                 26u</span></div>
<div class="line"><a name="l12549"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaffd5472d19d96766a4a870752bb82d87">12549</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_WIDTH                 1u</span></div>
<div class="line"><a name="l12550"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6dd92a906cba46a811ff8c2018373cd7">12550</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_AHP_SHIFT))&amp;S32_SCB_FPDSCR_AHP_MASK)</span></div>
<div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160; <span class="comment">/* end of group S32_SCB_Register_Masks */</span></div>
<div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160; </div>
<div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160; <span class="comment">/* end of group S32_SCB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160; </div>
<div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160; </div>
<div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;<span class="comment">   -- S32_SysTick Peripheral Access Layer</span></div>
<div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160; </div>
<div class="line"><a name="l12575"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html">12575</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l12576"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a876dd0a8546697065f406b7543e27af2">12576</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;                               </div>
<div class="line"><a name="l12577"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a65ad1cafcc45a72a297dd5ac916e4a46">12577</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a65ad1cafcc45a72a297dd5ac916e4a46">RVR</a>;                               </div>
<div class="line"><a name="l12578"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a6d73e93d438fc63adbd4488b8485b91f">12578</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a6d73e93d438fc63adbd4488b8485b91f">CVR</a>;                               </div>
<div class="line"><a name="l12579"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a40e07d0a4638a676780713b6ceeec4ef">12579</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a40e07d0a4638a676780713b6ceeec4ef">CALIB</a>;                             </div>
<div class="line"><a name="l12580"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga697170368168c348ec1e97741a52736b">12580</a></span>&#160;} <a class="code" href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a>, *<a class="code" href="group___s32___sys_tick___peripheral___access___layer.html#ga697170368168c348ec1e97741a52736b">S32_SysTick_MemMapPtr</a>;</div>
<div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160; </div>
<div class="line"><a name="l12583"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gad6015d485a2492d3d147cfb1cd13fe58">12583</a></span>&#160;<span class="preprocessor">#define S32_SysTick_INSTANCE_COUNT               (1u)</span></div>
<div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160; </div>
<div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160; </div>
<div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="comment">/* S32_SysTick - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l12588"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gadaab1f1ce13d6d7ec8488afbeb5c4a79">12588</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE                         (0xE000E010u)</span></div>
<div class="line"><a name="l12590"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga82742a6f71c1181502db6fe45e8247e0">12590</a></span>&#160;<span class="preprocessor">#define S32_SysTick                              ((S32_SysTick_Type *)S32_SysTick_BASE)</span></div>
<div class="line"><a name="l12592"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga80a6ce3d671b1c24808fb148a69a6124">12592</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_ADDRS                   { S32_SysTick_BASE }</span></div>
<div class="line"><a name="l12594"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga1f41a7d7487b27cfa88ccafe7c6b7d0a">12594</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_PTRS                    { S32_SysTick }</span></div>
<div class="line"><a name="l12596"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gab6bc7dee4e3bc9a1f1852b23bea2bdf0">12596</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_ARR_COUNT               (1u)</span></div>
<div class="line"><a name="l12598"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gae793d714cc10855f76b2f7a3ac7ff11d">12598</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l12600"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gaac15d5681c4fbb6be615dedd069fb94b">12600</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS                         { SysTick_IRQn }</span></div>
<div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160; </div>
<div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;<span class="comment">   -- S32_SysTick Register Masks</span></div>
<div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160; </div>
<div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l12612"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gac2c16c59e2f5d896937bbda9647edbd3">12612</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_MASK              0x1u</span></div>
<div class="line"><a name="l12613"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gabbbd3c997dd7eee366588f2a2a8f96b6">12613</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_SHIFT             0u</span></div>
<div class="line"><a name="l12614"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gabe3676a23992e2ce51ccdccb6f1a5581">12614</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_WIDTH             1u</span></div>
<div class="line"><a name="l12615"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga3c99027cdd62a0eafc5abcd8d88ae40b">12615</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_ENABLE_SHIFT))&amp;S32_SysTick_CSR_ENABLE_MASK)</span></div>
<div class="line"><a name="l12616"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga32c50a6e9b2dc900a034dae90cec49aa">12616</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_MASK             0x2u</span></div>
<div class="line"><a name="l12617"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gace8a441aaa27d1a198529af15bbc7679">12617</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_SHIFT            1u</span></div>
<div class="line"><a name="l12618"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gae55c5737269341c0e8f74e54e7339757">12618</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_WIDTH            1u</span></div>
<div class="line"><a name="l12619"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga42a8303320c2fd73cc550bc080ba6ea4">12619</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_TICKINT_SHIFT))&amp;S32_SysTick_CSR_TICKINT_MASK)</span></div>
<div class="line"><a name="l12620"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga1ef86801b04321f882ab5e0d1f2a6a84">12620</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_MASK           0x4u</span></div>
<div class="line"><a name="l12621"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga553353e5f26ed687c073ed9d4067e20d">12621</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_SHIFT          2u</span></div>
<div class="line"><a name="l12622"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga34adc7f40a30d0c9d567599cc51944fa">12622</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_WIDTH          1u</span></div>
<div class="line"><a name="l12623"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaea910363334eead8693d3718b6a4f84a">12623</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_CLKSOURCE_SHIFT))&amp;S32_SysTick_CSR_CLKSOURCE_MASK)</span></div>
<div class="line"><a name="l12624"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga672c4f13abe3c54ff1441b4b8823a076">12624</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_MASK           0x10000u</span></div>
<div class="line"><a name="l12625"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gab41b3f03e0bd757bd84acc59f72912b3">12625</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_SHIFT          16u</span></div>
<div class="line"><a name="l12626"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga731a88427a817b89769d219db46b9cdb">12626</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_WIDTH          1u</span></div>
<div class="line"><a name="l12627"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaec20aa38f46fe062e1f36b2b3a4efbb2">12627</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_COUNTFLAG_SHIFT))&amp;S32_SysTick_CSR_COUNTFLAG_MASK)</span></div>
<div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div>
<div class="line"><a name="l12629"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga9485bd48e632335bfac46cb44423f88f">12629</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_MASK              0xFFFFFFu</span></div>
<div class="line"><a name="l12630"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga3c9b53dfcbe52d961b02ae8ffbab1aca">12630</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_SHIFT             0u</span></div>
<div class="line"><a name="l12631"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gad838654bfffe672e2c7da4a3c1d35d6c">12631</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_WIDTH             24u</span></div>
<div class="line"><a name="l12632"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gac649e84d2f0e13b50193ef6bec57877b">12632</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_RVR_RELOAD_SHIFT))&amp;S32_SysTick_RVR_RELOAD_MASK)</span></div>
<div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div>
<div class="line"><a name="l12634"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaa7fbd06288052d1180521ad1e6cec0fa">12634</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_MASK             0xFFFFFFu</span></div>
<div class="line"><a name="l12635"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga99eeaa0800890ded042a8f5969f72c8a">12635</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_SHIFT            0u</span></div>
<div class="line"><a name="l12636"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga08b7173805caff40b4bcb8a6f323bc0c">12636</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_WIDTH            24u</span></div>
<div class="line"><a name="l12637"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gacd3ec560882e991ffd561cd577fcac42">12637</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CVR_CURRENT_SHIFT))&amp;S32_SysTick_CVR_CURRENT_MASK)</span></div>
<div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div>
<div class="line"><a name="l12639"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga22d6c99d3120f23b18459b32701cb7b2">12639</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_MASK             0xFFFFFFu</span></div>
<div class="line"><a name="l12640"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga26fb8bf8c30a521b8bc6c9cd79635fa4">12640</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_SHIFT            0u</span></div>
<div class="line"><a name="l12641"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaea5a9bb6a114ce01308e82b533d6cb2f">12641</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_WIDTH            24u</span></div>
<div class="line"><a name="l12642"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga6349611aadb8e9deb8e053f093d4b833">12642</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_TENMS_SHIFT))&amp;S32_SysTick_CALIB_TENMS_MASK)</span></div>
<div class="line"><a name="l12643"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga361816c96b0d95dd8e93becfd4bf9ec0">12643</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_MASK              0x40000000u</span></div>
<div class="line"><a name="l12644"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga4fd6f7bd7f688d8d7e4f497859e8c23d">12644</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_SHIFT             30u</span></div>
<div class="line"><a name="l12645"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga6b97e4c31ca2511116a0ab541e604578">12645</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_WIDTH             1u</span></div>
<div class="line"><a name="l12646"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga538df58595ec732c08378a0c0be94678">12646</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_SKEW_SHIFT))&amp;S32_SysTick_CALIB_SKEW_MASK)</span></div>
<div class="line"><a name="l12647"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaad8b750dc080a92db345a5b2e92f73e3">12647</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_MASK             0x80000000u</span></div>
<div class="line"><a name="l12648"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga0cc566eb268b52f63aeaa6312ad8d6d6">12648</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_SHIFT            31u</span></div>
<div class="line"><a name="l12649"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga007b747cd2c343406961fe8150d9ad51">12649</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_WIDTH            1u</span></div>
<div class="line"><a name="l12650"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga5e5f754f2078cbd690972535cd9fcd3f">12650</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_NOREF_SHIFT))&amp;S32_SysTick_CALIB_NOREF_MASK)</span></div>
<div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160; <span class="comment">/* end of group S32_SysTick_Register_Masks */</span></div>
<div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160; </div>
<div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160; <span class="comment">/* end of group S32_SysTick_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160; </div>
<div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160; </div>
<div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;<span class="comment">   -- SAI Peripheral Access Layer</span></div>
<div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160; </div>
<div class="line"><a name="l12673"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">12673</a></span>&#160;<span class="preprocessor">#define SAI_TDR_COUNT                            4u</span></div>
<div class="line"><a name="l12674"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#gaeba8ea617f6be01005ce8632e0ddaa9f">12674</a></span>&#160;<span class="preprocessor">#define SAI_TFR_COUNT                            4u</span></div>
<div class="line"><a name="l12675"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga80c0651f963a273ca7ead4752a436d50">12675</a></span>&#160;<span class="preprocessor">#define SAI_RDR_COUNT                            4u</span></div>
<div class="line"><a name="l12676"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga7fc5fd1954fef3e26e0a859c35fe5302">12676</a></span>&#160;<span class="preprocessor">#define SAI_RFR_COUNT                            4u</span></div>
<div class="line"><a name="l12677"></a><span class="lineno">12677</span>&#160; </div>
<div class="line"><a name="l12679"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html">12679</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l12680"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">12680</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_a_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l12681"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a96563b10e1e91f05203f88047408044a">12681</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_a_i___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l12682"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ae25f25d231ebd0797ab668fafc159cb1">12682</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#ae25f25d231ebd0797ab668fafc159cb1">TCSR</a>;                              </div>
<div class="line"><a name="l12683"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ac45e21023c3fd22f6a7217adf594e1cf">12683</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#ac45e21023c3fd22f6a7217adf594e1cf">TCR1</a>;                              </div>
<div class="line"><a name="l12684"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a6f5b1e92ab914ccb0f1b97526680f96c">12684</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a6f5b1e92ab914ccb0f1b97526680f96c">TCR2</a>;                              </div>
<div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#acb3874d5b17f1a69cda183bfb5c19f01">12685</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#acb3874d5b17f1a69cda183bfb5c19f01">TCR3</a>;                              </div>
<div class="line"><a name="l12686"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ab18c2c7b12ad4a466b93d1a13f7ccda6">12686</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#ab18c2c7b12ad4a466b93d1a13f7ccda6">TCR4</a>;                              </div>
<div class="line"><a name="l12687"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a643051e6a1c91721805df0d32f89527c">12687</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a643051e6a1c91721805df0d32f89527c">TCR5</a>;                              </div>
<div class="line"><a name="l12688"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a9dc336a00a2e2dd4f00a25780a78f6f1">12688</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t TDR[<a class="code" href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">SAI_TDR_COUNT</a>];                </div>
<div class="line"><a name="l12689"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a4398e5001fa061061fe95e2ceef7a31a">12689</a></span>&#160;       uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l12690"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a58acef069a323b7aa2c9c9f5df4b8118">12690</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TFR[<a class="code" href="group___s_a_i___peripheral___access___layer.html#gaeba8ea617f6be01005ce8632e0ddaa9f">SAI_TFR_COUNT</a>];                </div>
<div class="line"><a name="l12691"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a751eb9bad252d2a0d98a9d0f0c8ae7d4">12691</a></span>&#160;       uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l12692"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a3e887c5c285e65bbc87c0a23c531aba6">12692</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a3e887c5c285e65bbc87c0a23c531aba6">TMR</a>;                               </div>
<div class="line"><a name="l12693"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a4d58743dc4c7920712e3ffa155b08886">12693</a></span>&#160;       uint8_t RESERVED_2[36];</div>
<div class="line"><a name="l12694"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a4bd87e1ea284e1d076f3578a2baaf46f">12694</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a4bd87e1ea284e1d076f3578a2baaf46f">RCSR</a>;                              </div>
<div class="line"><a name="l12695"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a578197fc638ed6de2a5d613f5990b271">12695</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a578197fc638ed6de2a5d613f5990b271">RCR1</a>;                              </div>
<div class="line"><a name="l12696"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a9560604d875c42e73b93cb4633d13485">12696</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a9560604d875c42e73b93cb4633d13485">RCR2</a>;                              </div>
<div class="line"><a name="l12697"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#af7349cdff6c10c51c1121cb773a4c66f">12697</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#af7349cdff6c10c51c1121cb773a4c66f">RCR3</a>;                              </div>
<div class="line"><a name="l12698"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a2759578aeb0559bb082711fb098cab86">12698</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a2759578aeb0559bb082711fb098cab86">RCR4</a>;                              </div>
<div class="line"><a name="l12699"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ada7710d759d7acf10943abc061455f3d">12699</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#ada7710d759d7acf10943abc061455f3d">RCR5</a>;                              </div>
<div class="line"><a name="l12700"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#acaf745ae215ee4a9df2cf2de9ef72d71">12700</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RDR[<a class="code" href="group___s_a_i___peripheral___access___layer.html#ga80c0651f963a273ca7ead4752a436d50">SAI_RDR_COUNT</a>];                </div>
<div class="line"><a name="l12701"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a60bc672e606a9afd2f1acea711c99ac7">12701</a></span>&#160;       uint8_t RESERVED_3[16];</div>
<div class="line"><a name="l12702"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a2fe8d6729cfbc27d5b0d38a2e83fccb8">12702</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RFR[<a class="code" href="group___s_a_i___peripheral___access___layer.html#ga7fc5fd1954fef3e26e0a859c35fe5302">SAI_RFR_COUNT</a>];                </div>
<div class="line"><a name="l12703"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a942227c181b38371ccaf6ec4e7bc5abc">12703</a></span>&#160;       uint8_t RESERVED_4[16];</div>
<div class="line"><a name="l12704"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#aed92ad6e80b4c577d8f78cb77ac11f4e">12704</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#aed92ad6e80b4c577d8f78cb77ac11f4e">RMR</a>;                               </div>
<div class="line"><a name="l12705"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga3cc3d147d63bc51f5a6da6df4c6f4371">12705</a></span>&#160;} <a class="code" href="struct_s_a_i___type.html">SAI_Type</a>, *<a class="code" href="group___s_a_i___peripheral___access___layer.html#ga3cc3d147d63bc51f5a6da6df4c6f4371">SAI_MemMapPtr</a>;</div>
<div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160; </div>
<div class="line"><a name="l12708"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#gaa9d15802c23b172e4fb1aff1db438195">12708</a></span>&#160;<span class="preprocessor">#define SAI_INSTANCE_COUNT                       (2u)</span></div>
<div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160; </div>
<div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160; </div>
<div class="line"><a name="l12711"></a><span class="lineno">12711</span>&#160;<span class="comment">/* SAI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l12713"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga1b8cded57cd80abbebc001daeaeb56a3">12713</a></span>&#160;<span class="preprocessor">#define SAI0_BASE                                (0x40054000u)</span></div>
<div class="line"><a name="l12715"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#gafbd67abb882f6e02e0eef8c965a93860">12715</a></span>&#160;<span class="preprocessor">#define SAI0                                     ((SAI_Type *)SAI0_BASE)</span></div>
<div class="line"><a name="l12717"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga24c1053b754946b512f9c31123e09d21">12717</a></span>&#160;<span class="preprocessor">#define SAI1_BASE                                (0x40055000u)</span></div>
<div class="line"><a name="l12719"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#gaa878b214698fcf74a3268d07562abbb2">12719</a></span>&#160;<span class="preprocessor">#define SAI1                                     ((SAI_Type *)SAI1_BASE)</span></div>
<div class="line"><a name="l12721"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga2286afee5ba4bb4476574d345f2c9bdf">12721</a></span>&#160;<span class="preprocessor">#define SAI_BASE_ADDRS                           { SAI0_BASE, SAI1_BASE }</span></div>
<div class="line"><a name="l12723"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga053c7fa2b1f2852e53f616d4cbb881d1">12723</a></span>&#160;<span class="preprocessor">#define SAI_BASE_PTRS                            { SAI0, SAI1 }</span></div>
<div class="line"><a name="l12725"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga65d56890c234df91392cdcafb2f7206e">12725</a></span>&#160;<span class="preprocessor">#define SAI_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l12727"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga28f99547627b1218cbdbb188bb41d8e9">12727</a></span>&#160;<span class="preprocessor">#define SAI_RX_IRQS_CH_COUNT                     (1u)</span></div>
<div class="line"><a name="l12729"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga78324027a848926bac133340d3ef9d92">12729</a></span>&#160;<span class="preprocessor">#define SAI_TX_IRQS_CH_COUNT                     (1u)</span></div>
<div class="line"><a name="l12731"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga0439f9ae3594a9c42098b86876178c4c">12731</a></span>&#160;<span class="preprocessor">#define SAI_RX_IRQS                              { SAI0_Rx_IRQn, SAI1_Rx_IRQn }</span></div>
<div class="line"><a name="l12732"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga6d95bfa28d7247005f7d2c86c52d5e98">12732</a></span>&#160;<span class="preprocessor">#define SAI_TX_IRQS                              { SAI0_Tx_IRQn, SAI1_Tx_IRQn }</span></div>
<div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160; </div>
<div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="comment">   -- SAI Register Masks</span></div>
<div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160; </div>
<div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l12744"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga18816b894da371c2b55670480957b592">12744</a></span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l12745"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7cc812fff14e9e34a01f13c8d776baa9">12745</a></span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE_SHIFT                  0u</span></div>
<div class="line"><a name="l12746"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaec88581e8fc6a7fd6a9dcb081908a6a6">12746</a></span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE_WIDTH                  16u</span></div>
<div class="line"><a name="l12747"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8d16c1df6b79839900cee57910b92692">12747</a></span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_VERID_FEATURE_SHIFT))&amp;SAI_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l12748"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9873a67c2afc57819c56b1db2db034ca">12748</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l12749"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabec16dfa1ce306391110dad9c24d671f">12749</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR_SHIFT                    16u</span></div>
<div class="line"><a name="l12750"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga50925ff798b724a0e4865915013028a0">12750</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR_WIDTH                    8u</span></div>
<div class="line"><a name="l12751"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5d15b5cabebd0990b2c83136535f345e">12751</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_VERID_MINOR_SHIFT))&amp;SAI_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l12752"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4f7ab89ecbb1ed1c63005963c63fbf4a">12752</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l12753"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac402f606dd34b82c59c9ef46304b17f5">12753</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR_SHIFT                    24u</span></div>
<div class="line"><a name="l12754"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae33e9b355e1cd66bfc22c9497c86227a">12754</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR_WIDTH                    8u</span></div>
<div class="line"><a name="l12755"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga99aba7c554b2dc0f63aa72e062e73f2c">12755</a></span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_VERID_MAJOR_SHIFT))&amp;SAI_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l12757"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa4a0ae0fafb3af6e282df89ce012420f">12757</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE_MASK                  0xFu</span></div>
<div class="line"><a name="l12758"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga14a2aebae951722122b976e703eaa916">12758</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE_SHIFT                 0u</span></div>
<div class="line"><a name="l12759"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9ce64d6ba6c4efd91b6f60b2f114251e">12759</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE_WIDTH                 4u</span></div>
<div class="line"><a name="l12760"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadb238b9cf7122fec11ea810156663ce2">12760</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_PARAM_DATALINE_SHIFT))&amp;SAI_PARAM_DATALINE_MASK)</span></div>
<div class="line"><a name="l12761"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3e8e2ef6bfc7635e11a50e1e3aa43683">12761</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO_MASK                      0xF00u</span></div>
<div class="line"><a name="l12762"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3264a9c39fc4f7fc67f68f6aab598882">12762</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO_SHIFT                     8u</span></div>
<div class="line"><a name="l12763"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2d188b9a990e526cb1fbdb76176d558a">12763</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO_WIDTH                     4u</span></div>
<div class="line"><a name="l12764"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadbf141b30d3a555a27af097d066e14be">12764</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_PARAM_FIFO_SHIFT))&amp;SAI_PARAM_FIFO_MASK)</span></div>
<div class="line"><a name="l12765"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga293930717a63498b32362cf26fede0f7">12765</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME_MASK                     0xF0000u</span></div>
<div class="line"><a name="l12766"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga72660adeef4a4454af6c15109bc471ed">12766</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME_SHIFT                    16u</span></div>
<div class="line"><a name="l12767"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaceba6c8d9760e7e322c67d5012c06e11">12767</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME_WIDTH                    4u</span></div>
<div class="line"><a name="l12768"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac6594da572efe08a2509cfac3bf3ce8d">12768</a></span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_PARAM_FRAME_SHIFT))&amp;SAI_PARAM_FRAME_MASK)</span></div>
<div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div>
<div class="line"><a name="l12770"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0f924063730135bf2535417410a613db">12770</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE_MASK                       0x1u</span></div>
<div class="line"><a name="l12771"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2f4c4faa6acc93f8baabb1e7339bcd29">12771</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE_SHIFT                      0u</span></div>
<div class="line"><a name="l12772"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga29a8e21b8df9a7c971dcdca831480bdf">12772</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE_WIDTH                      1u</span></div>
<div class="line"><a name="l12773"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2df3b5eb9cb44033c00093d33200d403">12773</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FRDE_SHIFT))&amp;SAI_TCSR_FRDE_MASK)</span></div>
<div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac85e0903eee515f92d8055cc7b060f56">12774</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE_MASK                       0x2u</span></div>
<div class="line"><a name="l12775"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae81559ff804bd7bac92b162d41323e39">12775</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE_SHIFT                      1u</span></div>
<div class="line"><a name="l12776"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga035a14076a5e4d17c48f78fbc97e4890">12776</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE_WIDTH                      1u</span></div>
<div class="line"><a name="l12777"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad39ae40f9f948ac8ef55c4c66616abba">12777</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FWDE_SHIFT))&amp;SAI_TCSR_FWDE_MASK)</span></div>
<div class="line"><a name="l12778"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga31b36a35f2d2ad0af10af1e8ee0b5c82">12778</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE_MASK                       0x100u</span></div>
<div class="line"><a name="l12779"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7f388d33302f3c20f4b07bcaa790a270">12779</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE_SHIFT                      8u</span></div>
<div class="line"><a name="l12780"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabda6ebe167b7612689bc110893f59664">12780</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12781"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad0541cf87f5349fecbf09d6ee6839b18">12781</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FRIE_SHIFT))&amp;SAI_TCSR_FRIE_MASK)</span></div>
<div class="line"><a name="l12782"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafe5377fe87d6a937b342c7f34a4e2a13">12782</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE_MASK                       0x200u</span></div>
<div class="line"><a name="l12783"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2e995e06410969d4c96506d528dc46cf">12783</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE_SHIFT                      9u</span></div>
<div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga43373602134ad0b83705bade6bbdc345">12784</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12785"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga72d2bf2c52e6c89d49800e9258bb0a1e">12785</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FWIE_SHIFT))&amp;SAI_TCSR_FWIE_MASK)</span></div>
<div class="line"><a name="l12786"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5d370da95ab7b6f164ed845ed80fe6a3">12786</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE_MASK                       0x400u</span></div>
<div class="line"><a name="l12787"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga08e3037dfc3faa9afb84a538f48019c4">12787</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE_SHIFT                      10u</span></div>
<div class="line"><a name="l12788"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad6b31e39058ef8efcbd9d7d8cd2327f8">12788</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12789"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7c9f718b51c210cfb665285d69a8ccb4">12789</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FEIE_SHIFT))&amp;SAI_TCSR_FEIE_MASK)</span></div>
<div class="line"><a name="l12790"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga47f1c6238be6befb2116a04e7d499f5a">12790</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE_MASK                       0x800u</span></div>
<div class="line"><a name="l12791"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1e822ce6f6ff0120398a1b46e334c838">12791</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE_SHIFT                      11u</span></div>
<div class="line"><a name="l12792"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac67b74ceaf601f117cbd41f7c1c1b325">12792</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12793"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaabecfd30d0544289bd9cc8c23dfb082f">12793</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_SEIE_SHIFT))&amp;SAI_TCSR_SEIE_MASK)</span></div>
<div class="line"><a name="l12794"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga860a80156d73a131db46b4bc0b79e4df">12794</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE_MASK                       0x1000u</span></div>
<div class="line"><a name="l12795"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf7eaa2a47e4ebb8c3bebe5dfb57da677">12795</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE_SHIFT                      12u</span></div>
<div class="line"><a name="l12796"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7f1bc7f2cde3ad4639ec8bcb0d22db29">12796</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12797"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1983dc8cb0b3e8f40da7c2c973137ad7">12797</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_WSIE_SHIFT))&amp;SAI_TCSR_WSIE_MASK)</span></div>
<div class="line"><a name="l12798"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga486d18176ee6f92b15e9925957cc0fcb">12798</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF_MASK                        0x10000u</span></div>
<div class="line"><a name="l12799"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga60ad06ce01291fb417c065ef2c2ac350">12799</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF_SHIFT                       16u</span></div>
<div class="line"><a name="l12800"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabd28fa1248e85b99d0ba00b1abdc256f">12800</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF_WIDTH                       1u</span></div>
<div class="line"><a name="l12801"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5a93a94e0c2b81c617de2f98f48516a2">12801</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FRF_SHIFT))&amp;SAI_TCSR_FRF_MASK)</span></div>
<div class="line"><a name="l12802"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8d038c6221c41a4f792e37b37ae0d85e">12802</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF_MASK                        0x20000u</span></div>
<div class="line"><a name="l12803"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac9c9b4d14c295271754062e91af73242">12803</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF_SHIFT                       17u</span></div>
<div class="line"><a name="l12804"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga62fb57e8813ea134f1ea6978e49497b7">12804</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF_WIDTH                       1u</span></div>
<div class="line"><a name="l12805"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0fb213500a4ebbb31afec54e6ef76da7">12805</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FWF_SHIFT))&amp;SAI_TCSR_FWF_MASK)</span></div>
<div class="line"><a name="l12806"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae16dc28634b63f5a46b9da896d508ae0">12806</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF_MASK                        0x40000u</span></div>
<div class="line"><a name="l12807"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3c0184f205fe1bb685290cb7c5cbf331">12807</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF_SHIFT                       18u</span></div>
<div class="line"><a name="l12808"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga47ac4c71a08dd7e9dd8335f37048671f">12808</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF_WIDTH                       1u</span></div>
<div class="line"><a name="l12809"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab66f5cc6a68aaac2e4fb194f0ccf71f2">12809</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FEF_SHIFT))&amp;SAI_TCSR_FEF_MASK)</span></div>
<div class="line"><a name="l12810"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga005c1ebbc70c62bf40d136fb9bcb1905">12810</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF_MASK                        0x80000u</span></div>
<div class="line"><a name="l12811"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6e82d293f3ad70e2b95f0dc8e602048f">12811</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF_SHIFT                       19u</span></div>
<div class="line"><a name="l12812"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7cd04f29fa945465980c36a72a1dc9bb">12812</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF_WIDTH                       1u</span></div>
<div class="line"><a name="l12813"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3657912b1157a675393ccbfa767bd34e">12813</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_SEF_SHIFT))&amp;SAI_TCSR_SEF_MASK)</span></div>
<div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga01e9ff4f3e73a788165b6e29234f7015">12814</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF_MASK                        0x100000u</span></div>
<div class="line"><a name="l12815"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9f2f87dbdb0cf22ccc91d5a3f6d2f993">12815</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF_SHIFT                       20u</span></div>
<div class="line"><a name="l12816"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3f51a890ace377fd258333f823afde02">12816</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF_WIDTH                       1u</span></div>
<div class="line"><a name="l12817"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga69c92045d2f2f75e544f3f713672d182">12817</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_WSF_SHIFT))&amp;SAI_TCSR_WSF_MASK)</span></div>
<div class="line"><a name="l12818"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafb92a31417e74a12046c22725a362b84">12818</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SR_MASK                         0x1000000u</span></div>
<div class="line"><a name="l12819"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadf56bd5abcc8218bae6fdbef279966ef">12819</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SR_SHIFT                        24u</span></div>
<div class="line"><a name="l12820"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3f8bc9efdd0601a082c10b851ac953e4">12820</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SR_WIDTH                        1u</span></div>
<div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafb3fb06a2bdb91b33e323b23113ba1bf">12821</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_SR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_SR_SHIFT))&amp;SAI_TCSR_SR_MASK)</span></div>
<div class="line"><a name="l12822"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6f231271178e7885179132b222bb8848">12822</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FR_MASK                         0x2000000u</span></div>
<div class="line"><a name="l12823"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaafa175351ea69313303d8ea082b321b4">12823</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FR_SHIFT                        25u</span></div>
<div class="line"><a name="l12824"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3d7fd0f0cfac19711bbaae74e3d2752b">12824</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FR_WIDTH                        1u</span></div>
<div class="line"><a name="l12825"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga80872737d42a254762040c49620483da">12825</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_FR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FR_SHIFT))&amp;SAI_TCSR_FR_MASK)</span></div>
<div class="line"><a name="l12826"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa7625fbc9dd872462604dd12afecb257">12826</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE_MASK                        0x10000000u</span></div>
<div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga52a0b6cd2d8926d1616f1febedb27458">12827</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE_SHIFT                       28u</span></div>
<div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2acdfbd33a3a56681354f37d4e885ec7">12828</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE_WIDTH                       1u</span></div>
<div class="line"><a name="l12829"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga896354a6d2ac98f1d7f1d1d9b2f2063e">12829</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_BCE_SHIFT))&amp;SAI_TCSR_BCE_MASK)</span></div>
<div class="line"><a name="l12830"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga286655a63dfeace7dc412a795052bd68">12830</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l12831"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6a1fa5b4602b8e41464349cfdba27ba4">12831</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE_SHIFT                      29u</span></div>
<div class="line"><a name="l12832"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae4db1623a8d6416864ed005443d15972">12832</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE_WIDTH                      1u</span></div>
<div class="line"><a name="l12833"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3401223fdef3e80431ef0640680c424f">12833</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_DBGE_SHIFT))&amp;SAI_TCSR_DBGE_MASK)</span></div>
<div class="line"><a name="l12834"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8cb9ac16d2caa8bf59ffefea475bc541">12834</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_TE_MASK                         0x80000000u</span></div>
<div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1e9dc1b3180703b35c073e081ad29159">12835</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_TE_SHIFT                        31u</span></div>
<div class="line"><a name="l12836"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gacd82a2dd3e7f42e6d2f914f235332cd2">12836</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_TE_WIDTH                        1u</span></div>
<div class="line"><a name="l12837"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadb9238521765efd12f7d984c2122a61d">12837</a></span>&#160;<span class="preprocessor">#define SAI_TCSR_TE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_TE_SHIFT))&amp;SAI_TCSR_TE_MASK)</span></div>
<div class="line"><a name="l12838"></a><span class="lineno">12838</span>&#160;<span class="comment">/* TCR1 Bit Fields */</span></div>
<div class="line"><a name="l12839"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab7200d42dec959736e8f6c68309b4b5c">12839</a></span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW_MASK                        0x7u</span></div>
<div class="line"><a name="l12840"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8a4debc8b1ef68581a0408b4c06e52f9">12840</a></span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW_SHIFT                       0u</span></div>
<div class="line"><a name="l12841"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadc7a9a55f31ba3dd8790498ac40c192e">12841</a></span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW_WIDTH                       3u</span></div>
<div class="line"><a name="l12842"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaef55b2fbd532115d95a85862ecd680a0">12842</a></span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR1_TFW_SHIFT))&amp;SAI_TCR1_TFW_MASK)</span></div>
<div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;<span class="comment">/* TCR2 Bit Fields */</span></div>
<div class="line"><a name="l12844"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab0acb45c7434adbb18a5ec147c05cf07">12844</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV_MASK                        0xFFu</span></div>
<div class="line"><a name="l12845"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga87cb5c87f96c0cb4e372a42c1748ba68">12845</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV_SHIFT                       0u</span></div>
<div class="line"><a name="l12846"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5cff9040bec070ab1af51e11c41a4b04">12846</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV_WIDTH                       8u</span></div>
<div class="line"><a name="l12847"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac0b918d96560f4ca2e136547496cab38">12847</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_DIV_SHIFT))&amp;SAI_TCR2_DIV_MASK)</span></div>
<div class="line"><a name="l12848"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga55b0f1bffd5ebb62590a12aaad9d555f">12848</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD_MASK                        0x1000000u</span></div>
<div class="line"><a name="l12849"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaee1e9eb74c561ce113a2d8e492ba3ef8">12849</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD_SHIFT                       24u</span></div>
<div class="line"><a name="l12850"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7c4f18181af30ef9303e554f28ae1b4a">12850</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD_WIDTH                       1u</span></div>
<div class="line"><a name="l12851"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadd87a82d34fe4c75340ca1a9e7086c56">12851</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_BCD_SHIFT))&amp;SAI_TCR2_BCD_MASK)</span></div>
<div class="line"><a name="l12852"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga87946fb9afefe4cdfaadc82d6f5e0fe3">12852</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP_MASK                        0x2000000u</span></div>
<div class="line"><a name="l12853"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga191cde215708a2cd46ddcda6dd2e7e44">12853</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP_SHIFT                       25u</span></div>
<div class="line"><a name="l12854"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga45f9a474a80fd0e4808b755476c2fe40">12854</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP_WIDTH                       1u</span></div>
<div class="line"><a name="l12855"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4a200564c91d618eafa6e09ab91e0e3d">12855</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_BCP_SHIFT))&amp;SAI_TCR2_BCP_MASK)</span></div>
<div class="line"><a name="l12856"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9c9cbafb18e049212e2158c9c379e99e">12856</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL_MASK                       0xC000000u</span></div>
<div class="line"><a name="l12857"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab942ee15d4be95579a70f7abf45f33d4">12857</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL_SHIFT                      26u</span></div>
<div class="line"><a name="l12858"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9a829ca6078c0bd7129962b609787589">12858</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l12859"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5489f07cdd2d9bcfc965c7e1e40c177a">12859</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_MSEL_SHIFT))&amp;SAI_TCR2_MSEL_MASK)</span></div>
<div class="line"><a name="l12860"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga12a6773c34511ef571b1b19cd6ea371d">12860</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI_MASK                        0x10000000u</span></div>
<div class="line"><a name="l12861"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga68aa226c6cc9735b3286a627c3a388de">12861</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI_SHIFT                       28u</span></div>
<div class="line"><a name="l12862"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0d275ed0b98f7ba95ac09f518a9ef07d">12862</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI_WIDTH                       1u</span></div>
<div class="line"><a name="l12863"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad7643b9311588f4f20c17a84f67c1725">12863</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_BCI_SHIFT))&amp;SAI_TCR2_BCI_MASK)</span></div>
<div class="line"><a name="l12864"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga823b6de185f17e9c43890399cedeb84c">12864</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l12865"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5465a2529a209d85ec163cbf27a78b5d">12865</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC_SHIFT                      30u</span></div>
<div class="line"><a name="l12866"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1144870cd7dfd5c1d4ca0726f2701667">12866</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC_WIDTH                      2u</span></div>
<div class="line"><a name="l12867"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad311ac9cca80ab1919da752c51e3c85a">12867</a></span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_SYNC_SHIFT))&amp;SAI_TCR2_SYNC_MASK)</span></div>
<div class="line"><a name="l12868"></a><span class="lineno">12868</span>&#160;<span class="comment">/* TCR3 Bit Fields */</span></div>
<div class="line"><a name="l12869"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7038c00db71721bc71c5398f7100690e">12869</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL_MASK                       0xFu</span></div>
<div class="line"><a name="l12870"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4cd0db3348984f169fe9f7e72a0289dc">12870</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL_SHIFT                      0u</span></div>
<div class="line"><a name="l12871"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga45013ed46bb95747f6dfcff1e0ebab19">12871</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL_WIDTH                      4u</span></div>
<div class="line"><a name="l12872"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4ff5f36c53af1d3b143dc17a2bf8159b">12872</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR3_WDFL_SHIFT))&amp;SAI_TCR3_WDFL_MASK)</span></div>
<div class="line"><a name="l12873"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8fbb3833ab442b89c295fd47d88352f9">12873</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE_MASK                        0xF0000u</span></div>
<div class="line"><a name="l12874"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga56b02be2ed21d3effc1592db7b1e339f">12874</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE_SHIFT                       16u</span></div>
<div class="line"><a name="l12875"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga297ee8f5edf65f9d65ceb5c2844fa93c">12875</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE_WIDTH                       4u</span></div>
<div class="line"><a name="l12876"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga57674454a72c5c90174337c5ac01b091">12876</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR3_TCE_SHIFT))&amp;SAI_TCR3_TCE_MASK)</span></div>
<div class="line"><a name="l12877"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab22fbeb55f341a0f473a81eb8dcf906d">12877</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR_MASK                        0xF000000u</span></div>
<div class="line"><a name="l12878"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab6eff1a0d275ac536c7d75d31a837193">12878</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR_SHIFT                       24u</span></div>
<div class="line"><a name="l12879"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac6caac0743dab06ef48ade0f07cecc8c">12879</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR_WIDTH                       4u</span></div>
<div class="line"><a name="l12880"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac3d375b865ee8d1e7648b182e6c49462">12880</a></span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR3_CFR_SHIFT))&amp;SAI_TCR3_CFR_MASK)</span></div>
<div class="line"><a name="l12881"></a><span class="lineno">12881</span>&#160;<span class="comment">/* TCR4 Bit Fields */</span></div>
<div class="line"><a name="l12882"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1e7e4172f330ded0fadc9c1328a8abf7">12882</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD_MASK                        0x1u</span></div>
<div class="line"><a name="l12883"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa42e98d14af8510ff0ce95fbe8f43369">12883</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD_SHIFT                       0u</span></div>
<div class="line"><a name="l12884"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga29732ffe39591b465bdce9b52e251f4b">12884</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD_WIDTH                       1u</span></div>
<div class="line"><a name="l12885"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7db052872ec1e509c625014f70f2cfa4">12885</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FSD_SHIFT))&amp;SAI_TCR4_FSD_MASK)</span></div>
<div class="line"><a name="l12886"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4903e3d5736ee6828498b5f44afa0eff">12886</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP_MASK                        0x2u</span></div>
<div class="line"><a name="l12887"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4937a1808f371215dd581b14d45646a3">12887</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP_SHIFT                       1u</span></div>
<div class="line"><a name="l12888"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaad95ea37b3c58b0f3de54e000efb5b2f">12888</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP_WIDTH                       1u</span></div>
<div class="line"><a name="l12889"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0febc663bd776263197c043d7c6468db">12889</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FSP_SHIFT))&amp;SAI_TCR4_FSP_MASK)</span></div>
<div class="line"><a name="l12890"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5085282bf7faa9220cdcc14576b45dd9">12890</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM_MASK                      0x4u</span></div>
<div class="line"><a name="l12891"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3249c450394655d69564cdd94a2eeca9">12891</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM_SHIFT                     2u</span></div>
<div class="line"><a name="l12892"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac7f8fe83865668f20d3d549c280280c6">12892</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM_WIDTH                     1u</span></div>
<div class="line"><a name="l12893"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaeebabbb33ff44679713f64dd39c77220">12893</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_ONDEM_SHIFT))&amp;SAI_TCR4_ONDEM_MASK)</span></div>
<div class="line"><a name="l12894"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4a77822e21b70911b8395239276d3e8f">12894</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE_MASK                        0x8u</span></div>
<div class="line"><a name="l12895"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3ce389e7d836f78df96073da74e3448a">12895</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE_SHIFT                       3u</span></div>
<div class="line"><a name="l12896"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga484fea4b9f13f4f6dfce7a293e211834">12896</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE_WIDTH                       1u</span></div>
<div class="line"><a name="l12897"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad15187debbb101b377ecd8749a501032">12897</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FSE_SHIFT))&amp;SAI_TCR4_FSE_MASK)</span></div>
<div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaecb3ef6ddb20c6afb20a19c029892ad6">12898</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_MF_MASK                         0x10u</span></div>
<div class="line"><a name="l12899"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaec18a70057b05d80ee9531de5b398286">12899</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_MF_SHIFT                        4u</span></div>
<div class="line"><a name="l12900"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga03e6b96ea28a54f883ff3e0c6b40f4e7">12900</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_MF_WIDTH                        1u</span></div>
<div class="line"><a name="l12901"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8003a9a3222299622cb51679fd639d2b">12901</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_MF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_MF_SHIFT))&amp;SAI_TCR4_MF_MASK)</span></div>
<div class="line"><a name="l12902"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga090ea426cb5b3f84b1b1c21a4b9c9c99">12902</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD_MASK                      0x20u</span></div>
<div class="line"><a name="l12903"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8b2cfe6a84e91e4be9d9170eb2afc51f">12903</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD_SHIFT                     5u</span></div>
<div class="line"><a name="l12904"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaecb625b3cc64bf5aea3b254d2739f7ce">12904</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD_WIDTH                     1u</span></div>
<div class="line"><a name="l12905"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaaccdd537bfd66018420007f8789b05fd">12905</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_CHMOD_SHIFT))&amp;SAI_TCR4_CHMOD_MASK)</span></div>
<div class="line"><a name="l12906"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga713e4437a4f6a08d9141396c84858e26">12906</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD_MASK                       0x1F00u</span></div>
<div class="line"><a name="l12907"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1dd15568249a208b3fd9673517bc605b">12907</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD_SHIFT                      8u</span></div>
<div class="line"><a name="l12908"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga100adfed742b6406ff0887bd5df0d3e7">12908</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD_WIDTH                      5u</span></div>
<div class="line"><a name="l12909"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaac80bb9012f4e2416ef11fb064fd404d">12909</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_SYWD_SHIFT))&amp;SAI_TCR4_SYWD_MASK)</span></div>
<div class="line"><a name="l12910"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga799479dc69167f0dd1447e6cfe9411d6">12910</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ_MASK                       0xF0000u</span></div>
<div class="line"><a name="l12911"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8497c43e86841870875446962ca38a89">12911</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ_SHIFT                      16u</span></div>
<div class="line"><a name="l12912"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2e19de95d1876d0f38e6ef79cfa3444b">12912</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ_WIDTH                      4u</span></div>
<div class="line"><a name="l12913"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga593faf9af6f0999d4759d95865250e70">12913</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FRSZ_SHIFT))&amp;SAI_TCR4_FRSZ_MASK)</span></div>
<div class="line"><a name="l12914"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac309d8a02a92706e7f77c9d618704033">12914</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK_MASK                      0x3000000u</span></div>
<div class="line"><a name="l12915"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5dfac753aa861927e8d684b4a875be24">12915</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK_SHIFT                     24u</span></div>
<div class="line"><a name="l12916"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga338a440ba572ca2741163490c8758c11">12916</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK_WIDTH                     2u</span></div>
<div class="line"><a name="l12917"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga63e0af324013078beb219af4b7f1c23b">12917</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FPACK_SHIFT))&amp;SAI_TCR4_FPACK_MASK)</span></div>
<div class="line"><a name="l12918"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6544682958a10a8c9ee8b6e7a30f148f">12918</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB_MASK                      0xC000000u</span></div>
<div class="line"><a name="l12919"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaaa709a574f04ac62e9706346d8b8f928">12919</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB_SHIFT                     26u</span></div>
<div class="line"><a name="l12920"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0adc855ac81aede767a2ebebee59bd88">12920</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB_WIDTH                     2u</span></div>
<div class="line"><a name="l12921"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3f50eadbd529191fd15687fac6527cfc">12921</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FCOMB_SHIFT))&amp;SAI_TCR4_FCOMB_MASK)</span></div>
<div class="line"><a name="l12922"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7977c519c9f48c400f51c8bd1369059e">12922</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT_MASK                      0x10000000u</span></div>
<div class="line"><a name="l12923"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaceed014472a3c250145fa3d40bdab01f">12923</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT_SHIFT                     28u</span></div>
<div class="line"><a name="l12924"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9fbf51667a90c26f0dbdb8e769fcc0ca">12924</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT_WIDTH                     1u</span></div>
<div class="line"><a name="l12925"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga02bb5abf709d94b18737dff90059ba0c">12925</a></span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FCONT_SHIFT))&amp;SAI_TCR4_FCONT_MASK)</span></div>
<div class="line"><a name="l12926"></a><span class="lineno">12926</span>&#160;<span class="comment">/* TCR5 Bit Fields */</span></div>
<div class="line"><a name="l12927"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0837ee41ef456fc50a5774078d5e3f09">12927</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT_MASK                        0x1F00u</span></div>
<div class="line"><a name="l12928"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6199b61ead427ebd2be1d38f6046a6f1">12928</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT_SHIFT                       8u</span></div>
<div class="line"><a name="l12929"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa7045faa0586e4a65ea14307b26a2360">12929</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT_WIDTH                       5u</span></div>
<div class="line"><a name="l12930"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae4fc8f383fc4e4415d4410ab29b24a9b">12930</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR5_FBT_SHIFT))&amp;SAI_TCR5_FBT_MASK)</span></div>
<div class="line"><a name="l12931"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8352751abcf11b3568da0880cd74e5c7">12931</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l12932"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga30422ff2986b98a410d9cae40f4c3e80">12932</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W_SHIFT                       16u</span></div>
<div class="line"><a name="l12933"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac1c6013f8d0859db49e843cd74b9b3d6">12933</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W_WIDTH                       5u</span></div>
<div class="line"><a name="l12934"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae489d456e85dde051a0ecaac5e068625">12934</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR5_W0W_SHIFT))&amp;SAI_TCR5_W0W_MASK)</span></div>
<div class="line"><a name="l12935"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac500f51f4e72c095e096cff3a1170f3e">12935</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW_MASK                        0x1F000000u</span></div>
<div class="line"><a name="l12936"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5dd5b84efcf19c7bd07569e00091c581">12936</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW_SHIFT                       24u</span></div>
<div class="line"><a name="l12937"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa2c2025897c863ff80709ed89ce9e85d">12937</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW_WIDTH                       5u</span></div>
<div class="line"><a name="l12938"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9ed0cc2159ba84b2bb039cf552fc9f7d">12938</a></span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR5_WNW_SHIFT))&amp;SAI_TCR5_WNW_MASK)</span></div>
<div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div>
<div class="line"><a name="l12940"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga527b3578cd0f4ef688ec6281f00e70e4">12940</a></span>&#160;<span class="preprocessor">#define SAI_TDR_TDR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l12941"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9e2585a030ee12d5a89f8eff0a446176">12941</a></span>&#160;<span class="preprocessor">#define SAI_TDR_TDR_SHIFT                        0u</span></div>
<div class="line"><a name="l12942"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga97e26c2087a3a1e6bab44757c56cd591">12942</a></span>&#160;<span class="preprocessor">#define SAI_TDR_TDR_WIDTH                        32u</span></div>
<div class="line"><a name="l12943"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga96399e7ccb22b91db3e8c3e3cd1f7171">12943</a></span>&#160;<span class="preprocessor">#define SAI_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TDR_TDR_SHIFT))&amp;SAI_TDR_TDR_MASK)</span></div>
<div class="line"><a name="l12944"></a><span class="lineno">12944</span>&#160;<span class="comment">/* TFR Bit Fields */</span></div>
<div class="line"><a name="l12945"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae0583bfc8efaa8f28892687a5c8482a3">12945</a></span>&#160;<span class="preprocessor">#define SAI_TFR_RFP_MASK                         0xFu</span></div>
<div class="line"><a name="l12946"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab458b8dc62290261e5fa12f386a5bf4b">12946</a></span>&#160;<span class="preprocessor">#define SAI_TFR_RFP_SHIFT                        0u</span></div>
<div class="line"><a name="l12947"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad05156b2f5d81a619738030a10f2f540">12947</a></span>&#160;<span class="preprocessor">#define SAI_TFR_RFP_WIDTH                        4u</span></div>
<div class="line"><a name="l12948"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac089c7ead6b736ad560d1363ad1558b6">12948</a></span>&#160;<span class="preprocessor">#define SAI_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TFR_RFP_SHIFT))&amp;SAI_TFR_RFP_MASK)</span></div>
<div class="line"><a name="l12949"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga244611c99fb0c60fdf0e4b4ccbc31e27">12949</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WFP_MASK                         0xF0000u</span></div>
<div class="line"><a name="l12950"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5ff6d5c1e69a4d0418d15253ac615983">12950</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WFP_SHIFT                        16u</span></div>
<div class="line"><a name="l12951"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0c0c4e1bba7659dd0a08c03085350381">12951</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WFP_WIDTH                        4u</span></div>
<div class="line"><a name="l12952"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga68f716100ed471f857e61b2db24258b3">12952</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TFR_WFP_SHIFT))&amp;SAI_TFR_WFP_MASK)</span></div>
<div class="line"><a name="l12953"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4710c33471c76da04da283d62c0d3836">12953</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WCP_MASK                         0x80000000u</span></div>
<div class="line"><a name="l12954"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0980d685fbb2ff09ede9df777fec3ba5">12954</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WCP_SHIFT                        31u</span></div>
<div class="line"><a name="l12955"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafc02dd061d86abeb3d7d70bf739a87c7">12955</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WCP_WIDTH                        1u</span></div>
<div class="line"><a name="l12956"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0282e1486e68021311e0169b13bc8692">12956</a></span>&#160;<span class="preprocessor">#define SAI_TFR_WCP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TFR_WCP_SHIFT))&amp;SAI_TFR_WCP_MASK)</span></div>
<div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;<span class="comment">/* TMR Bit Fields */</span></div>
<div class="line"><a name="l12958"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9797ee60bb2c2204b29d481015858cd6">12958</a></span>&#160;<span class="preprocessor">#define SAI_TMR_TWM_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l12959"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad66f1a3e72dbbf0d11335b1cff4d7cc0">12959</a></span>&#160;<span class="preprocessor">#define SAI_TMR_TWM_SHIFT                        0u</span></div>
<div class="line"><a name="l12960"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9c62f84150fa6571eba5daa56f98b307">12960</a></span>&#160;<span class="preprocessor">#define SAI_TMR_TWM_WIDTH                        16u</span></div>
<div class="line"><a name="l12961"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafa4d73395e51fadb595dc567fff6c723">12961</a></span>&#160;<span class="preprocessor">#define SAI_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TMR_TWM_SHIFT))&amp;SAI_TMR_TWM_MASK)</span></div>
<div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;<span class="comment">/* RCSR Bit Fields */</span></div>
<div class="line"><a name="l12963"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga27158989fdb1f7963068d4121e94c2b8">12963</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE_MASK                       0x1u</span></div>
<div class="line"><a name="l12964"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaeeeff1fa6d84c5095edd5ea2814bddc0">12964</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE_SHIFT                      0u</span></div>
<div class="line"><a name="l12965"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga780a9fd43b21a72c52775bddc30a51be">12965</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE_WIDTH                      1u</span></div>
<div class="line"><a name="l12966"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaab5e3a9a5f019bcfa0daab259777621e">12966</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FRDE_SHIFT))&amp;SAI_RCSR_FRDE_MASK)</span></div>
<div class="line"><a name="l12967"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gacc77f366fd4ddd4d62748153cac54513">12967</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE_MASK                       0x2u</span></div>
<div class="line"><a name="l12968"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2bb87fba7a7bb85175c85865dd5f3272">12968</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE_SHIFT                      1u</span></div>
<div class="line"><a name="l12969"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga948d3a664185ab62ac09fd3a484515c1">12969</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE_WIDTH                      1u</span></div>
<div class="line"><a name="l12970"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac800d90656db1ee6c05fccf2357f313c">12970</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FWDE_SHIFT))&amp;SAI_RCSR_FWDE_MASK)</span></div>
<div class="line"><a name="l12971"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga37186b33e8a29386d9a9a7ae402de0e7">12971</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE_MASK                       0x100u</span></div>
<div class="line"><a name="l12972"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga21fcbd9a820ca428c853a8c9017a6154">12972</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE_SHIFT                      8u</span></div>
<div class="line"><a name="l12973"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0e676f27a8fc13b4b0c66ce19648d4bb">12973</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12974"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf7f2e6e2384a950eb6cc47345c40144e">12974</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FRIE_SHIFT))&amp;SAI_RCSR_FRIE_MASK)</span></div>
<div class="line"><a name="l12975"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaba1ae1608b56252e8c311776ac2c1e79">12975</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE_MASK                       0x200u</span></div>
<div class="line"><a name="l12976"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7467be18c6b93fdca5261b302c4bd010">12976</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE_SHIFT                      9u</span></div>
<div class="line"><a name="l12977"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga97c18d2a281962d23e09ccd6a4a2fdc8">12977</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12978"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga156c3ac7de9cce30dc4c35def3b74cc9">12978</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FWIE_SHIFT))&amp;SAI_RCSR_FWIE_MASK)</span></div>
<div class="line"><a name="l12979"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf9b543535b026e186e1ad88ec5eeda7e">12979</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE_MASK                       0x400u</span></div>
<div class="line"><a name="l12980"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadfd7c7fdc73367459449bb11eb15595f">12980</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE_SHIFT                      10u</span></div>
<div class="line"><a name="l12981"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9379d13fe86862e17f5de7c00af5dc03">12981</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12982"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2da51fa4101f9df9260d2284d135ae1b">12982</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FEIE_SHIFT))&amp;SAI_RCSR_FEIE_MASK)</span></div>
<div class="line"><a name="l12983"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga504cf25aba902265c14a89c9ae59980c">12983</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE_MASK                       0x800u</span></div>
<div class="line"><a name="l12984"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabd85cbf13baa2e6ca1000bc96c010116">12984</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE_SHIFT                      11u</span></div>
<div class="line"><a name="l12985"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga47e1e1684388645f850d01f3b5046c6c">12985</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12986"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8e7b95811b359389e14df280d5a336d4">12986</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_SEIE_SHIFT))&amp;SAI_RCSR_SEIE_MASK)</span></div>
<div class="line"><a name="l12987"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga595f2f3e05a1ccd9b4cb97ecc7ee9785">12987</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE_MASK                       0x1000u</span></div>
<div class="line"><a name="l12988"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae5597cbf6fb6aff769566d540c33f895">12988</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE_SHIFT                      12u</span></div>
<div class="line"><a name="l12989"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4c6e31a2ea1c69f49d7d5da773c4f459">12989</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE_WIDTH                      1u</span></div>
<div class="line"><a name="l12990"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga200472137b5114ae875f2dd4147e3de3">12990</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_WSIE_SHIFT))&amp;SAI_RCSR_WSIE_MASK)</span></div>
<div class="line"><a name="l12991"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6bace93f405e72a533f63b4687bbe52e">12991</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF_MASK                        0x10000u</span></div>
<div class="line"><a name="l12992"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4275f6059bdc9aab152d5148121d9dee">12992</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF_SHIFT                       16u</span></div>
<div class="line"><a name="l12993"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab8d41705c783dd1e566266cdd3da36d7">12993</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF_WIDTH                       1u</span></div>
<div class="line"><a name="l12994"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga04378e455b08678ce5ad97c98d06371b">12994</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FRF_SHIFT))&amp;SAI_RCSR_FRF_MASK)</span></div>
<div class="line"><a name="l12995"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4f96d6f2835c5826ea670b1aecf971d7">12995</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF_MASK                        0x20000u</span></div>
<div class="line"><a name="l12996"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa57238e1c4de6e54746a2db353257210">12996</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF_SHIFT                       17u</span></div>
<div class="line"><a name="l12997"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4890057acffdae0cb204bc4a5ec71f55">12997</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF_WIDTH                       1u</span></div>
<div class="line"><a name="l12998"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga163aa3640add9c51a2329d9fcfe610c5">12998</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FWF_SHIFT))&amp;SAI_RCSR_FWF_MASK)</span></div>
<div class="line"><a name="l12999"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0aba63f65ac2527b4ddc6341c1d95ff3">12999</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF_MASK                        0x40000u</span></div>
<div class="line"><a name="l13000"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga720f120eda80cc80726d1bbf3f1fe572">13000</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF_SHIFT                       18u</span></div>
<div class="line"><a name="l13001"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga97a4cb23bfed33bc75919bfef5c2a7d4">13001</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF_WIDTH                       1u</span></div>
<div class="line"><a name="l13002"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga17ff501232f0d085e906867f4a07abff">13002</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FEF_SHIFT))&amp;SAI_RCSR_FEF_MASK)</span></div>
<div class="line"><a name="l13003"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga83b11eeadc40febdfbd9387bea15fca1">13003</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF_MASK                        0x80000u</span></div>
<div class="line"><a name="l13004"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaff43967278a118e0ffe5e896047a37f0">13004</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF_SHIFT                       19u</span></div>
<div class="line"><a name="l13005"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac51722152a86f331e38796cf9ed7060d">13005</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF_WIDTH                       1u</span></div>
<div class="line"><a name="l13006"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaaeb42ce07e2fff77ee5fa1611ebe481e">13006</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_SEF_SHIFT))&amp;SAI_RCSR_SEF_MASK)</span></div>
<div class="line"><a name="l13007"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaef76ce08bbad2ced98c8c259cfc314c6">13007</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF_MASK                        0x100000u</span></div>
<div class="line"><a name="l13008"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac3a44893f0b0b931b315fb66c856169e">13008</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF_SHIFT                       20u</span></div>
<div class="line"><a name="l13009"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga17c6ae41194a7953dd0fd1491619265c">13009</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF_WIDTH                       1u</span></div>
<div class="line"><a name="l13010"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa904c1f1e7356e49d61a1a82c930d64d">13010</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_WSF_SHIFT))&amp;SAI_RCSR_WSF_MASK)</span></div>
<div class="line"><a name="l13011"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga52b735445a2ef5823bd252efea81bfd1">13011</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SR_MASK                         0x1000000u</span></div>
<div class="line"><a name="l13012"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga739eca5e552372ba742fef435575016a">13012</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SR_SHIFT                        24u</span></div>
<div class="line"><a name="l13013"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga753b825266938303267b53fecd047baa">13013</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SR_WIDTH                        1u</span></div>
<div class="line"><a name="l13014"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8eaebc7ad54172d203e55ab06ddc30d0">13014</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_SR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_SR_SHIFT))&amp;SAI_RCSR_SR_MASK)</span></div>
<div class="line"><a name="l13015"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1c4b8422276722e5fcbd333adaa8d03a">13015</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FR_MASK                         0x2000000u</span></div>
<div class="line"><a name="l13016"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf61effee1b3c2485ba33b986c0da7b28">13016</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FR_SHIFT                        25u</span></div>
<div class="line"><a name="l13017"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa68b4315dd2de1453f90585f6466cc78">13017</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FR_WIDTH                        1u</span></div>
<div class="line"><a name="l13018"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6d457376c8916dc3f6f26e3631b81bde">13018</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_FR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FR_SHIFT))&amp;SAI_RCSR_FR_MASK)</span></div>
<div class="line"><a name="l13019"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga748f3eba037c20785953f0e2815eeb9b">13019</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE_MASK                        0x10000000u</span></div>
<div class="line"><a name="l13020"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga59c52dc8f796a86256120f60c7d7a364">13020</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE_SHIFT                       28u</span></div>
<div class="line"><a name="l13021"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8874f8c81378d0698777e9dfff59bd12">13021</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE_WIDTH                       1u</span></div>
<div class="line"><a name="l13022"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga179f91348a4a299f92e82c8f3f913df0">13022</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_BCE_SHIFT))&amp;SAI_RCSR_BCE_MASK)</span></div>
<div class="line"><a name="l13023"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad5932f9494eb0522b5a19c60b30e46dc">13023</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l13024"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadb78d637725a0ce80ca40f54bed4ba59">13024</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE_SHIFT                      29u</span></div>
<div class="line"><a name="l13025"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac0fc3950afbc3f8f28ffbb2a8275222a">13025</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE_WIDTH                      1u</span></div>
<div class="line"><a name="l13026"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaebed175ab27f24efa53f6911db6a548c">13026</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_DBGE_SHIFT))&amp;SAI_RCSR_DBGE_MASK)</span></div>
<div class="line"><a name="l13027"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga13fd18d181bfdcf7254b9f1f0bcde8e0">13027</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_RE_MASK                         0x80000000u</span></div>
<div class="line"><a name="l13028"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga65f90ecc340c5c6281f9903b1f0fe2d4">13028</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_RE_SHIFT                        31u</span></div>
<div class="line"><a name="l13029"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8617d078755c21097853e82f11ac868f">13029</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_RE_WIDTH                        1u</span></div>
<div class="line"><a name="l13030"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad44fadb7ae1cd7e72d3f59d0f30fc958">13030</a></span>&#160;<span class="preprocessor">#define SAI_RCSR_RE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_RE_SHIFT))&amp;SAI_RCSR_RE_MASK)</span></div>
<div class="line"><a name="l13031"></a><span class="lineno">13031</span>&#160;<span class="comment">/* RCR1 Bit Fields */</span></div>
<div class="line"><a name="l13032"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga77d9904433b30de6e0f36c4f0e65848b">13032</a></span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW_MASK                        0x7u</span></div>
<div class="line"><a name="l13033"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga708e24923611fdae4b5f9caca96ec37e">13033</a></span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW_SHIFT                       0u</span></div>
<div class="line"><a name="l13034"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaef3e5113a2a2653b965cd29c741ca861">13034</a></span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW_WIDTH                       3u</span></div>
<div class="line"><a name="l13035"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf9266674247a673f56b62ad1a8c4444b">13035</a></span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR1_RFW_SHIFT))&amp;SAI_RCR1_RFW_MASK)</span></div>
<div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;<span class="comment">/* RCR2 Bit Fields */</span></div>
<div class="line"><a name="l13037"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf2ea654d28530cc3651fa995248c763b">13037</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV_MASK                        0xFFu</span></div>
<div class="line"><a name="l13038"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga869b0e014b3140a5749cb0035f72a33d">13038</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV_SHIFT                       0u</span></div>
<div class="line"><a name="l13039"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab0e7d9aef5f70b2cb417539708cbe5d2">13039</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV_WIDTH                       8u</span></div>
<div class="line"><a name="l13040"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab81900f08e1007abe10ae2e191ac2353">13040</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_DIV_SHIFT))&amp;SAI_RCR2_DIV_MASK)</span></div>
<div class="line"><a name="l13041"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadcba7cdb7a5ca845cdb8525adc3a506e">13041</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD_MASK                        0x1000000u</span></div>
<div class="line"><a name="l13042"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga51c85eda4381fb8d99b70efba2eba157">13042</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD_SHIFT                       24u</span></div>
<div class="line"><a name="l13043"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaed5f91e834c17bc989d316be9c23723e">13043</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD_WIDTH                       1u</span></div>
<div class="line"><a name="l13044"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga794d1bf8fe01b6755fd830c39b3613a4">13044</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_BCD_SHIFT))&amp;SAI_RCR2_BCD_MASK)</span></div>
<div class="line"><a name="l13045"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae7c0a8c7465a7d523c00ed25dcfee302">13045</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP_MASK                        0x2000000u</span></div>
<div class="line"><a name="l13046"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gacafa5fdb140d0d9bf14b796eccb6d43c">13046</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP_SHIFT                       25u</span></div>
<div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga40839f0a0f44d2ec8d24eed8cb530b3f">13047</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP_WIDTH                       1u</span></div>
<div class="line"><a name="l13048"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac49089a7aa5c6d9c4033585c4e451c23">13048</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_BCP_SHIFT))&amp;SAI_RCR2_BCP_MASK)</span></div>
<div class="line"><a name="l13049"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad5e363a7e93006ef32fb9dc64a322b93">13049</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL_MASK                       0xC000000u</span></div>
<div class="line"><a name="l13050"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaea2578f874c4ce45ab1e55c1f85aa00a">13050</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL_SHIFT                      26u</span></div>
<div class="line"><a name="l13051"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga05cfdfc173310ab640a6213e1563561b">13051</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l13052"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1c90e1d124d3c1f704c26b133c25b42a">13052</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_MSEL_SHIFT))&amp;SAI_RCR2_MSEL_MASK)</span></div>
<div class="line"><a name="l13053"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga11a66dd746cef4df4ace49a1f5f46c53">13053</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI_MASK                        0x10000000u</span></div>
<div class="line"><a name="l13054"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafa727e487d0020de73b5d756b1b36ad9">13054</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI_SHIFT                       28u</span></div>
<div class="line"><a name="l13055"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga28d6555c7b06dd19e7301d745e7c7d7b">13055</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI_WIDTH                       1u</span></div>
<div class="line"><a name="l13056"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga22feb92ca4229226de452419d3b0688b">13056</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_BCI_SHIFT))&amp;SAI_RCR2_BCI_MASK)</span></div>
<div class="line"><a name="l13057"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga24b07aade207d205c85cf9bc65b82eb3">13057</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l13058"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga36619a9157242b84c946c02a162f8fe0">13058</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC_SHIFT                      30u</span></div>
<div class="line"><a name="l13059"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7d46c6444f057cca25cae93e83ad7bbd">13059</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC_WIDTH                      2u</span></div>
<div class="line"><a name="l13060"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabd7cda4236101e17a46602e19e33cdf7">13060</a></span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_SYNC_SHIFT))&amp;SAI_RCR2_SYNC_MASK)</span></div>
<div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;<span class="comment">/* RCR3 Bit Fields */</span></div>
<div class="line"><a name="l13062"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga523598b156a76a1b54a2d05d4c7bdad3">13062</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL_MASK                       0xFu</span></div>
<div class="line"><a name="l13063"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac0943c452b699185b84033cb3ef68fcf">13063</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL_SHIFT                      0u</span></div>
<div class="line"><a name="l13064"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga05f7aa3af559816581022ec0b2689e62">13064</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL_WIDTH                      4u</span></div>
<div class="line"><a name="l13065"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga440e3de5b0c648a9ce919e223c0d96db">13065</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR3_WDFL_SHIFT))&amp;SAI_RCR3_WDFL_MASK)</span></div>
<div class="line"><a name="l13066"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3903a5ab0964f0d4b7a45327d7380c92">13066</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE_MASK                        0xF0000u</span></div>
<div class="line"><a name="l13067"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8a989794bd4ec73179f8871ba0dc4409">13067</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE_SHIFT                       16u</span></div>
<div class="line"><a name="l13068"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga83763c2ed9dba9d989eee3c08d54fdb4">13068</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE_WIDTH                       4u</span></div>
<div class="line"><a name="l13069"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9dca34f9b68420b0d3801aed72eccb61">13069</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR3_RCE_SHIFT))&amp;SAI_RCR3_RCE_MASK)</span></div>
<div class="line"><a name="l13070"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga777952efe160dfac68afd028b9e9a27e">13070</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR_MASK                        0xF000000u</span></div>
<div class="line"><a name="l13071"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2e194f82ae0b3d3ac8dde8b03d36d0e9">13071</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR_SHIFT                       24u</span></div>
<div class="line"><a name="l13072"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga96f3b0c4405d1ced8e636a6c0039a49d">13072</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR_WIDTH                       4u</span></div>
<div class="line"><a name="l13073"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab27afd7ef11d4af3fc110c860c4cf332">13073</a></span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR3_CFR_SHIFT))&amp;SAI_RCR3_CFR_MASK)</span></div>
<div class="line"><a name="l13074"></a><span class="lineno">13074</span>&#160;<span class="comment">/* RCR4 Bit Fields */</span></div>
<div class="line"><a name="l13075"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6f64d0b888d43323eda0be40a1b52508">13075</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD_MASK                        0x1u</span></div>
<div class="line"><a name="l13076"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae327738cee478a4f77c16d91548e6159">13076</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD_SHIFT                       0u</span></div>
<div class="line"><a name="l13077"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga63b5eecb75d043f73f22020e65602dc6">13077</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD_WIDTH                       1u</span></div>
<div class="line"><a name="l13078"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga3e9d11277ae0d954c38b1d8ef8c96159">13078</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FSD_SHIFT))&amp;SAI_RCR4_FSD_MASK)</span></div>
<div class="line"><a name="l13079"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaaeaf4e86daceb1c7fbd43bafd539066f">13079</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP_MASK                        0x2u</span></div>
<div class="line"><a name="l13080"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga78d2ed5043b4160fb5c95a1bf1341092">13080</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP_SHIFT                       1u</span></div>
<div class="line"><a name="l13081"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7b3e4b71dbf7836dfc2f9b75ed73f3a8">13081</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP_WIDTH                       1u</span></div>
<div class="line"><a name="l13082"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga994346013f7857a4e93ebba5b7568732">13082</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FSP_SHIFT))&amp;SAI_RCR4_FSP_MASK)</span></div>
<div class="line"><a name="l13083"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabb5682fde93b19903424d820cf82ffe0">13083</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM_MASK                      0x4u</span></div>
<div class="line"><a name="l13084"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga30c63efc04bfbd8c76a8e3bfe81f542e">13084</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM_SHIFT                     2u</span></div>
<div class="line"><a name="l13085"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga664ff2844890992fda939227f4ea581a">13085</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM_WIDTH                     1u</span></div>
<div class="line"><a name="l13086"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf38f2c387813021a33e4ba6dfe1043fc">13086</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_ONDEM_SHIFT))&amp;SAI_RCR4_ONDEM_MASK)</span></div>
<div class="line"><a name="l13087"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac9769ca96f7715315e706e10779cfd67">13087</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE_MASK                        0x8u</span></div>
<div class="line"><a name="l13088"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaee40e587658446cc90fc5c3e43b3c52d">13088</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE_SHIFT                       3u</span></div>
<div class="line"><a name="l13089"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga00ad81cfa19a71c11133b3510f0d42cb">13089</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE_WIDTH                       1u</span></div>
<div class="line"><a name="l13090"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafa50dcab6c185079a26638a296d45a55">13090</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FSE_SHIFT))&amp;SAI_RCR4_FSE_MASK)</span></div>
<div class="line"><a name="l13091"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga05899e85b4547cdc76d6ab3a159fc5d2">13091</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_MF_MASK                         0x10u</span></div>
<div class="line"><a name="l13092"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8d5c8d695c2a364e194a747569c91f6f">13092</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_MF_SHIFT                        4u</span></div>
<div class="line"><a name="l13093"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga01520131c305c7db7eac0156eef7a471">13093</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_MF_WIDTH                        1u</span></div>
<div class="line"><a name="l13094"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4c3460e3c4e77292c0b7c47eedfaa172">13094</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_MF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_MF_SHIFT))&amp;SAI_RCR4_MF_MASK)</span></div>
<div class="line"><a name="l13095"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga082bbba29c649dbf7c0b0beda212ff17">13095</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD_MASK                       0x1F00u</span></div>
<div class="line"><a name="l13096"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8dd1eb498f38599f1c0a3cdda345874d">13096</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD_SHIFT                      8u</span></div>
<div class="line"><a name="l13097"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga4cda0c337c5fdeeb2e991887bd855823">13097</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD_WIDTH                      5u</span></div>
<div class="line"><a name="l13098"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga818c7de32ed7558393d4c9a3639c4ee7">13098</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_SYWD_SHIFT))&amp;SAI_RCR4_SYWD_MASK)</span></div>
<div class="line"><a name="l13099"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga171d43c5f3ebd081199496927121a764">13099</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ_MASK                       0xF0000u</span></div>
<div class="line"><a name="l13100"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga7a95d0d92570592a0e1eae51c1aee9ac">13100</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ_SHIFT                      16u</span></div>
<div class="line"><a name="l13101"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga84aec894f4255b36ab85bc57f249c6b0">13101</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ_WIDTH                      4u</span></div>
<div class="line"><a name="l13102"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab8f2a2dc91e738f52ab84e63ddc8cf1e">13102</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FRSZ_SHIFT))&amp;SAI_RCR4_FRSZ_MASK)</span></div>
<div class="line"><a name="l13103"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga78bc6f1b3c3f737fa43c423cb7ebe3de">13103</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK_MASK                      0x3000000u</span></div>
<div class="line"><a name="l13104"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa14f3d37c6c8c37441655ffa780f0472">13104</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK_SHIFT                     24u</span></div>
<div class="line"><a name="l13105"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa0a0725613448330d9841b42d7b24c49">13105</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK_WIDTH                     2u</span></div>
<div class="line"><a name="l13106"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad300f0752b77e819af1db5476352b4a4">13106</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FPACK_SHIFT))&amp;SAI_RCR4_FPACK_MASK)</span></div>
<div class="line"><a name="l13107"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa690b72843290d14feec170fe5cb1ed5">13107</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB_MASK                      0xC000000u</span></div>
<div class="line"><a name="l13108"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadcb5fcdb36a5d5c28ccec34a8bb79f05">13108</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB_SHIFT                     26u</span></div>
<div class="line"><a name="l13109"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga6e235a363707e9adeda8025509e63805">13109</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB_WIDTH                     2u</span></div>
<div class="line"><a name="l13110"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gadf8290f2b5f1a4958a84e3ea5328f14e">13110</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FCOMB_SHIFT))&amp;SAI_RCR4_FCOMB_MASK)</span></div>
<div class="line"><a name="l13111"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga0c6645c664154c6f8521c85a26fca493">13111</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT_MASK                      0x10000000u</span></div>
<div class="line"><a name="l13112"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab204a632e353db20ff8888a0d210a3bb">13112</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT_SHIFT                     28u</span></div>
<div class="line"><a name="l13113"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae6aabddf5954bcacb65ab25f195fe0c5">13113</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT_WIDTH                     1u</span></div>
<div class="line"><a name="l13114"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa0a075728f1ce76114a32e220baf935a">13114</a></span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FCONT_SHIFT))&amp;SAI_RCR4_FCONT_MASK)</span></div>
<div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;<span class="comment">/* RCR5 Bit Fields */</span></div>
<div class="line"><a name="l13116"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gac171d8baee87e30650164806efd1a85b">13116</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT_MASK                        0x1F00u</span></div>
<div class="line"><a name="l13117"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae2ecfea411815eb1404597a7eae72907">13117</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT_SHIFT                       8u</span></div>
<div class="line"><a name="l13118"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga87b70b31e60324ea9c90c7471264a948">13118</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT_WIDTH                       5u</span></div>
<div class="line"><a name="l13119"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad5f98584d4adb26a82afc0c9c9e26e5c">13119</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR5_FBT_SHIFT))&amp;SAI_RCR5_FBT_MASK)</span></div>
<div class="line"><a name="l13120"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafe8b0846f7dc117bbdb1d6fb94d1fb72">13120</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l13121"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae38766e919b6a9fed4f990a00a8d976c">13121</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W_SHIFT                       16u</span></div>
<div class="line"><a name="l13122"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabbeba3f0978c470cce71a3ac69ce60db">13122</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W_WIDTH                       5u</span></div>
<div class="line"><a name="l13123"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae5381621d0c55050b4c3e1b18b523e92">13123</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR5_W0W_SHIFT))&amp;SAI_RCR5_W0W_MASK)</span></div>
<div class="line"><a name="l13124"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2f4ffb7e35edcf3df5f2c0bfbdee483e">13124</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW_MASK                        0x1F000000u</span></div>
<div class="line"><a name="l13125"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa33f6987082913e4291647f91da14e1f">13125</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW_SHIFT                       24u</span></div>
<div class="line"><a name="l13126"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad24562528cb94855ce529cd8d52caad5">13126</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW_WIDTH                       5u</span></div>
<div class="line"><a name="l13127"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gab35cf9d35766b8f8a7ea243e5703523c">13127</a></span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR5_WNW_SHIFT))&amp;SAI_RCR5_WNW_MASK)</span></div>
<div class="line"><a name="l13128"></a><span class="lineno">13128</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div>
<div class="line"><a name="l13129"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga02c93513ecfa6515116fbdf3406c4d16">13129</a></span>&#160;<span class="preprocessor">#define SAI_RDR_RDR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l13130"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1479a855211ae131b7737fade156761a">13130</a></span>&#160;<span class="preprocessor">#define SAI_RDR_RDR_SHIFT                        0u</span></div>
<div class="line"><a name="l13131"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga1a65c89ebfe1c5260f8d4c074ffba1ee">13131</a></span>&#160;<span class="preprocessor">#define SAI_RDR_RDR_WIDTH                        32u</span></div>
<div class="line"><a name="l13132"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae4012d10fbf6588737ffddf713759faa">13132</a></span>&#160;<span class="preprocessor">#define SAI_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RDR_RDR_SHIFT))&amp;SAI_RDR_RDR_MASK)</span></div>
<div class="line"><a name="l13133"></a><span class="lineno">13133</span>&#160;<span class="comment">/* RFR Bit Fields */</span></div>
<div class="line"><a name="l13134"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga638aa29631e8488ed73b0b3453965e68">13134</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RFP_MASK                         0xFu</span></div>
<div class="line"><a name="l13135"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5729c9add6bc3eb21674f19607d98116">13135</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RFP_SHIFT                        0u</span></div>
<div class="line"><a name="l13136"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafe9a83192a0ec44008e44e3408c64f5f">13136</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RFP_WIDTH                        4u</span></div>
<div class="line"><a name="l13137"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gafcbef61275dc4402f625732331a6cef9">13137</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RFR_RFP_SHIFT))&amp;SAI_RFR_RFP_MASK)</span></div>
<div class="line"><a name="l13138"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaa0129fda3cbeed9f1ee9e54319fbcb9f">13138</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RCP_MASK                         0x8000u</span></div>
<div class="line"><a name="l13139"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga8f1f553a8fe67317bd142efaa60108ad">13139</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RCP_SHIFT                        15u</span></div>
<div class="line"><a name="l13140"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga761c8dcc325fd6a83c12f13e024805c1">13140</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RCP_WIDTH                        1u</span></div>
<div class="line"><a name="l13141"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gad6eb1b83b84cdc4b953a98c48c802b61">13141</a></span>&#160;<span class="preprocessor">#define SAI_RFR_RCP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RFR_RCP_SHIFT))&amp;SAI_RFR_RCP_MASK)</span></div>
<div class="line"><a name="l13142"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabb2449dcc964df3d39d0b6028dde7107">13142</a></span>&#160;<span class="preprocessor">#define SAI_RFR_WFP_MASK                         0xF0000u</span></div>
<div class="line"><a name="l13143"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga43dc6cd5fd071e4a9d5c8f4395f7b112">13143</a></span>&#160;<span class="preprocessor">#define SAI_RFR_WFP_SHIFT                        16u</span></div>
<div class="line"><a name="l13144"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gae2556e91d8608b2dffe5e3cda1be605e">13144</a></span>&#160;<span class="preprocessor">#define SAI_RFR_WFP_WIDTH                        4u</span></div>
<div class="line"><a name="l13145"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga9bf5ddedf115a3a33f1f0444bec4a41b">13145</a></span>&#160;<span class="preprocessor">#define SAI_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RFR_WFP_SHIFT))&amp;SAI_RFR_WFP_MASK)</span></div>
<div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;<span class="comment">/* RMR Bit Fields */</span></div>
<div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gaf47f5cedc9e0c69ab2498a99cd151381">13147</a></span>&#160;<span class="preprocessor">#define SAI_RMR_RWM_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l13148"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga2fd1598f35c0cb91a81dd7a8d93dbea3">13148</a></span>&#160;<span class="preprocessor">#define SAI_RMR_RWM_SHIFT                        0u</span></div>
<div class="line"><a name="l13149"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#gabfb5f56aa7576cc8274356ba996b77e2">13149</a></span>&#160;<span class="preprocessor">#define SAI_RMR_RWM_WIDTH                        16u</span></div>
<div class="line"><a name="l13150"></a><span class="lineno"><a class="line" href="group___s_a_i___register___masks.html#ga5d36e94a4ce674c6e614628c665ccec4">13150</a></span>&#160;<span class="preprocessor">#define SAI_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RMR_RWM_SHIFT))&amp;SAI_RMR_RWM_MASK)</span></div>
<div class="line"><a name="l13151"></a><span class="lineno">13151</span>&#160; <span class="comment">/* end of group SAI_Register_Masks */</span></div>
<div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160; </div>
<div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160; <span class="comment">/* end of group SAI_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160; </div>
<div class="line"><a name="l13161"></a><span class="lineno">13161</span>&#160; </div>
<div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160;<span class="comment">   -- SCG Peripheral Access Layer</span></div>
<div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160; </div>
<div class="line"><a name="l13175"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html">13175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l13176"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab20ff3f0387cbcc2652477ed5d2702df">13176</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l13177"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a96563b10e1e91f05203f88047408044a">13177</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l13178"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">13178</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l13179"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#acd255125147b6bc68e375da0b0a1f16b">13179</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#acd255125147b6bc68e375da0b0a1f16b">CSR</a>;                               </div>
<div class="line"><a name="l13180"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a288abe71896d422d8c855cfb161c8d15">13180</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a288abe71896d422d8c855cfb161c8d15">RCCR</a>;                              </div>
<div class="line"><a name="l13181"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a697344e75543c71d76b265916e4cffba">13181</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a697344e75543c71d76b265916e4cffba">VCCR</a>;                              </div>
<div class="line"><a name="l13182"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ac71d217beff3fa43fd14b5a9bea66849">13182</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#ac71d217beff3fa43fd14b5a9bea66849">HCCR</a>;                              </div>
<div class="line"><a name="l13183"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a0470cd9d014910ae0d5457f4de8111ce">13183</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a0470cd9d014910ae0d5457f4de8111ce">CLKOUTCNFG</a>;                        </div>
<div class="line"><a name="l13184"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a61db19a90c3279434af03d476575ceb4">13184</a></span>&#160;       uint8_t RESERVED_1[220];</div>
<div class="line"><a name="l13185"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a2cbd7ee2913a475f931ca2f4d2bbb698">13185</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a2cbd7ee2913a475f931ca2f4d2bbb698">SOSCCSR</a>;                           </div>
<div class="line"><a name="l13186"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ac17c77ec0c9279696e7ee69d74558d47">13186</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#ac17c77ec0c9279696e7ee69d74558d47">SOSCDIV</a>;                           </div>
<div class="line"><a name="l13187"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a974e44b7adfaa015ec1df15e8d6ea728">13187</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a974e44b7adfaa015ec1df15e8d6ea728">SOSCCFG</a>;                           </div>
<div class="line"><a name="l13188"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab768a2a7d51ec3694e6fe76ad6902cb0">13188</a></span>&#160;       uint8_t RESERVED_2[244];</div>
<div class="line"><a name="l13189"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#abe943c98a81445664e92fa41247fb9a8">13189</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#abe943c98a81445664e92fa41247fb9a8">SIRCCSR</a>;                           </div>
<div class="line"><a name="l13190"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a9c3af6ea0a8bf5dfad21891ab12b86e4">13190</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a9c3af6ea0a8bf5dfad21891ab12b86e4">SIRCDIV</a>;                           </div>
<div class="line"><a name="l13191"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a49e4839ba6a6a0b81b7bab095e193c08">13191</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a49e4839ba6a6a0b81b7bab095e193c08">SIRCCFG</a>;                           </div>
<div class="line"><a name="l13192"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab53988b8451f19b5c55903658dd4d5aa">13192</a></span>&#160;       uint8_t RESERVED_3[244];</div>
<div class="line"><a name="l13193"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a787db7d225aa78f8a3dc6c81b898be18">13193</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a787db7d225aa78f8a3dc6c81b898be18">FIRCCSR</a>;                           </div>
<div class="line"><a name="l13194"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#afebf2fbd0e6135741ff9a4726b7601b8">13194</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#afebf2fbd0e6135741ff9a4726b7601b8">FIRCDIV</a>;                           </div>
<div class="line"><a name="l13195"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a0579b90bff4b64f2a191c559b644d22b">13195</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a0579b90bff4b64f2a191c559b644d22b">FIRCCFG</a>;                           </div>
<div class="line"><a name="l13196"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#aa993af8fdb2b83294238cbc7c88e662a">13196</a></span>&#160;       uint8_t RESERVED_4[756];</div>
<div class="line"><a name="l13197"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a7ec8f5994bcbe98141d05dc829417df7">13197</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a7ec8f5994bcbe98141d05dc829417df7">SPLLCSR</a>;                           </div>
<div class="line"><a name="l13198"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#af9c22f1d3fbfc4a2f6445da4338befd1">13198</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#af9c22f1d3fbfc4a2f6445da4338befd1">SPLLDIV</a>;                           </div>
<div class="line"><a name="l13199"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a44825f9c5c8eb3fc1a175efb84ba14be">13199</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a44825f9c5c8eb3fc1a175efb84ba14be">SPLLCFG</a>;                           </div>
<div class="line"><a name="l13200"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga219b6cd28834b21fd469092f7bfcaf17">13200</a></span>&#160;} <a class="code" href="struct_s_c_g___type.html">SCG_Type</a>, *<a class="code" href="group___s_c_g___peripheral___access___layer.html#ga219b6cd28834b21fd469092f7bfcaf17">SCG_MemMapPtr</a>;</div>
<div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160; </div>
<div class="line"><a name="l13203"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga2952de6414d8d8f404e72dad3472e9f0">13203</a></span>&#160;<span class="preprocessor">#define SCG_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160; </div>
<div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160; </div>
<div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;<span class="comment">/* SCG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l13208"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga6af2b552cd9887eb9550d93dc3fb5c7e">13208</a></span>&#160;<span class="preprocessor">#define SCG_BASE                                 (0x40064000u)</span></div>
<div class="line"><a name="l13210"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga503d35adf19c660f1284fcb8aba2f0a1">13210</a></span>&#160;<span class="preprocessor">#define SCG                                      ((SCG_Type *)SCG_BASE)</span></div>
<div class="line"><a name="l13212"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gae3125ae26a84d7c8408611b3715913ae">13212</a></span>&#160;<span class="preprocessor">#define SCG_BASE_ADDRS                           { SCG_BASE }</span></div>
<div class="line"><a name="l13214"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga5bbd0220d607443ff23b08a0e094d253">13214</a></span>&#160;<span class="preprocessor">#define SCG_BASE_PTRS                            { SCG }</span></div>
<div class="line"><a name="l13216"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gad8631924085ef8d844217e5e9a8ef167">13216</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l13218"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga37109f15a4ba6d886621a159f7655fe8">13218</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l13220"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga755d173b21396930bf4f54854685568b">13220</a></span>&#160;<span class="preprocessor">#define SCG_IRQS                                 { SCG_IRQn }</span></div>
<div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160; </div>
<div class="line"><a name="l13222"></a><span class="lineno">13222</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13223"></a><span class="lineno">13223</span>&#160;<span class="comment">   -- SCG Register Masks</span></div>
<div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160; </div>
<div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l13232"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga64ac9590180f0ef1ca664a6afbeabf4b">13232</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l13233"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga749bf0b02e0da07225346f9be173092c">13233</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_SHIFT                  0u</span></div>
<div class="line"><a name="l13234"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga023488c9745e7d1c1342cc2dd406b16f">13234</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_WIDTH                  32u</span></div>
<div class="line"><a name="l13235"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga08f07a412d5b65c24f8c69a21ac31cfc">13235</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VERID_VERSION_SHIFT))&amp;SCG_VERID_VERSION_MASK)</span></div>
<div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l13237"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4233eb95380e0b97fe9c4f47d7c886f1">13237</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_MASK                   0xFFu</span></div>
<div class="line"><a name="l13238"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae339b78aca93899a6b41d3369db56567">13238</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_SHIFT                  0u</span></div>
<div class="line"><a name="l13239"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf61feab60f2bf0bbce987fe846440a6e">13239</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_WIDTH                  8u</span></div>
<div class="line"><a name="l13240"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf0d6c24a19601d2b2b175a0d84568e10">13240</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_CLKPRES_SHIFT))&amp;SCG_PARAM_CLKPRES_MASK)</span></div>
<div class="line"><a name="l13241"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6750deaf799e4578afa19325bd4174e5">13241</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_MASK                   0xF8000000u</span></div>
<div class="line"><a name="l13242"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga511f0179ad65152642ac270b8d2179be">13242</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_SHIFT                  27u</span></div>
<div class="line"><a name="l13243"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga59985d71326d443e5a65f70024300d60">13243</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_WIDTH                  5u</span></div>
<div class="line"><a name="l13244"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga963a5209001c6a4af45f866150857e18">13244</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_DIVPRES_SHIFT))&amp;SCG_PARAM_DIVPRES_MASK)</span></div>
<div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l13246"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf9a48722d8069db8c50773eeded6a6d4">13246</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_MASK                     0xFu</span></div>
<div class="line"><a name="l13247"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf76d315bd3a83db4e02fa097760c2549">13247</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l13248"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5e8280d2f389d664fbbfd3a7edbe048f">13248</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_WIDTH                    4u</span></div>
<div class="line"><a name="l13249"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3ee6629e9b66fd713a52d92c3080f834">13249</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVSLOW_SHIFT))&amp;SCG_CSR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l13250"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga23b8c13e57d5735f08fb50b154c3d4a1">13250</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_MASK                      0xF0u</span></div>
<div class="line"><a name="l13251"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga30c463ce408ecaebf25845a4048f0880">13251</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_SHIFT                     4u</span></div>
<div class="line"><a name="l13252"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5752a9b94bf90a9319acd6b7dd8f4a15">13252</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_WIDTH                     4u</span></div>
<div class="line"><a name="l13253"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0a01f58164a54b690ffc602bab8de167">13253</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVBUS_SHIFT))&amp;SCG_CSR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l13254"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae23fe17a019894140db1821b1e74e879">13254</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_MASK                     0xF0000u</span></div>
<div class="line"><a name="l13255"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0a0775d47a5874a13e25c0402caacf81">13255</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_SHIFT                    16u</span></div>
<div class="line"><a name="l13256"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae4a1fef4612f7ad65f8ec46ced37321">13256</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_WIDTH                    4u</span></div>
<div class="line"><a name="l13257"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf1bac352893c181fef226eba57813354">13257</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVCORE_SHIFT))&amp;SCG_CSR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l13258"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga40847fcec9342f299b8d83fb7e59c164">13258</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_MASK                         0xF000000u</span></div>
<div class="line"><a name="l13259"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga920b77a6e8f7f0101e9ac76a7a3fe27c">13259</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_SHIFT                        24u</span></div>
<div class="line"><a name="l13260"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga600e8128d01f0daba668fd7d695819ee">13260</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_WIDTH                        4u</span></div>
<div class="line"><a name="l13261"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga340149bb4ff425e5a55fd2a1261365ec">13261</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_SCS_SHIFT))&amp;SCG_CSR_SCS_MASK)</span></div>
<div class="line"><a name="l13262"></a><span class="lineno">13262</span>&#160;<span class="comment">/* RCCR Bit Fields */</span></div>
<div class="line"><a name="l13263"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a5cc7185ba6857b822e0130a544fc7a">13263</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l13264"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9c03e8c6e95f989147a88a7a9337efc2">13264</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l13265"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0647300ef934b4611da249e6cada4f8c">13265</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l13266"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga914e6df37e8df9223b81043dba41d8ef">13266</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVSLOW_SHIFT))&amp;SCG_RCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l13267"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga598fda98844fc2c370b6a297ac40ce28">13267</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l13268"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4b2635447b673433c5e8b2977cf2184d">13268</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l13269"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga974341c3da034740f92600659ffc6bfe">13269</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l13270"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7d2fc50a72c8e5806b0514c5f83cf009">13270</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVBUS_SHIFT))&amp;SCG_RCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l13271"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0f220e9ba54c232b96215b07a9c47b23">13271</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l13272"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab354e7c329075a4e2440457543ca5a55">13272</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l13273"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga962b87d185dac154f77879a0bc299ac4">13273</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l13274"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga64b6c85704cafb03e183e476b078145e">13274</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVCORE_SHIFT))&amp;SCG_RCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l13275"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga355f4b03c7196642c14dd2c9567879ac">13275</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l13276"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaadd491a7d7e4325724344921b9dffac3">13276</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l13277"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8ddfe215fd32a57492d8c98a09a76272">13277</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l13278"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaabb85f05d0caa843ae4ae4f4e824d715">13278</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_SCS_SHIFT))&amp;SCG_RCCR_SCS_MASK)</span></div>
<div class="line"><a name="l13279"></a><span class="lineno">13279</span>&#160;<span class="comment">/* VCCR Bit Fields */</span></div>
<div class="line"><a name="l13280"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga53a4daad8406d60a9cabe62f61954d21">13280</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l13281"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga83ef86f7e2380c490e4d11074d0cb18e">13281</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l13282"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4cd931c3db01d404ef09e4a202ce1f7e">13282</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l13283"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaaae31d7580b1eaa4a1b7dba6ec22da81">13283</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVSLOW_SHIFT))&amp;SCG_VCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l13284"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3abd603a2937d65b838c32d69aa2f2fd">13284</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l13285"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4c5dce2ef468a01af4dda459a2ba8a69">13285</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l13286"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga02e623aaab7ae59e2b4a1554697a3af7">13286</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l13287"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3f066bd2af7a9f0a6179524d7d49a354">13287</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVBUS_SHIFT))&amp;SCG_VCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l13288"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae11798db0d85490ff690d004077a61f0">13288</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l13289"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5336d37c92b7cb4a94449575702a7b33">13289</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l13290"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa5fd90a312b7f59abf6175dbf6e17df2">13290</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l13291"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga64ec221434b37aa472acb1ee572c37e1">13291</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVCORE_SHIFT))&amp;SCG_VCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l13292"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3d00a764f56c95aeb7a57429600ec6b8">13292</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l13293"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac0019531ca67277856a620eb16a4490d">13293</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l13294"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga704c25644d9345cd34ffbe288f271f26">13294</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l13295"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga28742fad07c6caf57428ae63c50c9bd2">13295</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_SCS_SHIFT))&amp;SCG_VCCR_SCS_MASK)</span></div>
<div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;<span class="comment">/* HCCR Bit Fields */</span></div>
<div class="line"><a name="l13297"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab4397461eaa215dfb43a8c3047a5617e">13297</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l13298"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5bfcf67adb7a1c0d275dd16bd5b907b6">13298</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l13299"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5fdc8695253de84fdaf6c28c59488eb8">13299</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l13300"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2469fc667f39dfd58e718e1af8e5e05f">13300</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVSLOW_SHIFT))&amp;SCG_HCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l13301"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga07b37bdfc072eacd8729307b59648ef5">13301</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l13302"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf99bccd41e3adf50b954ae4c361dc0ac">13302</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l13303"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6e25e1bfb9bd4db319e6890190fed23c">13303</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l13304"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3ded4af0d93887fc62425aff8e03c7e0">13304</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVBUS_SHIFT))&amp;SCG_HCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l13305"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6f7dede9eae34b7811b73a78d6c42758">13305</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l13306"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga23bc512585ee995b3319321d536db20e">13306</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l13307"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa56c69d9ae51e2fa4e931d32de0b4e95">13307</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l13308"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3c32ef475387e1ff2f0c5e8dfcd3ddd7">13308</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVCORE_SHIFT))&amp;SCG_HCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l13309"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaef4afdcad0606eec525191041ca840d2">13309</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l13310"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga887f88ad90eefc99ec1652e180890dd6">13310</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l13311"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga96b2f357c62029aeaa909a7b81ece576">13311</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l13312"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6e48ae56c0e6cd48e56b8079ac4c4f68">13312</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_SCS_SHIFT))&amp;SCG_HCCR_SCS_MASK)</span></div>
<div class="line"><a name="l13313"></a><span class="lineno">13313</span>&#160;<span class="comment">/* CLKOUTCNFG Bit Fields */</span></div>
<div class="line"><a name="l13314"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gace7126642962920563b3894c7c9d924b">13314</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_MASK            0xF000000u</span></div>
<div class="line"><a name="l13315"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gabd3d0bda6b856fc4ffc00c2a36ff5e99">13315</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT           24u</span></div>
<div class="line"><a name="l13316"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga090cf238b571a360e20f867859f31e89">13316</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_WIDTH           4u</span></div>
<div class="line"><a name="l13317"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf41502f4e600c9e1e6f0b377e82f7135">13317</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT))&amp;SCG_CLKOUTCNFG_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;<span class="comment">/* SOSCCSR Bit Fields */</span></div>
<div class="line"><a name="l13319"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad43c94dfce8039966a3ef736b17a7ea5">13319</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l13320"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad265364aef0d807da75cea9b33fc9f8b">13320</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l13321"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga01a2a10934135a4de565a941fd08ca38">13321</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l13322"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5e4c72c2df35e12cfe0a186743e89da3">13322</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCEN_SHIFT))&amp;SCG_SOSCCSR_SOSCEN_MASK)</span></div>
<div class="line"><a name="l13323"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab8baba8ffdec95c3c11c622cfa325c1b">13323</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_MASK                  0x10000u</span></div>
<div class="line"><a name="l13324"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafd39ac4fb08b2cb3eda16b16a2640602">13324</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_SHIFT                 16u</span></div>
<div class="line"><a name="l13325"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga66afd59f0ea54f35554328d9ed50940f">13325</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_WIDTH                 1u</span></div>
<div class="line"><a name="l13326"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf0ce1a156e6de04845cc6995967f623">13326</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCM_SHIFT))&amp;SCG_SOSCCSR_SOSCCM_MASK)</span></div>
<div class="line"><a name="l13327"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51291899833200fab91e50bacdf83801">13327</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_MASK                0x20000u</span></div>
<div class="line"><a name="l13328"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga16002a9bb904328fb044f008aa7888a5">13328</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_SHIFT               17u</span></div>
<div class="line"><a name="l13329"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab539c1347f0d8b0885732a7d26f68aa3">13329</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_WIDTH               1u</span></div>
<div class="line"><a name="l13330"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga721cd6f626d1fc1dffea442c4b09abfd">13330</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCMRE_SHIFT))&amp;SCG_SOSCCSR_SOSCCMRE_MASK)</span></div>
<div class="line"><a name="l13331"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab1bd4b4f03a8e47d74f157acf41180ba">13331</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l13332"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga46d8b9d9c93808e9c0ce974084dafb1c">13332</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l13333"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga71d457eeb14d5980b8f26461f8ff564e">13333</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l13334"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacb40f4a1018fef1a6f2ef10b491b4a41">13334</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_LK_SHIFT))&amp;SCG_SOSCCSR_LK_MASK)</span></div>
<div class="line"><a name="l13335"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1e4fa63766517862e36bdaff384136f0">13335</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l13336"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab610383fc0d3d32b68283fe62f2b0817">13336</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l13337"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga28439dc946e2fe2bb85e32993c359039">13337</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l13338"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8e9cae5dc053853625de24b008044855">13338</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCVLD_SHIFT))&amp;SCG_SOSCCSR_SOSCVLD_MASK)</span></div>
<div class="line"><a name="l13339"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab724366f76a067a7e6611d3aec88ef4b">13339</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l13340"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga86d1c50d8bfa71645c3a1123cac6a872">13340</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l13341"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad2154d4aa82080bce26643192db24c06">13341</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l13342"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae5bec2aaa0a5e5d3733c2ed96cea2992">13342</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCSEL_SHIFT))&amp;SCG_SOSCCSR_SOSCSEL_MASK)</span></div>
<div class="line"><a name="l13343"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51680b5d6abaa490beb262cf01f41450">13343</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l13344"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8f65fc10963b0d90c64779f104ab3764">13344</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_SHIFT                26u</span></div>
<div class="line"><a name="l13345"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga117642bbe09ae84d37daea2a23074afb">13345</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_WIDTH                1u</span></div>
<div class="line"><a name="l13346"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga73e4a0a38120f7ddd1c09fe17148a77c">13346</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCERR_SHIFT))&amp;SCG_SOSCCSR_SOSCERR_MASK)</span></div>
<div class="line"><a name="l13347"></a><span class="lineno">13347</span>&#160;<span class="comment">/* SOSCDIV Bit Fields */</span></div>
<div class="line"><a name="l13348"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8b49185391bb39d3796aebeb5817685d">13348</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l13349"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac9028e2fa371e7fad19f4d5d57aa5d16">13349</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l13350"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga08ea2fbb59e214dab67245ebc1be482a">13350</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l13351"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9b15a5115429c902f8fc131763fadfd7">13351</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV1_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV1_MASK)</span></div>
<div class="line"><a name="l13352"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad598b7f7305744a10508f66e72382ea3">13352</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l13353"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga73e76d6a3c56f07f362e29318c204ef3">13353</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l13354"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2267d75debabc467cf96ea973efc3373">13354</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l13355"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1281f81a2cfdde2edf1b1460fd3ec1fa">13355</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV2_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV2_MASK)</span></div>
<div class="line"><a name="l13356"></a><span class="lineno">13356</span>&#160;<span class="comment">/* SOSCCFG Bit Fields */</span></div>
<div class="line"><a name="l13357"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacafd0c062d56dafa530627b4baa20b8e">13357</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_MASK                   0x4u</span></div>
<div class="line"><a name="l13358"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad0e136950d9d99f67ee4fbb1581d71a0">13358</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_SHIFT                  2u</span></div>
<div class="line"><a name="l13359"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaedf377b6155d9956f458f7f619cab5a0">13359</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_WIDTH                  1u</span></div>
<div class="line"><a name="l13360"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga14c0663fd12011a5753702475e114259">13360</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_EREFS_SHIFT))&amp;SCG_SOSCCFG_EREFS_MASK)</span></div>
<div class="line"><a name="l13361"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf47fe94f041aa8518887dc436a109cd">13361</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_MASK                     0x8u</span></div>
<div class="line"><a name="l13362"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1809a2bd16ef8a4861f8460fca9c4f5e">13362</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_SHIFT                    3u</span></div>
<div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaac91ae8f8c55f9badc8036157316c107">13363</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_WIDTH                    1u</span></div>
<div class="line"><a name="l13364"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8186c8a9fd3e9b09c5211eb40289c280">13364</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_HGO_SHIFT))&amp;SCG_SOSCCFG_HGO_MASK)</span></div>
<div class="line"><a name="l13365"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga00ce4e8e6dfd327d34ba80a5d0ddd696">13365</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_MASK                   0x30u</span></div>
<div class="line"><a name="l13366"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7e7aa07ad1a22b625171085a61ce8d47">13366</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_SHIFT                  4u</span></div>
<div class="line"><a name="l13367"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga854ac20225db6534921f44c358ca1794">13367</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_WIDTH                  2u</span></div>
<div class="line"><a name="l13368"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3a6ee6cb7db0f7381c8877fb7bced8f0">13368</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_RANGE_SHIFT))&amp;SCG_SOSCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l13369"></a><span class="lineno">13369</span>&#160;<span class="comment">/* SIRCCSR Bit Fields */</span></div>
<div class="line"><a name="l13370"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga518adcf70ea7aec577492d6f456dd14e">13370</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l13371"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab66c554db4821c48913885f2f7e4b13c">13371</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l13372"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab6040354f91ee6a48a6b64abec9b4a7a">13372</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l13373"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6cb5c9e5d5d920827f8711de231aac67">13373</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCEN_SHIFT))&amp;SCG_SIRCCSR_SIRCEN_MASK)</span></div>
<div class="line"><a name="l13374"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga80342077b04578ac1afcf9a504954ba4">13374</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_MASK                0x2u</span></div>
<div class="line"><a name="l13375"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf41271305c9c4b5aebb745f8c108db3">13375</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_SHIFT               1u</span></div>
<div class="line"><a name="l13376"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad7e04fedbf2bfce382bcf8f564abdbbb">13376</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_WIDTH               1u</span></div>
<div class="line"><a name="l13377"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafd1d5d091da1c5067b2cfcbcfdc4a624">13377</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSTEN_SHIFT))&amp;SCG_SIRCCSR_SIRCSTEN_MASK)</span></div>
<div class="line"><a name="l13378"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9d101ec65eb1927ae37a34db1d767854">13378</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_MASK                0x4u</span></div>
<div class="line"><a name="l13379"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9ecf5402272e8cbd7003d46426ab73be">13379</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_SHIFT               2u</span></div>
<div class="line"><a name="l13380"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2327f5ffba03cd5844be7131c93f3c98">13380</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_WIDTH               1u</span></div>
<div class="line"><a name="l13381"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf95f9707ddc22e786237ec157646465b">13381</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCLPEN_SHIFT))&amp;SCG_SIRCCSR_SIRCLPEN_MASK)</span></div>
<div class="line"><a name="l13382"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga85e967da035bcf8d1eb00f009a35272c">13382</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l13383"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaba02c9006119dc4e6945b4422b985b1f">13383</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2821ad34785429993654913d341c5e46">13384</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l13385"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae2d23d08f99d2d63b392797e348665ed">13385</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_LK_SHIFT))&amp;SCG_SIRCCSR_LK_MASK)</span></div>
<div class="line"><a name="l13386"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaaf5993010e1a77fec69945857ad5965a">13386</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l13387"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad6600893327ab4fdb9b4a954f6081523">13387</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l13388"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6bae65f93884fcb310c7d49ee487625f">13388</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l13389"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaab346ade6ccb3ebe9c474f42b802f411">13389</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCVLD_SHIFT))&amp;SCG_SIRCCSR_SIRCVLD_MASK)</span></div>
<div class="line"><a name="l13390"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga26f72369774e1433fc303893b115ff32">13390</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l13391"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga574090dfd79b8adc8367f4360deb8282">13391</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l13392"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa2398c841d60c506bc47c5a2aea790f0">13392</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l13393"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7e97470f2f075c31a98222fc5a18b391">13393</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSEL_SHIFT))&amp;SCG_SIRCCSR_SIRCSEL_MASK)</span></div>
<div class="line"><a name="l13394"></a><span class="lineno">13394</span>&#160;<span class="comment">/* SIRCDIV Bit Fields */</span></div>
<div class="line"><a name="l13395"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1b58dadb98d570c05c8cda524acd9d69">13395</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l13396"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac203db17cb6d2eb7c2c0c54197f6a2fa">13396</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l13397"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga126c1fdbf1764f9276403b9ecb2c0820">13397</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l13398"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0199778cf9d4a73482ec15fcea419935">13398</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV1_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV1_MASK)</span></div>
<div class="line"><a name="l13399"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf09473f1151d2ae37fe12ed9f82404e4">13399</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l13400"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga975fa58b46731d3758592d2106008a36">13400</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l13401"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae8776c409f2283b15dfcad7bc2dcefec">13401</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l13402"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga72cc3fe8501274f81e7588815f71d2c8">13402</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV2_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV2_MASK)</span></div>
<div class="line"><a name="l13403"></a><span class="lineno">13403</span>&#160;<span class="comment">/* SIRCCFG Bit Fields */</span></div>
<div class="line"><a name="l13404"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7ee99cd2b9cb572bae7dc894baef91a2">13404</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_MASK                   0x1u</span></div>
<div class="line"><a name="l13405"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab2d34d6138368b3edc4a4c2a57ebf29d">13405</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_SHIFT                  0u</span></div>
<div class="line"><a name="l13406"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3ce24e096048cac7695eb51f8bbb6f00">13406</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_WIDTH                  1u</span></div>
<div class="line"><a name="l13407"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a5a62b2575b57d2481ede9271645983">13407</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCFG_RANGE_SHIFT))&amp;SCG_SIRCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l13408"></a><span class="lineno">13408</span>&#160;<span class="comment">/* FIRCCSR Bit Fields */</span></div>
<div class="line"><a name="l13409"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa9a5b9dbfe3850d8fe2ef6509677835a">13409</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l13410"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4f77c90be77c8a93071e695c00ebe9a3">13410</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l13411"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga84d86f3fe643c6116cee9f3a9570910a">13411</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l13412"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga96faf1478c8afd41c2664950731710f8">13412</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCEN_SHIFT))&amp;SCG_FIRCCSR_FIRCEN_MASK)</span></div>
<div class="line"><a name="l13413"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga53574100ebe7c5cbf263b4a960c73e7c">13413</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_MASK              0x8u</span></div>
<div class="line"><a name="l13414"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0f0e748889a14fef668aab45bfc95203">13414</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_SHIFT             3u</span></div>
<div class="line"><a name="l13415"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3d089089f80a6af996db8260f9926819">13415</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_WIDTH             1u</span></div>
<div class="line"><a name="l13416"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga392047f7fe5e5709a9b089ed4661f83a">13416</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCREGOFF_SHIFT))&amp;SCG_FIRCCSR_FIRCREGOFF_MASK)</span></div>
<div class="line"><a name="l13417"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6eb949ce8e1faf50bfb440d670d9f325">13417</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l13418"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga005620b5bad058249aca53d047a72674">13418</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l13419"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6fce4a43e7d39bd0068abf5b6d4ea878">13419</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l13420"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8677f500360f2e6b27ffae9e333ef83a">13420</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_LK_SHIFT))&amp;SCG_FIRCCSR_LK_MASK)</span></div>
<div class="line"><a name="l13421"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga22d4f04c6514151f122fc005b603f569">13421</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l13422"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9b38025ad6f91c5b9eabe6e78cada079">13422</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l13423"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2f93f6e96f19ccfe1b99e8e8c811ac07">13423</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l13424"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6a3de070566c0bd64d63c80a61841317">13424</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCVLD_SHIFT))&amp;SCG_FIRCCSR_FIRCVLD_MASK)</span></div>
<div class="line"><a name="l13425"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga468922593dd6db5550baf28bb46b8998">13425</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l13426"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a8009ab2386d8d7c96a3d3110d36848">13426</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l13427"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga75e6a46406f3239e111de150d783ff56">13427</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l13428"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga08d803695a897667b6896de3a20ef07b">13428</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCSEL_SHIFT))&amp;SCG_FIRCCSR_FIRCSEL_MASK)</span></div>
<div class="line"><a name="l13429"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga751e1ee607f68cbcb962c8f113d815ca">13429</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l13430"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga69c50c74ac9afb6b92e075c321bd7cb1">13430</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_SHIFT                26u</span></div>
<div class="line"><a name="l13431"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga856705b2848170a0624d27a05ea76ead">13431</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_WIDTH                1u</span></div>
<div class="line"><a name="l13432"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga45cd608a4dfd356ee48e76d1ad79b60d">13432</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCERR_SHIFT))&amp;SCG_FIRCCSR_FIRCERR_MASK)</span></div>
<div class="line"><a name="l13433"></a><span class="lineno">13433</span>&#160;<span class="comment">/* FIRCDIV Bit Fields */</span></div>
<div class="line"><a name="l13434"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga20ccdc14a5494c1c0decb7d528e3f499">13434</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l13435"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafb088a638d57410abf9463b3979fa941">13435</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l13436"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab8b7b766ee77fdd7cad2a2262adae5ae">13436</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l13437"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae788c24587b81bbe990abfdcebfdd71f">13437</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV1_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV1_MASK)</span></div>
<div class="line"><a name="l13438"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae7397fb870f29005e4929c7e24ecea4">13438</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l13439"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga614bab8e2bce0ff8c4bc435be88ac2b7">13439</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l13440"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad6e4d234f4a9038ca3e59764a1abbf25">13440</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l13441"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51a73001ba1fbc24d10e399ec7511aa6">13441</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV2_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV2_MASK)</span></div>
<div class="line"><a name="l13442"></a><span class="lineno">13442</span>&#160;<span class="comment">/* FIRCCFG Bit Fields */</span></div>
<div class="line"><a name="l13443"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab9d781e4bc8434c8ca2bf504620e8e87">13443</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_MASK                   0x3u</span></div>
<div class="line"><a name="l13444"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga361376ac6032d257b9cfbe21c7362c7f">13444</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_SHIFT                  0u</span></div>
<div class="line"><a name="l13445"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab19609fa72833fd5b4837a051939375d">13445</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_WIDTH                  2u</span></div>
<div class="line"><a name="l13446"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa5c393dee4c1d6813dff8b84f6e33bef">13446</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCFG_RANGE_SHIFT))&amp;SCG_FIRCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l13447"></a><span class="lineno">13447</span>&#160;<span class="comment">/* SPLLCSR Bit Fields */</span></div>
<div class="line"><a name="l13448"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7b3691a5818b1f9a2b7337b981b375d9">13448</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_MASK                  0x1u</span></div>
<div class="line"><a name="l13449"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga27f41718c5d7b6241f61d7e875331874">13449</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_SHIFT                 0u</span></div>
<div class="line"><a name="l13450"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga71ba05c54a7ea2abf2ab7ffeb964d9ba">13450</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_WIDTH                 1u</span></div>
<div class="line"><a name="l13451"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4671a1bc41a2668ca4737f8b78e4d0f5">13451</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLEN_SHIFT))&amp;SCG_SPLLCSR_SPLLEN_MASK)</span></div>
<div class="line"><a name="l13452"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafa15c68e3bc7c2a48fc2f58f47ff25c9">13452</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_MASK                  0x10000u</span></div>
<div class="line"><a name="l13453"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6d02dc6e4f4395a55321ca8e4526177b">13453</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_SHIFT                 16u</span></div>
<div class="line"><a name="l13454"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga27973231dc213340b5671e5f9e9bec12">13454</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_WIDTH                 1u</span></div>
<div class="line"><a name="l13455"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4cf8199105b240dcca8644894ec66ccf">13455</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLCM_SHIFT))&amp;SCG_SPLLCSR_SPLLCM_MASK)</span></div>
<div class="line"><a name="l13456"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae16f01647b94e8859bfeba6ff6f9392">13456</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_MASK                0x20000u</span></div>
<div class="line"><a name="l13457"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0b079c887ab3d6e7e311b8c3755d1dd6">13457</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_SHIFT               17u</span></div>
<div class="line"><a name="l13458"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4a64896e565d83bee805abd7118859a0">13458</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_WIDTH               1u</span></div>
<div class="line"><a name="l13459"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga57c7cfe0e7e3990dd4be9564a080e385">13459</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLCMRE_SHIFT))&amp;SCG_SPLLCSR_SPLLCMRE_MASK)</span></div>
<div class="line"><a name="l13460"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0510a9ef4d01c9643ce4d9cbe3d39d5c">13460</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l13461"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga28e85e8d86be635e3738c4a1a6274e07">13461</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l13462"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaade56814796f092eb7706aaf84d33bb4">13462</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l13463"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga253fb394cc3e200ebbf7b10471d22609">13463</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_LK_SHIFT))&amp;SCG_SPLLCSR_LK_MASK)</span></div>
<div class="line"><a name="l13464"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa8a6f99967e4f9e5f18475cf5be822cc">13464</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l13465"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga31e87f530ea86255a85044513a2e42f2">13465</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_SHIFT                24u</span></div>
<div class="line"><a name="l13466"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga24a427c30e63d4ba5f874177c5dae784">13466</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_WIDTH                1u</span></div>
<div class="line"><a name="l13467"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf8352db74ab42b23f846b58f7ad9f3db">13467</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLVLD_SHIFT))&amp;SCG_SPLLCSR_SPLLVLD_MASK)</span></div>
<div class="line"><a name="l13468"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa60a46311a8a58a74dc7fb8b4a55bb2a">13468</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l13469"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga21a64781e8cc72d687e83bd4ade03f84">13469</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_SHIFT                25u</span></div>
<div class="line"><a name="l13470"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacfa8999682e0924d8cfaabe508d05f06">13470</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_WIDTH                1u</span></div>
<div class="line"><a name="l13471"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6f9391752283be669b0bb7f64fd1cdf3">13471</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLSEL_SHIFT))&amp;SCG_SPLLCSR_SPLLSEL_MASK)</span></div>
<div class="line"><a name="l13472"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1d986127dcba600833d59f516e41039f">13472</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l13473"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4594b8973feff186d16ecc9e5b6c8117">13473</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_SHIFT                26u</span></div>
<div class="line"><a name="l13474"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf85babe1327dd8fc3f30b506340d592a">13474</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_WIDTH                1u</span></div>
<div class="line"><a name="l13475"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8c063734be216978011bf7bd7aeffdb9">13475</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLERR_SHIFT))&amp;SCG_SPLLCSR_SPLLERR_MASK)</span></div>
<div class="line"><a name="l13476"></a><span class="lineno">13476</span>&#160;<span class="comment">/* SPLLDIV Bit Fields */</span></div>
<div class="line"><a name="l13477"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae5ccbf5c6d578293fe99dbef02b5d599">13477</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l13478"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga07cf31641481b2c3c040403b3c91360e">13478</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l13479"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7763c1d32bbec13a1153111223d7e67c">13479</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l13480"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3bf9ffa498b68f67c37a4f7114ae5993">13480</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLDIV_SPLLDIV1_SHIFT))&amp;SCG_SPLLDIV_SPLLDIV1_MASK)</span></div>
<div class="line"><a name="l13481"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaef94c3381e2643372dd06c1a22923a78">13481</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l13482"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaac4d33c5d4eb2d74143c013d632cb42c">13482</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l13483"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf3bf541598c0ff298619c35a1c04ba88">13483</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l13484"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5498d0fc7cd7c41b2cf5bb93c07ae90f">13484</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLDIV_SPLLDIV2_SHIFT))&amp;SCG_SPLLDIV_SPLLDIV2_MASK)</span></div>
<div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;<span class="comment">/* SPLLCFG Bit Fields */</span></div>
<div class="line"><a name="l13486"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaede17de63ab324bb90cd94e3aafd53af">13486</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_MASK                  0x700u</span></div>
<div class="line"><a name="l13487"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2b9a04419eb8400d2a368adcd450e324">13487</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_SHIFT                 8u</span></div>
<div class="line"><a name="l13488"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga34682394590b24d56d88455c141325cb">13488</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_WIDTH                 3u</span></div>
<div class="line"><a name="l13489"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac104afe6471463bf582673384330a698">13489</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCFG_PREDIV_SHIFT))&amp;SCG_SPLLCFG_PREDIV_MASK)</span></div>
<div class="line"><a name="l13490"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gada34a7a9c3738020f8ccb525b0ed4c98">13490</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_MASK                    0x1F0000u</span></div>
<div class="line"><a name="l13491"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa1a8a7fc607353f6f17e41a1a23e4d80">13491</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_SHIFT                   16u</span></div>
<div class="line"><a name="l13492"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga908a711d9e7dbc1758819655ed2fa625">13492</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_WIDTH                   5u</span></div>
<div class="line"><a name="l13493"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7779743e2fd8951768eb039334b448e0">13493</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCFG_MULT_SHIFT))&amp;SCG_SPLLCFG_MULT_MASK)</span></div>
<div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160; <span class="comment">/* end of group SCG_Register_Masks */</span></div>
<div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160; </div>
<div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160; <span class="comment">/* end of group SCG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160; </div>
<div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160; </div>
<div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13506"></a><span class="lineno">13506</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div>
<div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160; </div>
<div class="line"><a name="l13518"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html">13518</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l13519"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a71277aaa40be4473ac2521981f273bd3">13519</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l13520"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a2fe0688d53ff2a35b3f28a3ce9bac478">13520</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a2fe0688d53ff2a35b3f28a3ce9bac478">CHIPCTL</a>;                           </div>
<div class="line"><a name="l13521"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a422ac2beba1cc5c797380d1c5832b885">13521</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l13522"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a4352649a25358bf1fbe2b72076bd9c84">13522</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a4352649a25358bf1fbe2b72076bd9c84">FTMOPT0</a>;                           </div>
<div class="line"><a name="l13523"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#af4b410bec7b774a2dfa0d165e1ad25a0">13523</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#af4b410bec7b774a2dfa0d165e1ad25a0">LPOCLKS</a>;                           </div>
<div class="line"><a name="l13524"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#acc19a07675d1806592b3ed4a92f91e1c">13524</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l13525"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a18ce74ef84dd58e6b6c733eb327696d0">13525</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a18ce74ef84dd58e6b6c733eb327696d0">ADCOPT</a>;                            </div>
<div class="line"><a name="l13526"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a4a5fdf72bdebe2d4134b1cde1bbdc6d0">13526</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a4a5fdf72bdebe2d4134b1cde1bbdc6d0">FTMOPT1</a>;                           </div>
<div class="line"><a name="l13527"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aefe2b7fbede058d0b231d963ab69f699">13527</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#aefe2b7fbede058d0b231d963ab69f699">MISCTRL0</a>;                          </div>
<div class="line"><a name="l13528"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">13528</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">SDID</a>;                              </div>
<div class="line"><a name="l13529"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#adafb614304cc42f044f8f558a5b9b340">13529</a></span>&#160;       uint8_t RESERVED_3[24];</div>
<div class="line"><a name="l13530"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a8008513e7d771059dfe2f2f86a045245">13530</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a8008513e7d771059dfe2f2f86a045245">PLATCGC</a>;                           </div>
<div class="line"><a name="l13531"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a71033e44d51c3ca5bd7d938bf1685d47">13531</a></span>&#160;       uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l13532"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad">13532</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad">FCFG1</a>;                             </div>
<div class="line"><a name="l13533"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab95a859ed80f2b72b5538bcc1806d924">13533</a></span>&#160;       uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l13534"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ae6ab5d5097134742b3f025d951a482aa">13534</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#ae6ab5d5097134742b3f025d951a482aa">UIDH</a>;                              </div>
<div class="line"><a name="l13535"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">13535</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">UIDMH</a>;                             </div>
<div class="line"><a name="l13536"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">13536</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">UIDML</a>;                             </div>
<div class="line"><a name="l13537"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">13537</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">UIDL</a>;                              </div>
<div class="line"><a name="l13538"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a4e4f1fbee587e08a2b02ff956746fb74">13538</a></span>&#160;       uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l13539"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ae1075c40295cc9245804b4081faae598">13539</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ae1075c40295cc9245804b4081faae598">CLKDIV4</a>;                           </div>
<div class="line"><a name="l13540"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a4fe36b87fd2af0cd347d68320d6afb90">13540</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a4fe36b87fd2af0cd347d68320d6afb90">MISCTRL1</a>;                          </div>
<div class="line"><a name="l13541"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">13541</a></span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>, *<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a>;</div>
<div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160; </div>
<div class="line"><a name="l13544"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gac19eb52a6abc43fbf4a6883351cde6c1">13544</a></span>&#160;<span class="preprocessor">#define SIM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160; </div>
<div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160; </div>
<div class="line"><a name="l13547"></a><span class="lineno">13547</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l13549"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700">13549</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40048000u)</span></div>
<div class="line"><a name="l13551"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">13551</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div>
<div class="line"><a name="l13553"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d">13553</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div>
<div class="line"><a name="l13555"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">13555</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div>
<div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160; </div>
<div class="line"><a name="l13557"></a><span class="lineno">13557</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;<span class="comment">   -- SIM Register Masks</span></div>
<div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160; </div>
<div class="line"><a name="l13566"></a><span class="lineno">13566</span>&#160;<span class="comment">/* CHIPCTL Bit Fields */</span></div>
<div class="line"><a name="l13567"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade5df8ef3a673e53efbf6262c1e01673">13567</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK       0xFu</span></div>
<div class="line"><a name="l13568"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadc4dbd371d52a1f2d06e350a660bf416">13568</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT      0u</span></div>
<div class="line"><a name="l13569"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga366938a901b3a2cd8419a8c4e0b36ae0">13569</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_WIDTH      4u</span></div>
<div class="line"><a name="l13570"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77d61978dd93c21a1493a3ad712fc3d6">13570</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT))&amp;SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK)</span></div>
<div class="line"><a name="l13571"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2da18c1f63ee6e8db4e44fe2b4ae0bc8">13571</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_MASK               0xF0u</span></div>
<div class="line"><a name="l13572"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d7a2c5c45e629733d12426661a9e245">13572</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_SHIFT              4u</span></div>
<div class="line"><a name="l13573"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga815b2c992c459e6a6826640ccc693f7b">13573</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_WIDTH              4u</span></div>
<div class="line"><a name="l13574"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad6e4efc6a744bceab0a418b005c31824">13574</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTSEL_SHIFT))&amp;SIM_CHIPCTL_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l13575"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6919d7f62588ed8f29f41d33e3d0a615">13575</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_MASK               0x700u</span></div>
<div class="line"><a name="l13576"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8da768a01a7c27de1cd9af5928298312">13576</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_SHIFT              8u</span></div>
<div class="line"><a name="l13577"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2b2c455cd6e67944e19b1ac1694d73b9">13577</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_WIDTH              3u</span></div>
<div class="line"><a name="l13578"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2f14ba16f9506145dc52cba9a9d8a08f">13578</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTDIV_SHIFT))&amp;SIM_CHIPCTL_CLKOUTDIV_MASK)</span></div>
<div class="line"><a name="l13579"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga08fb51fb4ee1f0e7dbed358cfe73cc78">13579</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_MASK                0x800u</span></div>
<div class="line"><a name="l13580"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f86814fe3a709c44611bc0016979add">13580</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_SHIFT               11u</span></div>
<div class="line"><a name="l13581"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga924ea80e1c199d40b0ca6ac61c307754">13581</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_WIDTH               1u</span></div>
<div class="line"><a name="l13582"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a5efc20b34f67727a74a6e97945ac95">13582</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTEN_SHIFT))&amp;SIM_CHIPCTL_CLKOUTEN_MASK)</span></div>
<div class="line"><a name="l13583"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad4a37f80b3719405a7fedbf1334313b5">13583</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_MASK            0x1000u</span></div>
<div class="line"><a name="l13584"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2abeb48de7ac7994beb9f33764c8f4e">13584</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_SHIFT           12u</span></div>
<div class="line"><a name="l13585"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacfbb494782ef875792a29bfd06074b10">13585</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_WIDTH           1u</span></div>
<div class="line"><a name="l13586"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf341a9b17ddf9c51a462de5909eed044">13586</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_TRACECLK_SEL_SHIFT))&amp;SIM_CHIPCTL_TRACECLK_SEL_MASK)</span></div>
<div class="line"><a name="l13587"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f02fe2edde004bc1700cefb010b2dde">13587</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_MASK              0x2000u</span></div>
<div class="line"><a name="l13588"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga57785c044f7b99b66e67c2adb62a493c">13588</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_SHIFT             13u</span></div>
<div class="line"><a name="l13589"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5299eb9ec96676a1a7fc4fa1365b1fd">13589</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_WIDTH             1u</span></div>
<div class="line"><a name="l13590"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3034e90ab6c5f3d1e6e8070aa8a12457">13590</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_PDB_BB_SEL_SHIFT))&amp;SIM_CHIPCTL_PDB_BB_SEL_MASK)</span></div>
<div class="line"><a name="l13591"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a613db3870e1617f7b56d97d2c47df7">13591</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_MASK              0x70000u</span></div>
<div class="line"><a name="l13592"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4aa0e15f3d573c8c32335f2df3e9ca9">13592</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_SHIFT             16u</span></div>
<div class="line"><a name="l13593"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga89db898e8bd068f6bd25b0353dc9cbae">13593</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_WIDTH             3u</span></div>
<div class="line"><a name="l13594"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga17e031054a1785de477eadaf3e56777e">13594</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLY_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLY_MASK)</span></div>
<div class="line"><a name="l13595"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac6c1cefe80916ab14c2641686924c7b">13595</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_MASK            0x80000u</span></div>
<div class="line"><a name="l13596"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga462c3dab94fb9577e82a21d87c542178">13596</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT           19u</span></div>
<div class="line"><a name="l13597"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8eafdd75a2bdc41f649aee791957bf72">13597</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_WIDTH           1u</span></div>
<div class="line"><a name="l13598"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38079ae91f7d3b13cd7e57abd390e9c4">13598</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLYEN_MASK)</span></div>
<div class="line"><a name="l13599"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5c477d4c9b2cd844fba8b083a4b0be0">13599</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_MASK             0x100000u</span></div>
<div class="line"><a name="l13600"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga003999c9b06f9785a5fb203a55cb629d">13600</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_SHIFT            20u</span></div>
<div class="line"><a name="l13601"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac76ee26b9dad52952cd865f870661ddc">13601</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_WIDTH            1u</span></div>
<div class="line"><a name="l13602"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab6fd8047d7c09d68b3c38e9f32714eac">13602</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAMU_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAMU_RETEN_MASK)</span></div>
<div class="line"><a name="l13603"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga51e78a006b59770a747e57e6dfe0e724">13603</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_MASK             0x200000u</span></div>
<div class="line"><a name="l13604"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga269bb257afe2265ff55a245eac0f8784">13604</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_SHIFT            21u</span></div>
<div class="line"><a name="l13605"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3501ce0ebe23928af38d8e59fe01971">13605</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_WIDTH            1u</span></div>
<div class="line"><a name="l13606"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1df3ea0b0f6703836e02c8bca2920c22">13606</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAML_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAML_RETEN_MASK)</span></div>
<div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;<span class="comment">/* FTMOPT0 Bit Fields */</span></div>
<div class="line"><a name="l13608"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab2a3b18034e4084ff84036d77fc07706">13608</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_MASK             0x7u</span></div>
<div class="line"><a name="l13609"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3af8f3e29652d232a1ee9b9b2bd31924">13609</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_SHIFT            0u</span></div>
<div class="line"><a name="l13610"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga331a5758e2b9e283b43767d0b9204e6a">13610</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l13611"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3898025d5ba8c1073b6e807869b74a85">13611</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0FLTxSEL_MASK)</span></div>
<div class="line"><a name="l13612"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabaecf9f98298143044e37fbed4afd6e3">13612</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_MASK             0x70u</span></div>
<div class="line"><a name="l13613"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac73b9c6661dc38d25e64285740bb72ef">13613</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_SHIFT            4u</span></div>
<div class="line"><a name="l13614"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05b256b3063efde2f4abe342c6e4478f">13614</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l13615"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga12e7998bdb62413236ca3e5b67ac4107">13615</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1FLTxSEL_MASK)</span></div>
<div class="line"><a name="l13616"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad0ae744ba337caa4c3f3fc26761deb41">13616</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_MASK             0x700u</span></div>
<div class="line"><a name="l13617"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga031b92c52e7b1a6bba5dce80e453ce2a">13617</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_SHIFT            8u</span></div>
<div class="line"><a name="l13618"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0e96f4a2a81386de0dca4ce63e538f2">13618</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l13619"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea83979ef5bdb7f1bb4d7792f40778bf">13619</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2FLTxSEL_MASK)</span></div>
<div class="line"><a name="l13620"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac7b33f03a530a352f559712ef7fa4feb">13620</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_MASK             0x7000u</span></div>
<div class="line"><a name="l13621"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05eb4e31eca2b503d2ac1e135744fbcc">13621</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_SHIFT            12u</span></div>
<div class="line"><a name="l13622"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae4281e4159d4b7c5b319032af1804d4b">13622</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l13623"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga870802dc409bc080159cbad86f2532eb">13623</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3FLTxSEL_MASK)</span></div>
<div class="line"><a name="l13624"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba09bab38d8a2d118a5c7de0bc5a81de">13624</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL_MASK              0x30000u</span></div>
<div class="line"><a name="l13625"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0c688c3f8a2df60fb4f752c03c1ae86">13625</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL_SHIFT             16u</span></div>
<div class="line"><a name="l13626"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabbd8bfef1d2d65ce0063bc30373dbaa9">13626</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13627"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad63ba9bcebe9822efb79a859ca714a6b">13627</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM4CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM4CLKSEL_MASK)</span></div>
<div class="line"><a name="l13628"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf7664db87270ce1735f47021f8927246">13628</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL_MASK              0xC0000u</span></div>
<div class="line"><a name="l13629"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4c3f17631c07b928094161c5c53897d5">13629</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL_SHIFT             18u</span></div>
<div class="line"><a name="l13630"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga66526279340a41c6f4f3e31f60c2a068">13630</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13631"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad023d28c275c6d9976f60492466ec2bd">13631</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM5CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM5CLKSEL_MASK)</span></div>
<div class="line"><a name="l13632"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaad72b0d8d9bb5506af9f4bb5e189dd42">13632</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL_MASK              0x300000u</span></div>
<div class="line"><a name="l13633"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad662ea44a6fa5f336b963d1108d5e80e">13633</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL_SHIFT             20u</span></div>
<div class="line"><a name="l13634"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7ed55634d8d2140ae20385a35c7f9dcb">13634</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13635"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa5a6ba59ea4abc4fc3a7347faba7b966">13635</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM6CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM6CLKSEL_MASK)</span></div>
<div class="line"><a name="l13636"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacd98cf2ab3c88c8a678248ff11d8a141">13636</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL_MASK              0xC00000u</span></div>
<div class="line"><a name="l13637"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41837536c106fa7eb6bfc28cd701c8af">13637</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL_SHIFT             22u</span></div>
<div class="line"><a name="l13638"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga663f99b39cebe347e3d11657a395636f">13638</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13639"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf44a38801be4be63156ba8d09a5001bf">13639</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM7CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM7CLKSEL_MASK)</span></div>
<div class="line"><a name="l13640"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac5a7b49550cdb11e35218891c1a2e4e2">13640</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_MASK              0x3000000u</span></div>
<div class="line"><a name="l13641"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga82ee55a36a7691d0633efd4fd19a8ca8">13641</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_SHIFT             24u</span></div>
<div class="line"><a name="l13642"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaad67cf0dbe4b5ccfca31105c2800bbf1">13642</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13643"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga81e884678b09a488984a8b13fd0522af">13643</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0CLKSEL_MASK)</span></div>
<div class="line"><a name="l13644"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8386dce565d7b5d91eec51d0099d4204">13644</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_MASK              0xC000000u</span></div>
<div class="line"><a name="l13645"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga120459a1f36251dbec7f5035e9596d96">13645</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_SHIFT             26u</span></div>
<div class="line"><a name="l13646"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a1c9daf303b0c912bd8f88280b52e50">13646</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13647"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4fe5844fb9ec1cc5549819c85b9982c8">13647</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1CLKSEL_MASK)</span></div>
<div class="line"><a name="l13648"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ae02a9c90618041261db93e7fa7f6d0">13648</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_MASK              0x30000000u</span></div>
<div class="line"><a name="l13649"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e8606de2c9f37025305f6682e82be2c">13649</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_SHIFT             28u</span></div>
<div class="line"><a name="l13650"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4823c8fc78b166b047d8384ce2a82d6">13650</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13651"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga18a7eb2f3c836920f2b3ddb174189418">13651</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2CLKSEL_MASK)</span></div>
<div class="line"><a name="l13652"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6819450e15a4cab528ec3561fc5ccd55">13652</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_MASK              0xC0000000u</span></div>
<div class="line"><a name="l13653"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga02df2f22230569d26d272dabcccc6ce8">13653</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_SHIFT             30u</span></div>
<div class="line"><a name="l13654"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga918baa10cba7aef995566859011f7142">13654</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l13655"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d5b57d0c6d3c15b199e3992be87f6e5">13655</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3CLKSEL_MASK)</span></div>
<div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;<span class="comment">/* LPOCLKS Bit Fields */</span></div>
<div class="line"><a name="l13657"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga22e1df895089adf045d47c25482ca09c">13657</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_MASK              0x1u</span></div>
<div class="line"><a name="l13658"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabbd321f24356f0146daa3ebb24493c6f">13658</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_SHIFT             0u</span></div>
<div class="line"><a name="l13659"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaacd059cdc9cfd090b88adc3e09c19e5e">13659</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_WIDTH             1u</span></div>
<div class="line"><a name="l13660"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac983566bf9c7626232dd74c910dbc44">13660</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO1KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO1KCLKEN_MASK)</span></div>
<div class="line"><a name="l13661"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga52651bc9f911fed7651fc5bd15192acd">13661</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_MASK             0x2u</span></div>
<div class="line"><a name="l13662"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0e90f48005d82e584ebf3eee9e212908">13662</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_SHIFT            1u</span></div>
<div class="line"><a name="l13663"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b790a7304da33560fce09c29cbc379b">13663</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_WIDTH            1u</span></div>
<div class="line"><a name="l13664"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf251ffffae18456964c726bb51de97bb">13664</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO32KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO32KCLKEN_MASK)</span></div>
<div class="line"><a name="l13665"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d29ce93a8cfb25b4ee88c44cecb14c6">13665</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_MASK               0xCu</span></div>
<div class="line"><a name="l13666"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab35311c190bcee3f0c48fcd34341fd70">13666</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_SHIFT              2u</span></div>
<div class="line"><a name="l13667"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe6658982aab46e42c7ef6cdbd68c60c">13667</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_WIDTH              2u</span></div>
<div class="line"><a name="l13668"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e9b8af779c7d77475daeef7d5f3d44d">13668</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPOCLKSEL_SHIFT))&amp;SIM_LPOCLKS_LPOCLKSEL_MASK)</span></div>
<div class="line"><a name="l13669"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga43d135cfe2877ea86e29911928a052b4">13669</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_MASK               0x30u</span></div>
<div class="line"><a name="l13670"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f1263ec8bb3ec67b838ce69a2db7faf">13670</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_SHIFT              4u</span></div>
<div class="line"><a name="l13671"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga97c943c02b133f438f9f62698f7fc12b">13671</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_WIDTH              2u</span></div>
<div class="line"><a name="l13672"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e59cfeaedf6a32a21808e63a9624603">13672</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_RTCCLKSEL_SHIFT))&amp;SIM_LPOCLKS_RTCCLKSEL_MASK)</span></div>
<div class="line"><a name="l13673"></a><span class="lineno">13673</span>&#160;<span class="comment">/* ADCOPT Bit Fields */</span></div>
<div class="line"><a name="l13674"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga39eb75a7fa9297916d18fede8a495880">13674</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_MASK               0x1u</span></div>
<div class="line"><a name="l13675"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacc496d3b841ee15ef6eb7c438b30f231">13675</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_SHIFT              0u</span></div>
<div class="line"><a name="l13676"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7404440b3b52950256fa43e9abfa124a">13676</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_WIDTH              1u</span></div>
<div class="line"><a name="l13677"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga70d67e5edfb6f3a57afa79149867ba95">13677</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0TRGSEL_MASK)</span></div>
<div class="line"><a name="l13678"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeecdd49c82b9df34c997b89a15b174df">13678</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_MASK             0xEu</span></div>
<div class="line"><a name="l13679"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d295d39b6fe1cf51d1453d82380f799">13679</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_SHIFT            1u</span></div>
<div class="line"><a name="l13680"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f2ad15bf234864fd5bc7ec60c74dbac">13680</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_WIDTH            3u</span></div>
<div class="line"><a name="l13681"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf7af5acda44a91d2e0268e8404974723">13681</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC0SWPRETRG_MASK)</span></div>
<div class="line"><a name="l13682"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86e5e1ac833a79c5d1144d536ad72ea8">13682</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_MASK            0x30u</span></div>
<div class="line"><a name="l13683"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga95286bbe600b2e62f1a5a164c5cee3da">13683</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_SHIFT           4u</span></div>
<div class="line"><a name="l13684"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga569a04981fe781115e194dd053ff1637">13684</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_WIDTH           2u</span></div>
<div class="line"><a name="l13685"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a666449ba6fe9143a4eb8abf5fede50">13685</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0PRETRGSEL_MASK)</span></div>
<div class="line"><a name="l13686"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3cacf792b7255a93b5d6cb20cfefce3b">13686</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_MASK               0x100u</span></div>
<div class="line"><a name="l13687"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae440a27f9d333f862c7585eaf6af885f">13687</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_SHIFT              8u</span></div>
<div class="line"><a name="l13688"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7784b374deae4d12479816accfe7d8da">13688</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_WIDTH              1u</span></div>
<div class="line"><a name="l13689"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade1c9e0f54ddb0dc1304356c79e2cf51">13689</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1TRGSEL_MASK)</span></div>
<div class="line"><a name="l13690"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga892759aab3555a3833a4af32ae01da59">13690</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_MASK             0xE00u</span></div>
<div class="line"><a name="l13691"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga149a7c2eb9e80dcc1fe7d04a7bcb64a6">13691</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_SHIFT            9u</span></div>
<div class="line"><a name="l13692"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga409ba49b61a4909ba61e5ba416516a80">13692</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_WIDTH            3u</span></div>
<div class="line"><a name="l13693"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga712ee0142e45f1c5bba7e8c3bd379c1a">13693</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC1SWPRETRG_MASK)</span></div>
<div class="line"><a name="l13694"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac62165656617b92cf4e3650eeb592525">13694</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_MASK            0x3000u</span></div>
<div class="line"><a name="l13695"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1558f4c0c9298d41aa31c6247fdebada">13695</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_SHIFT           12u</span></div>
<div class="line"><a name="l13696"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf4f4addb2574636e88451b19772ca624">13696</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_WIDTH           2u</span></div>
<div class="line"><a name="l13697"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf22d9dbcb7c94110761dd8d2118cb464">13697</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1PRETRGSEL_MASK)</span></div>
<div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="comment">/* FTMOPT1 Bit Fields */</span></div>
<div class="line"><a name="l13699"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24ab1e6c2772862d9a8190d053c98649">13699</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_MASK             0x1u</span></div>
<div class="line"><a name="l13700"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2c02d19a080ae4d3c9b4669f835bf684">13700</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_SHIFT            0u</span></div>
<div class="line"><a name="l13701"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0199c894c0b6c3c0f56a852db0f6400e">13701</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13702"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab469cdbf9caf05d9d42edadec414d6a8">13702</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM0SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13703"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49991ed8cad8cfcc8314a4a4eaeae3f3">13703</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_MASK             0x2u</span></div>
<div class="line"><a name="l13704"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga00cbeb9edf24de4bfc601b93ec3add7b">13704</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_SHIFT            1u</span></div>
<div class="line"><a name="l13705"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1e8847d8d7763c3d89a6cca2130902e">13705</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13706"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab8222e6396a9ad9e86d645a8b09e5d9e">13706</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM1SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13707"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5bc4929d82bb7f3166afece3b836802c">13707</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_MASK             0x4u</span></div>
<div class="line"><a name="l13708"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e6a75041d2aabec69fd85f456a4f02f">13708</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_SHIFT            2u</span></div>
<div class="line"><a name="l13709"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa6f0f870c4b651779393ff0ec77bfc58">13709</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13710"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadcd92ec9e4ea571184548f7f4f086b11">13710</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM2SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13711"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae74b572cac7517dbbd6af27173e18bfc">13711</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_MASK             0x8u</span></div>
<div class="line"><a name="l13712"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b9e1a434b2c003fbb23d6cebbfdb5b4">13712</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_SHIFT            3u</span></div>
<div class="line"><a name="l13713"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86327f17675cba6158a3f53efa21e4de">13713</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13714"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7661078ab2690fdbf00676a7f7232925">13714</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM3SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13715"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga367158fc236fcdc0c71cd0631b1e0c89">13715</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_MASK              0x30u</span></div>
<div class="line"><a name="l13716"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5f4b0e05fc0febfd3a4187514564f66b">13716</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_SHIFT             4u</span></div>
<div class="line"><a name="l13717"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad65ff33c621609e209d7d63fdda2b5d4">13717</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_WIDTH             2u</span></div>
<div class="line"><a name="l13718"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga437f046d1d04652bb4d114a9d0536851">13718</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM1CH0SEL_MASK)</span></div>
<div class="line"><a name="l13719"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5669c7b133fe55059bdd3effe82d06a">13719</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_MASK              0xC0u</span></div>
<div class="line"><a name="l13720"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4556817eb6e11b1e93734c0586b11a69">13720</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_SHIFT             6u</span></div>
<div class="line"><a name="l13721"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2ff68f73f81f2a42c0587f907982a607">13721</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_WIDTH             2u</span></div>
<div class="line"><a name="l13722"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab13a9d5ac55141e410371920c735b7fe">13722</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH0SEL_MASK)</span></div>
<div class="line"><a name="l13723"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64660ad8fdb07795963181fc0018ce38">13723</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_MASK              0x100u</span></div>
<div class="line"><a name="l13724"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea4982000f4ee1fe1e73e0c2230c67a4">13724</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_SHIFT             8u</span></div>
<div class="line"><a name="l13725"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacdc082d07689e8c96a4f67afdce815b5">13725</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_WIDTH             1u</span></div>
<div class="line"><a name="l13726"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ad29410f98e14a90aacbd2c3df0f3a8">13726</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH1SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH1SEL_MASK)</span></div>
<div class="line"><a name="l13727"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad9af2d67a2d6a0f8637e462721bf292c">13727</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT_MASK             0x800u</span></div>
<div class="line"><a name="l13728"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9a9e7b24682717ccff16076c42fcaea3">13728</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT_SHIFT            11u</span></div>
<div class="line"><a name="l13729"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga80803083d7283190b10552549d169a5c">13729</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13730"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fc736ebfc499c8146ffc9cc799b24f">13730</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM4SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM4SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13731"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8588ddf2ff9a1c067321d3ebbc5fe988">13731</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT_MASK             0x1000u</span></div>
<div class="line"><a name="l13732"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga323406608b19565886e3c65ed7b4cd20">13732</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT_SHIFT            12u</span></div>
<div class="line"><a name="l13733"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab27fdc77ab18e584f1675a163bb22375">13733</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13734"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1d3a80a58f9e9628c226681d81c9b7a4">13734</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM5SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM5SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13735"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaccc3cb26aad2892b108138a1a2792daa">13735</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT_MASK             0x2000u</span></div>
<div class="line"><a name="l13736"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga45c3077d48b2941b64f7ededff2d85e0">13736</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT_SHIFT            13u</span></div>
<div class="line"><a name="l13737"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf082325342e164d9cc792b4c03d40d26">13737</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13738"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9b45224da50e67bbb4c6b36c706126f9">13738</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM6SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM6SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13739"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2185c7383210cc7b5f4f0dab21e9f049">13739</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT_MASK             0x4000u</span></div>
<div class="line"><a name="l13740"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga52a24dd3a46c12ee9daaa44e3363e502">13740</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT_SHIFT            14u</span></div>
<div class="line"><a name="l13741"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa08f4ae2304526b02062156d7eb95f92">13741</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l13742"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea5957070b664e48b56d95842edae924">13742</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM7SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM7SYNCBIT_MASK)</span></div>
<div class="line"><a name="l13743"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadd2063e160a273d2a2815d7ce7660158">13743</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_MASK                0x8000u</span></div>
<div class="line"><a name="l13744"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac3e9fb20c1ebb7fb6f7ae84005aa8f2b">13744</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_SHIFT               15u</span></div>
<div class="line"><a name="l13745"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf1cd4140926d71baebc2d60099243423">13745</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_WIDTH               1u</span></div>
<div class="line"><a name="l13746"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga18382594c955348e50a8f214ee031222">13746</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTMGLDOK_SHIFT))&amp;SIM_FTMOPT1_FTMGLDOK_MASK)</span></div>
<div class="line"><a name="l13747"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga755def5d7e2df17891e150da9452833a">13747</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_MASK             0xFF0000u</span></div>
<div class="line"><a name="l13748"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5f7c53968b25c5edf4d15582701ab149">13748</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_SHIFT            16u</span></div>
<div class="line"><a name="l13749"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5776ae4fe845f649ad59d3ab4bff1a26">13749</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_WIDTH            8u</span></div>
<div class="line"><a name="l13750"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga53228f7206558e9e44e4060d001560b4">13750</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM0_OUTSEL_MASK)</span></div>
<div class="line"><a name="l13751"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad890f5cb3ca5ae6c2b7fe0a97420919d">13751</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_MASK             0xFF000000u</span></div>
<div class="line"><a name="l13752"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad97ce4b419e22ba1dc4225bfe0af4307">13752</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_SHIFT            24u</span></div>
<div class="line"><a name="l13753"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5a2b1318bb2177857de4370fd59b9a7e">13753</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_WIDTH            8u</span></div>
<div class="line"><a name="l13754"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41b86f08924183677c8c42293d2e3a78">13754</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM3_OUTSEL_MASK)</span></div>
<div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;<span class="comment">/* MISCTRL0 Bit Fields */</span></div>
<div class="line"><a name="l13756"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2e3f8d7254852cdc369387801b67580c">13756</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_MASK          0x200u</span></div>
<div class="line"><a name="l13757"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee0fe8b063f9c08f73c6a6af672b3618">13757</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_SHIFT         9u</span></div>
<div class="line"><a name="l13758"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaff0a50eca4237f20a0b5a03afaa0e5d4">13758</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_WIDTH         1u</span></div>
<div class="line"><a name="l13759"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad48c50a526af746fdedb0e501ff1e89e">13759</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_STOP1_MONITOR_SHIFT))&amp;SIM_MISCTRL0_STOP1_MONITOR_MASK)</span></div>
<div class="line"><a name="l13760"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafecc689d407ae8865c567a552a2d8b33">13760</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_MASK          0x400u</span></div>
<div class="line"><a name="l13761"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeb7edf7e5157f6a669192f28ca22ba78">13761</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_SHIFT         10u</span></div>
<div class="line"><a name="l13762"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafa06ecda650a05a659656722aaeed807">13762</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_WIDTH         1u</span></div>
<div class="line"><a name="l13763"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga61fc820d0f24fa5b24450f245fd7baa5">13763</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_STOP2_MONITOR_SHIFT))&amp;SIM_MISCTRL0_STOP2_MONITOR_MASK)</span></div>
<div class="line"><a name="l13764"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2ba25a82a9b09756cc410f42ec73e41f">13764</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN_MASK       0x4000u</span></div>
<div class="line"><a name="l13765"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaede38a542a0927fed8c9b484ab55af44">13765</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN_SHIFT      14u</span></div>
<div class="line"><a name="l13766"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab82dac251461db9cd464e81b75680182">13766</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN_WIDTH      1u</span></div>
<div class="line"><a name="l13767"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4bcebc0d345a592ed4409271baa49a9c">13767</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM_GTB_SPLIT_EN_SHIFT))&amp;SIM_MISCTRL0_FTM_GTB_SPLIT_EN_MASK)</span></div>
<div class="line"><a name="l13768"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga773cb9dc07176485b14adf54a8e7ea4d">13768</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_MASK          0x10000u</span></div>
<div class="line"><a name="l13769"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga69dd9c810923cb93242d1ebe168a30e0">13769</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT         16u</span></div>
<div class="line"><a name="l13770"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3191fb62459f53da41d14ced6547fd2a">13770</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13771"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1b4b27da364b6a2d159b7e4af2253e47">13771</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM0_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13772"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga43adc2f9114996ea062dc3b84e3484f9">13772</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_MASK          0x20000u</span></div>
<div class="line"><a name="l13773"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2989aaf01f0d4a9d918e40b1fb07f39">13773</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT         17u</span></div>
<div class="line"><a name="l13774"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga20cd20e6b0e2a4084009756dbf00852d">13774</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13775"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga671e74e627fd0d5eeb81b2ba84c85eb5">13775</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM1_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13776"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacb0c09746e81bd5157893f22b2df8768">13776</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_MASK          0x40000u</span></div>
<div class="line"><a name="l13777"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae6b78b0eb48072651459c0cc788632b2">13777</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT         18u</span></div>
<div class="line"><a name="l13778"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15601e1e9ac1578d63eec9a5b2ebfc9d">13778</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13779"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac6784000c15314a3e5862aa8f465a44a">13779</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM2_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13780"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9873d888770f2c544f933adfed39b985">13780</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_MASK          0x80000u</span></div>
<div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e136c8cb1dc7b6289005828c6f13dac">13781</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT         19u</span></div>
<div class="line"><a name="l13782"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac6532310bae61c2f67c5161b347c285c">13782</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13783"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga520ba6981510caf746afc7b60e53ded2">13783</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM3_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13784"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacfcd138a6f7dba5e4550783d35674692">13784</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL_MASK          0x100000u</span></div>
<div class="line"><a name="l13785"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeeca6cc476d77b851349484e6c7f9495">13785</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL_SHIFT         20u</span></div>
<div class="line"><a name="l13786"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa44e73839a9d9ebd50aabab70b52bf6f">13786</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13787"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa92f7f525942dff71f1b83d5bceb220e">13787</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM4_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM4_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13788"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1fd58c17ec87d3b263cff041f5eb1537">13788</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL_MASK          0x200000u</span></div>
<div class="line"><a name="l13789"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2dd0c6f2201d5652b88eb40b594ca383">13789</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL_SHIFT         21u</span></div>
<div class="line"><a name="l13790"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga47af37c33d85a1e5b17315a4ec7107bc">13790</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13791"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad9dd5ce79f6e67a94b86884d6b09efb6">13791</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM5_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM5_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13792"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe1e2237ec9216a07533358674704e7f">13792</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL_MASK          0x400000u</span></div>
<div class="line"><a name="l13793"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad265549efd32da1788e0f4c9a3d0e51b">13793</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL_SHIFT         22u</span></div>
<div class="line"><a name="l13794"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9f2ced7ed4a9e6ed529dbc993bf0eab">13794</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13795"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga69dddef87ee7d27f3683ef0e8f46e125">13795</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM6_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM6_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13796"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8413251317c1ec3cd793e2a92fd00510">13796</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL_MASK          0x800000u</span></div>
<div class="line"><a name="l13797"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga20086ac941501ea1efb84a2f679e85a1">13797</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL_SHIFT         23u</span></div>
<div class="line"><a name="l13798"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9878a68d0d35a2585403fe35a31a4d31">13798</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l13799"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9b57f354ea6bab055266f934541ac75e">13799</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM7_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM7_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l13800"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae03b82cc56687aad4bd089bf47b1677d">13800</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE_MASK           0x1000000u</span></div>
<div class="line"><a name="l13801"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga590722820e331faf3a14b0eeb53a4909">13801</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE_SHIFT          24u</span></div>
<div class="line"><a name="l13802"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3618e6cf42e53a27c3c7391b82fa7aa4">13802</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE_WIDTH          1u</span></div>
<div class="line"><a name="l13803"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78a6b9e4a0c9151f8badd8d01134e356">13803</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_RMII_CLK_OBE_SHIFT))&amp;SIM_MISCTRL0_RMII_CLK_OBE_MASK)</span></div>
<div class="line"><a name="l13804"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0d6dd62a7df08f8a1097c746819fecce">13804</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL_MASK           0x2000000u</span></div>
<div class="line"><a name="l13805"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0f34ab48ecf68129e4072e91eadafef3">13805</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL_SHIFT          25u</span></div>
<div class="line"><a name="l13806"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga467ab67f4789bbfdad493380a71a565f">13806</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL_WIDTH          1u</span></div>
<div class="line"><a name="l13807"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf7e16ba5289f6e4d42c7c4326f6fade4">13807</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_RMII_CLK_SEL_SHIFT))&amp;SIM_MISCTRL0_RMII_CLK_SEL_MASK)</span></div>
<div class="line"><a name="l13808"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac0d90ab1cafba38f523660831c947bb5">13808</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL_MASK           0x4000000u</span></div>
<div class="line"><a name="l13809"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadfae2d253b9b96ae1af58b349b7e44ae">13809</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL_SHIFT          26u</span></div>
<div class="line"><a name="l13810"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga208b4dd71a1ef4062587e849514d6526">13810</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL_WIDTH          1u</span></div>
<div class="line"><a name="l13811"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga72157ff3f64d38b8143e45063b408b8b">13811</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_QSPI_CLK_SEL_SHIFT))&amp;SIM_MISCTRL0_QSPI_CLK_SEL_MASK)</span></div>
<div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div>
<div class="line"><a name="l13813"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64a75d67929d24e62d45ac2a7d502811">13813</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_MASK                   0xFFu</span></div>
<div class="line"><a name="l13814"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2b4322d3fe9fb554ae218b224b3999bd">13814</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_SHIFT                  0u</span></div>
<div class="line"><a name="l13815"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac2d0af6815cd26dea9dd0b89b24c4584">13815</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_WIDTH                  8u</span></div>
<div class="line"><a name="l13816"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27fce0037d8454b4ee6fd373c28cdb82">13816</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FEATURES_SHIFT))&amp;SIM_SDID_FEATURES_MASK)</span></div>
<div class="line"><a name="l13817"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2602d1efbe57a470943c522c953ef861">13817</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_MASK                    0xF00u</span></div>
<div class="line"><a name="l13818"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa3f20ff5df6773d8d448822737b7f29a">13818</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_SHIFT                   8u</span></div>
<div class="line"><a name="l13819"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93bd2c531264e333bdfc653ec92e6b7e">13819</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_WIDTH                   4u</span></div>
<div class="line"><a name="l13820"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa17a75059763fd84d019ce657886ecb0">13820</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PACKAGE_SHIFT))&amp;SIM_SDID_PACKAGE_MASK)</span></div>
<div class="line"><a name="l13821"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e">13821</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div>
<div class="line"><a name="l13822"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c">13822</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12u</span></div>
<div class="line"><a name="l13823"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2bff27dff5d0b8e149801323d8a69212">13823</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_WIDTH                     4u</span></div>
<div class="line"><a name="l13824"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f">13824</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div>
<div class="line"><a name="l13825"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d405be9467fe6d6fd48f47ad5348562">13825</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l13826"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga475d4051da7c57df06eb465979a29219">13826</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_SHIFT                   16u</span></div>
<div class="line"><a name="l13827"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8768a45ed3f3400794e8a2c56ca93c8a">13827</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_WIDTH                   4u</span></div>
<div class="line"><a name="l13828"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae599e77fbac78dfe15bfe245efd2b0b7">13828</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_RAMSIZE_SHIFT))&amp;SIM_SDID_RAMSIZE_MASK)</span></div>
<div class="line"><a name="l13829"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga91570416b4d36c5491d1157578a46476">13829</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_MASK                   0xF00000u</span></div>
<div class="line"><a name="l13830"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga61186ca28b246a92c57426c2558d30cc">13830</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_SHIFT                  20u</span></div>
<div class="line"><a name="l13831"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa098a226da6c2f5fa80c2a714ddd940e">13831</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_WIDTH                  4u</span></div>
<div class="line"><a name="l13832"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae8aa27f933591f4668d86853aa999d73">13832</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DERIVATE_SHIFT))&amp;SIM_SDID_DERIVATE_MASK)</span></div>
<div class="line"><a name="l13833"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade74f0dfb72c06016d90df54969eb032">13833</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_MASK                  0xF000000u</span></div>
<div class="line"><a name="l13834"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5338fb4f0094151034180529b4651842">13834</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_SHIFT                 24u</span></div>
<div class="line"><a name="l13835"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79e503da331f132361de8dfdbc39ef1f">13835</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_WIDTH                 4u</span></div>
<div class="line"><a name="l13836"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga561f661b55f1d6f8aa1dc2f2e224911e">13836</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBSERIES_SHIFT))&amp;SIM_SDID_SUBSERIES_MASK)</span></div>
<div class="line"><a name="l13837"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe1c93a760cc5391d1b731a14d4a953b">13837</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l13838"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga44db4b0d1df1082e54acb8dd16179d6a">13838</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_SHIFT                28u</span></div>
<div class="line"><a name="l13839"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6c0fb15c38fb871a99e62d9117df56ba">13839</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_WIDTH                4u</span></div>
<div class="line"><a name="l13840"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74b68e582bf7cd95de8da6f1cd5fee8e">13840</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_GENERATION_SHIFT))&amp;SIM_SDID_GENERATION_MASK)</span></div>
<div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;<span class="comment">/* PLATCGC Bit Fields */</span></div>
<div class="line"><a name="l13842"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e00b678141da278e685dac323f53978">13842</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_MASK                 0x1u</span></div>
<div class="line"><a name="l13843"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gace57343eb3a97042c9e6f1826b4dd200">13843</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_SHIFT                0u</span></div>
<div class="line"><a name="l13844"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga22caa183a2a6ef20bcf5b3e6615360f5">13844</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_WIDTH                1u</span></div>
<div class="line"><a name="l13845"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga175ad6d30c7fdc4121079477c91e142c">13845</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMSCM_SHIFT))&amp;SIM_PLATCGC_CGCMSCM_MASK)</span></div>
<div class="line"><a name="l13846"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae49af7b16c8ce014953ff0b1f404c7c5">13846</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_MASK                  0x2u</span></div>
<div class="line"><a name="l13847"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24f8a5875e14d97f6dcc9437474b0346">13847</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_SHIFT                 1u</span></div>
<div class="line"><a name="l13848"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad62ad6d9c9abc888de5b667d5ce350db">13848</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_WIDTH                 1u</span></div>
<div class="line"><a name="l13849"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7abb81b311e5b7fabf9bb92263cff85">13849</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMPU_SHIFT))&amp;SIM_PLATCGC_CGCMPU_MASK)</span></div>
<div class="line"><a name="l13850"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78d747b3f862dea5555740be955ffb67">13850</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_MASK                  0x4u</span></div>
<div class="line"><a name="l13851"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9d0c732eb3df2ddfbcc61a22b180b9f4">13851</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_SHIFT                 2u</span></div>
<div class="line"><a name="l13852"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga070cce7dab4ec25c1a3ec67e25475bc1">13852</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_WIDTH                 1u</span></div>
<div class="line"><a name="l13853"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaed366c08ce875c433972f2c966427a03">13853</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCDMA_SHIFT))&amp;SIM_PLATCGC_CGCDMA_MASK)</span></div>
<div class="line"><a name="l13854"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6393c765da811f674d7fd3e317d1b9e9">13854</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_MASK                  0x8u</span></div>
<div class="line"><a name="l13855"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1b34239c70e4e70d40c0a1d5cbc7ef49">13855</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_SHIFT                 3u</span></div>
<div class="line"><a name="l13856"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa224050a1cd987f0607649872e72c00f">13856</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_WIDTH                 1u</span></div>
<div class="line"><a name="l13857"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab6549f8531bd6636db0d14b769d7dd9d">13857</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCERM_SHIFT))&amp;SIM_PLATCGC_CGCERM_MASK)</span></div>
<div class="line"><a name="l13858"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10f772cfb0dc6a124620d5b6007ba365">13858</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_MASK                  0x10u</span></div>
<div class="line"><a name="l13859"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0211b7ee91e7aa70eb7a90bcb6dd9bb5">13859</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_SHIFT                 4u</span></div>
<div class="line"><a name="l13860"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ad77386eb3f57dc96cd0927a6a99ce1">13860</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_WIDTH                 1u</span></div>
<div class="line"><a name="l13861"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gada8fefe2bf16884ed3bf9d7c3e2cc995">13861</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCEIM_SHIFT))&amp;SIM_PLATCGC_CGCEIM_MASK)</span></div>
<div class="line"><a name="l13862"></a><span class="lineno">13862</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div>
<div class="line"><a name="l13863"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d">13863</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF000u</span></div>
<div class="line"><a name="l13864"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f">13864</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   12u</span></div>
<div class="line"><a name="l13865"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e6c875cf947c311c525c6fdd2949ee8">13865</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_WIDTH                   4u</span></div>
<div class="line"><a name="l13866"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga68137c3e32ef5c0477b548ad10de565f">13866</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div>
<div class="line"><a name="l13867"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3907d5c863ded7a6355e188b0ea7a6c8">13867</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_MASK                0xF0000u</span></div>
<div class="line"><a name="l13868"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga08895e69e2abde0751a8e3de257f8af4">13868</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_SHIFT               16u</span></div>
<div class="line"><a name="l13869"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3530b6787f1df3a77a2e44c5d05908fb">13869</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_WIDTH               4u</span></div>
<div class="line"><a name="l13870"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac70b06a97dddab357326101536bd9ccb">13870</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EEERAMSIZE_SHIFT))&amp;SIM_FCFG1_EEERAMSIZE_MASK)</span></div>
<div class="line"><a name="l13871"></a><span class="lineno">13871</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div>
<div class="line"><a name="l13872"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga710bf1d2752d8587156aa9ecd34bf208">13872</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l13873"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga48871eefebf0d936b0eb90f9f1173891">13873</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_SHIFT                 0u</span></div>
<div class="line"><a name="l13874"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaed2d8540013db7e7ace62ccc516791d3">13874</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_WIDTH                 32u</span></div>
<div class="line"><a name="l13875"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafdfad2477d0c9e930c69c3dcfdf1aeb5">13875</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID127_96_SHIFT))&amp;SIM_UIDH_UID127_96_MASK)</span></div>
<div class="line"><a name="l13876"></a><span class="lineno">13876</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div>
<div class="line"><a name="l13877"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb9c61f9d868b19ebee01cf7e571bd72">13877</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l13878"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ed93a1aca6dc1daf7e696eb7d1295a2">13878</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_SHIFT                 0u</span></div>
<div class="line"><a name="l13879"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c8e00e7bd53e8ae82ba478c43ffeee5">13879</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_WIDTH                 32u</span></div>
<div class="line"><a name="l13880"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7a8932e9eca993f24df51903d0d6c5b">13880</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID95_64_SHIFT))&amp;SIM_UIDMH_UID95_64_MASK)</span></div>
<div class="line"><a name="l13881"></a><span class="lineno">13881</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div>
<div class="line"><a name="l13882"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2279f380b095380d1c5ee59bc6ce1db3">13882</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l13883"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga07312e60dce998e9bbae00cbfcd97445">13883</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_SHIFT                 0u</span></div>
<div class="line"><a name="l13884"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8418008cb6f07ffd3594f035e947fc87">13884</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_WIDTH                 32u</span></div>
<div class="line"><a name="l13885"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5b2da3c6db3943efb1ea154bd2b4a579">13885</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID63_32_SHIFT))&amp;SIM_UIDML_UID63_32_MASK)</span></div>
<div class="line"><a name="l13886"></a><span class="lineno">13886</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div>
<div class="line"><a name="l13887"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9170c4e63934d98fc6dec9b63614b44f">13887</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l13888"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab9ae207ebc09f6f3b0a10f7742f336ba">13888</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_SHIFT                   0u</span></div>
<div class="line"><a name="l13889"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a83d095daf24809c912d5712d4b1403">13889</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_WIDTH                   32u</span></div>
<div class="line"><a name="l13890"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f7627b1f3f38962b75607b6b346f183">13890</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID31_0_SHIFT))&amp;SIM_UIDL_UID31_0_MASK)</span></div>
<div class="line"><a name="l13891"></a><span class="lineno">13891</span>&#160;<span class="comment">/* CLKDIV4 Bit Fields */</span></div>
<div class="line"><a name="l13892"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34a82bd71d630c9bcab5016ad772913f">13892</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_MASK               0x1u</span></div>
<div class="line"><a name="l13893"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga91b06d902d91e8fb4fc1b63d17a3d040">13893</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_SHIFT              0u</span></div>
<div class="line"><a name="l13894"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae38c1308fd846441a4717c2ccf2d646e">13894</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_WIDTH              1u</span></div>
<div class="line"><a name="l13895"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab50e97ede95d6848b692302ed1062c6c">13895</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEFRAC_SHIFT))&amp;SIM_CLKDIV4_TRACEFRAC_MASK)</span></div>
<div class="line"><a name="l13896"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa0574936475fb6f508d0be042aef470b">13896</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_MASK                0xEu</span></div>
<div class="line"><a name="l13897"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaad20e97113c645624096cdf1bbae9267">13897</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_SHIFT               1u</span></div>
<div class="line"><a name="l13898"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5483487afc5c3a3195a0b42ecfadb2b1">13898</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_WIDTH               3u</span></div>
<div class="line"><a name="l13899"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7bbe2726db59bfe85ff7a0ddb5e27946">13899</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIV_SHIFT))&amp;SIM_CLKDIV4_TRACEDIV_MASK)</span></div>
<div class="line"><a name="l13900"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae6338c0dac89dddf10c0b3b4c4f7cb0b">13900</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_MASK              0x10000000u</span></div>
<div class="line"><a name="l13901"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65a826c601069ffd3a0fe97f95246692">13901</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_SHIFT             28u</span></div>
<div class="line"><a name="l13902"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadcbb42ee10e61baece175c909fe4aac3">13902</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_WIDTH             1u</span></div>
<div class="line"><a name="l13903"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8a472a5bd593858b21f2a44c7dc0c584">13903</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIVEN_SHIFT))&amp;SIM_CLKDIV4_TRACEDIVEN_MASK)</span></div>
<div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;<span class="comment">/* MISCTRL1 Bit Fields */</span></div>
<div class="line"><a name="l13905"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga586824fe4008e543f8a296747d843896">13905</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_MASK                 0x1u</span></div>
<div class="line"><a name="l13906"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa00a2ff1c3cbfb96b5b211b3a5805043">13906</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_SHIFT                0u</span></div>
<div class="line"><a name="l13907"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf8792f63dadfdfd083e4f71a71970d3d">13907</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_WIDTH                1u</span></div>
<div class="line"><a name="l13908"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga46eac3859f427c32222f907efd2f82dc">13908</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL1_SW_TRG_SHIFT))&amp;SIM_MISCTRL1_SW_TRG_MASK)</span></div>
<div class="line"><a name="l13909"></a><span class="lineno">13909</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div>
<div class="line"><a name="l13913"></a><span class="lineno">13913</span>&#160; </div>
<div class="line"><a name="l13914"></a><span class="lineno">13914</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l13918"></a><span class="lineno">13918</span>&#160; </div>
<div class="line"><a name="l13919"></a><span class="lineno">13919</span>&#160; </div>
<div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13921"></a><span class="lineno">13921</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div>
<div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160; </div>
<div class="line"><a name="l13933"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html">13933</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l13934"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df">13934</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a>;                             </div>
<div class="line"><a name="l13935"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a96563b10e1e91f05203f88047408044a">13935</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a>;                             </div>
<div class="line"><a name="l13936"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aa409aa06e4dc05a5c28cb46f2c47d563">13936</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#aa409aa06e4dc05a5c28cb46f2c47d563">PMPROT</a>;                            </div>
<div class="line"><a name="l13937"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aa7dc7f8c92c0cc0adf220dede8fd7ee8">13937</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#aa7dc7f8c92c0cc0adf220dede8fd7ee8">PMCTRL</a>;                            </div>
<div class="line"><a name="l13938"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a06355f473542d51406c0e7c5285b241e">13938</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#a06355f473542d51406c0e7c5285b241e">STOPCTRL</a>;                          </div>
<div class="line"><a name="l13939"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a481b9caa6466cb9213be98f9652337fe">13939</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a481b9caa6466cb9213be98f9652337fe">PMSTAT</a>;                            </div>
<div class="line"><a name="l13940"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">13940</a></span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>, *<a class="code" href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a>;</div>
<div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160; </div>
<div class="line"><a name="l13943"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gaf5ad84d8d1af75012cb219587469ac9d">13943</a></span>&#160;<span class="preprocessor">#define SMC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l13944"></a><span class="lineno">13944</span>&#160; </div>
<div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160; </div>
<div class="line"><a name="l13946"></a><span class="lineno">13946</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l13948"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">13948</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div>
<div class="line"><a name="l13950"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d">13950</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div>
<div class="line"><a name="l13952"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2">13952</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div>
<div class="line"><a name="l13954"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3">13954</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div>
<div class="line"><a name="l13955"></a><span class="lineno">13955</span>&#160; </div>
<div class="line"><a name="l13956"></a><span class="lineno">13956</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13957"></a><span class="lineno">13957</span>&#160;<span class="comment">   -- SMC Register Masks</span></div>
<div class="line"><a name="l13958"></a><span class="lineno">13958</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13959"></a><span class="lineno">13959</span>&#160; </div>
<div class="line"><a name="l13965"></a><span class="lineno">13965</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l13966"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga864148f11aa27a409a01068e3d5a415d">13966</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l13967"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae1d267f737641fd5f421e33e0ccada34">13967</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_SHIFT                  0u</span></div>
<div class="line"><a name="l13968"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad993f6b2ffb29bb29dbc4b5fdff89d1c">13968</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_WIDTH                  16u</span></div>
<div class="line"><a name="l13969"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac9b17b546c3b2f05c83bda15e1b786d5">13969</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_FEATURE_SHIFT))&amp;SMC_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l13970"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga45f55b01dd2345c64887c307aa6d9875">13970</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l13971"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9b092411231128a932aef61f5ba34501">13971</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_SHIFT                    16u</span></div>
<div class="line"><a name="l13972"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga04a92adf30babe39c2b58c3d706ad2f2">13972</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_WIDTH                    8u</span></div>
<div class="line"><a name="l13973"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gafd9d3b92b8854563397a85de1d491f71">13973</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MINOR_SHIFT))&amp;SMC_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l13974"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6f23a8bf6b58e0279fbb6039632b6183">13974</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l13975"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga0f1fdc7bb97c2375d7d749427578012f">13975</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_SHIFT                    24u</span></div>
<div class="line"><a name="l13976"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac94a84b3384bb07046d541a89efe9c46">13976</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_WIDTH                    8u</span></div>
<div class="line"><a name="l13977"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga51fc2f9e17e2ce5ec554b25480eafa6a">13977</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MAJOR_SHIFT))&amp;SMC_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l13978"></a><span class="lineno">13978</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l13979"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga13e33daa693e679384558a7d211b9a5f">13979</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_MASK                    0x1u</span></div>
<div class="line"><a name="l13980"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae53bdeac18c42540028e844166ecc329">13980</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_SHIFT                   0u</span></div>
<div class="line"><a name="l13981"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga24e8b54e628cf7da0817aa2cb6727772">13981</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_WIDTH                   1u</span></div>
<div class="line"><a name="l13982"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gabc03bdde7e46de3df79327bc6afaaab6">13982</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EHSRUN_SHIFT))&amp;SMC_PARAM_EHSRUN_MASK)</span></div>
<div class="line"><a name="l13983"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadf786f642664d16ff30fcad7b6ff134c">13983</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_MASK                      0x8u</span></div>
<div class="line"><a name="l13984"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf92044e6c11e537e45f202dc862cde6b">13984</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_SHIFT                     3u</span></div>
<div class="line"><a name="l13985"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga10ae913fd156eba2447708b0cf265ed0">13985</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_WIDTH                     1u</span></div>
<div class="line"><a name="l13986"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga43b17c64cde455fce8ab40cf66a5f28c">13986</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS_SHIFT))&amp;SMC_PARAM_ELLS_MASK)</span></div>
<div class="line"><a name="l13987"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab5c2e973cea6fad87caf79ae1715ffa8">13987</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_MASK                     0x20u</span></div>
<div class="line"><a name="l13988"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga44357f1e5c21f2d27b3a2aabbe01c6d7">13988</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_SHIFT                    5u</span></div>
<div class="line"><a name="l13989"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf8434a9c0dba28a92802f5beb7b962e8">13989</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_WIDTH                    1u</span></div>
<div class="line"><a name="l13990"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa03b70e0bcb3260343f19463805da491">13990</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS2_SHIFT))&amp;SMC_PARAM_ELLS2_MASK)</span></div>
<div class="line"><a name="l13991"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf4a5ff664a362bb802c3f0cc1383491b">13991</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_MASK                    0x40u</span></div>
<div class="line"><a name="l13992"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4e3e293b25185279de6e8e22ad660c9d">13992</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_SHIFT                   6u</span></div>
<div class="line"><a name="l13993"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga81e94120d8c89963f866a3c2fbcda749">13993</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_WIDTH                   1u</span></div>
<div class="line"><a name="l13994"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6c9054e73d47ac34683b76f95e151f89">13994</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EVLLS0_SHIFT))&amp;SMC_PARAM_EVLLS0_MASK)</span></div>
<div class="line"><a name="l13995"></a><span class="lineno">13995</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div>
<div class="line"><a name="l13996"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210">13996</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div>
<div class="line"><a name="l13997"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4">13997</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5u</span></div>
<div class="line"><a name="l13998"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae654a4000cf41697fc425baeaa409b61">13998</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_WIDTH                    1u</span></div>
<div class="line"><a name="l13999"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9cc7998d16f01dc2d8deb5cd1bf184df">13999</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMPROT_AVLP_SHIFT))&amp;SMC_PMPROT_AVLP_MASK)</span></div>
<div class="line"><a name="l14000"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa5cbb67d3a16a2cf9511daf4361fa311">14000</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_MASK                   0x80u</span></div>
<div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga951bc98d6c6d801ec6c72e1276c2d218">14001</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_SHIFT                  7u</span></div>
<div class="line"><a name="l14002"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab77acff3a32e7da1d25cbf1437f5e8fc">14002</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_WIDTH                  1u</span></div>
<div class="line"><a name="l14003"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6bfe4f6c35adda24a0c49ade66fd04f7">14003</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMPROT_AHSRUN_SHIFT))&amp;SMC_PMPROT_AHSRUN_MASK)</span></div>
<div class="line"><a name="l14004"></a><span class="lineno">14004</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div>
<div class="line"><a name="l14005"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c">14005</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div>
<div class="line"><a name="l14006"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26">14006</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0u</span></div>
<div class="line"><a name="l14007"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaeb312b2548700c13a81b251ffc1f1c92">14007</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_WIDTH                   3u</span></div>
<div class="line"><a name="l14008"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958">14008</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div>
<div class="line"><a name="l14009"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4e085cede5bd67782fb1a06cbbd4caa4">14009</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_MASK                    0x8u</span></div>
<div class="line"><a name="l14010"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadc15d215f2b6213b1c3176d69919a714">14010</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_SHIFT                   3u</span></div>
<div class="line"><a name="l14011"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gada98900c8ac9ace3140dc9735216de76">14011</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_WIDTH                   1u</span></div>
<div class="line"><a name="l14012"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga703d307eaa1254e3a1b6c3f98d91e7e8">14012</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_VLPSA_SHIFT))&amp;SMC_PMCTRL_VLPSA_MASK)</span></div>
<div class="line"><a name="l14013"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb">14013</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div>
<div class="line"><a name="l14014"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e">14014</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5u</span></div>
<div class="line"><a name="l14015"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga11507ab40ad4d4b0af00a103f6facfb5">14015</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_WIDTH                    2u</span></div>
<div class="line"><a name="l14016"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc">14016</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div>
<div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div>
<div class="line"><a name="l14018"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga72d4295eed3dc8bdac7f185deb68a35a">14018</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_MASK                  0xC0u</span></div>
<div class="line"><a name="l14019"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga64bc8c32c93ad9421a4567c39d49f5b0">14019</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_SHIFT                 6u</span></div>
<div class="line"><a name="l14020"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga5025e90421a3e8d6c3811e232d87f2b3">14020</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_WIDTH                 2u</span></div>
<div class="line"><a name="l14021"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga38ebb9f7bf265c916b184cd8fec46031">14021</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_STOPCTRL_STOPO_SHIFT))&amp;SMC_STOPCTRL_STOPO_MASK)</span></div>
<div class="line"><a name="l14022"></a><span class="lineno">14022</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div>
<div class="line"><a name="l14023"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63">14023</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0xFFu</span></div>
<div class="line"><a name="l14024"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e">14024</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0u</span></div>
<div class="line"><a name="l14025"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga005f333b16225cb8bd86e8b3902f5dd5">14025</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_WIDTH                  8u</span></div>
<div class="line"><a name="l14026"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3">14026</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div>
<div class="line"><a name="l14027"></a><span class="lineno">14027</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div>
<div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160; </div>
<div class="line"><a name="l14032"></a><span class="lineno">14032</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160; </div>
<div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160; </div>
<div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14039"></a><span class="lineno">14039</span>&#160;<span class="comment">   -- TRGMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l14040"></a><span class="lineno">14040</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160; </div>
<div class="line"><a name="l14049"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">14049</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_COUNT                     32u</span></div>
<div class="line"><a name="l14050"></a><span class="lineno">14050</span>&#160; </div>
<div class="line"><a name="l14052"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html">14052</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l14053"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html#ae19fabfe42975a5279a773d13475ce9c">14053</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRGMUXn[<a class="code" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a>];     </div>
<div class="line"><a name="l14054"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714">14054</a></span>&#160;} <a class="code" href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a>, *<a class="code" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714">TRGMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160; </div>
<div class="line"><a name="l14057"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafc8fa200b4c5372f11a2a0ff22b80481">14057</a></span>&#160;<span class="preprocessor">#define TRGMUX_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l14058"></a><span class="lineno">14058</span>&#160; </div>
<div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160; </div>
<div class="line"><a name="l14060"></a><span class="lineno">14060</span>&#160;<span class="comment">/* TRGMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l14062"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga8c44735e7ca900d6e68dacf26946c334">14062</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE                              (0x40063000u)</span></div>
<div class="line"><a name="l14064"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga179a72bbdf6ff89e59e6e8802f654478">14064</a></span>&#160;<span class="preprocessor">#define TRGMUX                                   ((TRGMUX_Type *)TRGMUX_BASE)</span></div>
<div class="line"><a name="l14066"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga1154c06ed244699926335a83dc4bc9f5">14066</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_ADDRS                        { TRGMUX_BASE }</span></div>
<div class="line"><a name="l14068"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga7404aa0c990311a88182486b5f17d6f2">14068</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_PTRS                         { TRGMUX }</span></div>
<div class="line"><a name="l14069"></a><span class="lineno">14069</span>&#160; </div>
<div class="line"><a name="l14070"></a><span class="lineno">14070</span>&#160;<span class="comment">/* TRGMUX index offsets */</span></div>
<div class="line"><a name="l14071"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga13e4851d5f346b08cebacb8afcd85d41">14071</a></span>&#160;<span class="preprocessor">#define TRGMUX_DMAMUX0_INDEX                     0</span></div>
<div class="line"><a name="l14072"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga4d06a2498dce1905eaeba5692713107e">14072</a></span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT0_INDEX                     1</span></div>
<div class="line"><a name="l14073"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga86be9afe38c62ab19a44b8666d2b3ced">14073</a></span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT1_INDEX                     2</span></div>
<div class="line"><a name="l14074"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga0641fde63fff7c84e42df23ecdc2c922">14074</a></span>&#160;<span class="preprocessor">#define TRGMUX_ADC0_INDEX                        3</span></div>
<div class="line"><a name="l14075"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gab4ff5a139bfc70aaea6f074724e733ed">14075</a></span>&#160;<span class="preprocessor">#define TRGMUX_ADC1_INDEX                        4</span></div>
<div class="line"><a name="l14076"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga182a56962fe42ccfd2ed4840dd568526">14076</a></span>&#160;<span class="preprocessor">#define TRGMUX_CMP0_INDEX                        7</span></div>
<div class="line"><a name="l14077"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gad754a90e8b452287439fe421b7f2b5e5">14077</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM0_INDEX                        10</span></div>
<div class="line"><a name="l14078"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga90b37fb47b96b8fd431843d3ba7f2a19">14078</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM1_INDEX                        11</span></div>
<div class="line"><a name="l14079"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga80c8aa325e2c297e4687d45274168740">14079</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM2_INDEX                        12</span></div>
<div class="line"><a name="l14080"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gad4490b3c66d727295cb53f2a61a37e94">14080</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM3_INDEX                        13</span></div>
<div class="line"><a name="l14081"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaefbee1be6c20f8c12600606599d4a603">14081</a></span>&#160;<span class="preprocessor">#define TRGMUX_PDB0_INDEX                        14</span></div>
<div class="line"><a name="l14082"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga55d0a70f27d3efac3fbc9899f045c2c7">14082</a></span>&#160;<span class="preprocessor">#define TRGMUX_PDB1_INDEX                        15</span></div>
<div class="line"><a name="l14083"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaebbe2e90b4924d51fdeec0daf731b2ce">14083</a></span>&#160;<span class="preprocessor">#define TRGMUX_FLEXIO_INDEX                      17</span></div>
<div class="line"><a name="l14084"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga5d7e57da3b173137b6e62ba8558f53f9">14084</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPIT0_INDEX                       18</span></div>
<div class="line"><a name="l14085"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga0f7d344e343802efef2d28cb58666054">14085</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPUART0_INDEX                     19</span></div>
<div class="line"><a name="l14086"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga91aaf8914123333320f3281f7210461c">14086</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPUART1_INDEX                     20</span></div>
<div class="line"><a name="l14087"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaedcc59e9d488851b671b8b03a6930c6a">14087</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPI2C0_INDEX                      21</span></div>
<div class="line"><a name="l14088"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga96ee382cf72531547a20b2960676a53b">14088</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPSPI0_INDEX                      23</span></div>
<div class="line"><a name="l14089"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga3bbf9a194240d666fc0a088cc7d85acb">14089</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPSPI1_INDEX                      24</span></div>
<div class="line"><a name="l14090"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga308cfc7a07d01d6861aded057c928e38">14090</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPTMR0_INDEX                      25</span></div>
<div class="line"><a name="l14091"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga9f7aa01aa61c94c2127c4f1e234fd77f">14091</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPI2C1_INDEX                      27</span></div>
<div class="line"><a name="l14092"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga7134711083d8c94f70b2114d816deebf">14092</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM4_INDEX                        28</span></div>
<div class="line"><a name="l14093"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga36db66243e4b5ba0f84d6bc8d84283cd">14093</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM5_INDEX                        29</span></div>
<div class="line"><a name="l14094"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga4557df8d91cb626f2a5b2c586258f989">14094</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM6_INDEX                        30</span></div>
<div class="line"><a name="l14095"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gad657b64d2d1d24cf8a042f13db4b9a1a">14095</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM7_INDEX                        31</span></div>
<div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160; </div>
<div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;<span class="comment">   -- TRGMUX Register Masks</span></div>
<div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160; </div>
<div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;<span class="comment">/* TRGMUXn Bit Fields */</span></div>
<div class="line"><a name="l14107"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab7ce8a448f9301fd57c3fa1a6b8dce47">14107</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_MASK                 0x7Fu</span></div>
<div class="line"><a name="l14108"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga0ded7fb551fe15a6391438d7dad749e9">14108</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_SHIFT                0u</span></div>
<div class="line"><a name="l14109"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa52abd8823802fdfa964d550ebeb525e">14109</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_WIDTH                7u</span></div>
<div class="line"><a name="l14110"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gafc6bc6e2e21286a0ee3624ae6a82c6a2">14110</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL0_SHIFT))&amp;TRGMUX_TRGMUXn_SEL0_MASK)</span></div>
<div class="line"><a name="l14111"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga64dba2556cd64ae580410dc3b74bb7b6">14111</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_MASK                 0x7F00u</span></div>
<div class="line"><a name="l14112"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab9804f9065fd1ce906f3a3fb8759377d">14112</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_SHIFT                8u</span></div>
<div class="line"><a name="l14113"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga7e65ea732cc18d640e728c81c5fb1d4f">14113</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_WIDTH                7u</span></div>
<div class="line"><a name="l14114"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gae7bf341d8b4da6be9c3c5f56c46a9f7b">14114</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL1_SHIFT))&amp;TRGMUX_TRGMUXn_SEL1_MASK)</span></div>
<div class="line"><a name="l14115"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gac2e82ebb0f79fcabf027c7a492e3e8c5">14115</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_MASK                 0x7F0000u</span></div>
<div class="line"><a name="l14116"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa1bd38feec7f94566889a0654083a328">14116</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_SHIFT                16u</span></div>
<div class="line"><a name="l14117"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga61c2aa591fc952eeac67d1bb2d160998">14117</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_WIDTH                7u</span></div>
<div class="line"><a name="l14118"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga019f4216d2f2a0c9bf273a707195c530">14118</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL2_SHIFT))&amp;TRGMUX_TRGMUXn_SEL2_MASK)</span></div>
<div class="line"><a name="l14119"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga70f53a46912e4d69c29379e25a7075c5">14119</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_MASK                 0x7F000000u</span></div>
<div class="line"><a name="l14120"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa51641be2ba59100e9ae535ed773462d">14120</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_SHIFT                24u</span></div>
<div class="line"><a name="l14121"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga104b23f966ee8111051bfb0373c7ecbf">14121</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_WIDTH                7u</span></div>
<div class="line"><a name="l14122"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gabb5fb51ed904d688dab19ecb0a6b70f4">14122</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL3_SHIFT))&amp;TRGMUX_TRGMUXn_SEL3_MASK)</span></div>
<div class="line"><a name="l14123"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab1fa48626e055e25315a03c67309279d">14123</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_MASK                   0x80000000u</span></div>
<div class="line"><a name="l14124"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaee9b10185d8b9ec35972bcd25c2c3a87">14124</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_SHIFT                  31u</span></div>
<div class="line"><a name="l14125"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga14856baa5b8b9618d5804d3c17993c08">14125</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_WIDTH                  1u</span></div>
<div class="line"><a name="l14126"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa62e8af6f627f851e0fd771694d7fdf5">14126</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_LK_SHIFT))&amp;TRGMUX_TRGMUXn_LK_MASK)</span></div>
<div class="line"><a name="l14127"></a><span class="lineno">14127</span>&#160; <span class="comment">/* end of group TRGMUX_Register_Masks */</span></div>
<div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160; </div>
<div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160; <span class="comment">/* end of group TRGMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l14136"></a><span class="lineno">14136</span>&#160; </div>
<div class="line"><a name="l14137"></a><span class="lineno">14137</span>&#160; </div>
<div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14139"></a><span class="lineno">14139</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div>
<div class="line"><a name="l14140"></a><span class="lineno">14140</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160; </div>
<div class="line"><a name="l14151"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html">14151</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l14152"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a5824868cf314b1873a3c1b60bc0a1882">14152</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a5824868cf314b1873a3c1b60bc0a1882">CS</a>;                                </div>
<div class="line"><a name="l14153"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a6095a27d764d06750fc0d642e08f8b2a">14153</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;                               </div>
<div class="line"><a name="l14154"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#aee0d54a4e6a70c97624e03819e62ed8f">14154</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#aee0d54a4e6a70c97624e03819e62ed8f">TOVAL</a>;                             </div>
<div class="line"><a name="l14155"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a29ac7d965a5ad9eda4667616caba2d2e">14155</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a29ac7d965a5ad9eda4667616caba2d2e">WIN</a>;                               </div>
<div class="line"><a name="l14156"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">14156</a></span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>, *<a class="code" href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a>;</div>
<div class="line"><a name="l14157"></a><span class="lineno">14157</span>&#160; </div>
<div class="line"><a name="l14159"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa1bbc1fa1226588d5660284955680d67">14159</a></span>&#160;<span class="preprocessor">#define WDOG_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l14160"></a><span class="lineno">14160</span>&#160; </div>
<div class="line"><a name="l14161"></a><span class="lineno">14161</span>&#160; </div>
<div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l14164"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887">14164</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div>
<div class="line"><a name="l14166"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gab938901a5fa5443253fc293ebd0399e3">14166</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div>
<div class="line"><a name="l14168"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa48c10a6a132d044b0d2a7b495b303da">14168</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div>
<div class="line"><a name="l14170"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga8d50dba3756857eed1783b3d726d40d8">14170</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div>
<div class="line"><a name="l14172"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gae67aa458e2685b0b49712ac567af7128">14172</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l14174"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga4b94904823588d9dc2b3350c3163c4b9">14174</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_CH_COUNT                       (1u)</span></div>
<div class="line"><a name="l14176"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gad44cf9ab5d5c2116869c5570758d4eeb">14176</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS                                { WDOG_EWM_IRQn }</span></div>
<div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160; </div>
<div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14179"></a><span class="lineno">14179</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div>
<div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14181"></a><span class="lineno">14181</span>&#160; </div>
<div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;<span class="comment">/* CS Bit Fields */</span></div>
<div class="line"><a name="l14188"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga610912ac5ce0b09d1cd0353a78aea73c">14188</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_MASK                        0x1u</span></div>
<div class="line"><a name="l14189"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8bf25335bd73c7dd276033675d72077f">14189</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_SHIFT                       0u</span></div>
<div class="line"><a name="l14190"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa1500a2cbfc78374bf65ffe301848c00">14190</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_WIDTH                       1u</span></div>
<div class="line"><a name="l14191"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga92cfee8d0eba3f60115f4ef38d37d4fc">14191</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_STOP_SHIFT))&amp;WDOG_CS_STOP_MASK)</span></div>
<div class="line"><a name="l14192"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5e38d83a9e2096f2581898657486af35">14192</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_MASK                        0x2u</span></div>
<div class="line"><a name="l14193"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaad8f265447db57121fbe56f1c0dd8f40">14193</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_SHIFT                       1u</span></div>
<div class="line"><a name="l14194"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8f2a133e6b75b6e127bcc77121287219">14194</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_WIDTH                       1u</span></div>
<div class="line"><a name="l14195"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga037e05b4cf675aac3e0538f001fc3b07">14195</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WAIT_SHIFT))&amp;WDOG_CS_WAIT_MASK)</span></div>
<div class="line"><a name="l14196"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac958f3d3a441f715d2179971a3c2014f">14196</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_MASK                         0x4u</span></div>
<div class="line"><a name="l14197"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gafc4675f456dbe5d354f7e4186172c07e">14197</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_SHIFT                        2u</span></div>
<div class="line"><a name="l14198"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga410754b3ec17ef4385e303f7565123c8">14198</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_WIDTH                        1u</span></div>
<div class="line"><a name="l14199"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab16a21ef4e6c7c6895fab84bb9814f55">14199</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_DBG_SHIFT))&amp;WDOG_CS_DBG_MASK)</span></div>
<div class="line"><a name="l14200"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaddbeb7ad9100d30dad7d2b08c30f4bdb">14200</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_MASK                         0x18u</span></div>
<div class="line"><a name="l14201"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga44586cdb7abab79be621526ca50424ec">14201</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_SHIFT                        3u</span></div>
<div class="line"><a name="l14202"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6bdf6d242289fa17742718407c7d5d96">14202</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_WIDTH                        2u</span></div>
<div class="line"><a name="l14203"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0a95bf0ddcad3a9cd68716bd06da8952">14203</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_TST_SHIFT))&amp;WDOG_CS_TST_MASK)</span></div>
<div class="line"><a name="l14204"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8c6ea1f85fc6643498c6e263c4ea89c5">14204</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_MASK                      0x20u</span></div>
<div class="line"><a name="l14205"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga083b8e29d5e319a628b514d7900b1069">14205</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_SHIFT                     5u</span></div>
<div class="line"><a name="l14206"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga76c397da80aac3ca5a7757a37fc689b4">14206</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_WIDTH                     1u</span></div>
<div class="line"><a name="l14207"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae0a5d448e067ce420431eaf1b026693d">14207</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_UPDATE_SHIFT))&amp;WDOG_CS_UPDATE_MASK)</span></div>
<div class="line"><a name="l14208"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga895990a1650bdb19a80e987a15f15faf">14208</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_MASK                         0x40u</span></div>
<div class="line"><a name="l14209"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab63a375a5acadceae55626579e3290a7">14209</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_SHIFT                        6u</span></div>
<div class="line"><a name="l14210"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf86da084bbfbfd3553cdc8cd8a45d517">14210</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_WIDTH                        1u</span></div>
<div class="line"><a name="l14211"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gabaaadee819c8f3a090815e954fe498c5">14211</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_INT_SHIFT))&amp;WDOG_CS_INT_MASK)</span></div>
<div class="line"><a name="l14212"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga86404610f51bde5a2ea1fbbe5890a484">14212</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_MASK                          0x80u</span></div>
<div class="line"><a name="l14213"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa3a84f65a9ef519e52ac4df170ef1bed">14213</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_SHIFT                         7u</span></div>
<div class="line"><a name="l14214"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ec3200d04867d263d5ac9f18dc8c41c">14214</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_WIDTH                         1u</span></div>
<div class="line"><a name="l14215"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6cce1e929b1df4a85bae66d68579f0a2">14215</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_EN_SHIFT))&amp;WDOG_CS_EN_MASK)</span></div>
<div class="line"><a name="l14216"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf1a4b7ed8fd0f97183485dcf2ae42cd2">14216</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_MASK                         0x300u</span></div>
<div class="line"><a name="l14217"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga53eb063e7c50c6dc6f0cef9e0a01f698">14217</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_SHIFT                        8u</span></div>
<div class="line"><a name="l14218"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ab5e4a4adf1222a6432dad94615f8ac">14218</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_WIDTH                        2u</span></div>
<div class="line"><a name="l14219"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7be43005cdfb36f5da16bbedc6dd0553">14219</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CLK_SHIFT))&amp;WDOG_CS_CLK_MASK)</span></div>
<div class="line"><a name="l14220"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga01da4d71afbe92101b2b41a4acde2be9">14220</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_MASK                         0x400u</span></div>
<div class="line"><a name="l14221"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac3af3affd466bfa6d0d070c41e13d2e5">14221</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_SHIFT                        10u</span></div>
<div class="line"><a name="l14222"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gacae0951d2b460b307ef0757b63a7a820">14222</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_WIDTH                        1u</span></div>
<div class="line"><a name="l14223"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5a12eb0d0b1194cbd76eb8768c0b07b1">14223</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_RCS_SHIFT))&amp;WDOG_CS_RCS_MASK)</span></div>
<div class="line"><a name="l14224"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0e0dca1bfae087887b8c12da7e418ed1">14224</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_MASK                         0x800u</span></div>
<div class="line"><a name="l14225"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga2491b0aed72b2bf60d28709c97246337">14225</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_SHIFT                        11u</span></div>
<div class="line"><a name="l14226"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga09717c77ee92770062544152b5692b7a">14226</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_WIDTH                        1u</span></div>
<div class="line"><a name="l14227"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5bccb25887c5053577789ea098ae9028">14227</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_ULK_SHIFT))&amp;WDOG_CS_ULK_MASK)</span></div>
<div class="line"><a name="l14228"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9c52df78bb68615507ad20cca32f8e0f">14228</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_MASK                        0x1000u</span></div>
<div class="line"><a name="l14229"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0256162cc4b7a77849338e933cb8baa2">14229</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_SHIFT                       12u</span></div>
<div class="line"><a name="l14230"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga478f75cb77995f68942db31f14773125">14230</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_WIDTH                       1u</span></div>
<div class="line"><a name="l14231"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga229822d968a01b8e50b51b253dff0c7f">14231</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_PRES_SHIFT))&amp;WDOG_CS_PRES_MASK)</span></div>
<div class="line"><a name="l14232"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga883169639db3fe3cebf1e0d865d6b5a3">14232</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_MASK                     0x2000u</span></div>
<div class="line"><a name="l14233"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga99ec58fd831545fb3f400b4b26270f5d">14233</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_SHIFT                    13u</span></div>
<div class="line"><a name="l14234"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6661d469401b62a5442568b56a8d5148">14234</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_WIDTH                    1u</span></div>
<div class="line"><a name="l14235"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1c5b9c046f839ac5d65029fb2f3fd38f">14235</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CMD32EN_SHIFT))&amp;WDOG_CS_CMD32EN_MASK)</span></div>
<div class="line"><a name="l14236"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaff62f343e8a72b04a34799cd50af1d2b">14236</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_MASK                         0x4000u</span></div>
<div class="line"><a name="l14237"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga01e53e10b53c9fb71859d13541ab9e29">14237</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_SHIFT                        14u</span></div>
<div class="line"><a name="l14238"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13671d5b51899b049612c4973d2b1ce3">14238</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_WIDTH                        1u</span></div>
<div class="line"><a name="l14239"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5b51a9c49a5ef477dbc9c1e113b2b40b">14239</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_FLG_SHIFT))&amp;WDOG_CS_FLG_MASK)</span></div>
<div class="line"><a name="l14240"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5d29f8fe0dc5eb19721057268ff3c145">14240</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_MASK                         0x8000u</span></div>
<div class="line"><a name="l14241"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga015c57325505dd8606dc484c5e81267d">14241</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_SHIFT                        15u</span></div>
<div class="line"><a name="l14242"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae85a8c544f2cb09f40cbbdcd1d2a6bd4">14242</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_WIDTH                        1u</span></div>
<div class="line"><a name="l14243"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga63ac51679a8acba206e42dc0333c44ac">14243</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WIN_SHIFT))&amp;WDOG_CS_WIN_MASK)</span></div>
<div class="line"><a name="l14244"></a><span class="lineno">14244</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l14245"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga36d89df4dabdb9036365a5f291c68592">14245</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_MASK                     0xFFu</span></div>
<div class="line"><a name="l14246"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac759cb322850b1ee1e4e3c0e75154198">14246</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l14247"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f6e29a77abd63d542bd15c49212d392">14247</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_WIDTH                    8u</span></div>
<div class="line"><a name="l14248"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga284f6c2dcd254384675aa1e01f560a5b">14248</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTLOW_SHIFT))&amp;WDOG_CNT_CNTLOW_MASK)</span></div>
<div class="line"><a name="l14249"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga88e325e72121ee1633d98b15c4f582dc">14249</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_MASK                    0xFF00u</span></div>
<div class="line"><a name="l14250"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga481b7ce8cefdcc78af49a53e91182532">14250</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_SHIFT                   8u</span></div>
<div class="line"><a name="l14251"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad2cd24e613c93d7877357dae396fb933">14251</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_WIDTH                   8u</span></div>
<div class="line"><a name="l14252"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5b7e969ef9040602ea90411ae6f94ed8">14252</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTHIGH_SHIFT))&amp;WDOG_CNT_CNTHIGH_MASK)</span></div>
<div class="line"><a name="l14253"></a><span class="lineno">14253</span>&#160;<span class="comment">/* TOVAL Bit Fields */</span></div>
<div class="line"><a name="l14254"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gacca5a2c1f112e7de935af443168b144d">14254</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_MASK                 0xFFu</span></div>
<div class="line"><a name="l14255"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaaa57dd9c5d6c805d55bba9442a35485f">14255</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_SHIFT                0u</span></div>
<div class="line"><a name="l14256"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa18b3d9e28442e89980749f5325d6509">14256</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_WIDTH                8u</span></div>
<div class="line"><a name="l14257"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga98e29d9769ecc423085e478df8d3b86d">14257</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALLOW_SHIFT))&amp;WDOG_TOVAL_TOVALLOW_MASK)</span></div>
<div class="line"><a name="l14258"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcfe1721b064413039884b426d376dbb">14258</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_MASK                0xFF00u</span></div>
<div class="line"><a name="l14259"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga98ed441f77f454cc776f8fc0297c0df2">14259</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_SHIFT               8u</span></div>
<div class="line"><a name="l14260"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae2cee2f505eafb4821dbb8ba818b7b77">14260</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_WIDTH               8u</span></div>
<div class="line"><a name="l14261"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0cfda7cbb9ecd5fddb39aeede4d456e9">14261</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALHIGH_SHIFT))&amp;WDOG_TOVAL_TOVALHIGH_MASK)</span></div>
<div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;<span class="comment">/* WIN Bit Fields */</span></div>
<div class="line"><a name="l14263"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa5dfc174f0ff4414e0f3175468d9494f">14263</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_MASK                     0xFFu</span></div>
<div class="line"><a name="l14264"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga38fc8a7d566549bef9bdf52882a6947e">14264</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l14265"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaad8f428fc62e4609a828ff551f36bf47">14265</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_WIDTH                    8u</span></div>
<div class="line"><a name="l14266"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga392160608038b8fc26f7904f4f171daf">14266</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINLOW_SHIFT))&amp;WDOG_WIN_WINLOW_MASK)</span></div>
<div class="line"><a name="l14267"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5783bc741945609e529ec5b228724a0e">14267</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_MASK                    0xFF00u</span></div>
<div class="line"><a name="l14268"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa0f35e130c06334d14c99b77bdecb25d">14268</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_SHIFT                   8u</span></div>
<div class="line"><a name="l14269"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7e83d3c8e36d993fbe849fc100c5b8fa">14269</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_WIDTH                   8u</span></div>
<div class="line"><a name="l14270"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6c4bc8782819835de6213eb4bb2af30c">14270</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINHIGH_SHIFT))&amp;WDOG_WIN_WINHIGH_MASK)</span></div>
<div class="line"><a name="l14271"></a><span class="lineno">14271</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div>
<div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160; </div>
<div class="line"><a name="l14276"></a><span class="lineno">14276</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l14280"></a><span class="lineno">14280</span>&#160; </div>
<div class="line"><a name="l14281"></a><span class="lineno">14281</span>&#160; <span class="comment">/* end of group Peripheral_access_layer_S32K148 */</span></div>
<div class="line"><a name="l14285"></a><span class="lineno">14285</span>&#160; </div>
<div class="line"><a name="l14286"></a><span class="lineno">14286</span>&#160; </div>
<div class="line"><a name="l14287"></a><span class="lineno">14287</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14288"></a><span class="lineno">14288</span>&#160;<span class="comment">   -- Backward Compatibility for S32K148</span></div>
<div class="line"><a name="l14289"></a><span class="lineno">14289</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160; </div>
<div class="line"><a name="l14296"></a><span class="lineno">14296</span>&#160;<span class="comment">/* No backward compatibility issues. */</span></div>
<div class="line"><a name="l14297"></a><span class="lineno">14297</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols_S32K148 */</span></div>
<div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160; </div>
<div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160; </div>
<div class="line"><a name="l14303"></a><span class="lineno">14303</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(S32K148_H_) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l14304"></a><span class="lineno">14304</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div>
<div class="line"><a name="l14305"></a><span class="lineno">14305</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0400u)</span></div>
<div class="line"><a name="l14306"></a><span class="lineno">14306</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div>
<div class="line"><a name="l14307"></a><span class="lineno">14307</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div>
<div class="line"><a name="l14308"></a><span class="lineno">14308</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l14309"></a><span class="lineno">14309</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0400u) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(S32K148_H_) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160; </div>
<div class="line"><a name="l14312"></a><span class="lineno">14312</span>&#160;<span class="comment">/* S32K148.h, eof. */</span></div>
<div class="ttc" id="a_s32_k148_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> S32K148.h:151</div></div>
<div class="ttc" id="a_s32_k148_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> S32K148.h:152</div></div>
<div class="ttc" id="a_s32_k148_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdoc">IO Type Qualifiers are used.</div><div class="ttdef"><b>Definition:</b> S32K148.h:149</div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_ga2017fd646769acfc9ad3fab489690612"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a></div><div class="ttdeci">#define ADC_R_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:407</div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_ga27079677cc830a2a398830bbdd2383a8"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga27079677cc830a2a398830bbdd2383a8">ADC_aR_COUNT</a></div><div class="ttdeci">#define ADC_aR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:410</div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_ga2ef8fd71cc55a49d26442b33afccd6d4"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a></div><div class="ttdeci">#define ADC_CV_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:408</div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_ga4461adf358d1eb810b6ae170c5052823"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga4461adf358d1eb810b6ae170c5052823">ADC_aSC1_COUNT</a></div><div class="ttdeci">#define ADC_aSC1_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:409</div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_gad14f87345d10ff9d531b7b1235f191e3"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_Type * ADC_MemMapPtr</div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_gad1b5275cc9fbdba08614fca93c5e30ef"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a></div><div class="ttdeci">#define ADC_SC1_COUNT</div><div class="ttdoc">ADC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:406</div></div>
<div class="ttc" id="agroup___a_i_p_s___peripheral___access___layer_html_ga1eb778bc7ddf0465c7951b4f172b958b"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">AIPS_OPACR_COUNT</a></div><div class="ttdeci">#define AIPS_OPACR_COUNT</div><div class="ttdoc">AIPS - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:728</div></div>
<div class="ttc" id="agroup___a_i_p_s___peripheral___access___layer_html_ga87c70c8b8ae4bd5c488bd1e36989719c"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a></div><div class="ttdeci">struct AIPS_Type * AIPS_MemMapPtr</div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a></div><div class="ttdeci">#define CAN_RAMn_COUNT</div><div class="ttdoc">CAN - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1091</div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_ga36550870fb66103634284e98ec2dbaed"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a></div><div class="ttdeci">struct CAN_Type * CAN_MemMapPtr</div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_gaf43c8a3f50f289b5bb877205570ac1cc"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a></div><div class="ttdeci">#define CAN_RXIMR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:1092</div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_gaf6eba9dfa1f7077b183d7cf804810f16"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a></div><div class="ttdeci">#define CAN_WMB_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:1093</div></div>
<div class="ttc" id="agroup___c_m_p___peripheral___access___layer_html_gad7bff9ded6421471c40ec46ca6c69e64"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_Type * CMP_MemMapPtr</div></div>
<div class="ttc" id="agroup___c_r_c___peripheral___access___layer_html_ga4c3ab595a4fab17012b960ac751032e0"><div class="ttname"><a href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a></div><div class="ttdeci">struct CRC_Type * CRC_MemMapPtr</div></div>
<div class="ttc" id="agroup___c_s_e___p_r_a_m___peripheral___access___layer_html_ga0975a9a61032573c2232fa5a14576931"><div class="ttname"><a href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a></div><div class="ttdeci">#define CSE_PRAM_RAMn_COUNT</div><div class="ttdoc">CSE_PRAM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2305</div></div>
<div class="ttc" id="agroup___c_s_e___p_r_a_m___peripheral___access___layer_html_ga8ffbf8bef235bf0fc733e714e2183ce7"><div class="ttname"><a href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7">CSE_PRAM_MemMapPtr</a></div><div class="ttdeci">struct CSE_PRAM_Type * CSE_PRAM_MemMapPtr</div></div>
<div class="ttc" id="agroup___d_m_a___peripheral___access___layer_html_gab54fdcd1cb3972833de0cc1e30035149"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a></div><div class="ttdeci">#define DMA_TCD_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:2403</div></div>
<div class="ttc" id="agroup___d_m_a___peripheral___access___layer_html_gaf21b2eab27b6c8b4bb2f79acbfa14a10"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a></div><div class="ttdeci">#define DMA_DCHPRI_COUNT</div><div class="ttdoc">DMA - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2402</div></div>
<div class="ttc" id="agroup___d_m_a___peripheral___access___layer_html_gaf500b02a8cf36350d74bcb8c7a924b5d"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_Type * DMA_MemMapPtr</div></div>
<div class="ttc" id="agroup___d_m_a_m_u_x___peripheral___access___layer_html_ga142bd4d929a1397622dd8a716558f3bb"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a></div><div class="ttdeci">#define DMAMUX_CHCFG_COUNT</div><div class="ttdoc">DMAMUX - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3271</div></div>
<div class="ttc" id="agroup___d_m_a_m_u_x___peripheral___access___layer_html_ga4af0bb6fbf66335c4e98bec5cc0b8055"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_Type * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="agroup___e_i_m___peripheral___access___layer_html_ga03c568574945133d2b960a927c8ce874"><div class="ttname"><a href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a></div><div class="ttdeci">#define EIM_EICHDn_COUNT</div><div class="ttdoc">EIM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3336</div></div>
<div class="ttc" id="agroup___e_i_m___peripheral___access___layer_html_ga14ec9dbd440b5b1ed87dea109e9e5d0a"><div class="ttname"><a href="group___e_i_m___peripheral___access___layer.html#ga14ec9dbd440b5b1ed87dea109e9e5d0a">EIM_MemMapPtr</a></div><div class="ttdeci">struct EIM_Type * EIM_MemMapPtr</div></div>
<div class="ttc" id="agroup___e_n_e_t___peripheral___access___layer_html_ga4f1bbb999588075357d354eb9893f9f2"><div class="ttname"><a href="group___e_n_e_t___peripheral___access___layer.html#ga4f1bbb999588075357d354eb9893f9f2">ENET_MemMapPtr</a></div><div class="ttdeci">struct ENET_Type * ENET_MemMapPtr</div></div>
<div class="ttc" id="agroup___e_n_e_t___peripheral___access___layer_html_ga97acf18496036c61f665a02cfa890b28"><div class="ttname"><a href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28">ENET_CHANNEL_COUNT</a></div><div class="ttdeci">#define ENET_CHANNEL_COUNT</div><div class="ttdoc">ENET - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3419</div></div>
<div class="ttc" id="agroup___e_r_m___peripheral___access___layer_html_ga00b04fa1d6315ec7d27691bb82b94025"><div class="ttname"><a href="group___e_r_m___peripheral___access___layer.html#ga00b04fa1d6315ec7d27691bb82b94025">ERM_MemMapPtr</a></div><div class="ttdeci">struct ERM_Type * ERM_MemMapPtr</div></div>
<div class="ttc" id="agroup___e_r_m___peripheral___access___layer_html_ga9931843f4ffe70302ff8aa5fc438f15a"><div class="ttname"><a href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a></div><div class="ttdeci">#define ERM_EARn_COUNT</div><div class="ttdoc">ERM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4427</div></div>
<div class="ttc" id="agroup___e_w_m___peripheral___access___layer_html_ga8c6d5c20c0d2bce4882678dc99f5f89a"><div class="ttname"><a href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a></div><div class="ttdeci">struct EWM_Type * EWM_MemMapPtr</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga1074fc1e6d1d57fabb786734209ac775"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775">FLEXIO_SHIFTBUFBBS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBBS_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4638</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga21674dd608172db30db851b6ce014d86"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86">FLEXIO_SHIFTBUFBYS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBYS_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4637</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga3290fd2e6e3c063a89827141f0d8f169"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169">FLEXIO_TIMCTL_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCTL_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4639</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga3299dbdc80dd36a93f5b5902fd566a73"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73">FLEXIO_SHIFTBUFBIS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBIS_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4636</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga589d817ace86aa306a38b35bdfcf85b5"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5">FLEXIO_SHIFTCFG_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTCFG_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4634</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga5fd2177e2394e6ea374d5074bfd2284e"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e">FLEXIO_TIMCFG_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCFG_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4640</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga6f1ee2e33631c00d7a6013af76ed6887"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga6f1ee2e33631c00d7a6013af76ed6887">FLEXIO_MemMapPtr</a></div><div class="ttdeci">struct FLEXIO_Type * FLEXIO_MemMapPtr</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga94759a6d0a800e1b6db8263fd03ffd26"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26">FLEXIO_SHIFTBUF_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUF_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4635</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_gaa94734dbae28741815d51536078cb652"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTCTL_COUNT</div><div class="ttdoc">FLEXIO - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4633</div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_gad43b95c740d12e20bb5804c0e310932a"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a">FLEXIO_TIMCMP_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCMP_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4641</div></div>
<div class="ttc" id="agroup___f_t_f_c___peripheral___access___layer_html_ga70cc4456d44c6fd92935876e202d9382"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a></div><div class="ttdeci">#define FTFC_FCCOB_COUNT</div><div class="ttdoc">FTFC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4941</div></div>
<div class="ttc" id="agroup___f_t_f_c___peripheral___access___layer_html_gaef96aa04e620c822dffb78de849650cc"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc">FTFC_FPROT_COUNT</a></div><div class="ttdeci">#define FTFC_FPROT_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4942</div></div>
<div class="ttc" id="agroup___f_t_f_c___peripheral___access___layer_html_gafd0778c584834287a7011bf7e242521b"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#gafd0778c584834287a7011bf7e242521b">FTFC_MemMapPtr</a></div><div class="ttdeci">struct FTFC_Type * FTFC_MemMapPtr</div></div>
<div class="ttc" id="agroup___f_t_m___peripheral___access___layer_html_ga16aff9c08c6a317497cacd203b654db5"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a></div><div class="ttdeci">struct FTM_Type * FTM_MemMapPtr</div></div>
<div class="ttc" id="agroup___f_t_m___peripheral___access___layer_html_gab050b2cb66ee1d6cf811af5983b2319c"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a></div><div class="ttdeci">#define FTM_CONTROLS_COUNT</div><div class="ttdoc">FTM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5151</div></div>
<div class="ttc" id="agroup___f_t_m___peripheral___access___layer_html_gab3d306bd2caeaeb4b5b3ab2b02686f4a"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a">FTM_CV_MIRROR_COUNT</a></div><div class="ttdeci">#define FTM_CV_MIRROR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:5152</div></div>
<div class="ttc" id="agroup___g_p_i_o___peripheral___access___layer_html_ga9275f70cfdeadb6b6c69be29a471cb0b"><div class="ttname"><a href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_Type * GPIO_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Defines the Interrupt Numbers definitions.</div><div class="ttdef"><b>Definition:</b> S32K148.h:213</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdeci">@ MCM_IRQn</div><div class="ttdoc">FPU sources.</div><div class="ttdef"><b>Definition:</b> S32K148.h:246</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdoc">Cortex-M4 Pend SV Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:225</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094">LPI2C1_Master_IRQn</a></div><div class="ttdeci">@ LPI2C1_Master_IRQn</div><div class="ttdoc">LPI2C1 Master Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:258</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdeci">@ DMA7_IRQn</div><div class="ttdoc">DMA channel 7 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:236</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">FTFC_Fault_IRQn</a></div><div class="ttdeci">@ FTFC_Fault_IRQn</div><div class="ttdoc">FTFC Double bit fault detect.</div><div class="ttdef"><b>Definition:</b> S32K148.h:250</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdeci">@ ADC0_IRQn</div><div class="ttdoc">ADC0 interrupt request.</div><div class="ttdef"><b>Definition:</b> S32K148.h:263</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a></div><div class="ttdeci">@ WDOG_EWM_IRQn</div><div class="ttdoc">Single interrupt vector for WDOG and EWM.</div><div class="ttdef"><b>Definition:</b> S32K148.h:251</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdeci">@ PORTE_IRQn</div><div class="ttdoc">Port E pin detect interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:283</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM3_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM3 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:328</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">CAN1_ORed_16_31_MB_IRQn</a></div><div class="ttdeci">@ CAN1_ORed_16_31_MB_IRQn</div><div class="ttdoc">CAN1 OR'ed Interrupt for Message buffer (16-31)</div><div class="ttdef"><b>Definition:</b> S32K148.h:304</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM1_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM1 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:316</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdeci">@ DMA11_IRQn</div><div class="ttdoc">DMA channel 11 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:240</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc">ENET_TIMER_IRQn</a></div><div class="ttdeci">@ ENET_TIMER_IRQn</div><div class="ttdoc">ENET 1588 Timer Interrupt - synchronous.</div><div class="ttdef"><b>Definition:</b> S32K148.h:290</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a></div><div class="ttdeci">@ CAN0_ORed_0_15_MB_IRQn</div><div class="ttdoc">CAN0 OR'ed Message buffer (0-15)</div><div class="ttdef"><b>Definition:</b> S32K148.h:299</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a></div><div class="ttdeci">@ NotAvail_IRQn</div><div class="ttdoc">Not available device specific interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:215</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdeci">@ DMA2_IRQn</div><div class="ttdoc">DMA channel 2 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:231</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">FTM5_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM5_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM5 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:339</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdeci">@ RTC_Seconds_IRQn</div><div class="ttdoc">RTC seconds interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:269</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">FTM6_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM6_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM6 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:348</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM2_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM2 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:324</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdeci">@ DMA13_IRQn</div><div class="ttdoc">DMA channel 13 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:242</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a></div><div class="ttdeci">@ CAN1_Error_IRQn</div><div class="ttdoc">CAN1 Interrupt indicating that errors were detected on the CAN bus.</div><div class="ttdef"><b>Definition:</b> S32K148.h:302</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdeci">@ PORTD_IRQn</div><div class="ttdoc">Port D pin detect interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:282</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdoc">Cortex-M4 Memory Management Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:220</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdeci">@ DMA3_IRQn</div><div class="ttdoc">DMA channel 3 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:232</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdeci">@ ADC1_IRQn</div><div class="ttdoc">ADC1 interrupt request.</div><div class="ttdef"><b>Definition:</b> S32K148.h:264</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdeci">@ DMA12_IRQn</div><div class="ttdoc">DMA channel 12 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:241</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a></div><div class="ttdeci">@ LPSPI0_IRQn</div><div class="ttdoc">LPSPI0 Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:255</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM1_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM1 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:318</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">FTM7_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM7_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM7 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:353</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM0_Ovf_Reload_IRQn</div><div class="ttdoc">FTM0 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:314</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM2_Ovf_Reload_IRQn</div><div class="ttdoc">FTM2 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:326</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">FTM5_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM5_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM5 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:340</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdeci">@ CAN0_Wake_Up_IRQn</div><div class="ttdoc">CAN0 Interrupt asserted when Pretended Networking operation is enabled, and a valid message matches t...</div><div class="ttdef"><b>Definition:</b> S32K148.h:298</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdeci">@ SWI_IRQn</div><div class="ttdoc">Software interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:284</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdoc">Cortex-M4 SV Call Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:223</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">LPUART2_RxTx_IRQn</a></div><div class="ttdeci">@ LPUART2_RxTx_IRQn</div><div class="ttdoc">LPUART2 Transmit / Receive Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:262</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdeci">@ DMA_Error_IRQn</div><div class="ttdoc">DMA error interrupt channels 0-15.</div><div class="ttdef"><b>Definition:</b> S32K148.h:245</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM6_Ovf_Reload_IRQn</div><div class="ttdoc">FTM6 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:350</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a></div><div class="ttdeci">@ FTFC_IRQn</div><div class="ttdoc">FTFC Command complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:247</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdeci">@ DMA0_IRQn</div><div class="ttdoc">DMA channel 0 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:229</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM0_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM0 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:312</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdeci">@ DMA1_IRQn</div><div class="ttdoc">DMA channel 1 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:230</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a></div><div class="ttdeci">@ CAN1_ORed_IRQn</div><div class="ttdoc">CAN1 OR'ed [Bus Off OR Transmit Warning OR Receive Warning].</div><div class="ttdef"><b>Definition:</b> S32K148.h:301</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">FTM5_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM5_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM5 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:342</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">LPIT0_Ch3_IRQn</a></div><div class="ttdeci">@ LPIT0_Ch3_IRQn</div><div class="ttdoc">LPIT0 channel 3 overflow interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:273</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM7_Ovf_Reload_IRQn</div><div class="ttdoc">FTM7 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:356</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a></div><div class="ttdeci">@ FTM0_Fault_IRQn</div><div class="ttdoc">FTM0 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:313</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">LPIT0_Ch0_IRQn</a></div><div class="ttdeci">@ LPIT0_Ch0_IRQn</div><div class="ttdoc">LPIT0 channel 0 overflow interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:270</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913">ENET_STOP_IRQn</a></div><div class="ttdeci">@ ENET_STOP_IRQn</div><div class="ttdoc">ENET Graceful stop.</div><div class="ttdef"><b>Definition:</b> S32K148.h:294</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003">SAI0_Tx_IRQn</a></div><div class="ttdeci">@ SAI0_Tx_IRQn</div><div class="ttdoc">SAI0 Transmit Synchronous interrupt (for interrupt controller)</div><div class="ttdef"><b>Definition:</b> S32K148.h:288</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdoc">Cortex-M4 Usage Fault Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:222</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a></div><div class="ttdeci">@ FTM2_Fault_IRQn</div><div class="ttdoc">FTM2 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:325</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM3_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM3 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:329</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM2_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM2 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:322</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdoc">Cortex-M4 System Tick Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:226</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdeci">@ DMA4_IRQn</div><div class="ttdoc">DMA channel 4 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:233</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdeci">@ CAN0_Error_IRQn</div><div class="ttdoc">CAN0 Interrupt indicating that errors were detected on the CAN bus.</div><div class="ttdef"><b>Definition:</b> S32K148.h:297</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">LPI2C0_Slave_IRQn</a></div><div class="ttdeci">@ LPI2C0_Slave_IRQn</div><div class="ttdoc">LPI2C0 Slave Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:254</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95">ENET_TX_IRQn</a></div><div class="ttdeci">@ ENET_TX_IRQn</div><div class="ttdoc">ENET Data transfer done.</div><div class="ttdef"><b>Definition:</b> S32K148.h:291</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">PDB1_IRQn</a></div><div class="ttdeci">@ PDB1_IRQn</div><div class="ttdoc">PDB1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:286</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdeci">@ DMA5_IRQn</div><div class="ttdoc">DMA channel 5 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:234</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">FTM6_Fault_IRQn</a></div><div class="ttdeci">@ FTM6_Fault_IRQn</div><div class="ttdoc">FTM6 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:349</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdeci">@ DMA15_IRQn</div><div class="ttdoc">DMA channel 15 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:244</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">FTM7_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM7_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM7 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:354</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a></div><div class="ttdeci">@ RCM_IRQn</div><div class="ttdoc">RCM Asynchronous Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:252</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">FTM7_Fault_IRQn</a></div><div class="ttdeci">@ FTM7_Fault_IRQn</div><div class="ttdoc">FTM7 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:355</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdeci">@ DMA10_IRQn</div><div class="ttdoc">DMA channel 10 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:239</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdoc">Cortex-M4 Bus Fault Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:221</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdeci">@ CMP0_IRQn</div><div class="ttdoc">CMP0 interrupt request.</div><div class="ttdef"><b>Definition:</b> S32K148.h:265</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdeci">@ PDB0_IRQn</div><div class="ttdoc">PDB0 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:274</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdoc">Cortex-M4 Debug Monitor Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:224</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">FTM5_Fault_IRQn</a></div><div class="ttdeci">@ FTM5_Fault_IRQn</div><div class="ttdoc">FTM5 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:343</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM0_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM0 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:309</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdeci">@ LPTMR0_IRQn</div><div class="ttdoc">LPTIMER interrupt request.</div><div class="ttdef"><b>Definition:</b> S32K148.h:278</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a></div><div class="ttdeci">@ LPUART0_RxTx_IRQn</div><div class="ttdoc">LPUART0 Transmit / Receive Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:260</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdeci">@ Read_Collision_IRQn</div><div class="ttdoc">FTFC Read collision.</div><div class="ttdef"><b>Definition:</b> S32K148.h:248</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdeci">@ DMA6_IRQn</div><div class="ttdoc">DMA channel 6 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:235</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">LPIT0_Ch1_IRQn</a></div><div class="ttdeci">@ LPIT0_Ch1_IRQn</div><div class="ttdoc">LPIT0 channel 1 overflow interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:271</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdeci">@ LVD_LVW_IRQn</div><div class="ttdoc">PMC Low voltage detect interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:249</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">FTM4_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM4_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM4 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:333</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f">ENET_RX_IRQn</a></div><div class="ttdeci">@ ENET_RX_IRQn</div><div class="ttdoc">ENET Receive Buffer Done for Ring/Queue 0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:292</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">FTM7_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM7_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM7 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:351</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">FTM6_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM6_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM6 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:345</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a></div><div class="ttdeci">@ FTM1_Fault_IRQn</div><div class="ttdoc">FTM1 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:319</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a></div><div class="ttdeci">@ CAN2_ORed_IRQn</div><div class="ttdoc">CAN2 OR'ed [Bus Off OR Transmit Warning OR Receive Warning].</div><div class="ttdef"><b>Definition:</b> S32K148.h:305</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c">SAI1_Tx_IRQn</a></div><div class="ttdeci">@ SAI1_Tx_IRQn</div><div class="ttdoc">SAI1 Transmit Synchronous interrupt (for interrupt controller)</div><div class="ttdef"><b>Definition:</b> S32K148.h:275</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM3_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM3 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:327</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">FTM7_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM7_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM7 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:352</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">FTM4_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM4_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM4 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:336</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdoc">Cortex-M4 SV Hard Fault Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:219</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c">LPI2C1_Slave_IRQn</a></div><div class="ttdeci">@ LPI2C1_Slave_IRQn</div><div class="ttdoc">LPI2C1 Slave Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:259</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a></div><div class="ttdeci">@ CAN0_ORed_IRQn</div><div class="ttdoc">CAN0 OR'ed [Bus Off OR Transmit Warning OR Receive Warning].</div><div class="ttdef"><b>Definition:</b> S32K148.h:296</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdeci">@ PORTA_IRQn</div><div class="ttdoc">Port A pin detect interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:279</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3">SAI0_Rx_IRQn</a></div><div class="ttdeci">@ SAI0_Rx_IRQn</div><div class="ttdoc">SAI0 Receive Synchronous interrupt (for interrupt controller)</div><div class="ttdef"><b>Definition:</b> S32K148.h:289</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a></div><div class="ttdeci">@ LPSPI1_IRQn</div><div class="ttdoc">LPSPI1 Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:256</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">CAN2_ORed_0_15_MB_IRQn</a></div><div class="ttdeci">@ CAN2_ORed_0_15_MB_IRQn</div><div class="ttdoc">CAN2 OR'ed Message buffer (0-15)</div><div class="ttdef"><b>Definition:</b> S32K148.h:307</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">FTM4_Fault_IRQn</a></div><div class="ttdeci">@ FTM4_Fault_IRQn</div><div class="ttdoc">FTM4 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:337</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">FTM5_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM5_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM5 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:341</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM0_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM0 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:310</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a></div><div class="ttdeci">@ FLEXIO_IRQn</div><div class="ttdoc">FlexIO Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:287</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdeci">@ PORTC_IRQn</div><div class="ttdoc">Port C pin detect interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:281</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">QSPI_IRQn</a></div><div class="ttdeci">@ QSPI_IRQn</div><div class="ttdoc">QSPI All interrupts ORed output.</div><div class="ttdef"><b>Definition:</b> S32K148.h:285</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">CAN2_ORed_16_31_MB_IRQn</a></div><div class="ttdeci">@ CAN2_ORed_16_31_MB_IRQn</div><div class="ttdoc">CAN2 OR'ed Message buffer (16-31)</div><div class="ttdef"><b>Definition:</b> S32K148.h:308</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM2_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM2 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:321</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">FTM6_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM6_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM6 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:347</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM5_Ovf_Reload_IRQn</div><div class="ttdoc">FTM5 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:344</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdeci">@ PORTB_IRQn</div><div class="ttdoc">Port B pin detect interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:280</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM1_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM1 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:315</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">ERM_double_fault_IRQn</a></div><div class="ttdeci">@ ERM_double_fault_IRQn</div><div class="ttdoc">ERM double bit error non-correctable.</div><div class="ttdef"><b>Definition:</b> S32K148.h:267</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdeci">@ DMA14_IRQn</div><div class="ttdoc">DMA channel 14 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:243</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">FTM4_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM4_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM4 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:334</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a></div><div class="ttdeci">@ FTM3_Fault_IRQn</div><div class="ttdoc">FTM3 Fault interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:331</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">LPIT0_Ch2_IRQn</a></div><div class="ttdeci">@ LPIT0_Ch2_IRQn</div><div class="ttdoc">LPIT0 channel 2 overflow interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:272</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM3_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM3 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:330</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM2_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM2 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:323</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdeci">@ RTC_IRQn</div><div class="ttdoc">RTC alarm interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:268</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdoc">Non Maskable Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:218</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">ERM_single_fault_IRQn</a></div><div class="ttdeci">@ ERM_single_fault_IRQn</div><div class="ttdoc">ERM single bit error correction.</div><div class="ttdef"><b>Definition:</b> S32K148.h:266</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM0_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM0 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:311</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">LPSPI2_IRQn</a></div><div class="ttdeci">@ LPSPI2_IRQn</div><div class="ttdoc">LPSPI2 Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:257</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de">ENET_ERR_IRQn</a></div><div class="ttdeci">@ ENET_ERR_IRQn</div><div class="ttdoc">ENET Payload receive error.</div><div class="ttdef"><b>Definition:</b> S32K148.h:293</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb">ENET_WAKE_IRQn</a></div><div class="ttdeci">@ ENET_WAKE_IRQn</div><div class="ttdoc">ENET Wake from sleep.</div><div class="ttdef"><b>Definition:</b> S32K148.h:295</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">CAN2_Error_IRQn</a></div><div class="ttdeci">@ CAN2_Error_IRQn</div><div class="ttdoc">CAN2 Interrupt indicating that errors were detected on the CAN bus.</div><div class="ttdef"><b>Definition:</b> S32K148.h:306</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">SCG_IRQn</a></div><div class="ttdeci">@ SCG_IRQn</div><div class="ttdoc">SCG bus interrupt request.</div><div class="ttdef"><b>Definition:</b> S32K148.h:277</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM1_Ovf_Reload_IRQn</div><div class="ttdoc">FTM1 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:320</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM1_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM1 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:317</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a></div><div class="ttdeci">@ LPUART1_RxTx_IRQn</div><div class="ttdoc">LPUART1 Transmit / Receive Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:261</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdeci">@ DMA8_IRQn</div><div class="ttdoc">DMA channel 8 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:237</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a></div><div class="ttdeci">@ CAN0_ORed_16_31_MB_IRQn</div><div class="ttdoc">CAN0 OR'ed Message buffer (16-31)</div><div class="ttdef"><b>Definition:</b> S32K148.h:300</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc">SAI1_Rx_IRQn</a></div><div class="ttdeci">@ SAI1_Rx_IRQn</div><div class="ttdoc">SAI1 Receive Synchronous interrupt (for interrupt controller)</div><div class="ttdef"><b>Definition:</b> S32K148.h:276</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM3_Ovf_Reload_IRQn</div><div class="ttdoc">FTM3 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:332</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a></div><div class="ttdeci">@ FTM4_Ovf_Reload_IRQn</div><div class="ttdoc">FTM4 Counter overflow and Reload interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:338</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdeci">@ DMA9_IRQn</div><div class="ttdoc">DMA channel 9 transfer complete.</div><div class="ttdef"><b>Definition:</b> S32K148.h:238</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">FTM6_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM6_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM6 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:346</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">LPI2C0_Master_IRQn</a></div><div class="ttdeci">@ LPI2C0_Master_IRQn</div><div class="ttdoc">LPI2C0 Master Interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:253</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a></div><div class="ttdeci">@ CAN1_ORed_0_15_MB_IRQn</div><div class="ttdoc">CAN1 OR'ed Interrupt for Message buffer (0-15)</div><div class="ttdef"><b>Definition:</b> S32K148.h:303</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">FTM4_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM4_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM4 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:335</div></div>
<div class="ttc" id="agroup___l_m_e_m___peripheral___access___layer_html_ga92fd54d165d5085bb6d5dcb0018eeda5"><div class="ttname"><a href="group___l_m_e_m___peripheral___access___layer.html#ga92fd54d165d5085bb6d5dcb0018eeda5">LMEM_MemMapPtr</a></div><div class="ttdeci">struct LMEM_Type * LMEM_MemMapPtr</div></div>
<div class="ttc" id="agroup___l_p_i2_c___peripheral___access___layer_html_ga3cacc94cce26bfc1d686e0105da1afa2"><div class="ttname"><a href="group___l_p_i2_c___peripheral___access___layer.html#ga3cacc94cce26bfc1d686e0105da1afa2">LPI2C_MemMapPtr</a></div><div class="ttdeci">struct LPI2C_Type * LPI2C_MemMapPtr</div></div>
<div class="ttc" id="agroup___l_p_i_t___peripheral___access___layer_html_ga04469fd3aacdd5027857a0a06105b96a"><div class="ttname"><a href="group___l_p_i_t___peripheral___access___layer.html#ga04469fd3aacdd5027857a0a06105b96a">LPIT_MemMapPtr</a></div><div class="ttdeci">struct LPIT_Type * LPIT_MemMapPtr</div></div>
<div class="ttc" id="agroup___l_p_i_t___peripheral___access___layer_html_ga64f036c76bcc32fa8ea42d76f2ee1b9b"><div class="ttname"><a href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a></div><div class="ttdeci">#define LPIT_TMR_COUNT</div><div class="ttdoc">LPIT - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7171</div></div>
<div class="ttc" id="agroup___l_p_s_p_i___peripheral___access___layer_html_ga5a136ef9440c9fbf2e65029ca517a262"><div class="ttname"><a href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a></div><div class="ttdeci">struct LPSPI_Type * LPSPI_MemMapPtr</div></div>
<div class="ttc" id="agroup___l_p_t_m_r___peripheral___access___layer_html_ga52c31e0582a47d2a19155fb601b708ce"><div class="ttname"><a href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_Type * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="agroup___l_p_u_a_r_t___peripheral___access___layer_html_gab1637be1717d400faede611a8fbc25da"><div class="ttname"><a href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a></div><div class="ttdeci">struct LPUART_Type * LPUART_MemMapPtr</div></div>
<div class="ttc" id="agroup___m_c_m___peripheral___access___layer_html_ga784905167eca5e706aab403ca53ffff7"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a></div><div class="ttdeci">#define MCM_LMDR_COUNT</div><div class="ttdoc">MCM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8419</div></div>
<div class="ttc" id="agroup___m_c_m___peripheral___access___layer_html_gad6061cc2e68f7c03970d2f22222ce817"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_Type * MCM_MemMapPtr</div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_ga3c9e3005f465d9c7fa3eac67cc8e2890"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890">MPU_RGDAAC_COUNT</a></div><div class="ttdeci">#define MPU_RGDAAC_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:8754</div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_ga50a1987748ccc3a679c3c470c8a0e6f7"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7">MPU_RGD_COUNT</a></div><div class="ttdeci">#define MPU_RGD_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:8753</div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_gae30dba501b3da4beef962e366777d2e0"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a></div><div class="ttdeci">struct MPU_Type * MPU_MemMapPtr</div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_gaede95f5b619d44a23385d208d8463ee6"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a></div><div class="ttdeci">#define MPU_EAR_EDR_COUNT</div><div class="ttdoc">MPU - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8752</div></div>
<div class="ttc" id="agroup___m_s_c_m___peripheral___access___layer_html_ga3b9c4fb554ba9aed4c0af829abba0a7a"><div class="ttname"><a href="group___m_s_c_m___peripheral___access___layer.html#ga3b9c4fb554ba9aed4c0af829abba0a7a">MSCM_MemMapPtr</a></div><div class="ttdeci">struct MSCM_Type * MSCM_MemMapPtr</div></div>
<div class="ttc" id="agroup___m_s_c_m___peripheral___access___layer_html_gae7e2f2251996e80e2c7b62d453e3cac7"><div class="ttname"><a href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a></div><div class="ttdeci">#define MSCM_OCMDR_COUNT</div><div class="ttdoc">MSCM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9058</div></div>
<div class="ttc" id="agroup___p_c_c___peripheral___access___layer_html_ga2c925864ef60bd39b5c5c32beb9500f0"><div class="ttname"><a href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a></div><div class="ttdeci">#define PCC_PCCn_COUNT</div><div class="ttdoc">PCC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9344</div></div>
<div class="ttc" id="agroup___p_c_c___peripheral___access___layer_html_ga4d0f071897e6775e6ee92eee8218b8c4"><div class="ttname"><a href="group___p_c_c___peripheral___access___layer.html#ga4d0f071897e6775e6ee92eee8218b8c4">PCC_MemMapPtr</a></div><div class="ttdeci">struct PCC_Type * PCC_MemMapPtr</div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_ga08f3c32e2166b314f400e1fc6203bc61"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a></div><div class="ttdeci">#define PDB_CH_COUNT</div><div class="ttdoc">PDB - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9460</div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_ga307cfc08b382a95ae86e5422472caeeb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a></div><div class="ttdeci">struct PDB_Type * PDB_MemMapPtr</div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_ga92fcafb0da11b7d2a8a5740281ffbdcb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a></div><div class="ttdeci">#define PDB_DLY_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9461</div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_gaba31f191d3fa71e1d13749b343214794"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a></div><div class="ttdeci">#define PDB_POnDLY_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9462</div></div>
<div class="ttc" id="agroup___p_m_c___peripheral___access___layer_html_gae98c417d506aa6b64d7d08b225a7a27c"><div class="ttname"><a href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_Type * PMC_MemMapPtr</div></div>
<div class="ttc" id="agroup___p_o_r_t___peripheral___access___layer_html_gaa0db94574a8e9a7d7de23f9fbecb0347"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_Type * PORT_MemMapPtr</div></div>
<div class="ttc" id="agroup___p_o_r_t___peripheral___access___layer_html_gae9d33dd352fbda70db758fa6daabf495"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a></div><div class="ttdeci">#define PORT_PCR_COUNT</div><div class="ttdoc">PORT - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9773</div></div>
<div class="ttc" id="agroup___quad_s_p_i___peripheral___access___layer_html_ga587da3c2e407f7c87dd247d003e9518b"><div class="ttname"><a href="group___quad_s_p_i___peripheral___access___layer.html#ga587da3c2e407f7c87dd247d003e9518b">QuadSPI_LUT_COUNT</a></div><div class="ttdeci">#define QuadSPI_LUT_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9947</div></div>
<div class="ttc" id="agroup___quad_s_p_i___peripheral___access___layer_html_gacbe0298dfd10c57c7ada2510c267da73"><div class="ttname"><a href="group___quad_s_p_i___peripheral___access___layer.html#gacbe0298dfd10c57c7ada2510c267da73">QuadSPI_MemMapPtr</a></div><div class="ttdeci">struct QuadSPI_Type * QuadSPI_MemMapPtr</div></div>
<div class="ttc" id="agroup___quad_s_p_i___peripheral___access___layer_html_gacfa13bb787d1e165f2652c270ecda646"><div class="ttname"><a href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646">QuadSPI_RBDR_COUNT</a></div><div class="ttdeci">#define QuadSPI_RBDR_COUNT</div><div class="ttdoc">QuadSPI - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9946</div></div>
<div class="ttc" id="agroup___r_c_m___peripheral___access___layer_html_gac95728e1838541dba02817daa27f147a"><div class="ttname"><a href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_Type * RCM_MemMapPtr</div></div>
<div class="ttc" id="agroup___r_t_c___peripheral___access___layer_html_ga3bb3df20a2a1844e7dade1dc50ac3a27"><div class="ttname"><a href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_Type * RTC_MemMapPtr</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_ga2799389a071f74c38615c0df0ee49789"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ICPR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:11006</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_ga599e71609b658c3f5daaf9d05f657f74"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">S32_NVIC_IP_COUNT</a></div><div class="ttdeci">#define S32_NVIC_IP_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:11008</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_ga5fe58a79b251c42f1d68a41984160c3c"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">S32_NVIC_IABR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_IABR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:11007</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_ga807f01a7b9216334116726ed9d691b59"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ISER_COUNT</div><div class="ttdoc">S32_NVIC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:11003</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_gabf2b9c5491194c9f7b346812702ce6af"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a></div><div class="ttdeci">struct S32_NVIC_Type * S32_NVIC_MemMapPtr</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_gac0a2ddb02a0d98c46f97b0979668319a"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ICER_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:11004</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_gaecc09cb7205d7455861a1d77783c7acc"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ISPR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:11005</div></div>
<div class="ttc" id="agroup___s32___s_c_b___peripheral___access___layer_html_gadfb6bc1776fa1d3fbb4d99b7cef8f5ee"><div class="ttname"><a href="group___s32___s_c_b___peripheral___access___layer.html#gadfb6bc1776fa1d3fbb4d99b7cef8f5ee">S32_SCB_MemMapPtr</a></div><div class="ttdeci">struct S32_SCB_Type * S32_SCB_MemMapPtr</div></div>
<div class="ttc" id="agroup___s32___sys_tick___peripheral___access___layer_html_ga697170368168c348ec1e97741a52736b"><div class="ttname"><a href="group___s32___sys_tick___peripheral___access___layer.html#ga697170368168c348ec1e97741a52736b">S32_SysTick_MemMapPtr</a></div><div class="ttdeci">struct S32_SysTick_Type * S32_SysTick_MemMapPtr</div></div>
<div class="ttc" id="agroup___s_a_i___peripheral___access___layer_html_ga3cc3d147d63bc51f5a6da6df4c6f4371"><div class="ttname"><a href="group___s_a_i___peripheral___access___layer.html#ga3cc3d147d63bc51f5a6da6df4c6f4371">SAI_MemMapPtr</a></div><div class="ttdeci">struct SAI_Type * SAI_MemMapPtr</div></div>
<div class="ttc" id="agroup___s_a_i___peripheral___access___layer_html_ga4061dd10b1ff207976ddbef550e98416"><div class="ttname"><a href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">SAI_TDR_COUNT</a></div><div class="ttdeci">#define SAI_TDR_COUNT</div><div class="ttdoc">SAI - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12673</div></div>
<div class="ttc" id="agroup___s_a_i___peripheral___access___layer_html_ga7fc5fd1954fef3e26e0a859c35fe5302"><div class="ttname"><a href="group___s_a_i___peripheral___access___layer.html#ga7fc5fd1954fef3e26e0a859c35fe5302">SAI_RFR_COUNT</a></div><div class="ttdeci">#define SAI_RFR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:12676</div></div>
<div class="ttc" id="agroup___s_a_i___peripheral___access___layer_html_ga80c0651f963a273ca7ead4752a436d50"><div class="ttname"><a href="group___s_a_i___peripheral___access___layer.html#ga80c0651f963a273ca7ead4752a436d50">SAI_RDR_COUNT</a></div><div class="ttdeci">#define SAI_RDR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:12675</div></div>
<div class="ttc" id="agroup___s_a_i___peripheral___access___layer_html_gaeba8ea617f6be01005ce8632e0ddaa9f"><div class="ttname"><a href="group___s_a_i___peripheral___access___layer.html#gaeba8ea617f6be01005ce8632e0ddaa9f">SAI_TFR_COUNT</a></div><div class="ttdeci">#define SAI_TFR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:12674</div></div>
<div class="ttc" id="agroup___s_c_g___peripheral___access___layer_html_ga219b6cd28834b21fd469092f7bfcaf17"><div class="ttname"><a href="group___s_c_g___peripheral___access___layer.html#ga219b6cd28834b21fd469092f7bfcaf17">SCG_MemMapPtr</a></div><div class="ttdeci">struct SCG_Type * SCG_MemMapPtr</div></div>
<div class="ttc" id="agroup___s_i_m___peripheral___access___layer_html_ga6b1611de1c2f6ea4b04ac7475d128850"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_Type * SIM_MemMapPtr</div></div>
<div class="ttc" id="agroup___s_m_c___peripheral___access___layer_html_ga37188a60163a816cb6fa751b2400d9ee"><div class="ttname"><a href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_Type * SMC_MemMapPtr</div></div>
<div class="ttc" id="agroup___t_r_g_m_u_x___peripheral___access___layer_html_gaaa25b97fc1f1505e961dd3b28e947165"><div class="ttname"><a href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a></div><div class="ttdeci">#define TRGMUX_TRGMUXn_COUNT</div><div class="ttdoc">TRGMUX - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:14049</div></div>
<div class="ttc" id="agroup___t_r_g_m_u_x___peripheral___access___layer_html_gafd341c8e7ec3d9a98e48677e32f56714"><div class="ttname"><a href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714">TRGMUX_MemMapPtr</a></div><div class="ttdeci">struct TRGMUX_Type * TRGMUX_MemMapPtr</div></div>
<div class="ttc" id="agroup___w_d_o_g___peripheral___access___layer_html_ga2ede0926c93f1cde46423a386bfdcaa2"><div class="ttname"><a href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a></div><div class="ttdeci">struct WDOG_Type * WDOG_MemMapPtr</div></div>
<div class="ttc" id="amcp356x_8h_html_aa847e9e1afb44df8934faa9c7a8b95a6"><div class="ttname"><a href="mcp356x_8h.html#aa847e9e1afb44df8934faa9c7a8b95a6">DLY</a></div><div class="ttdeci">DLY</div><div class="ttdef"><b>Definition:</b> mcp356x.h:340</div></div>
<div class="ttc" id="astruct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdoc">ADC - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:413</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a01995af9e111222e08476c9aee76677c"><div class="ttname"><a href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register 0, offset: 0xC4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:432</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a07deba1a9895548e459d751b6d4a9a9b"><div class="ttname"><a href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register 2, offset: 0xBC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:430</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a12a348b4e6f4287a0230b005953f861a"><div class="ttname"><a href="struct_a_d_c___type.html#a12a348b4e6f4287a0230b005953f861a">ADC_Type::CLP9</a></div><div class="ttdeci">__IO uint32_t CLP9</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register 9, offset: 0xCC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:434</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a15f874ab0973cd3405834e3dffc172dd"><div class="ttname"><a href="struct_a_d_c___type.html#a15f874ab0973cd3405834e3dffc172dd">ADC_Type::G</a></div><div class="ttdeci">__IO uint32_t G</div><div class="ttdoc">ADC Gain Register, offset: 0xAC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:426</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a3d0f7ffea46bc91fef7c94b00c1fa811"><div class="ttname"><a href="struct_a_d_c___type.html#a3d0f7ffea46bc91fef7c94b00c1fa811">ADC_Type::CLP9_OFS</a></div><div class="ttdeci">__IO uint32_t CLP9_OFS</div><div class="ttdoc">ADC Plus-Side General Calibration Offset Value Register 9, offset: 0xE8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:441</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a41685226eb072151f6bfcbedaaa378da"><div class="ttname"><a href="struct_a_d_c___type.html#a41685226eb072151f6bfcbedaaa378da">ADC_Type::BASE_OFS</a></div><div class="ttdeci">__IO uint32_t BASE_OFS</div><div class="ttdoc">BASE Offset Register, offset: 0x98.</div><div class="ttdef"><b>Definition:</b> S32K148.h:421</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a55da0a5df9196abf2c9839458601637a"><div class="ttname"><a href="struct_a_d_c___type.html#a55da0a5df9196abf2c9839458601637a">ADC_Type::CLP3_OFS</a></div><div class="ttdeci">__IO uint32_t CLP3_OFS</div><div class="ttdoc">ADC Plus-Side General Calibration Offset Value Register 3, offset: 0xD4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:436</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a5c0dc152bdb1c4da81ec36d437d1e149"><div class="ttname"><a href="struct_a_d_c___type.html#a5c0dc152bdb1c4da81ec36d437d1e149">ADC_Type::CLPS_OFS</a></div><div class="ttdeci">__IO uint32_t CLPS_OFS</div><div class="ttdoc">ADC General Calibration Offset Value Register S, offset: 0xD0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:435</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a64b099d30a5f2caccaaa9d6dc7cd7f79"><div class="ttname"><a href="struct_a_d_c___type.html#a64b099d30a5f2caccaaa9d6dc7cd7f79">ADC_Type::XOFS</a></div><div class="ttdeci">__IO uint32_t XOFS</div><div class="ttdoc">ADC X Offset Correction Register, offset: 0xA4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:424</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a6f1db243b2da0d84410ae6e6c0e63f50"><div class="ttname"><a href="struct_a_d_c___type.html#a6f1db243b2da0d84410ae6e6c0e63f50">ADC_Type::CLP1_OFS</a></div><div class="ttdeci">__IO uint32_t CLP1_OFS</div><div class="ttdoc">ADC Plus-Side General Calibration Offset Value Register 1, offset: 0xDC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:438</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a722c7bd03a5d7b185bf43bdb5f846d43"><div class="ttname"><a href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdoc">ADC Configuration Register 2, offset: 0x44.</div><div class="ttdef"><b>Definition:</b> S32K148.h:416</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a76599aad4a390d6c50d633921a9594eb"><div class="ttname"><a href="struct_a_d_c___type.html#a76599aad4a390d6c50d633921a9594eb">ADC_Type::CLP0_OFS</a></div><div class="ttdeci">__IO uint32_t CLP0_OFS</div><div class="ttdoc">ADC Plus-Side General Calibration Offset Value Register 0, offset: 0xE0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:439</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a909abf44af7556d037012591921f7aca"><div class="ttname"><a href="struct_a_d_c___type.html#a909abf44af7556d037012591921f7aca">ADC_Type::YOFS</a></div><div class="ttdeci">__IO uint32_t YOFS</div><div class="ttdoc">ADC Y Offset Correction Register, offset: 0xA8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:425</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a9831667aad2400968861c2e5fa26423c"><div class="ttname"><a href="struct_a_d_c___type.html#a9831667aad2400968861c2e5fa26423c">ADC_Type::UG</a></div><div class="ttdeci">__IO uint32_t UG</div><div class="ttdoc">ADC User Gain Register, offset: 0xB0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:427</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a9c229965c5de3a76f0f694f7f008bd27"><div class="ttname"><a href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdoc">ADC Offset Correction Register, offset: 0x9C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:422</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_aa2ca59cdf3349e9935a9cca2cd57cd1f"><div class="ttname"><a href="struct_a_d_c___type.html#aa2ca59cdf3349e9935a9cca2cd57cd1f">ADC_Type::CLP2_OFS</a></div><div class="ttdeci">__IO uint32_t CLP2_OFS</div><div class="ttdoc">ADC Plus-Side General Calibration Offset Value Register 2, offset: 0xD8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:437</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_aa7869ef75cfd5cd705846e5ab901e275"><div class="ttname"><a href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register 1, offset: 0xC0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:431</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_aab93507c41fe66c77f56c0668a3e89a5"><div class="ttname"><a href="struct_a_d_c___type.html#aab93507c41fe66c77f56c0668a3e89a5">ADC_Type::USR_OFS</a></div><div class="ttdeci">__IO uint32_t USR_OFS</div><div class="ttdoc">USER Offset Correction Register, offset: 0xA0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:423</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_ab13ee71bf26f9ca755a1d89bb0849dd4"><div class="ttname"><a href="struct_a_d_c___type.html#ab13ee71bf26f9ca755a1d89bb0849dd4">ADC_Type::CLPX</a></div><div class="ttdeci">__IO uint32_t CLPX</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register X, offset: 0xC8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:433</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_ab3540714d43d0b62818c72e8dc20d90a"><div class="ttname"><a href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdoc">Status and Control Register 2, offset: 0x90.</div><div class="ttdef"><b>Definition:</b> S32K148.h:419</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_abecccecd01b0d465123a2dc166db4141"><div class="ttname"><a href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdoc">ADC Configuration Register 1, offset: 0x40.</div><div class="ttdef"><b>Definition:</b> S32K148.h:415</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_ac9553a6641fb9da34cb7a0b63c7b2d4e"><div class="ttname"><a href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdoc">Status and Control Register 3, offset: 0x94.</div><div class="ttdef"><b>Definition:</b> S32K148.h:420</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_acc34fda0519e96304c90539eaa110979"><div class="ttname"><a href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdoc">ADC Plus-Side General Calibration Value Register 3, offset: 0xB8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:429</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_ae959a34b13cf9ea0076fda72fcf4cf70"><div class="ttname"><a href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdoc">ADC General Calibration Value Register S, offset: 0xB4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:428</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_af4b6e1f32c98c9cae8cffe26b93a31ed"><div class="ttname"><a href="struct_a_d_c___type.html#af4b6e1f32c98c9cae8cffe26b93a31ed">ADC_Type::CLPX_OFS</a></div><div class="ttdeci">__IO uint32_t CLPX_OFS</div><div class="ttdoc">ADC Plus-Side General Calibration Offset Value Register X, offset: 0xE4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:440</div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html"><div class="ttname"><a href="struct_a_i_p_s___type.html">AIPS_Type</a></div><div class="ttdoc">AIPS - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:731</div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html_a230a8f141b20cdb4e7f0f2ac13661be1"><div class="ttname"><a href="struct_a_i_p_s___type.html#a230a8f141b20cdb4e7f0f2ac13661be1">AIPS_Type::PACRD</a></div><div class="ttdeci">__IO uint32_t PACRD</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x2C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:737</div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html_a2c740e89a51c22d18560a674a92e4f1e"><div class="ttname"><a href="struct_a_i_p_s___type.html#a2c740e89a51c22d18560a674a92e4f1e">AIPS_Type::PACRB</a></div><div class="ttdeci">__IO uint32_t PACRB</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:735</div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html_a896a4a1f7862550beba46cd8e2e2317b"><div class="ttname"><a href="struct_a_i_p_s___type.html#a896a4a1f7862550beba46cd8e2e2317b">AIPS_Type::MPRA</a></div><div class="ttdeci">__IO uint32_t MPRA</div><div class="ttdoc">Master Privilege Register A, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:732</div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html_ae1b74145d956e4f06a59881f23aaa7a3"><div class="ttname"><a href="struct_a_i_p_s___type.html#ae1b74145d956e4f06a59881f23aaa7a3">AIPS_Type::PACRA</a></div><div class="ttdeci">__IO uint32_t PACRA</div><div class="ttdoc">Peripheral Access Control Register, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:734</div></div>
<div class="ttc" id="astruct_c_a_n___type_html"><div class="ttname"><a href="struct_c_a_n___type.html">CAN_Type</a></div><div class="ttdoc">CAN - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1096</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a0071f98a0dbef8205320a7b4b1dd9031"><div class="ttname"><a href="struct_c_a_n___type.html#a0071f98a0dbef8205320a7b4b1dd9031">CAN_Type::IMASK1</a></div><div class="ttdeci">__IO uint32_t IMASK1</div><div class="ttdoc">Interrupt Masks 1 register, offset: 0x28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1107</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a00d323e2e3b88dc1d55f399a45959826"><div class="ttname"><a href="struct_c_a_n___type.html#a00d323e2e3b88dc1d55f399a45959826">CAN_Type::CTRL2_PN</a></div><div class="ttdeci">__IO uint32_t CTRL2_PN</div><div class="ttdoc">Pretended Networking Control 2 Register, offset: 0xB04.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1123</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a067e69553504894e09369327013fcdda"><div class="ttname"><a href="struct_c_a_n___type.html#a067e69553504894e09369327013fcdda">CAN_Type::PL1_LO</a></div><div class="ttdeci">__IO uint32_t PL1_LO</div><div class="ttdoc">Pretended Networking Payload Low Filter 1 Register, offset: 0xB14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1127</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a068e84aeb58da0d6b60963aba62ca254"><div class="ttname"><a href="struct_c_a_n___type.html#a068e84aeb58da0d6b60963aba62ca254">CAN_Type::RXFIR</a></div><div class="ttdeci">__I uint32_t RXFIR</div><div class="ttdoc">Rx FIFO Information Register, offset: 0x4C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1115</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a0dea8ce252243b9f7caaabeb24bd880a"><div class="ttname"><a href="struct_c_a_n___type.html#a0dea8ce252243b9f7caaabeb24bd880a">CAN_Type::RXFGMASK</a></div><div class="ttdeci">__IO uint32_t RXFGMASK</div><div class="ttdoc">Rx FIFO Global Mask register, offset: 0x48.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1114</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a1c146954c72b1cc2c05a85dd55ae5c9b"><div class="ttname"><a href="struct_c_a_n___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">CAN_Type::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdoc">Error Counter, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1104</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_c_a_n___type.html#a27af4e9f888f0b7b1e8da7e002d98798">CAN_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">Module Configuration Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1097</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a2a1ff38ada513f08351be88fa5415406"><div class="ttname"><a href="struct_c_a_n___type.html#a2a1ff38ada513f08351be88fa5415406">CAN_Type::PL1_HI</a></div><div class="ttdeci">__IO uint32_t PL1_HI</div><div class="ttdoc">Pretended Networking Payload High Filter 1 Register, offset: 0xB18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1128</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a2c03cda1df4c6f7c71ee274857e7a171"><div class="ttname"><a href="struct_c_a_n___type.html#a2c03cda1df4c6f7c71ee274857e7a171">CAN_Type::FDCTRL</a></div><div class="ttdeci">__IO uint32_t FDCTRL</div><div class="ttdoc">CAN FD Control Register, offset: 0xC00.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1140</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a2e48415297e9f681fa5669e8b41c98b4"><div class="ttname"><a href="struct_c_a_n___type.html#a2e48415297e9f681fa5669e8b41c98b4">CAN_Type::WMBn_D03</a></div><div class="ttdeci">__I uint32_t WMBn_D03</div><div class="ttdoc">Wake Up Message Buffer Register for Data 0-3, array offset: 0xB48, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1136</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a2f5e095a4071db805dcd3c42a9a3fdc9"><div class="ttname"><a href="struct_c_a_n___type.html#a2f5e095a4071db805dcd3c42a9a3fdc9">CAN_Type::WU_MTC</a></div><div class="ttdeci">__IO uint32_t WU_MTC</div><div class="ttdoc">Pretended Networking Wake Up Match Register, offset: 0xB08.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1124</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a30926c424788b94e5d29ab98cb8bac1e"><div class="ttname"><a href="struct_c_a_n___type.html#a30926c424788b94e5d29ab98cb8bac1e">CAN_Type::RX14MASK</a></div><div class="ttdeci">__IO uint32_t RX14MASK</div><div class="ttdoc">Rx 14 Mask register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1102</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a336ca9d4506c4fe0c5da9e050391bbbe"><div class="ttname"><a href="struct_c_a_n___type.html#a336ca9d4506c4fe0c5da9e050391bbbe">CAN_Type::FLT_ID2_IDMASK</a></div><div class="ttdeci">__IO uint32_t FLT_ID2_IDMASK</div><div class="ttdoc">Pretended Networking ID Filter 2 Register / ID Mask Register, offset: 0xB1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1129</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a3474ed6902852ea98ad143096d179a43"><div class="ttname"><a href="struct_c_a_n___type.html#a3474ed6902852ea98ad143096d179a43">CAN_Type::FDCBT</a></div><div class="ttdeci">__IO uint32_t FDCBT</div><div class="ttdoc">CAN FD Bit Timing Register, offset: 0xC04.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1141</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a398327b53197765768ecafeff709ce31"><div class="ttname"><a href="struct_c_a_n___type.html#a398327b53197765768ecafeff709ce31">CAN_Type::PL2_PLMASK_HI</a></div><div class="ttdeci">__IO uint32_t PL2_PLMASK_HI</div><div class="ttdoc">Pretended Networking Payload High Filter 2 low order bits / Payload High Mask Register,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:1131</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a39e345241e4dcbd3d51d8aedfcdb03c8"><div class="ttname"><a href="struct_c_a_n___type.html#a39e345241e4dcbd3d51d8aedfcdb03c8">CAN_Type::ESR2</a></div><div class="ttdeci">__I uint32_t ESR2</div><div class="ttdoc">Error and Status 2 register, offset: 0x38.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1111</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a4d41adcfbb8f98b31bfbe7d9f144d4fa"><div class="ttname"><a href="struct_c_a_n___type.html#a4d41adcfbb8f98b31bfbe7d9f144d4fa">CAN_Type::WMBn_CS</a></div><div class="ttdeci">__I uint32_t WMBn_CS</div><div class="ttdoc">Wake Up Message Buffer Register for C/S, array offset: 0xB40, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1134</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a57996484e084b8cc5005765971c49681"><div class="ttname"><a href="struct_c_a_n___type.html#a57996484e084b8cc5005765971c49681">CAN_Type::CTRL1</a></div><div class="ttdeci">__IO uint32_t CTRL1</div><div class="ttdoc">Control 1 register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1098</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a588c1925b6163e91c2405036f3af54c5"><div class="ttname"><a href="struct_c_a_n___type.html#a588c1925b6163e91c2405036f3af54c5">CAN_Type::WMBn_D47</a></div><div class="ttdeci">__I uint32_t WMBn_D47</div><div class="ttdoc">Wake Up Message Buffer Register Data 4-7, array offset: 0xB4C, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1137</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a5c2048bfa07070031acbee2dd7e64391"><div class="ttname"><a href="struct_c_a_n___type.html#a5c2048bfa07070031acbee2dd7e64391">CAN_Type::RXMGMASK</a></div><div class="ttdeci">__IO uint32_t RXMGMASK</div><div class="ttdoc">Rx Mailboxes Global Mask Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1101</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a66acff91df0f4fb9904b939c94380878"><div class="ttname"><a href="struct_c_a_n___type.html#a66acff91df0f4fb9904b939c94380878">CAN_Type::FLT_ID1</a></div><div class="ttdeci">__IO uint32_t FLT_ID1</div><div class="ttdoc">Pretended Networking ID Filter 1 Register, offset: 0xB0C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1125</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a67fa69ee29d76501d3533df82e7e632a"><div class="ttname"><a href="struct_c_a_n___type.html#a67fa69ee29d76501d3533df82e7e632a">CAN_Type::PL2_PLMASK_LO</a></div><div class="ttdeci">__IO uint32_t PL2_PLMASK_LO</div><div class="ttdoc">Pretended Networking Payload Low Filter 2 Register / Payload Low Mask Register, offset: 0xB20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1130</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a6b6c4a2f3760d4fb727c7c070d0555e4"><div class="ttname"><a href="struct_c_a_n___type.html#a6b6c4a2f3760d4fb727c7c070d0555e4">CAN_Type::ESR1</a></div><div class="ttdeci">__IO uint32_t ESR1</div><div class="ttdoc">Error and Status 1 register, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1105</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a6c9e8d76e1149e40eb46cae752422ce3"><div class="ttname"><a href="struct_c_a_n___type.html#a6c9e8d76e1149e40eb46cae752422ce3">CAN_Type::WMBn_ID</a></div><div class="ttdeci">__I uint32_t WMBn_ID</div><div class="ttdoc">Wake Up Message Buffer Register for ID, array offset: 0xB44, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1135</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a89f46912ebd046e7ad432e50dc7de10e"><div class="ttname"><a href="struct_c_a_n___type.html#a89f46912ebd046e7ad432e50dc7de10e">CAN_Type::FLT_DLC</a></div><div class="ttdeci">__IO uint32_t FLT_DLC</div><div class="ttdoc">Pretended Networking DLC Filter Register, offset: 0xB10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1126</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_aa45c5366e27007e4ceedba56462d190c"><div class="ttname"><a href="struct_c_a_n___type.html#aa45c5366e27007e4ceedba56462d190c">CAN_Type::IFLAG1</a></div><div class="ttdeci">__IO uint32_t IFLAG1</div><div class="ttdoc">Interrupt Flags 1 register, offset: 0x30.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1109</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_aa45f956fe143e80070116cda6ecf5f1b"><div class="ttname"><a href="struct_c_a_n___type.html#aa45f956fe143e80070116cda6ecf5f1b">CAN_Type::CRCR</a></div><div class="ttdeci">__I uint32_t CRCR</div><div class="ttdoc">CRC Register, offset: 0x44.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1113</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_aa664264685320acc9b7ce3c69b986c39"><div class="ttname"><a href="struct_c_a_n___type.html#aa664264685320acc9b7ce3c69b986c39">CAN_Type::CTRL2</a></div><div class="ttdeci">__IO uint32_t CTRL2</div><div class="ttdoc">Control 2 register, offset: 0x34.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1110</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ab3ebd58a3a24c6ca80f804ea56fd3d3b"><div class="ttname"><a href="struct_c_a_n___type.html#ab3ebd58a3a24c6ca80f804ea56fd3d3b">CAN_Type::RX15MASK</a></div><div class="ttdeci">__IO uint32_t RX15MASK</div><div class="ttdoc">Rx 15 Mask register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1103</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ad6729055d74e0945881de7a9bf406f3f"><div class="ttname"><a href="struct_c_a_n___type.html#ad6729055d74e0945881de7a9bf406f3f">CAN_Type::FDCRC</a></div><div class="ttdeci">__I uint32_t FDCRC</div><div class="ttdoc">CAN FD CRC Register, offset: 0xC08.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1142</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ae7b8b29e4cdd642fd36ac94c68c33357"><div class="ttname"><a href="struct_c_a_n___type.html#ae7b8b29e4cdd642fd36ac94c68c33357">CAN_Type::TIMER</a></div><div class="ttdeci">__IO uint32_t TIMER</div><div class="ttdoc">Free Running Timer, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1099</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_af073d0ef12e175e84b07fd899ff43277"><div class="ttname"><a href="struct_c_a_n___type.html#af073d0ef12e175e84b07fd899ff43277">CAN_Type::CTRL1_PN</a></div><div class="ttdeci">__IO uint32_t CTRL1_PN</div><div class="ttdoc">Pretended Networking Control 1 Register, offset: 0xB00.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1122</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_af81370e9a1e6d7d445ba1c5a780ead88"><div class="ttname"><a href="struct_c_a_n___type.html#af81370e9a1e6d7d445ba1c5a780ead88">CAN_Type::CBT</a></div><div class="ttdeci">__IO uint32_t CBT</div><div class="ttdoc">CAN Bit Timing Register, offset: 0x50.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1116</div></div>
<div class="ttc" id="astruct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdoc">CMP - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1915</div></div>
<div class="ttc" id="astruct_c_m_p___type_html_a1cf75f699212d679e7c76fa69f7f50b8"><div class="ttname"><a href="struct_c_m_p___type.html#a1cf75f699212d679e7c76fa69f7f50b8">CMP_Type::C2</a></div><div class="ttdeci">__IO uint32_t C2</div><div class="ttdoc">CMP Control Register 2, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1918</div></div>
<div class="ttc" id="astruct_c_m_p___type_html_a523102893cf91ae1d5fd301f45007c8b"><div class="ttname"><a href="struct_c_m_p___type.html#a523102893cf91ae1d5fd301f45007c8b">CMP_Type::C0</a></div><div class="ttdeci">__IO uint32_t C0</div><div class="ttdoc">CMP Control Register 0, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1916</div></div>
<div class="ttc" id="astruct_c_m_p___type_html_a7bf92f3ccb47d979d85a1c09ca148024"><div class="ttname"><a href="struct_c_m_p___type.html#a7bf92f3ccb47d979d85a1c09ca148024">CMP_Type::C1</a></div><div class="ttdeci">__IO uint32_t C1</div><div class="ttdoc">CMP Control Register 1, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:1917</div></div>
<div class="ttc" id="astruct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdoc">CRC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2165</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a0409ac49979ff3c7f94f4987942e3701"><div class="ttname"><a href="struct_c_r_c___type.html#a0409ac49979ff3c7f94f4987942e3701">CRC_Type::LL</a></div><div class="ttdeci">__IO uint8_t LL</div><div class="ttdoc">CRC_DATALL register., offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2173</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a10ffe8d1841ef50cfd3e716f1aba0297"><div class="ttname"><a href="struct_c_r_c___type.html#a10ffe8d1841ef50cfd3e716f1aba0297">CRC_Type::HL</a></div><div class="ttdeci">__IO uint8_t HL</div><div class="ttdoc">CRC_DATAHL register., offset: 0x2.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2175</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_c_r_c___type.html#a15fc8d35f045f329b80c544bef35ff64">CRC_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdoc">CRC Control register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2180</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a54cb6b41986c241ca85af803e9cd6101"><div class="ttname"><a href="struct_c_r_c___type.html#a54cb6b41986c241ca85af803e9cd6101">CRC_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdoc">CRC Data register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2167</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a67cd194a364ce62894a8a14f97a21708"><div class="ttname"><a href="struct_c_r_c___type.html#a67cd194a364ce62894a8a14f97a21708">CRC_Type::HU</a></div><div class="ttdeci">__IO uint8_t HU</div><div class="ttdoc">CRC_DATAHU register., offset: 0x3.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2176</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a75433253cb7e7d558851b9fc920a4693"><div class="ttname"><a href="struct_c_r_c___type.html#a75433253cb7e7d558851b9fc920a4693">CRC_Type::H</a></div><div class="ttdeci">__IO uint16_t H</div><div class="ttdoc">CRC_DATAH register., offset: 0x2.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2170</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a9c259524bae36cde38bd30cfa4e384c0"><div class="ttname"><a href="struct_c_r_c___type.html#a9c259524bae36cde38bd30cfa4e384c0">CRC_Type::LU</a></div><div class="ttdeci">__IO uint8_t LU</div><div class="ttdoc">CRC_DATALU register., offset: 0x1.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2174</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_aaefb2690f2047875284c294b569ade0e"><div class="ttname"><a href="struct_c_r_c___type.html#aaefb2690f2047875284c294b569ade0e">CRC_Type::GPOLY</a></div><div class="ttdeci">__IO uint32_t GPOLY</div><div class="ttdoc">CRC Polynomial register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2179</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_ae5304812cd746373193378f8aab49fd6"><div class="ttname"><a href="struct_c_r_c___type.html#ae5304812cd746373193378f8aab49fd6">CRC_Type::L</a></div><div class="ttdeci">__IO uint16_t L</div><div class="ttdoc">CRC_DATAL register., offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2169</div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a></div><div class="ttdoc">CSE_PRAM - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2308</div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_a0fea345dbb3f3389c9924644ced1d370"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a0fea345dbb3f3389c9924644ced1d370">CSE_PRAM_Type::DATA_8LU</a></div><div class="ttdeci">__IO uint8_t DATA_8LU</div><div class="ttdoc">CSE PRAM0LU register...CSE PRAM31LU register., array offset: 0x1, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2313</div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_a4a94dd07f7749ef67f29420caa26787d"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a4a94dd07f7749ef67f29420caa26787d">CSE_PRAM_Type::DATA_32</a></div><div class="ttdeci">__IO uint32_t DATA_32</div><div class="ttdoc">CSE PRAM 0 Register..CSE PRAM 31 Register, array offset: 0x0, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2310</div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_a96de0bc09af5a14ccd523f153108bafb"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a96de0bc09af5a14ccd523f153108bafb">CSE_PRAM_Type::DATA_8HU</a></div><div class="ttdeci">__IO uint8_t DATA_8HU</div><div class="ttdoc">CSE PRAM0HU register...CSE PRAM31HU register., array offset: 0x3, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2315</div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_ab2683c8788233b8e9b2760ddff40b824"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#ab2683c8788233b8e9b2760ddff40b824">CSE_PRAM_Type::DATA_8HL</a></div><div class="ttdeci">__IO uint8_t DATA_8HL</div><div class="ttdoc">CSE PRAM0HL register...CSE PRAM31HL register., array offset: 0x2, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2314</div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_ac0c27dde365559a3ad73304e573e192f"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#ac0c27dde365559a3ad73304e573e192f">CSE_PRAM_Type::DATA_8LL</a></div><div class="ttdeci">__IO uint8_t DATA_8LL</div><div class="ttdoc">CSE PRAM0LL register...CSE PRAM31LL register., array offset: 0x0, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2312</div></div>
<div class="ttc" id="astruct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdoc">DMA - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2406</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a12046d2ab6e0818c9c11b4e96d66a2e0"><div class="ttname"><a href="struct_d_m_a___type.html#a12046d2ab6e0818c9c11b4e96d66a2e0">DMA_Type::EEI</a></div><div class="ttdeci">__IO uint32_t EEI</div><div class="ttdoc">Enable Error Interrupt Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2412</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a1cd05224fedad4b18ec18af04700e5b2"><div class="ttname"><a href="struct_d_m_a___type.html#a1cd05224fedad4b18ec18af04700e5b2">DMA_Type::DOFF</a></div><div class="ttdeci">__IO uint16_t DOFF</div><div class="ttdoc">TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2443</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a20abbb37927be43e6e153072de17c02f"><div class="ttname"><a href="struct_d_m_a___type.html#a20abbb37927be43e6e153072de17c02f">DMA_Type::SSRT</a></div><div class="ttdeci">__O uint8_t SSRT</div><div class="ttdoc">Set START Bit Register, offset: 0x1D.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2418</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a2113e9581c43022c6c940eea384f49f7"><div class="ttname"><a href="struct_d_m_a___type.html#a2113e9581c43022c6c940eea384f49f7">DMA_Type::ERQ</a></div><div class="ttdeci">__IO uint32_t ERQ</div><div class="ttdoc">Enable Request Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2410</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a259cfcca8e9764142934b37873e0b2ea"><div class="ttname"><a href="struct_d_m_a___type.html#a259cfcca8e9764142934b37873e0b2ea">DMA_Type::SLAST</a></div><div class="ttdeci">__IO uint32_t SLAST</div><div class="ttdoc">TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2441</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a31235a08f568be7aa41963234a9d676c"><div class="ttname"><a href="struct_d_m_a___type.html#a31235a08f568be7aa41963234a9d676c">DMA_Type::SEEI</a></div><div class="ttdeci">__O uint8_t SEEI</div><div class="ttdoc">Set Enable Error Interrupt Register, offset: 0x19.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2414</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a3141154ca92e4a9130f816028382283d"><div class="ttname"><a href="struct_d_m_a___type.html#a3141154ca92e4a9130f816028382283d">DMA_Type::MLOFFNO</a></div><div class="ttdeci">__IO uint32_t MLOFFNO</div><div class="ttdoc">TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:2438</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a325eddaf96c9a3e8006e525499c2d5eb"><div class="ttname"><a href="struct_d_m_a___type.html#a325eddaf96c9a3e8006e525499c2d5eb">DMA_Type::SERQ</a></div><div class="ttdeci">__O uint8_t SERQ</div><div class="ttdoc">Set Enable Request Register, offset: 0x1B.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2416</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a3266bc4362b6e24d9ae98b3488fb720f"><div class="ttname"><a href="struct_d_m_a___type.html#a3266bc4362b6e24d9ae98b3488fb720f">DMA_Type::CERR</a></div><div class="ttdeci">__O uint8_t CERR</div><div class="ttdoc">Clear Error Register, offset: 0x1E.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2419</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a6f69896b68c911026a7b60170918a560"><div class="ttname"><a href="struct_d_m_a___type.html#a6f69896b68c911026a7b60170918a560">DMA_Type::ERR</a></div><div class="ttdeci">__IO uint32_t ERR</div><div class="ttdoc">Error Register, offset: 0x2C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2424</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a706b944a77eb19423f60d87e3f7facbf"><div class="ttname"><a href="struct_d_m_a___type.html#a706b944a77eb19423f60d87e3f7facbf">DMA_Type::DADDR</a></div><div class="ttdeci">__IO uint32_t DADDR</div><div class="ttdoc">TCD Destination Address, array offset: 0x1010, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2442</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a73ad70c080409031470b25d501831512"><div class="ttname"><a href="struct_d_m_a___type.html#a73ad70c080409031470b25d501831512">DMA_Type::MLNO</a></div><div class="ttdeci">__IO uint32_t MLNO</div><div class="ttdoc">TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2437</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a808f030ea7fb627b0c4d3e196a322b84"><div class="ttname"><a href="struct_d_m_a___type.html#a808f030ea7fb627b0c4d3e196a322b84">DMA_Type::MLOFFYES</a></div><div class="ttdeci">__IO uint32_t MLOFFYES</div><div class="ttdoc">TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:2439</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a80b8bfa41d30c891884904851a949a12"><div class="ttname"><a href="struct_d_m_a___type.html#a80b8bfa41d30c891884904851a949a12">DMA_Type::ES</a></div><div class="ttdeci">__I uint32_t ES</div><div class="ttdoc">Error Status Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2408</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a821c25191533123bf8aca63e3dc2b79e"><div class="ttname"><a href="struct_d_m_a___type.html#a821c25191533123bf8aca63e3dc2b79e">DMA_Type::SADDR</a></div><div class="ttdeci">__IO uint32_t SADDR</div><div class="ttdoc">TCD Source Address, array offset: 0x1000, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2433</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a8257711f5ac3a22ed38ac14eda8831c5"><div class="ttname"><a href="struct_d_m_a___type.html#a8257711f5ac3a22ed38ac14eda8831c5">DMA_Type::CDNE</a></div><div class="ttdeci">__O uint8_t CDNE</div><div class="ttdoc">Clear DONE Status Bit Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2417</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a8e428120d886829be885cb81418af087"><div class="ttname"><a href="struct_d_m_a___type.html#a8e428120d886829be885cb81418af087">DMA_Type::ELINKYES</a></div><div class="ttdeci">__IO uint16_t ELINKYES</div><div class="ttdoc">TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:2446</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_m_a___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">Control Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2407</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ab5d0eeb11a728846c639375a18225d1f"><div class="ttname"><a href="struct_d_m_a___type.html#ab5d0eeb11a728846c639375a18225d1f">DMA_Type::CSR</a></div><div class="ttdeci">__IO uint16_t CSR</div><div class="ttdoc">TCD Control and Status, array offset: 0x101C, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2449</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ab83ecd61515a229daa91f7ee98f377d7"><div class="ttname"><a href="struct_d_m_a___type.html#ab83ecd61515a229daa91f7ee98f377d7">DMA_Type::SOFF</a></div><div class="ttdeci">__IO uint16_t SOFF</div><div class="ttdoc">TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2434</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ac08ea0244abc5bc617eb46876d356511"><div class="ttname"><a href="struct_d_m_a___type.html#ac08ea0244abc5bc617eb46876d356511">DMA_Type::CERQ</a></div><div class="ttdeci">__O uint8_t CERQ</div><div class="ttdoc">Clear Enable Request Register, offset: 0x1A.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2415</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ac2dd2bc08cfd3cd38caf70219e38cd8a"><div class="ttname"><a href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a">DMA_Type::HRS</a></div><div class="ttdeci">__I uint32_t HRS</div><div class="ttdoc">Hardware Request Status Register, offset: 0x34.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2426</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_acccd3cb72202ffd877ca501f0047d032"><div class="ttname"><a href="struct_d_m_a___type.html#acccd3cb72202ffd877ca501f0047d032">DMA_Type::EARS</a></div><div class="ttdeci">__IO uint32_t EARS</div><div class="ttdoc">Enable Asynchronous Request in Stop Register, offset: 0x44.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2428</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ad37da4dd6aff50739d4dd08254a96cd9"><div class="ttname"><a href="struct_d_m_a___type.html#ad37da4dd6aff50739d4dd08254a96cd9">DMA_Type::ELINKNO</a></div><div class="ttdeci">__IO uint16_t ELINKNO</div><div class="ttdoc">TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:2445</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ae32bc5cf579720c458820a648a99f90e"><div class="ttname"><a href="struct_d_m_a___type.html#ae32bc5cf579720c458820a648a99f90e">DMA_Type::CINT</a></div><div class="ttdeci">__O uint8_t CINT</div><div class="ttdoc">Clear Interrupt Request Register, offset: 0x1F.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2420</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ae655267e67e5ed42554564818a5422a1"><div class="ttname"><a href="struct_d_m_a___type.html#ae655267e67e5ed42554564818a5422a1">DMA_Type::ATTR</a></div><div class="ttdeci">__IO uint16_t ATTR</div><div class="ttdoc">TCD Transfer Attributes, array offset: 0x1006, array step: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2435</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_af7128635dc3eacc098658d0623d5f708"><div class="ttname"><a href="struct_d_m_a___type.html#af7128635dc3eacc098658d0623d5f708">DMA_Type::DLASTSGA</a></div><div class="ttdeci">__IO uint32_t DLASTSGA</div><div class="ttdoc">TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:2448</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_af8cbb6695cfc2845b17aa66c639d9bdc"><div class="ttname"><a href="struct_d_m_a___type.html#af8cbb6695cfc2845b17aa66c639d9bdc">DMA_Type::CEEI</a></div><div class="ttdeci">__O uint8_t CEEI</div><div class="ttdoc">Clear Enable Error Interrupt Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2413</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_afab15a0b540bc4e09cc8b0dcabe8791f"><div class="ttname"><a href="struct_d_m_a___type.html#afab15a0b540bc4e09cc8b0dcabe8791f">DMA_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdoc">Interrupt Request Register, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:2422</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdoc">DMAMUX - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3274</div></div>
<div class="ttc" id="astruct_e_i_m___type_html"><div class="ttname"><a href="struct_e_i_m___type.html">EIM_Type</a></div><div class="ttdoc">EIM - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3339</div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a1bfe39e73588c5a776bf592687655b66"><div class="ttname"><a href="struct_e_i_m___type.html#a1bfe39e73588c5a776bf592687655b66">EIM_Type::EICHEN</a></div><div class="ttdeci">__IO uint32_t EICHEN</div><div class="ttdoc">Error Injection Channel Enable register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3341</div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a6aee6a1e051caaa11efae929c67d0625"><div class="ttname"><a href="struct_e_i_m___type.html#a6aee6a1e051caaa11efae929c67d0625">EIM_Type::EIMCR</a></div><div class="ttdeci">__IO uint32_t EIMCR</div><div class="ttdoc">Error Injection Module Configuration Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3340</div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a821a0a45a9a29769080940eebb8550d9"><div class="ttname"><a href="struct_e_i_m___type.html#a821a0a45a9a29769080940eebb8550d9">EIM_Type::WORD0</a></div><div class="ttdeci">__IO uint32_t WORD0</div><div class="ttdoc">Error Injection Channel Descriptor n, Word0, array offset: 0x100, array step: 0x100.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3344</div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a9092b2359729c2cbd906dfff0471d867"><div class="ttname"><a href="struct_e_i_m___type.html#a9092b2359729c2cbd906dfff0471d867">EIM_Type::WORD1</a></div><div class="ttdeci">__IO uint32_t WORD1</div><div class="ttdoc">Error Injection Channel Descriptor n, Word1, array offset: 0x104, array step: 0x100.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3345</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html"><div class="ttname"><a href="struct_e_n_e_t___type.html">ENET_Type</a></div><div class="ttdoc">ENET - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3422</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a02c3a9264952dcae9b7a318840127a91"><div class="ttname"><a href="struct_e_n_e_t___type.html#a02c3a9264952dcae9b7a318840127a91">ENET_Type::TSEM</a></div><div class="ttdeci">__IO uint32_t TSEM</div><div class="ttdoc">Transmit FIFO Section Empty Threshold, offset: 0x1A0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3460</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a04e3f6ea5af8954c66abd2a6a8b267c8"><div class="ttname"><a href="struct_e_n_e_t___type.html#a04e3f6ea5af8954c66abd2a6a8b267c8">ENET_Type::EIMR</a></div><div class="ttdeci">__IO uint32_t EIMR</div><div class="ttdoc">Interrupt Mask Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3425</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a05ae409ff16cdfb67db7da884bc754fe"><div class="ttname"><a href="struct_e_n_e_t___type.html#a05ae409ff16cdfb67db7da884bc754fe">ENET_Type::EIR</a></div><div class="ttdeci">__IO uint32_t EIR</div><div class="ttdoc">Interrupt Event Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3424</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a07b7009646b0f9892f126314f4ba028b"><div class="ttname"><a href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b">ENET_Type::IEEE_T_1COL</a></div><div class="ttdeci">__I uint32_t IEEE_T_1COL</div><div class="ttdoc">Frames Transmitted with Single Collision Statistic Register, offset: 0x250.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3489</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a0ad31fd558803b36545551f51cd5ad48"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48">ENET_Type::RMON_T_MC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_T_MC_PKT</div><div class="ttdoc">Tx Multicast Packets Statistic Register, offset: 0x20C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3472</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a0bdaf564c0d4534a985a8dc0fd40febf"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0bdaf564c0d4534a985a8dc0fd40febf">ENET_Type::RMON_R_OCTETS</a></div><div class="ttdeci">__I uint32_t RMON_R_OCTETS</div><div class="ttdoc">Rx Octets Statistic Register, offset: 0x2C4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3516</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a">ENET_Type::RMON_T_P512TO1023</a></div><div class="ttdeci">__I uint32_t RMON_T_P512TO1023</div><div class="ttdoc">Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3483</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a0e2ad1f67bcf39cf401b641b78efb860"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860">ENET_Type::RMON_T_P1024TO2047</a></div><div class="ttdeci">__I uint32_t RMON_T_P1024TO2047</div><div class="ttdoc">Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3484</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a0f6b49bfc3852683aa0aad71ac04a16e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0f6b49bfc3852683aa0aad71ac04a16e">ENET_Type::RAEM</a></div><div class="ttdeci">__IO uint32_t RAEM</div><div class="ttdoc">Receive FIFO Almost Empty Threshold, offset: 0x198.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3458</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a17f7f394f4d8a256c257a69badee94dd"><div class="ttname"><a href="struct_e_n_e_t___type.html#a17f7f394f4d8a256c257a69badee94dd">ENET_Type::RMON_R_RESVD_0</a></div><div class="ttdeci">uint32_t RMON_R_RESVD_0</div><div class="ttdoc">Reserved Statistic Register, offset: 0x2A4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3508</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a19d1ada2a3173e7a98019a06f225ca1b"><div class="ttname"><a href="struct_e_n_e_t___type.html#a19d1ada2a3173e7a98019a06f225ca1b">ENET_Type::RSEM</a></div><div class="ttdeci">__IO uint32_t RSEM</div><div class="ttdoc">Receive FIFO Section Empty Threshold, offset: 0x194.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3457</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a1bfe4afb9ec3c16b8b2312ee6f91422d"><div class="ttname"><a href="struct_e_n_e_t___type.html#a1bfe4afb9ec3c16b8b2312ee6f91422d">ENET_Type::ATOFF</a></div><div class="ttdeci">__IO uint32_t ATOFF</div><div class="ttdoc">Timer Offset Register, offset: 0x408.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3527</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a1c146954c72b1cc2c05a85dd55ae5c9b"><div class="ttname"><a href="struct_e_n_e_t___type.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ENET_Type::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdoc">Ethernet Control Register, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3430</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a1d5232b06af7603d13d2f1ab3a045e3a"><div class="ttname"><a href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a">ENET_Type::RMON_T_P64</a></div><div class="ttdeci">__I uint32_t RMON_T_P64</div><div class="ttdoc">Tx 64-Byte Packets Statistic Register, offset: 0x228.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3479</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a1f0623f114c4654296929c9759760511"><div class="ttname"><a href="struct_e_n_e_t___type.html#a1f0623f114c4654296929c9759760511">ENET_Type::IALR</a></div><div class="ttdeci">__IO uint32_t IALR</div><div class="ttdoc">Descriptor Individual Lower Address Register, offset: 0x11C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3446</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a249efa2e09d4eaaca401fd5d0c9ea6db"><div class="ttname"><a href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db">ENET_Type::RMON_T_PACKETS</a></div><div class="ttdeci">__I uint32_t RMON_T_PACKETS</div><div class="ttdoc">Tx Packet Count Statistic Register, offset: 0x204.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3470</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a2515be4fc15d5a32d6919fddb7f4715e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e">ENET_Type::RMON_T_BC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_T_BC_PKT</div><div class="ttdoc">Tx Broadcast Packets Statistic Register, offset: 0x208.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3471</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a292f0125073f649729d64219c1d7dc52"><div class="ttname"><a href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52">ENET_Type::RMON_R_P128TO255</a></div><div class="ttdeci">__I uint32_t RMON_R_P128TO255</div><div class="ttdoc">Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3511</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a2bcf57cf8ad339722cc9766b66262e98"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2bcf57cf8ad339722cc9766b66262e98">ENET_Type::IEEE_R_OCTETS_OK</a></div><div class="ttdeci">__I uint32_t IEEE_R_OCTETS_OK</div><div class="ttdoc">Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3523</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a2c290a5355b4926b7474f6182a307ac5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5">ENET_Type::RMON_R_OVERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_R_OVERSIZE</div><div class="ttdoc">Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3505</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a323cc17c6788899528240028c7010f1f"><div class="ttname"><a href="struct_e_n_e_t___type.html#a323cc17c6788899528240028c7010f1f">ENET_Type::ATCOR</a></div><div class="ttdeci">__IO uint32_t ATCOR</div><div class="ttdoc">Timer Correction Register, offset: 0x410.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3529</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a3b46ac79c15a26f46a1f80c2e8eac38a"><div class="ttname"><a href="struct_e_n_e_t___type.html#a3b46ac79c15a26f46a1f80c2e8eac38a">ENET_Type::MIBC</a></div><div class="ttdeci">__IO uint32_t MIBC</div><div class="ttdoc">MIB Control Register, offset: 0x64.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3435</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a42bb724ae44d259b06839016ef3db803"><div class="ttname"><a href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803">ENET_Type::IEEE_T_FRAME_OK</a></div><div class="ttdeci">__I uint32_t IEEE_T_FRAME_OK</div><div class="ttdoc">Frames Transmitted OK Statistic Register, offset: 0x24C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3488</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a43ff03080792022c5185c36be6c1a3c5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5">ENET_Type::RMON_T_FRAG</a></div><div class="ttdeci">__I uint32_t RMON_T_FRAG</div><div class="ttdoc">Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3476</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a453a69ec5c138933ed14f75a630a1a79"><div class="ttname"><a href="struct_e_n_e_t___type.html#a453a69ec5c138933ed14f75a630a1a79">ENET_Type::ATINC</a></div><div class="ttdeci">__IO uint32_t ATINC</div><div class="ttdoc">Time-Stamping Clock Period Register, offset: 0x414.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3530</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a473f8facf1825f54104e6983ce52bfe5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a473f8facf1825f54104e6983ce52bfe5">ENET_Type::PAUR</a></div><div class="ttdeci">__IO uint32_t PAUR</div><div class="ttdoc">Physical Address Upper Register, offset: 0xE8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3442</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a4917a98c71a46e6953efeee6058352c6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6">ENET_Type::RMON_T_UNDERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_T_UNDERSIZE</div><div class="ttdoc">Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3474</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a52905aa4385d66a0c9d843c7bef57da5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5">ENET_Type::RMON_R_P65TO127</a></div><div class="ttdeci">__I uint32_t RMON_R_P65TO127</div><div class="ttdoc">Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3510</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a53dfc21810d270829017e769ecc5ba89"><div class="ttname"><a href="struct_e_n_e_t___type.html#a53dfc21810d270829017e769ecc5ba89">ENET_Type::IEEE_T_DROP</a></div><div class="ttdeci">uint32_t IEEE_T_DROP</div><div class="ttdoc">Reserved Statistic Register, offset: 0x248.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3487</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a56f6d97274f93f49b3fe6ea36b02e936"><div class="ttname"><a href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936">ENET_Type::RMON_R_PACKETS</a></div><div class="ttdeci">__I uint32_t RMON_R_PACKETS</div><div class="ttdoc">Rx Packet Count Statistic Register, offset: 0x284.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3500</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a5732262f75ac691f797822c003bc284f"><div class="ttname"><a href="struct_e_n_e_t___type.html#a5732262f75ac691f797822c003bc284f">ENET_Type::MMFR</a></div><div class="ttdeci">__IO uint32_t MMFR</div><div class="ttdoc">MII Management Frame Register, offset: 0x40.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3432</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a58322abf0730d2787f99f25acb9560c6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6">ENET_Type::RMON_R_P256TO511</a></div><div class="ttdeci">__I uint32_t RMON_R_P256TO511</div><div class="ttdoc">Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3512</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a599e1eea91be0c79d3cae22017eaab71"><div class="ttname"><a href="struct_e_n_e_t___type.html#a599e1eea91be0c79d3cae22017eaab71">ENET_Type::RDAR</a></div><div class="ttdeci">__IO uint32_t RDAR</div><div class="ttdoc">Receive Descriptor Active Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3427</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a5a6436fcacd4c51bc96d717b7dd6cdd7"><div class="ttname"><a href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7">ENET_Type::IEEE_T_MCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_MCOL</div><div class="ttdoc">Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3490</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a600feb14b73fe63772d050bfb7517ee0"><div class="ttname"><a href="struct_e_n_e_t___type.html#a600feb14b73fe63772d050bfb7517ee0">ENET_Type::RACC</a></div><div class="ttdeci">__IO uint32_t RACC</div><div class="ttdoc">Receive Accelerator Function Configuration, offset: 0x1C4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3467</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a610c0b8f5207d21f8a9b1ec1e4d6a11f"><div class="ttname"><a href="struct_e_n_e_t___type.html#a610c0b8f5207d21f8a9b1ec1e4d6a11f">ENET_Type::IEEE_T_SQE</a></div><div class="ttdeci">__I uint32_t IEEE_T_SQE</div><div class="ttdoc">Reserved Statistic Register, offset: 0x26C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3496</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a6459c121962efde5c35d444d3dce19c7"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7">ENET_Type::RMON_R_BC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_R_BC_PKT</div><div class="ttdoc">Rx Broadcast Packets Statistic Register, offset: 0x288.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3501</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a650526b1a0351d7f5d2c42fe946fd3f2"><div class="ttname"><a href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2">ENET_Type::IEEE_T_DEF</a></div><div class="ttdeci">__I uint32_t IEEE_T_DEF</div><div class="ttdoc">Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3491</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a687759e3d144a33dbc210784b178e9d4"><div class="ttname"><a href="struct_e_n_e_t___type.html#a687759e3d144a33dbc210784b178e9d4">ENET_Type::PALR</a></div><div class="ttdeci">__IO uint32_t PALR</div><div class="ttdoc">Physical Address Lower Register, offset: 0xE4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3441</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a688d2eaab3727da02627623b2e391188"><div class="ttname"><a href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188">ENET_Type::IEEE_R_MACERR</a></div><div class="ttdeci">__I uint32_t IEEE_R_MACERR</div><div class="ttdoc">Receive FIFO Overflow Count Statistic Register, offset: 0x2D8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3521</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a6c0a8e6e64ee686299b43b4f27a536ee"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee">ENET_Type::RMON_T_CRC_ALIGN</a></div><div class="ttdeci">__I uint32_t RMON_T_CRC_ALIGN</div><div class="ttdoc">Tx Packets with CRC/Align Error Statistic Register, offset: 0x210.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3473</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a6f998d9c7881c536321d01486f45e762"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6f998d9c7881c536321d01486f45e762">ENET_Type::TFWR</a></div><div class="ttdeci">__IO uint32_t TFWR</div><div class="ttdoc">Transmit FIFO Watermark Register, offset: 0x144.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3450</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a71897a36736e41a93fb634711097978e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e">ENET_Type::IEEE_T_EXCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_EXCOL</div><div class="ttdoc">Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3493</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a71ae8081654678261e58e6bf065d7b05"><div class="ttname"><a href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05">ENET_Type::IEEE_R_ALIGN</a></div><div class="ttdeci">__I uint32_t IEEE_R_ALIGN</div><div class="ttdoc">Frames Received with Alignment Error Statistic Register, offset: 0x2D4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3520</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a7348bf3172b8e3e9a3d00296943a0215"><div class="ttname"><a href="struct_e_n_e_t___type.html#a7348bf3172b8e3e9a3d00296943a0215">ENET_Type::ATPER</a></div><div class="ttdeci">__IO uint32_t ATPER</div><div class="ttdoc">Timer Period Register, offset: 0x40C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3528</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a73f455f86576de6c6f8bc81fd55f1ccc"><div class="ttname"><a href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc">ENET_Type::RMON_R_MC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_R_MC_PKT</div><div class="ttdoc">Rx Multicast Packets Statistic Register, offset: 0x28C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3502</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a7734364705f07e224edb096017ec3ec2"><div class="ttname"><a href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2">ENET_Type::RMON_R_P64</a></div><div class="ttdeci">__I uint32_t RMON_R_P64</div><div class="ttdoc">Rx 64-Byte Packets Statistic Register, offset: 0x2A8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3509</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a7eda4bf49994b05a251b0912e8da1dab"><div class="ttname"><a href="struct_e_n_e_t___type.html#a7eda4bf49994b05a251b0912e8da1dab">ENET_Type::RDSR</a></div><div class="ttdeci">__IO uint32_t RDSR</div><div class="ttdoc">Receive Descriptor Ring Start Register, offset: 0x180.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3452</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a8935928022e4abf9f86401bf076bf8b5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5">ENET_Type::RMON_T_P128TO255</a></div><div class="ttdeci">__I uint32_t RMON_T_P128TO255</div><div class="ttdoc">Tx 128- to 255-byte Packets Statistic Register, offset: 0x230.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3481</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a98acbbbfee54ea1c4761ee5951e2d126"><div class="ttname"><a href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126">ENET_Type::RMON_R_CRC_ALIGN</a></div><div class="ttdeci">__I uint32_t RMON_R_CRC_ALIGN</div><div class="ttdoc">Rx Packets with CRC/Align Error Statistic Register, offset: 0x290.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3503</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_a98b119533baaba320cd092c35a3c80d5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5">ENET_Type::IEEE_T_FDXFC</a></div><div class="ttdeci">__I uint32_t IEEE_T_FDXFC</div><div class="ttdoc">Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3497</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aa0c8a7c3033edc4f7bf62a7ebd8e1b06"><div class="ttname"><a href="struct_e_n_e_t___type.html#aa0c8a7c3033edc4f7bf62a7ebd8e1b06">ENET_Type::TGSR</a></div><div class="ttdeci">__IO uint32_t TGSR</div><div class="ttdoc">Timer Global Status Register, offset: 0x604.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3533</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_e_n_e_t___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee">ENET_Type::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdoc">Receive Control Register, offset: 0x84.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3437</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aa4c2d440cda7c77793260d588ac6c915"><div class="ttname"><a href="struct_e_n_e_t___type.html#aa4c2d440cda7c77793260d588ac6c915">ENET_Type::RMON_T_OCTETS</a></div><div class="ttdeci">__I uint32_t RMON_T_OCTETS</div><div class="ttdoc">Tx Octets Statistic Register, offset: 0x244.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3486</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aa6bdfb62c8d14eb874b1fe261ac65977"><div class="ttname"><a href="struct_e_n_e_t___type.html#aa6bdfb62c8d14eb874b1fe261ac65977">ENET_Type::GAUR</a></div><div class="ttdeci">__IO uint32_t GAUR</div><div class="ttdoc">Descriptor Group Upper Address Register, offset: 0x120.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3447</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aab2ebadf7930c35c12988b9fe13d5717"><div class="ttname"><a href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717">ENET_Type::RMON_R_JAB</a></div><div class="ttdeci">__I uint32_t RMON_R_JAB</div><div class="ttdoc">Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3507</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ab097ec03994319ea1c1828f658f1ccd5"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab097ec03994319ea1c1828f658f1ccd5">ENET_Type::TACC</a></div><div class="ttdeci">__IO uint32_t TACC</div><div class="ttdoc">Transmit Accelerator Function Configuration, offset: 0x1C0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3466</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ab12bbb11036d78ad8b1c3dedcf98e5e5"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab12bbb11036d78ad8b1c3dedcf98e5e5">ENET_Type::OPD</a></div><div class="ttdeci">__IO uint32_t OPD</div><div class="ttdoc">Opcode/Pause Duration Register, offset: 0xEC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3443</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ab7597794380c561565a1ccc7b976c090"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090">ENET_Type::ATSTMP</a></div><div class="ttdeci">__I uint32_t ATSTMP</div><div class="ttdoc">Timestamp of Last Transmitted Frame, offset: 0x418.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3531</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_abc5c979ecc331b9ffceb8994a8d5779e"><div class="ttname"><a href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e">ENET_Type::IEEE_R_FRAME_OK</a></div><div class="ttdeci">__I uint32_t IEEE_R_FRAME_OK</div><div class="ttdoc">Frames Received OK Statistic Register, offset: 0x2CC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3518</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_abd65e2dd155f2feef477f2cfa4944417"><div class="ttname"><a href="struct_e_n_e_t___type.html#abd65e2dd155f2feef477f2cfa4944417">ENET_Type::TAFL</a></div><div class="ttdeci">__IO uint32_t TAFL</div><div class="ttdoc">Transmit FIFO Almost Full Threshold, offset: 0x1A8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3462</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_abd7570267e8053469bc67fb7d88b7273"><div class="ttname"><a href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273">ENET_Type::IEEE_R_DROP</a></div><div class="ttdeci">__I uint32_t IEEE_R_DROP</div><div class="ttdoc">Frames not Counted Correctly Statistic Register, offset: 0x2C8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3517</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_abe873ea7694464d23e493f7b819c47db"><div class="ttname"><a href="struct_e_n_e_t___type.html#abe873ea7694464d23e493f7b819c47db">ENET_Type::ATVR</a></div><div class="ttdeci">__IO uint32_t ATVR</div><div class="ttdoc">Timer Value Register, offset: 0x404.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3526</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ac32365ce3b782aa9ebb4f9de2fa28ffd"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd">ENET_Type::IEEE_T_LCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_LCOL</div><div class="ttdoc">Frames Transmitted with Late Collision Statistic Register, offset: 0x25C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3492</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ac3a57e20852b5364afdaedf394055711"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac3a57e20852b5364afdaedf394055711">ENET_Type::IAUR</a></div><div class="ttdeci">__IO uint32_t IAUR</div><div class="ttdoc">Descriptor Individual Upper Address Register, offset: 0x118.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3445</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ac5c60306f0cbf3296aeb3a2144c64318"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318">ENET_Type::RMON_T_P65TO127</a></div><div class="ttdeci">__I uint32_t RMON_T_P65TO127</div><div class="ttdoc">Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3480</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aca835ef3ce11b8556e13ce28f2ddbb3a"><div class="ttname"><a href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a">ENET_Type::RMON_R_P_GTE2048</a></div><div class="ttdeci">__I uint32_t RMON_R_P_GTE2048</div><div class="ttdoc">Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3515</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_acbf8e0ec377fe890176a18307fd35a21"><div class="ttname"><a href="struct_e_n_e_t___type.html#acbf8e0ec377fe890176a18307fd35a21">ENET_Type::TCCR</a></div><div class="ttdeci">__IO uint32_t TCCR</div><div class="ttdoc">Timer Compare Capture Register, array offset: 0x60C, array step: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3536</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_acedabff5ab54259a941c628f14d49425"><div class="ttname"><a href="struct_e_n_e_t___type.html#acedabff5ab54259a941c628f14d49425">ENET_Type::RAFL</a></div><div class="ttdeci">__IO uint32_t RAFL</div><div class="ttdoc">Receive FIFO Almost Full Threshold, offset: 0x19C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3459</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ad2e6e0c9711ff56392ec464df937ca60"><div class="ttname"><a href="struct_e_n_e_t___type.html#ad2e6e0c9711ff56392ec464df937ca60">ENET_Type::TAEM</a></div><div class="ttdeci">__IO uint32_t TAEM</div><div class="ttdoc">Transmit FIFO Almost Empty Threshold, offset: 0x1A4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3461</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ad3911df332cf29c7f90c10fd5bc50945"><div class="ttname"><a href="struct_e_n_e_t___type.html#ad3911df332cf29c7f90c10fd5bc50945">ENET_Type::TIPG</a></div><div class="ttdeci">__IO uint32_t TIPG</div><div class="ttdoc">Transmit Inter-Packet Gap, offset: 0x1AC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3463</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ad97d01d705241a209ef718530e148ff8"><div class="ttname"><a href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8">ENET_Type::RMON_R_UNDERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_R_UNDERSIZE</div><div class="ttdoc">Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3504</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_adbe0a01a11c33ff52bb25b0a0a90b935"><div class="ttname"><a href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935">ENET_Type::IEEE_R_CRC</a></div><div class="ttdeci">__I uint32_t IEEE_R_CRC</div><div class="ttdoc">Frames Received with CRC Error Statistic Register, offset: 0x2D0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3519</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_adf43b4fab7d23c0ec0460a909c0f7c17"><div class="ttname"><a href="struct_e_n_e_t___type.html#adf43b4fab7d23c0ec0460a909c0f7c17">ENET_Type::TDAR</a></div><div class="ttdeci">__IO uint32_t TDAR</div><div class="ttdoc">Transmit Descriptor Active Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3428</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ae15aca0c18a3014721e0e8a77fd3a70b"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b">ENET_Type::IEEE_T_MACERR</a></div><div class="ttdeci">__I uint32_t IEEE_T_MACERR</div><div class="ttdoc">Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3494</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ae1fd7f4d64b98c2e31ab15a0d326e5cf"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae1fd7f4d64b98c2e31ab15a0d326e5cf">ENET_Type::RMON_T_DROP</a></div><div class="ttdeci">uint32_t RMON_T_DROP</div><div class="ttdoc">Reserved Statistic Register, offset: 0x200.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3469</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ae25f25d231ebd0797ab668fafc159cb1"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae25f25d231ebd0797ab668fafc159cb1">ENET_Type::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdoc">Timer Control Status Register, array offset: 0x608, array step: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3535</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ae6d9a2af05e1aba8b3df363807fd4682"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682">ENET_Type::RMON_T_P_GTE2048</a></div><div class="ttdeci">__I uint32_t RMON_T_P_GTE2048</div><div class="ttdoc">Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3485</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_ae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae9dd9282fab299d0cd6e119564688e53">ENET_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">Transmit Control Register, offset: 0xC4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3439</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aea79ef1ea1be4f26ae5bb69f275809fe"><div class="ttname"><a href="struct_e_n_e_t___type.html#aea79ef1ea1be4f26ae5bb69f275809fe">ENET_Type::MSCR</a></div><div class="ttdeci">__IO uint32_t MSCR</div><div class="ttdoc">MII Speed Control Register, offset: 0x44.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3433</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aeb3c90dd51644caef781d9bfe024cc34"><div class="ttname"><a href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34">ENET_Type::RMON_T_COL</a></div><div class="ttdeci">__I uint32_t RMON_T_COL</div><div class="ttdoc">Tx Collision Count Statistic Register, offset: 0x224.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3478</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aec31d2f10b3f9355318e8cc1fbdf2256"><div class="ttname"><a href="struct_e_n_e_t___type.html#aec31d2f10b3f9355318e8cc1fbdf2256">ENET_Type::TDSR</a></div><div class="ttdeci">__IO uint32_t TDSR</div><div class="ttdoc">Transmit Buffer Descriptor Ring Start Register, offset: 0x184.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3453</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aec76f970dad1a88f16fba2ebd320b4d2"><div class="ttname"><a href="struct_e_n_e_t___type.html#aec76f970dad1a88f16fba2ebd320b4d2">ENET_Type::FTRL</a></div><div class="ttdeci">__IO uint32_t FTRL</div><div class="ttdoc">Frame Truncation Length, offset: 0x1B0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3464</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aed13287b0e5f9fa24d990f98215852db"><div class="ttname"><a href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db">ENET_Type::RMON_T_OVERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_T_OVERSIZE</div><div class="ttdoc">Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3475</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aed75ad63ba078d681a7c0af134a55e36"><div class="ttname"><a href="struct_e_n_e_t___type.html#aed75ad63ba078d681a7c0af134a55e36">ENET_Type::IEEE_T_OCTETS_OK</a></div><div class="ttdeci">__I uint32_t IEEE_T_OCTETS_OK</div><div class="ttdoc">Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3498</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_aee35958691ebf65df297df51e831818e"><div class="ttname"><a href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e">ENET_Type::RMON_R_FRAG</a></div><div class="ttdeci">__I uint32_t RMON_R_FRAG</div><div class="ttdoc">Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3506</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af019ca567266ea7a1319f463f5ded206"><div class="ttname"><a href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206">ENET_Type::RMON_T_P256TO511</a></div><div class="ttdeci">__I uint32_t RMON_T_P256TO511</div><div class="ttdoc">Tx 256- to 511-byte Packets Statistic Register, offset: 0x234.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3482</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af1c5422fe921b0b0198a1d28c5de8dda"><div class="ttname"><a href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda">ENET_Type::IEEE_T_CSERR</a></div><div class="ttdeci">__I uint32_t IEEE_T_CSERR</div><div class="ttdoc">Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3495</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af21ae8e3ccc958f313b49eb80dbfa9f6"><div class="ttname"><a href="struct_e_n_e_t___type.html#af21ae8e3ccc958f313b49eb80dbfa9f6">ENET_Type::GALR</a></div><div class="ttdeci">__IO uint32_t GALR</div><div class="ttdoc">Descriptor Group Lower Address Register, offset: 0x124.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3448</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af34a91d827363118fe9b09dff356fc40"><div class="ttname"><a href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40">ENET_Type::RMON_R_P1024TO2047</a></div><div class="ttdeci">__I uint32_t RMON_R_P1024TO2047</div><div class="ttdoc">Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3514</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af5a432f715ccd177fe4ee898b429153b"><div class="ttname"><a href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b">ENET_Type::IEEE_R_FDXFC</a></div><div class="ttdeci">__I uint32_t IEEE_R_FDXFC</div><div class="ttdoc">Flow Control Pause Frames Received Statistic Register, offset: 0x2DC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3522</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af739ab1d646156a8c3a6e36c8036ea98"><div class="ttname"><a href="struct_e_n_e_t___type.html#af739ab1d646156a8c3a6e36c8036ea98">ENET_Type::ATCR</a></div><div class="ttdeci">__IO uint32_t ATCR</div><div class="ttdoc">Adjustable Timer Control Register, offset: 0x400.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3525</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af77be1e3f50ad88ef065ae705921e078"><div class="ttname"><a href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078">ENET_Type::RMON_R_P512TO1023</a></div><div class="ttdeci">__I uint32_t RMON_R_P512TO1023</div><div class="ttdoc">Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3513</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_af9bf25576c07f0aa60ecc4e22abd8221"><div class="ttname"><a href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221">ENET_Type::RMON_T_JAB</a></div><div class="ttdeci">__I uint32_t RMON_T_JAB</div><div class="ttdoc">Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3477</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_afd532fd00205c7220b5297911dec03b6"><div class="ttname"><a href="struct_e_n_e_t___type.html#afd532fd00205c7220b5297911dec03b6">ENET_Type::MRBR</a></div><div class="ttdeci">__IO uint32_t MRBR</div><div class="ttdoc">Maximum Receive Buffer Size Register, offset: 0x188.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3454</div></div>
<div class="ttc" id="astruct_e_n_e_t___type_html_afe03d0d221895523af2f04cb4d9bffde"><div class="ttname"><a href="struct_e_n_e_t___type.html#afe03d0d221895523af2f04cb4d9bffde">ENET_Type::RSFL</a></div><div class="ttdeci">__IO uint32_t RSFL</div><div class="ttdoc">Receive FIFO Section Full Threshold, offset: 0x190.</div><div class="ttdef"><b>Definition:</b> S32K148.h:3456</div></div>
<div class="ttc" id="astruct_e_r_m___type_html"><div class="ttname"><a href="struct_e_r_m___type.html">ERM_Type</a></div><div class="ttdoc">ERM - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4430</div></div>
<div class="ttc" id="astruct_e_r_m___type_html_a6b1ae6451d1d033739ba80154dab4aa6"><div class="ttname"><a href="struct_e_r_m___type.html#a6b1ae6451d1d033739ba80154dab4aa6">ERM_Type::SR0</a></div><div class="ttdeci">__IO uint32_t SR0</div><div class="ttdoc">ERM Status Register 0, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4433</div></div>
<div class="ttc" id="astruct_e_r_m___type_html_a8fe50f18067c0ecfea3157c1720a671f"><div class="ttname"><a href="struct_e_r_m___type.html#a8fe50f18067c0ecfea3157c1720a671f">ERM_Type::CR0</a></div><div class="ttdeci">__IO uint32_t CR0</div><div class="ttdoc">ERM Configuration Register 0, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4431</div></div>
<div class="ttc" id="astruct_e_r_m___type_html_aaafc8f097baa38e6a29b751eb0b97316"><div class="ttname"><a href="struct_e_r_m___type.html#aaafc8f097baa38e6a29b751eb0b97316">ERM_Type::EAR</a></div><div class="ttdeci">__I uint32_t EAR</div><div class="ttdoc">ERM Memory n Error Address Register, array offset: 0x100, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4436</div></div>
<div class="ttc" id="astruct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdoc">EWM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4536</div></div>
<div class="ttc" id="astruct_e_w_m___type_html_a34d1597a65f418a0f83114281f6a7de2"><div class="ttname"><a href="struct_e_w_m___type.html#a34d1597a65f418a0f83114281f6a7de2">EWM_Type::CLKPRESCALER</a></div><div class="ttdeci">__IO uint8_t CLKPRESCALER</div><div class="ttdoc">Clock Prescaler Register, offset: 0x5.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4542</div></div>
<div class="ttc" id="astruct_e_w_m___type_html_a47ffbf57d1749471af68be10a93828bf"><div class="ttname"><a href="struct_e_w_m___type.html#a47ffbf57d1749471af68be10a93828bf">EWM_Type::SERV</a></div><div class="ttdeci">__O uint8_t SERV</div><div class="ttdoc">Service Register, offset: 0x1.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4538</div></div>
<div class="ttc" id="astruct_e_w_m___type_html_a80bef1f8e65ba67e749bdee702aceb9a"><div class="ttname"><a href="struct_e_w_m___type.html#a80bef1f8e65ba67e749bdee702aceb9a">EWM_Type::CTRL</a></div><div class="ttdeci">__IO uint8_t CTRL</div><div class="ttdoc">Control Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4537</div></div>
<div class="ttc" id="astruct_e_w_m___type_html_ab53d2f0bf05dd3c526364b7df09fb906"><div class="ttname"><a href="struct_e_w_m___type.html#ab53d2f0bf05dd3c526364b7df09fb906">EWM_Type::CMPH</a></div><div class="ttdeci">__IO uint8_t CMPH</div><div class="ttdoc">Compare High Register, offset: 0x3.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4540</div></div>
<div class="ttc" id="astruct_e_w_m___type_html_ac44f3913c6ac3424ee9b0c8a2d907df8"><div class="ttname"><a href="struct_e_w_m___type.html#ac44f3913c6ac3424ee9b0c8a2d907df8">EWM_Type::CMPL</a></div><div class="ttdeci">__IO uint8_t CMPL</div><div class="ttdoc">Compare Low Register, offset: 0x2.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4539</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a></div><div class="ttdoc">FLEXIO - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4644</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a15fc8d35f045f329b80c544bef35ff64">FLEXIO_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdoc">FlexIO Control Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4647</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a3d40c2ada5f832e7800b30feeaf8a8db"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a3d40c2ada5f832e7800b30feeaf8a8db">FLEXIO_Type::SHIFTSTAT</a></div><div class="ttdeci">__IO uint32_t SHIFTSTAT</div><div class="ttdoc">Shifter Status Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4649</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a80a839f3568db27ac207dc4e8b9bd7a7"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a80a839f3568db27ac207dc4e8b9bd7a7">FLEXIO_Type::TIMIEN</a></div><div class="ttdeci">__IO uint32_t TIMIEN</div><div class="ttdoc">Timer Interrupt Enable Register, offset: 0x28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4655</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a9571cdf93f6e2a618f6f0163003fe585"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a9571cdf93f6e2a618f6f0163003fe585">FLEXIO_Type::SHIFTEIEN</a></div><div class="ttdeci">__IO uint32_t SHIFTEIEN</div><div class="ttdoc">Shifter Error Interrupt Enable, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4654</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a96563b10e1e91f05203f88047408044a">FLEXIO_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4646</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a9f165d8b54aa90099eb9eeb4bb86ba1d"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a9f165d8b54aa90099eb9eeb4bb86ba1d">FLEXIO_Type::SHIFTSDEN</a></div><div class="ttdeci">__IO uint32_t SHIFTSDEN</div><div class="ttdoc">Shifter Status DMA Enable, offset: 0x30.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4657</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_aa235af9b0cbab8f28b3af6ba1d05fa08"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#aa235af9b0cbab8f28b3af6ba1d05fa08">FLEXIO_Type::SHIFTSIEN</a></div><div class="ttdeci">__IO uint32_t SHIFTSIEN</div><div class="ttdoc">Shifter Status Interrupt Enable, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4653</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ab20ff3f0387cbcc2652477ed5d2702df">FLEXIO_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4645</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_ac0420efd428cb5ca33d4de8ebd20e88c"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ac0420efd428cb5ca33d4de8ebd20e88c">FLEXIO_Type::PIN</a></div><div class="ttdeci">__I uint32_t PIN</div><div class="ttdoc">Pin State Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4648</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_ad347c3a79fc856a6b4a44a448f9e3a0c"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ad347c3a79fc856a6b4a44a448f9e3a0c">FLEXIO_Type::SHIFTERR</a></div><div class="ttdeci">__IO uint32_t SHIFTERR</div><div class="ttdoc">Shifter Error Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4650</div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_ae6ff4ad124af251e253d7c736c688675"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ae6ff4ad124af251e253d7c736c688675">FLEXIO_Type::TIMSTAT</a></div><div class="ttdeci">__IO uint32_t TIMSTAT</div><div class="ttdoc">Timer Status Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4651</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html"><div class="ttname"><a href="struct_f_t_f_c___type.html">FTFC_Type</a></div><div class="ttdoc">FTFC - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4945</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a06f204f3d6e31fa8b5c3af07bc098278"><div class="ttname"><a href="struct_f_t_f_c___type.html#a06f204f3d6e31fa8b5c3af07bc098278">FTFC_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdoc">Flash Configuration Register, offset: 0x1.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4947</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a0e61864bd2fa7d2a00f4b6fd9bfe83f2"><div class="ttname"><a href="struct_f_t_f_c___type.html#a0e61864bd2fa7d2a00f4b6fd9bfe83f2">FTFC_Type::FDPROT</a></div><div class="ttdeci">__IO uint8_t FDPROT</div><div class="ttdoc">Data Flash Protection Register, offset: 0x17.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4954</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a4a588e9f6d971bfa0ec727d08935c72e"><div class="ttname"><a href="struct_f_t_f_c___type.html#a4a588e9f6d971bfa0ec727d08935c72e">FTFC_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdoc">Flash Option Register, offset: 0x3.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4949</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a57c0fb4d676c2476316afe60a4f4e620"><div class="ttname"><a href="struct_f_t_f_c___type.html#a57c0fb4d676c2476316afe60a4f4e620">FTFC_Type::FERCNFG</a></div><div class="ttdeci">__IO uint8_t FERCNFG</div><div class="ttdoc">Flash Error Configuration Register, offset: 0x2F.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4959</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a86efed6815482f7c48aafad4f0424040"><div class="ttname"><a href="struct_f_t_f_c___type.html#a86efed6815482f7c48aafad4f0424040">FTFC_Type::FCSESTAT</a></div><div class="ttdeci">__I uint8_t FCSESTAT</div><div class="ttdoc">Flash CSEc Status Register, offset: 0x2C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4956</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a9c289cf99054de8442c0847062613f18"><div class="ttname"><a href="struct_f_t_f_c___type.html#a9c289cf99054de8442c0847062613f18">FTFC_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdoc">Flash Security Register, offset: 0x2.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4948</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_ac2f5a618b4adb43a5ec04b30f0c5656d"><div class="ttname"><a href="struct_f_t_f_c___type.html#ac2f5a618b4adb43a5ec04b30f0c5656d">FTFC_Type::FERSTAT</a></div><div class="ttdeci">__IO uint8_t FERSTAT</div><div class="ttdoc">Flash Error Status Register, offset: 0x2E.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4958</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_ae38802fa1bc51a2b95592c00674eeabb"><div class="ttname"><a href="struct_f_t_f_c___type.html#ae38802fa1bc51a2b95592c00674eeabb">FTFC_Type::FEPROT</a></div><div class="ttdeci">__IO uint8_t FEPROT</div><div class="ttdoc">EEPROM Protection Register, offset: 0x16.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4953</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_aef000e29f3b219eb64c053000c22fe97"><div class="ttname"><a href="struct_f_t_f_c___type.html#aef000e29f3b219eb64c053000c22fe97">FTFC_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdoc">Flash Status Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:4946</div></div>
<div class="ttc" id="astruct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdoc">FTM - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5155</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a098b0b5a2b0f2bf3e7387898e05b7b04"><div class="ttname"><a href="struct_f_t_m___type.html#a098b0b5a2b0f2bf3e7387898e05b7b04">FTM_Type::SWOCTRL</a></div><div class="ttdeci">__IO uint32_t SWOCTRL</div><div class="ttdoc">FTM Software Output Control, offset: 0x94.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5181</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a0a9cb2e0e324f36b63ede8e74c240c61"><div class="ttname"><a href="struct_f_t_m___type.html#a0a9cb2e0e324f36b63ede8e74c240c61">FTM_Type::FLTCTRL</a></div><div class="ttdeci">__IO uint32_t FLTCTRL</div><div class="ttdoc">Fault Control, offset: 0x7C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5175</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="struct_f_t_m___type.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">FTM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdoc">Capture And Compare Status, offset: 0x50.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5164</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a2181335ca6c317af7217403fd597bb2d"><div class="ttname"><a href="struct_f_t_m___type.html#a2181335ca6c317af7217403fd597bb2d">FTM_Type::PWMLOAD</a></div><div class="ttdeci">__IO uint32_t PWMLOAD</div><div class="ttdoc">FTM PWM Load, offset: 0x98.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5182</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a222fc778fbb047aedf124d5d58138b0f"><div class="ttname"><a href="struct_f_t_m___type.html#a222fc778fbb047aedf124d5d58138b0f">FTM_Type::OUTINIT</a></div><div class="ttdeci">__IO uint32_t OUTINIT</div><div class="ttdoc">Initial State For Channels Output, offset: 0x5C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5167</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a26b6fa0ba5b755cebdc2e3457f8a5172"><div class="ttname"><a href="struct_f_t_m___type.html#a26b6fa0ba5b755cebdc2e3457f8a5172">FTM_Type::COMBINE</a></div><div class="ttdeci">__IO uint32_t COMBINE</div><div class="ttdoc">Function For Linked Channels, offset: 0x64.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5169</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a296edfeed698fa1795ab0a2d74f1aebc"><div class="ttname"><a href="struct_f_t_m___type.html#a296edfeed698fa1795ab0a2d74f1aebc">FTM_Type::FLTPOL</a></div><div class="ttdeci">__IO uint32_t FLTPOL</div><div class="ttdoc">FTM Fault Input Polarity, offset: 0x88.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5178</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a3c6b2dbabce20880a5d35da93176e863"><div class="ttname"><a href="struct_f_t_m___type.html#a3c6b2dbabce20880a5d35da93176e863">FTM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdoc">Channel (n) Status And Control, array offset: 0xC, array step: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5160</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a3d12c525ee444ea6e9c2876071021e32"><div class="ttname"><a href="struct_f_t_m___type.html#a3d12c525ee444ea6e9c2876071021e32">FTM_Type::PAIR0DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR0DEADTIME</div><div class="ttdoc">Pair 0 Deadtime Configuration, offset: 0xA0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5184</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a3dc960835e244471461a2ba8868a29a8"><div class="ttname"><a href="struct_f_t_m___type.html#a3dc960835e244471461a2ba8868a29a8">FTM_Type::PAIR2DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR2DEADTIME</div><div class="ttdoc">Pair 2 Deadtime Configuration, offset: 0xB0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5188</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a42f5a13cd52a3f76b0b20e3e7cb441b4"><div class="ttname"><a href="struct_f_t_m___type.html#a42f5a13cd52a3f76b0b20e3e7cb441b4">FTM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdoc">Configuration, offset: 0x84.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5177</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a445f6787ba69b18d2b1b932d05251650"><div class="ttname"><a href="struct_f_t_m___type.html#a445f6787ba69b18d2b1b932d05251650">FTM_Type::FMS</a></div><div class="ttdeci">__IO uint32_t FMS</div><div class="ttdoc">Fault Mode Status, offset: 0x74.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5173</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a4a65a29756f74ae8195109f77532ac6a"><div class="ttname"><a href="struct_f_t_m___type.html#a4a65a29756f74ae8195109f77532ac6a">FTM_Type::DEADTIME</a></div><div class="ttdeci">__IO uint32_t DEADTIME</div><div class="ttdoc">Deadtime Configuration, offset: 0x68.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5170</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a4db3bd27e96389911d0d4b7f88f56f67"><div class="ttname"><a href="struct_f_t_m___type.html#a4db3bd27e96389911d0d4b7f88f56f67">FTM_Type::FILTER</a></div><div class="ttdeci">__IO uint32_t FILTER</div><div class="ttdoc">Input Capture Filter Control, offset: 0x78.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5174</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_f_t_m___type.html#a6095a27d764d06750fc0d642e08f8b2a">FTM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdoc">Counter, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5157</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a71c139861c5c28b6a6e81b2b1c72946a"><div class="ttname"><a href="struct_f_t_m___type.html#a71c139861c5c28b6a6e81b2b1c72946a">FTM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdoc">Status And Control, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5156</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a85444f56cd69d2ea9b5f4bfd5a65bd51"><div class="ttname"><a href="struct_f_t_m___type.html#a85444f56cd69d2ea9b5f4bfd5a65bd51">FTM_Type::MODE</a></div><div class="ttdeci">__IO uint32_t MODE</div><div class="ttdoc">Features Mode Selection, offset: 0x54.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5165</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a86aac8f9f563e6968d407e77a6e7228c"><div class="ttname"><a href="struct_f_t_m___type.html#a86aac8f9f563e6968d407e77a6e7228c">FTM_Type::SYNCONF</a></div><div class="ttdeci">__IO uint32_t SYNCONF</div><div class="ttdoc">Synchronization Configuration, offset: 0x8C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5179</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="struct_f_t_m___type.html#a9037a11797290aef4ac48048c07e2e89">FTM_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdoc">Channels Polarity, offset: 0x70.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5172</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a930e81a2a8aa108f4fbf8c40c463b156"><div class="ttname"><a href="struct_f_t_m___type.html#a930e81a2a8aa108f4fbf8c40c463b156">FTM_Type::PAIR1DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR1DEADTIME</div><div class="ttdoc">Pair 1 Deadtime Configuration, offset: 0xA8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5186</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a9416ddd62b5d7ccea41cb9bb4cd7b29f"><div class="ttname"><a href="struct_f_t_m___type.html#a9416ddd62b5d7ccea41cb9bb4cd7b29f">FTM_Type::QDCTRL</a></div><div class="ttdeci">__IO uint32_t QDCTRL</div><div class="ttdoc">Quadrature Decoder Control And Status, offset: 0x80.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5176</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a9602fe994bffb88ab285bdd81caadca3"><div class="ttname"><a href="struct_f_t_m___type.html#a9602fe994bffb88ab285bdd81caadca3">FTM_Type::INVCTRL</a></div><div class="ttdeci">__IO uint32_t INVCTRL</div><div class="ttdoc">FTM Inverting Control, offset: 0x90.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5180</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a9abcc76868e079ede7576489d123ac7c"><div class="ttname"><a href="struct_f_t_m___type.html#a9abcc76868e079ede7576489d123ac7c">FTM_Type::EXTTRIG</a></div><div class="ttdeci">__IO uint32_t EXTTRIG</div><div class="ttdoc">FTM External Trigger, offset: 0x6C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5171</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a9f8cd551794fde5a57f08acc1075d29f"><div class="ttname"><a href="struct_f_t_m___type.html#a9f8cd551794fde5a57f08acc1075d29f">FTM_Type::HCR</a></div><div class="ttdeci">__IO uint32_t HCR</div><div class="ttdoc">Half Cycle Register, offset: 0x9C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5183</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aa013aed5c4dba16e659c206ede6c1819"><div class="ttname"><a href="struct_f_t_m___type.html#aa013aed5c4dba16e659c206ede6c1819">FTM_Type::PAIR3DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR3DEADTIME</div><div class="ttdoc">Pair 3 Deadtime Configuration, offset: 0xB8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5190</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aa35a6713b1e2aafa0749f986730795cb"><div class="ttname"><a href="struct_f_t_m___type.html#aa35a6713b1e2aafa0749f986730795cb">FTM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdoc">Modulo, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5158</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aaf260293f48b1c4779012028d6751b17"><div class="ttname"><a href="struct_f_t_m___type.html#aaf260293f48b1c4779012028d6751b17">FTM_Type::SYNC</a></div><div class="ttdeci">__IO uint32_t SYNC</div><div class="ttdoc">Synchronization, offset: 0x58.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5166</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_ab9e4113be225c74c8ae0c675b0015680"><div class="ttname"><a href="struct_f_t_m___type.html#ab9e4113be225c74c8ae0c675b0015680">FTM_Type::CNTIN</a></div><div class="ttdeci">__IO uint32_t CNTIN</div><div class="ttdoc">Counter Initial Value, offset: 0x4C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5163</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_abbc17ee9708ecdd4ddc9cb9e528bdbac"><div class="ttname"><a href="struct_f_t_m___type.html#abbc17ee9708ecdd4ddc9cb9e528bdbac">FTM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdoc">Channel (n) Value, array offset: 0x10, array step: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5161</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aeb5c512e19542b384fd232b05d18ba64"><div class="ttname"><a href="struct_f_t_m___type.html#aeb5c512e19542b384fd232b05d18ba64">FTM_Type::OUTMASK</a></div><div class="ttdeci">__IO uint32_t OUTMASK</div><div class="ttdoc">Output Mask, offset: 0x60.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5168</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_af2fd8ed38b8e67e65303d8218065447c"><div class="ttname"><a href="struct_f_t_m___type.html#af2fd8ed38b8e67e65303d8218065447c">FTM_Type::MOD_MIRROR</a></div><div class="ttdeci">__IO uint32_t MOD_MIRROR</div><div class="ttdoc">Mirror of Modulo Value, offset: 0x200.</div><div class="ttdef"><b>Definition:</b> S32K148.h:5192</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdoc">GPIO - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6225</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a1013b95ac09a1205ba0528ad32ad1edc"><div class="ttname"><a href="struct_g_p_i_o___type.html#a1013b95ac09a1205ba0528ad32ad1edc">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdoc">Port Data Input Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6230</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a1c26bce9144a9606d3f8a60dc750b063"><div class="ttname"><a href="struct_g_p_i_o___type.html#a1c26bce9144a9606d3f8a60dc750b063">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdoc">Port Toggle Output Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6229</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a291d80b2bf8ac4456dc9672839cb55f5"><div class="ttname"><a href="struct_g_p_i_o___type.html#a291d80b2bf8ac4456dc9672839cb55f5">GPIO_Type::PIDR</a></div><div class="ttdeci">__IO uint32_t PIDR</div><div class="ttdoc">Port Input Disable Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6232</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a3aa2323e3b596f8c9f191acb2ad7f75d"><div class="ttname"><a href="struct_g_p_i_o___type.html#a3aa2323e3b596f8c9f191acb2ad7f75d">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdoc">Port Set Output Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6227</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a441a96d3febd01d841b24561b4d036a3"><div class="ttname"><a href="struct_g_p_i_o___type.html#a441a96d3febd01d841b24561b4d036a3">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdoc">Port Data Direction Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6231</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ac53cb29f8a090565bec5e94b6b808572"><div class="ttname"><a href="struct_g_p_i_o___type.html#ac53cb29f8a090565bec5e94b6b808572">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdoc">Port Clear Output Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6228</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_aef77a53fb6962f329978c788b3c1e637"><div class="ttname"><a href="struct_g_p_i_o___type.html#aef77a53fb6962f329978c788b3c1e637">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdoc">Port Data Output Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6226</div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html"><div class="ttname"><a href="struct_l_m_e_m___type.html">LMEM_Type</a></div><div class="ttdoc">LMEM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6333</div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_a18181af9b7696386da801ede5a6ce9b3"><div class="ttname"><a href="struct_l_m_e_m___type.html#a18181af9b7696386da801ede5a6ce9b3">LMEM_Type::PCCCR</a></div><div class="ttdeci">__IO uint32_t PCCCR</div><div class="ttdoc">Cache control register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6334</div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_a5bd1965f4c5558a4f0ff66af08af9ad4"><div class="ttname"><a href="struct_l_m_e_m___type.html#a5bd1965f4c5558a4f0ff66af08af9ad4">LMEM_Type::PCCSAR</a></div><div class="ttdeci">__IO uint32_t PCCSAR</div><div class="ttdoc">Cache search address register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6336</div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_a8b58bdb532685e0b4213f9bd94f03848"><div class="ttname"><a href="struct_l_m_e_m___type.html#a8b58bdb532685e0b4213f9bd94f03848">LMEM_Type::PCCRMR</a></div><div class="ttdeci">__IO uint32_t PCCRMR</div><div class="ttdoc">Cache regions mode register, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6339</div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_a94270e10092c976fa284138635a1ffbc"><div class="ttname"><a href="struct_l_m_e_m___type.html#a94270e10092c976fa284138635a1ffbc">LMEM_Type::PCCLCR</a></div><div class="ttdeci">__IO uint32_t PCCLCR</div><div class="ttdoc">Cache line control register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6335</div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_aa175862efe9ba1be183cf412d4955abd"><div class="ttname"><a href="struct_l_m_e_m___type.html#aa175862efe9ba1be183cf412d4955abd">LMEM_Type::PCCCVR</a></div><div class="ttdeci">__IO uint32_t PCCCVR</div><div class="ttdoc">Cache read/write value register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6337</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html"><div class="ttname"><a href="struct_l_p_i2_c___type.html">LPI2C_Type</a></div><div class="ttdoc">LPI2C - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6542</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a119dc7c5c615050a0c49c6f5f857f1d4"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a119dc7c5c615050a0c49c6f5f857f1d4">LPI2C_Type::STAR</a></div><div class="ttdeci">__IO uint32_t STAR</div><div class="ttdoc">Slave Transmit ACK Register, offset: 0x154.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6578</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a145ca4d32dd019b934be3156ffa5d960"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a145ca4d32dd019b934be3156ffa5d960">LPI2C_Type::SRDR</a></div><div class="ttdeci">__I uint32_t SRDR</div><div class="ttdoc">Slave Receive Data Register, offset: 0x170.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6582</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a176231ca5d97d2d1e3ba93afa182721b"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a176231ca5d97d2d1e3ba93afa182721b">LPI2C_Type::SDER</a></div><div class="ttdeci">__IO uint32_t SDER</div><div class="ttdoc">Slave DMA Enable Register, offset: 0x11C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6570</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a1941e8d08719929db29baeb708c0024a"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a1941e8d08719929db29baeb708c0024a">LPI2C_Type::SAMR</a></div><div class="ttdeci">__IO uint32_t SAMR</div><div class="ttdoc">Slave Address Match Register, offset: 0x140.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6575</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a27af4e9f888f0b7b1e8da7e002d98798">LPI2C_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">Master Control Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6546</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a3a06e19017eba3d47fa6ae1b66f5c125"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a3a06e19017eba3d47fa6ae1b66f5c125">LPI2C_Type::MCFGR0</a></div><div class="ttdeci">__IO uint32_t MCFGR0</div><div class="ttdoc">Master Configuration Register 0, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6550</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a3e45fbe57545267269bd3509b20d761d"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a3e45fbe57545267269bd3509b20d761d">LPI2C_Type::SIER</a></div><div class="ttdeci">__IO uint32_t SIER</div><div class="ttdoc">Slave Interrupt Enable Register, offset: 0x118.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6569</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a567d67714fab529426ac871c199b5bb2"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a567d67714fab529426ac871c199b5bb2">LPI2C_Type::MCFGR2</a></div><div class="ttdeci">__IO uint32_t MCFGR2</div><div class="ttdoc">Master Configuration Register 2, offset: 0x28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6552</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a64a95891ad3e904dd5548112539c1c98">LPI2C_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdoc">Slave Control Register, offset: 0x110.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6567</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a72e6cfa5882bc6fe32b6a809f5a37aa2"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a72e6cfa5882bc6fe32b6a809f5a37aa2">LPI2C_Type::MCFGR3</a></div><div class="ttdeci">__IO uint32_t MCFGR3</div><div class="ttdoc">Master Configuration Register 3, offset: 0x2C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6553</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a7347c547e4b06bd0d1b5350f1a62667a"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a7347c547e4b06bd0d1b5350f1a62667a">LPI2C_Type::MTDR</a></div><div class="ttdeci">__IO uint32_t MTDR</div><div class="ttdoc">Master Transmit Data Register, offset: 0x60.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6563</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a86ac063ec76d708c9220a2035b07c0c9"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a86ac063ec76d708c9220a2035b07c0c9">LPI2C_Type::MCCR1</a></div><div class="ttdeci">__IO uint32_t MCCR1</div><div class="ttdoc">Master Clock Configuration Register 1, offset: 0x50.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6559</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a8a868e5e76b52ced04c536be3dee08ec">LPI2C_Type::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdoc">Slave Status Register, offset: 0x114.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6568</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a963631a2c470013a0fd4b97e10381535"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a963631a2c470013a0fd4b97e10381535">LPI2C_Type::MDER</a></div><div class="ttdeci">__IO uint32_t MDER</div><div class="ttdoc">Master DMA Enable Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6549</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a96563b10e1e91f05203f88047408044a">LPI2C_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6544</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a9c48b18f9f210b03a6ce03f7b67f549d"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a9c48b18f9f210b03a6ce03f7b67f549d">LPI2C_Type::STDR</a></div><div class="ttdeci">__IO uint32_t STDR</div><div class="ttdoc">Slave Transmit Data Register, offset: 0x160.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6580</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_aa4724a28092236bb957f4bfb4f0cce19"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aa4724a28092236bb957f4bfb4f0cce19">LPI2C_Type::SCFGR1</a></div><div class="ttdeci">__IO uint32_t SCFGR1</div><div class="ttdoc">Slave Configuration Register 1, offset: 0x124.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6572</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_aa48a84131d08e89776a09c2751ac1062"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aa48a84131d08e89776a09c2751ac1062">LPI2C_Type::SCFGR2</a></div><div class="ttdeci">__IO uint32_t SCFGR2</div><div class="ttdoc">Slave Configuration Register 2, offset: 0x128.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6573</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df">LPI2C_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6543</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ab8c726eadd1fbefee006fc4d595f26bc"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ab8c726eadd1fbefee006fc4d595f26bc">LPI2C_Type::MIER</a></div><div class="ttdeci">__IO uint32_t MIER</div><div class="ttdoc">Master Interrupt Enable Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6548</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_abc04dda9d74befbceb2baad724fb360c"><div class="ttname"><a href="struct_l_p_i2_c___type.html#abc04dda9d74befbceb2baad724fb360c">LPI2C_Type::MCCR0</a></div><div class="ttdeci">__IO uint32_t MCCR0</div><div class="ttdoc">Master Clock Configuration Register 0, offset: 0x48.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6557</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ac33d160fe813167d1fa59eb9cc94023f"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ac33d160fe813167d1fa59eb9cc94023f">LPI2C_Type::SASR</a></div><div class="ttdeci">__I uint32_t SASR</div><div class="ttdoc">Slave Address Status Register, offset: 0x150.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6577</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_acdd4c1b5466be103fb2bb2a225b1d3a9"><div class="ttname"><a href="struct_l_p_i2_c___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9">LPI2C_Type::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdoc">Master Status Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6547</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ae64ebaf82a7d6a12ea1f21ac4db1f1a1"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae64ebaf82a7d6a12ea1f21ac4db1f1a1">LPI2C_Type::MCFGR1</a></div><div class="ttdeci">__IO uint32_t MCFGR1</div><div class="ttdoc">Master Configuration Register 1, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6551</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ae6e733484a7baa0440c6164876a16537"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae6e733484a7baa0440c6164876a16537">LPI2C_Type::MFCR</a></div><div class="ttdeci">__IO uint32_t MFCR</div><div class="ttdoc">Master FIFO Control Register, offset: 0x58.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6561</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ae9abba9074d1b057f0ffff4c692c0cc7"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae9abba9074d1b057f0ffff4c692c0cc7">LPI2C_Type::MFSR</a></div><div class="ttdeci">__I uint32_t MFSR</div><div class="ttdoc">Master FIFO Status Register, offset: 0x5C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6562</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_af14fc478c3361f4546a4cfbbafc0903f"><div class="ttname"><a href="struct_l_p_i2_c___type.html#af14fc478c3361f4546a4cfbbafc0903f">LPI2C_Type::MRDR</a></div><div class="ttdeci">__I uint32_t MRDR</div><div class="ttdoc">Master Receive Data Register, offset: 0x70.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6565</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_afa7299e9ed4b3ca07839307ce503e2c8"><div class="ttname"><a href="struct_l_p_i2_c___type.html#afa7299e9ed4b3ca07839307ce503e2c8">LPI2C_Type::MDMR</a></div><div class="ttdeci">__IO uint32_t MDMR</div><div class="ttdoc">Master Data Match Register, offset: 0x40.</div><div class="ttdef"><b>Definition:</b> S32K148.h:6555</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html"><div class="ttname"><a href="struct_l_p_i_t___type.html">LPIT_Type</a></div><div class="ttdoc">LPIT - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7174</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_l_p_i_t___type.html#a27af4e9f888f0b7b1e8da7e002d98798">LPIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">Module Control Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7177</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_l_p_i_t___type.html#a96563b10e1e91f05203f88047408044a">LPIT_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7176</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_aa4407fba8ebd0a4d19a0acfcbfc69f63"><div class="ttname"><a href="struct_l_p_i_t___type.html#aa4407fba8ebd0a4d19a0acfcbfc69f63">LPIT_Type::SETTEN</a></div><div class="ttdeci">__IO uint32_t SETTEN</div><div class="ttdoc">Set Timer Enable Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7180</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_l_p_i_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df">LPIT_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7175</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_ab8c726eadd1fbefee006fc4d595f26bc"><div class="ttname"><a href="struct_l_p_i_t___type.html#ab8c726eadd1fbefee006fc4d595f26bc">LPIT_Type::MIER</a></div><div class="ttdeci">__IO uint32_t MIER</div><div class="ttdoc">Module Interrupt Enable Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7179</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_acdd4c1b5466be103fb2bb2a225b1d3a9"><div class="ttname"><a href="struct_l_p_i_t___type.html#acdd4c1b5466be103fb2bb2a225b1d3a9">LPIT_Type::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdoc">Module Status Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7178</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_acdfacdcfd5ff57d92b1769e3540a1862"><div class="ttname"><a href="struct_l_p_i_t___type.html#acdfacdcfd5ff57d92b1769e3540a1862">LPIT_Type::TVAL</a></div><div class="ttdeci">__IO uint32_t TVAL</div><div class="ttdoc">Timer Value Register, array offset: 0x20, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7184</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_ad205d7250cea8af8b177be3e861193d8"><div class="ttname"><a href="struct_l_p_i_t___type.html#ad205d7250cea8af8b177be3e861193d8">LPIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdoc">Timer Control Register, array offset: 0x28, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7186</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_ad4fcb6f0bd4cbbc890593eeb21152a92"><div class="ttname"><a href="struct_l_p_i_t___type.html#ad4fcb6f0bd4cbbc890593eeb21152a92">LPIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdoc">Current Timer Value, array offset: 0x24, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7185</div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_af96a404e43a03d7fb52376960783eacd"><div class="ttname"><a href="struct_l_p_i_t___type.html#af96a404e43a03d7fb52376960783eacd">LPIT_Type::CLRTEN</a></div><div class="ttdeci">__IO uint32_t CLRTEN</div><div class="ttdoc">Clear Timer Enable Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7181</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html"><div class="ttname"><a href="struct_l_p_s_p_i___type.html">LPSPI_Type</a></div><div class="ttdoc">LPSPI - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7394</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a3482a239d5d9b90d7e42a530c1be18de"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a3482a239d5d9b90d7e42a530c1be18de">LPSPI_Type::RDR</a></div><div class="ttdeci">__I uint32_t RDR</div><div class="ttdoc">Receive Data Register, offset: 0x74.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7416</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a3ea49633a45653dc57aa9b22b3dc16f9"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a3ea49633a45653dc57aa9b22b3dc16f9">LPSPI_Type::DMR1</a></div><div class="ttdeci">__IO uint32_t DMR1</div><div class="ttdoc">Data Match Register 1, offset: 0x34.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7406</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a53e95f2236bc9f437e401fd8570e12c9"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a53e95f2236bc9f437e401fd8570e12c9">LPSPI_Type::DMR0</a></div><div class="ttdeci">__IO uint32_t DMR0</div><div class="ttdoc">Data Match Register 0, offset: 0x30.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7405</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a5d5cc7f32884945503dd29f8f6cbb415">LPSPI_Type::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdoc">FIFO Control Register, offset: 0x58.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7410</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a5e1322e27c40bf91d172f9673f205c97">LPSPI_Type::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdoc">Clock Configuration Register, offset: 0x40.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7408</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">LPSPI_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdoc">Interrupt Enable Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7400</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a67537a582125686e773c43fb8cd4b7f5"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a67537a582125686e773c43fb8cd4b7f5">LPSPI_Type::FSR</a></div><div class="ttdeci">__I uint32_t FSR</div><div class="ttdoc">FIFO Status Register, offset: 0x5C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7411</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a7a12ab903dcfa91c96beb2e36562eed6">LPSPI_Type::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdoc">Configuration Register 1, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7403</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a96563b10e1e91f05203f88047408044a">LPSPI_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7396</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_aa8899d3f27f62b5ba1aa04e73ec5a702"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#aa8899d3f27f62b5ba1aa04e73ec5a702">LPSPI_Type::RSR</a></div><div class="ttdeci">__I uint32_t RSR</div><div class="ttdoc">Receive Status Register, offset: 0x70.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7415</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">LPSPI_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7395</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">LPSPI_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">Control Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7398</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_abacded442729b284aedf77044474f886"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#abacded442729b284aedf77044474f886">LPSPI_Type::TDR</a></div><div class="ttdeci">__O uint32_t TDR</div><div class="ttdoc">Transmit Data Register, offset: 0x64.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7413</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_ad1e1d38c4a2b1e17222f7a607d4fc6e0"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ad1e1d38c4a2b1e17222f7a607d4fc6e0">LPSPI_Type::DER</a></div><div class="ttdeci">__IO uint32_t DER</div><div class="ttdoc">DMA Enable Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7401</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_adb3d8188b19e5ef679597062d450d8b3"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#adb3d8188b19e5ef679597062d450d8b3">LPSPI_Type::CFGR0</a></div><div class="ttdeci">__IO uint32_t CFGR0</div><div class="ttdoc">Configuration Register 0, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7402</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_ae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ae9dd9282fab299d0cd6e119564688e53">LPSPI_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">Transmit Command Register, offset: 0x60.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7412</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">LPSPI_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdoc">Status Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7399</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdoc">LPTMR - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7777</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_a3fbfa42319981886e98899e3ee069f81"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a3fbfa42319981886e98899e3ee069f81">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdoc">Low Power Timer Compare Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7780</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a876dd0a8546697065f406b7543e27af2">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdoc">Low Power Timer Control Status Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7778</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_a909d70d4d88dd6731a07b76a21c8214b"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a909d70d4d88dd6731a07b76a21c8214b">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdoc">Low Power Timer Prescale Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7779</div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_afabfe869c2da8a9974cac1da36481312"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#afabfe869c2da8a9974cac1da36481312">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdoc">Low Power Timer Counter Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7781</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></div><div class="ttdoc">LPUART - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7893</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a04dafd3ac005ff337f83b0a17755161f"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f">LPUART_Type::MATCH</a></div><div class="ttdeci">__IO uint32_t MATCH</div><div class="ttdoc">LPUART Match Address Register, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7902</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64">LPUART_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdoc">LPUART Control Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7900</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a45eac674f19f76000477bd20928ad416"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a45eac674f19f76000477bd20928ad416">LPUART_Type::PINCFG</a></div><div class="ttdeci">__IO uint32_t PINCFG</div><div class="ttdoc">LPUART Pin Configuration Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7897</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a54cb6b41986c241ca85af803e9cd6101"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101">LPUART_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdoc">LPUART Data Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7901</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a68bef1da5fd164cf0f884b4209670dc8"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a68bef1da5fd164cf0f884b4209670dc8">LPUART_Type::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdoc">LPUART FIFO Register, offset: 0x28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7904</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a715a225c91b8c19aa933f75d516e4edd"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd">LPUART_Type::BAUD</a></div><div class="ttdeci">__IO uint32_t BAUD</div><div class="ttdoc">LPUART Baud Rate Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7898</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a96563b10e1e91f05203f88047408044a">LPUART_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7895</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_aa90c98b3b95ed1374dbcf018c74aef79"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79">LPUART_Type::STAT</a></div><div class="ttdeci">__IO uint32_t STAT</div><div class="ttdoc">LPUART Status Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7899</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df">LPUART_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7894</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_ad26129a6b4872dc2dd9012ef1b559ba7"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ad26129a6b4872dc2dd9012ef1b559ba7">LPUART_Type::WATER</a></div><div class="ttdeci">__IO uint32_t WATER</div><div class="ttdoc">LPUART Watermark Register, offset: 0x2C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7905</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_af536c921116e9685445db3f467441f35"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#af536c921116e9685445db3f467441f35">LPUART_Type::MODIR</a></div><div class="ttdeci">__IO uint32_t MODIR</div><div class="ttdoc">LPUART Modem IrDA Register, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7903</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_afbae2419776cd5a4fe4650ad3958ee05"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#afbae2419776cd5a4fe4650ad3958ee05">LPUART_Type::GLOBAL</a></div><div class="ttdeci">__IO uint32_t GLOBAL</div><div class="ttdoc">LPUART Global Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:7896</div></div>
<div class="ttc" id="astruct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdoc">MCM - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8422</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a0e8f6d2b4768813502c16962a6c75e44"><div class="ttname"><a href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44">MCM_Type::ISCR</a></div><div class="ttdeci">__IO uint32_t ISCR</div><div class="ttdoc">Interrupt Status and Control Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8427</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a2f04b44a38e984947c73d461b7a39416"><div class="ttname"><a href="struct_m_c_m___type.html#a2f04b44a38e984947c73d461b7a39416">MCM_Type::LMFDHR</a></div><div class="ttdeci">__I uint32_t LMFDHR</div><div class="ttdoc">LMEM Fault Data High Register, offset: 0x4A0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8443</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a59d6723930c0cbfd56a7451ec569b598"><div class="ttname"><a href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdoc">Crossbar Switch (AXBS) Slave Configuration, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8424</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a5c927d9b9929852f529ed3c17bdcc27d"><div class="ttname"><a href="struct_m_c_m___type.html#a5c927d9b9929852f529ed3c17bdcc27d">MCM_Type::LMPECR</a></div><div class="ttdeci">__IO uint32_t LMPECR</div><div class="ttdoc">LMEM Parity and ECC Control Register, offset: 0x480.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8436</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a6990e1ef90276d05e48ca39f996b46c8"><div class="ttname"><a href="struct_m_c_m___type.html#a6990e1ef90276d05e48ca39f996b46c8">MCM_Type::CPCR</a></div><div class="ttdeci">__IO uint32_t CPCR</div><div class="ttdoc">Core Platform Control Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8426</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a800e20b3275cc248f5a4b674ab15b882"><div class="ttname"><a href="struct_m_c_m___type.html#a800e20b3275cc248f5a4b674ab15b882">MCM_Type::LMFAR</a></div><div class="ttdeci">__I uint32_t LMFAR</div><div class="ttdoc">LMEM Fault Address Register, offset: 0x490.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8440</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a83109858f979abb8e707b989d88d54bf"><div class="ttname"><a href="struct_m_c_m___type.html#a83109858f979abb8e707b989d88d54bf">MCM_Type::PID</a></div><div class="ttdeci">__IO uint32_t PID</div><div class="ttdoc">Process ID Register, offset: 0x30.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8429</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a8c5389e14a06875ba1ceae331aec7265"><div class="ttname"><a href="struct_m_c_m___type.html#a8c5389e14a06875ba1ceae331aec7265">MCM_Type::LMFATR</a></div><div class="ttdeci">__I uint32_t LMFATR</div><div class="ttdoc">LMEM Fault Attribute Register, offset: 0x494.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8441</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a951da47dda3dfe3452e96e494178fad4"><div class="ttname"><a href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdoc">Crossbar Switch (AXBS) Master Configuration, offset: 0xA.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8425</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_ab20545f6570ba4fbd88b12f2f32d6cc4"><div class="ttname"><a href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4">MCM_Type::CPO</a></div><div class="ttdeci">__IO uint32_t CPO</div><div class="ttdoc">Compute Operation Control Register, offset: 0x40.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8431</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_ab43d9e8ba6d88f2bbc466ebd9957d32f"><div class="ttname"><a href="struct_m_c_m___type.html#ab43d9e8ba6d88f2bbc466ebd9957d32f">MCM_Type::LMPEIR</a></div><div class="ttdeci">__IO uint32_t LMPEIR</div><div class="ttdoc">LMEM Parity and ECC Interrupt Register, offset: 0x488.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8438</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_ae049cc709af6c7030b3a7810410d1f9f"><div class="ttname"><a href="struct_m_c_m___type.html#ae049cc709af6c7030b3a7810410d1f9f">MCM_Type::LMDR2</a></div><div class="ttdeci">__IO uint32_t LMDR2</div><div class="ttdoc">Local Memory Descriptor Register2, offset: 0x408.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8434</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_af8494db3f66cf3658025f0ae6402f378"><div class="ttname"><a href="struct_m_c_m___type.html#af8494db3f66cf3658025f0ae6402f378">MCM_Type::LMFDLR</a></div><div class="ttdeci">__I uint32_t LMFDLR</div><div class="ttdoc">LMEM Fault Data Low Register, offset: 0x4A4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8444</div></div>
<div class="ttc" id="astruct_m_p_u___type_html"><div class="ttname"><a href="struct_m_p_u___type.html">MPU_Type</a></div><div class="ttdoc">MPU - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8757</div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a1a3df8d262252d9074e7dc83f0015ecd"><div class="ttname"><a href="struct_m_p_u___type.html#a1a3df8d262252d9074e7dc83f0015ecd">MPU_Type::WORD2</a></div><div class="ttdeci">__IO uint32_t WORD2</div><div class="ttdoc">Region Descriptor 0, Word 2..Region Descriptor 15, Word 2, array offset: 0x408, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8772</div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a2d9c0e16e7e72a49e3b4dc786d3e4d72"><div class="ttname"><a href="struct_m_p_u___type.html#a2d9c0e16e7e72a49e3b4dc786d3e4d72">MPU_Type::WORD3</a></div><div class="ttdeci">__IO uint32_t WORD3</div><div class="ttdoc">Region Descriptor 0, Word 3..Region Descriptor 15, Word 3, array offset: 0x40C, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8773</div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a821a0a45a9a29769080940eebb8550d9"><div class="ttname"><a href="struct_m_p_u___type.html#a821a0a45a9a29769080940eebb8550d9">MPU_Type::WORD0</a></div><div class="ttdeci">__IO uint32_t WORD0</div><div class="ttdoc">Region Descriptor 0, Word 0..Region Descriptor 15, Word 0, array offset: 0x400, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8770</div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a9092b2359729c2cbd906dfff0471d867"><div class="ttname"><a href="struct_m_p_u___type.html#a9092b2359729c2cbd906dfff0471d867">MPU_Type::WORD1</a></div><div class="ttdeci">__IO uint32_t WORD1</div><div class="ttdoc">Region Descriptor 0, Word 1..Region Descriptor 15, Word 1, array offset: 0x404, array step: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8771</div></div>
<div class="ttc" id="astruct_m_p_u___type_html_aaafc8f097baa38e6a29b751eb0b97316"><div class="ttname"><a href="struct_m_p_u___type.html#aaafc8f097baa38e6a29b751eb0b97316">MPU_Type::EAR</a></div><div class="ttdeci">__I uint32_t EAR</div><div class="ttdoc">Error Address Register, slave port 0..Error Address Register, slave port 4, array offset: 0x10,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:8761</div></div>
<div class="ttc" id="astruct_m_p_u___type_html_aaec2dafc0fa1bdd2c7bd75d2eb12dbef"><div class="ttname"><a href="struct_m_p_u___type.html#aaec2dafc0fa1bdd2c7bd75d2eb12dbef">MPU_Type::EDR</a></div><div class="ttdeci">__I uint32_t EDR</div><div class="ttdoc">Error Detail Register, slave port 0..Error Detail Register, slave port 4, array offset: 0x14,...</div><div class="ttdef"><b>Definition:</b> S32K148.h:8764</div></div>
<div class="ttc" id="astruct_m_p_u___type_html_afb421388460a6f91dc5a6a192d886912"><div class="ttname"><a href="struct_m_p_u___type.html#afb421388460a6f91dc5a6a192d886912">MPU_Type::CESR</a></div><div class="ttdeci">__IO uint32_t CESR</div><div class="ttdoc">Control/Error Status Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:8758</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html"><div class="ttname"><a href="struct_m_s_c_m___type.html">MSCM_Type</a></div><div class="ttdoc">MSCM - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9061</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a0161056ee8e6411770e0028b26e86681"><div class="ttname"><a href="struct_m_s_c_m___type.html#a0161056ee8e6411770e0028b26e86681">MSCM_Type::CPxCFG3</a></div><div class="ttdeci">__I uint32_t CPxCFG3</div><div class="ttdoc">Processor X Configuration Register 3, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9069</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a088bd7a7cddf9ecf6ec7b45240c84068"><div class="ttname"><a href="struct_m_s_c_m___type.html#a088bd7a7cddf9ecf6ec7b45240c84068">MSCM_Type::CP0NUM</a></div><div class="ttdeci">__I uint32_t CP0NUM</div><div class="ttdoc">Processor 0 Number Register, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9071</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a1afe86d7b730b43ab635843737b9d815"><div class="ttname"><a href="struct_m_s_c_m___type.html#a1afe86d7b730b43ab635843737b9d815">MSCM_Type::CP0COUNT</a></div><div class="ttdeci">__I uint32_t CP0COUNT</div><div class="ttdoc">Processor 0 Count Register, offset: 0x2C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9073</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a3962d68f6e6404ceb2f7e043bd73d042"><div class="ttname"><a href="struct_m_s_c_m___type.html#a3962d68f6e6404ceb2f7e043bd73d042">MSCM_Type::CP0CFG1</a></div><div class="ttdeci">__I uint32_t CP0CFG1</div><div class="ttdoc">Processor 0 Configuration Register 1, offset: 0x34.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9075</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a531934e3dbd86b73de6e29ece503f699"><div class="ttname"><a href="struct_m_s_c_m___type.html#a531934e3dbd86b73de6e29ece503f699">MSCM_Type::CPxCFG0</a></div><div class="ttdeci">__I uint32_t CPxCFG0</div><div class="ttdoc">Processor X Configuration Register 0, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9066</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a6631866ca9a30c81d990ca48bf1eff65"><div class="ttname"><a href="struct_m_s_c_m___type.html#a6631866ca9a30c81d990ca48bf1eff65">MSCM_Type::CP0MASTER</a></div><div class="ttdeci">__I uint32_t CP0MASTER</div><div class="ttdoc">Processor 0 Master Register, offset: 0x28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9072</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a66c48b239b19bc37215bd82b6aea36bd"><div class="ttname"><a href="struct_m_s_c_m___type.html#a66c48b239b19bc37215bd82b6aea36bd">MSCM_Type::CPxCFG1</a></div><div class="ttdeci">__I uint32_t CPxCFG1</div><div class="ttdoc">Processor X Configuration Register 1, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9067</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a6fef2abc48c2d1b6d8639fa13aa1d68b"><div class="ttname"><a href="struct_m_s_c_m___type.html#a6fef2abc48c2d1b6d8639fa13aa1d68b">MSCM_Type::CP0CFG0</a></div><div class="ttdeci">__I uint32_t CP0CFG0</div><div class="ttdoc">Processor 0 Configuration Register 0, offset: 0x30.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9074</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a743c21437d85e3367d4c2792bf9dd95a"><div class="ttname"><a href="struct_m_s_c_m___type.html#a743c21437d85e3367d4c2792bf9dd95a">MSCM_Type::CPxMASTER</a></div><div class="ttdeci">__I uint32_t CPxMASTER</div><div class="ttdoc">Processor X Master Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9064</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a748c1d050992a1e11c9bedd3c99665a6"><div class="ttname"><a href="struct_m_s_c_m___type.html#a748c1d050992a1e11c9bedd3c99665a6">MSCM_Type::CP0TYPE</a></div><div class="ttdeci">__I uint32_t CP0TYPE</div><div class="ttdoc">Processor 0 Type Register, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9070</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_ab4ad6c3608179f3c357861097a04181f"><div class="ttname"><a href="struct_m_s_c_m___type.html#ab4ad6c3608179f3c357861097a04181f">MSCM_Type::CPxTYPE</a></div><div class="ttdeci">__I uint32_t CPxTYPE</div><div class="ttdoc">Processor X Type Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9062</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_abbddf3456dc25f400e7d09ecb3594ee9"><div class="ttname"><a href="struct_m_s_c_m___type.html#abbddf3456dc25f400e7d09ecb3594ee9">MSCM_Type::CP0CFG2</a></div><div class="ttdeci">__I uint32_t CP0CFG2</div><div class="ttdoc">Processor 0 Configuration Register 2, offset: 0x38.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9076</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_abcfc4c8014b0c236a6f1fd57692cc634"><div class="ttname"><a href="struct_m_s_c_m___type.html#abcfc4c8014b0c236a6f1fd57692cc634">MSCM_Type::CPxNUM</a></div><div class="ttdeci">__I uint32_t CPxNUM</div><div class="ttdoc">Processor X Number Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9063</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_aca9f67c7b66784c6ba24fae5f63d8549"><div class="ttname"><a href="struct_m_s_c_m___type.html#aca9f67c7b66784c6ba24fae5f63d8549">MSCM_Type::CPxCOUNT</a></div><div class="ttdeci">__I uint32_t CPxCOUNT</div><div class="ttdoc">Processor X Count Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9065</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_ae061b7d4e4142dc686c629e39beeadc8"><div class="ttname"><a href="struct_m_s_c_m___type.html#ae061b7d4e4142dc686c629e39beeadc8">MSCM_Type::CPxCFG2</a></div><div class="ttdeci">__I uint32_t CPxCFG2</div><div class="ttdoc">Processor X Configuration Register 2, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9068</div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_ae9164b434f8d772cd5069dd2b5f16464"><div class="ttname"><a href="struct_m_s_c_m___type.html#ae9164b434f8d772cd5069dd2b5f16464">MSCM_Type::CP0CFG3</a></div><div class="ttdeci">__I uint32_t CP0CFG3</div><div class="ttdoc">Processor 0 Configuration Register 3, offset: 0x3C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9077</div></div>
<div class="ttc" id="astruct_p_c_c___type_html"><div class="ttname"><a href="struct_p_c_c___type.html">PCC_Type</a></div><div class="ttdoc">PCC - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9347</div></div>
<div class="ttc" id="astruct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdoc">PDB - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9465</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a21a3232c4107b696fa5cb822b19d0310"><div class="ttname"><a href="struct_p_d_b___type.html#a21a3232c4107b696fa5cb822b19d0310">PDB_Type::DLY2</a></div><div class="ttdeci">__IO uint16_t DLY2</div><div class="ttdoc">PDB1_DLY2 register...PDB0_DLY2 register., array offset: 0x194, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9480</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a415eab8345d99e6df14798c514b091b3"><div class="ttname"><a href="struct_p_d_b___type.html#a415eab8345d99e6df14798c514b091b3">PDB_Type::PODLY</a></div><div class="ttdeci">__IO uint32_t PODLY</div><div class="ttdoc">Pulse-Out n Delay register, array offset: 0x194, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9478</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a5a2def14363813fcf6287e3edd1104bf"><div class="ttname"><a href="struct_p_d_b___type.html#a5a2def14363813fcf6287e3edd1104bf">PDB_Type::CNT</a></div><div class="ttdeci">__I uint32_t CNT</div><div class="ttdoc">Counter register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9468</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a62e7b82766416dc56c2adbc57e73aa11"><div class="ttname"><a href="struct_p_d_b___type.html#a62e7b82766416dc56c2adbc57e73aa11">PDB_Type::DLY1</a></div><div class="ttdeci">__IO uint16_t DLY1</div><div class="ttdoc">PDB1_DLY1 register...PDB0_DLY1 register., array offset: 0x196, array step: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9481</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a71c139861c5c28b6a6e81b2b1c72946a"><div class="ttname"><a href="struct_p_d_b___type.html#a71c139861c5c28b6a6e81b2b1c72946a">PDB_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdoc">Status and Control register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9466</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a7bf92f3ccb47d979d85a1c09ca148024"><div class="ttname"><a href="struct_p_d_b___type.html#a7bf92f3ccb47d979d85a1c09ca148024">PDB_Type::C1</a></div><div class="ttdeci">__IO uint32_t C1</div><div class="ttdoc">Channel n Control register 1, array offset: 0x10, array step: 0x28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9471</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a84172a8f32e3e8ab454c186f973d63be"><div class="ttname"><a href="struct_p_d_b___type.html#a84172a8f32e3e8ab454c186f973d63be">PDB_Type::IDLY</a></div><div class="ttdeci">__IO uint32_t IDLY</div><div class="ttdoc">Interrupt Delay register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9469</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_aa35a6713b1e2aafa0749f986730795cb"><div class="ttname"><a href="struct_p_d_b___type.html#aa35a6713b1e2aafa0749f986730795cb">PDB_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdoc">Modulus register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9467</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_ababb54850c6689ddd1ac5723d7551f6a"><div class="ttname"><a href="struct_p_d_b___type.html#ababb54850c6689ddd1ac5723d7551f6a">PDB_Type::S</a></div><div class="ttdeci">__IO uint32_t S</div><div class="ttdoc">Channel n Status register, array offset: 0x14, array step: 0x28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9472</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_afd7953396f7b3622bc91168b9cfd6aae"><div class="ttname"><a href="struct_p_d_b___type.html#afd7953396f7b3622bc91168b9cfd6aae">PDB_Type::POEN</a></div><div class="ttdeci">__IO uint32_t POEN</div><div class="ttdoc">Pulse-Out n Enable register, offset: 0x190.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9476</div></div>
<div class="ttc" id="astruct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdoc">PMC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9658</div></div>
<div class="ttc" id="astruct_p_m_c___type_html_a183606de7c919c44520d5625860eaebd"><div class="ttname"><a href="struct_p_m_c___type.html#a183606de7c919c44520d5625860eaebd">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdoc">Low Voltage Detect Status and Control 1 Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9659</div></div>
<div class="ttc" id="astruct_p_m_c___type_html_a22e5df8ec02f6f9fb1aae7aab10f7ac6"><div class="ttname"><a href="struct_p_m_c___type.html#a22e5df8ec02f6f9fb1aae7aab10f7ac6">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdoc">Low Voltage Detect Status and Control 2 Register, offset: 0x1.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9660</div></div>
<div class="ttc" id="astruct_p_m_c___type_html_ac2c17811579eda813e22e42f4830fd3a"><div class="ttname"><a href="struct_p_m_c___type.html#ac2c17811579eda813e22e42f4830fd3a">PMC_Type::LPOTRIM</a></div><div class="ttdeci">__IO uint8_t LPOTRIM</div><div class="ttdoc">Low Power Oscillator Trim Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9663</div></div>
<div class="ttc" id="astruct_p_m_c___type_html_ac2fc2acedfe2248d41dfbaaccd2a582e"><div class="ttname"><a href="struct_p_m_c___type.html#ac2fc2acedfe2248d41dfbaaccd2a582e">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdoc">Regulator Status and Control Register, offset: 0x2.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9661</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdoc">PORT - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9776</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a08715ad30e568d84770805b6bdbc1cfb"><div class="ttname"><a href="struct_p_o_r_t___type.html#a08715ad30e568d84770805b6bdbc1cfb">PORT_Type::DFER</a></div><div class="ttdeci">__IO uint32_t DFER</div><div class="ttdoc">Digital Filter Enable Register, offset: 0xC0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9785</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a6c137577beafd84ec419944688c37348"><div class="ttname"><a href="struct_p_o_r_t___type.html#a6c137577beafd84ec419944688c37348">PORT_Type::GICHR</a></div><div class="ttdeci">__O uint32_t GICHR</div><div class="ttdoc">Global Interrupt Control High Register, offset: 0x8C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9781</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a7ca65d71461aa5e76eb2266ab7ccd0cf"><div class="ttname"><a href="struct_p_o_r_t___type.html#a7ca65d71461aa5e76eb2266ab7ccd0cf">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdoc">Global Pin Control Low Register, offset: 0x80.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9778</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a810f6911c38333115775f924be784050"><div class="ttname"><a href="struct_p_o_r_t___type.html#a810f6911c38333115775f924be784050">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdoc">Interrupt Status Flag Register, offset: 0xA0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9783</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_aa60fb10bfa3137e37ca9ba02fdf10ce7"><div class="ttname"><a href="struct_p_o_r_t___type.html#aa60fb10bfa3137e37ca9ba02fdf10ce7">PORT_Type::GICLR</a></div><div class="ttdeci">__O uint32_t GICLR</div><div class="ttdoc">Global Interrupt Control Low Register, offset: 0x88.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9780</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_abc885669f9579a0514a37a62fc070ec7"><div class="ttname"><a href="struct_p_o_r_t___type.html#abc885669f9579a0514a37a62fc070ec7">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdoc">Global Pin Control High Register, offset: 0x84.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9779</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_ac0bb591e49f732d8010df56312388c74"><div class="ttname"><a href="struct_p_o_r_t___type.html#ac0bb591e49f732d8010df56312388c74">PORT_Type::DFWR</a></div><div class="ttdeci">__IO uint32_t DFWR</div><div class="ttdoc">Digital Filter Width Register, offset: 0xC8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9787</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_ad85d97f511fdb6626888603d5c970d3d"><div class="ttname"><a href="struct_p_o_r_t___type.html#ad85d97f511fdb6626888603d5c970d3d">PORT_Type::DFCR</a></div><div class="ttdeci">__IO uint32_t DFCR</div><div class="ttdoc">Digital Filter Clock Register, offset: 0xC4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9786</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html"><div class="ttname"><a href="struct_quad_s_p_i___type.html">QuadSPI_Type</a></div><div class="ttdoc">QuadSPI - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9950</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a0e82dada541676a467cf8921d469b35b"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a0e82dada541676a467cf8921d469b35b">QuadSPI_Type::BUF2IND</a></div><div class="ttdeci">__IO uint32_t BUF2IND</div><div class="ttdoc">Buffer2 Top Index Register, offset: 0x38.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9964</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a12b7d3809700bb3250a62e4a1cfeac57"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a12b7d3809700bb3250a62e4a1cfeac57">QuadSPI_Type::SFB1AD</a></div><div class="ttdeci">__IO uint32_t SFB1AD</div><div class="ttdoc">Serial Flash B1 Top Address, offset: 0x188.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9983</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a2783f3ad21d493de30d1e89345672b57"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a2783f3ad21d493de30d1e89345672b57">QuadSPI_Type::TBDR</a></div><div class="ttdeci">__IO uint32_t TBDR</div><div class="ttdoc">TX Buffer Data Register, offset: 0x154.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9973</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a27af4e9f888f0b7b1e8da7e002d98798">QuadSPI_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdoc">Module Configuration Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9951</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a29c2e34e50a69aba53ffcf9e010cfd49"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a29c2e34e50a69aba53ffcf9e010cfd49">QuadSPI_Type::IPCR</a></div><div class="ttdeci">__IO uint32_t IPCR</div><div class="ttdoc">IP Configuration Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9953</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a317a09338fb729351cb811b77570d744"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a317a09338fb729351cb811b77570d744">QuadSPI_Type::TBSR</a></div><div class="ttdeci">__I uint32_t TBSR</div><div class="ttdoc">TX Buffer Status Register, offset: 0x150.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9972</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a4bb9d84ec06a747a7a10d41fdede6571"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a4bb9d84ec06a747a7a10d41fdede6571">QuadSPI_Type::SFACR</a></div><div class="ttdeci">__IO uint32_t SFACR</div><div class="ttdoc">Serial Flash Address Configuration Register, offset: 0x104.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9967</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a4f83cb8aefb1d24fb6e5a4b31c981688"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a4f83cb8aefb1d24fb6e5a4b31c981688">QuadSPI_Type::SOCCR</a></div><div class="ttdeci">__IO uint32_t SOCCR</div><div class="ttdoc">SOC Configuration Register, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9960</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a539c585da9c0bb04750b7b88c803e2c8"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a539c585da9c0bb04750b7b88c803e2c8">QuadSPI_Type::TBCT</a></div><div class="ttdeci">__IO uint32_t TBCT</div><div class="ttdoc">Tx Buffer Control Register, offset: 0x158.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9974</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a552956d8d58657a42fe4776f8930af57"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a552956d8d58657a42fe4776f8930af57">QuadSPI_Type::SFB2AD</a></div><div class="ttdeci">__IO uint32_t SFB2AD</div><div class="ttdoc">Serial Flash B2 Top Address, offset: 0x18C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9984</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a61a160ad0d5e1b3c0313bac63dc262bf"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a61a160ad0d5e1b3c0313bac63dc262bf">QuadSPI_Type::LCKCR</a></div><div class="ttdeci">__IO uint32_t LCKCR</div><div class="ttdoc">LUT Lock Configuration Register, offset: 0x304.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9989</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a66806d4b9cc2c08679e8c3793dde8e98"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a66806d4b9cc2c08679e8c3793dde8e98">QuadSPI_Type::SFA1AD</a></div><div class="ttdeci">__IO uint32_t SFA1AD</div><div class="ttdoc">Serial Flash A1 Top Address, offset: 0x180.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9981</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a713463b1bba38a853b9704103f321c32"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a713463b1bba38a853b9704103f321c32">QuadSPI_Type::FLSHCR</a></div><div class="ttdeci">__IO uint32_t FLSHCR</div><div class="ttdoc">Flash Configuration Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9954</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a740e5ff7e82afe8901314f50c8b33062"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a740e5ff7e82afe8901314f50c8b33062">QuadSPI_Type::BUF1CR</a></div><div class="ttdeci">__IO uint32_t BUF1CR</div><div class="ttdoc">Buffer1 Configuration Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9956</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a7fa983d09317647cfa05ad9f3b672684"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a7fa983d09317647cfa05ad9f3b672684">QuadSPI_Type::FR</a></div><div class="ttdeci">__IO uint32_t FR</div><div class="ttdoc">Flag Register, offset: 0x160.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9976</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a818413b1bacf1d552cd2d8a4cc54adc5"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a818413b1bacf1d552cd2d8a4cc54adc5">QuadSPI_Type::SPNDST</a></div><div class="ttdeci">__I uint32_t SPNDST</div><div class="ttdoc">Sequence Suspend Status Register, offset: 0x168.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9978</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a82669bc8f24d975a6b62a25379e1fcc7"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a82669bc8f24d975a6b62a25379e1fcc7">QuadSPI_Type::BUF3CR</a></div><div class="ttdeci">__IO uint32_t BUF3CR</div><div class="ttdoc">Buffer3 Configuration Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9958</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a858ea37c3a1d2780859d011cd24173a1"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a858ea37c3a1d2780859d011cd24173a1">QuadSPI_Type::LUTKEY</a></div><div class="ttdeci">__IO uint32_t LUTKEY</div><div class="ttdoc">LUT Key Register, offset: 0x300.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9988</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a8e8232388f9bab8b281c47428fd42b94"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a8e8232388f9bab8b281c47428fd42b94">QuadSPI_Type::BUF2CR</a></div><div class="ttdeci">__IO uint32_t BUF2CR</div><div class="ttdoc">Buffer2 Configuration Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9957</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_a94d11f7919bae3d7e871a83e99728cc4"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a94d11f7919bae3d7e871a83e99728cc4">QuadSPI_Type::SFAR</a></div><div class="ttdeci">__IO uint32_t SFAR</div><div class="ttdoc">Serial Flash Address Register, offset: 0x100.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9966</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_aa4e5f09c578d8d5c138b41a1e740df3f"><div class="ttname"><a href="struct_quad_s_p_i___type.html#aa4e5f09c578d8d5c138b41a1e740df3f">QuadSPI_Type::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdoc">Status Register, offset: 0x15C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9975</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_aac07722cb6c5e496743ec3bfef91be09"><div class="ttname"><a href="struct_quad_s_p_i___type.html#aac07722cb6c5e496743ec3bfef91be09">QuadSPI_Type::BUF0CR</a></div><div class="ttdeci">__IO uint32_t BUF0CR</div><div class="ttdoc">Buffer0 Configuration Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9955</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_ab21c4de8b826937bdc4f524824d12492"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ab21c4de8b826937bdc4f524824d12492">QuadSPI_Type::RBSR</a></div><div class="ttdeci">__I uint32_t RBSR</div><div class="ttdoc">RX Buffer Status Register, offset: 0x10C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9969</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_ab63b98cef2a9060b8678b8211cd4dbf5"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ab63b98cef2a9060b8678b8211cd4dbf5">QuadSPI_Type::RBCT</a></div><div class="ttdeci">__IO uint32_t RBCT</div><div class="ttdoc">RX Buffer Control Register, offset: 0x110.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9970</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_aceb064f2c641f1cf0568f291196cbe65"><div class="ttname"><a href="struct_quad_s_p_i___type.html#aceb064f2c641f1cf0568f291196cbe65">QuadSPI_Type::SPTRCLR</a></div><div class="ttdeci">__O uint32_t SPTRCLR</div><div class="ttdoc">Sequence Pointer Clear Register, offset: 0x16C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9979</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_ad10ae0d821edec8a6cf1bf982a307b91"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ad10ae0d821edec8a6cf1bf982a307b91">QuadSPI_Type::RSER</a></div><div class="ttdeci">__IO uint32_t RSER</div><div class="ttdoc">Interrupt and DMA Request Select and Enable Register, offset: 0x164.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9977</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_ad3fd06abaf0966e38e743b70b42dfe52"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ad3fd06abaf0966e38e743b70b42dfe52">QuadSPI_Type::SFA2AD</a></div><div class="ttdeci">__IO uint32_t SFA2AD</div><div class="ttdoc">Serial Flash A2 Top Address, offset: 0x184.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9982</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_ad969d65fa03d3b7940bbc4250b773893"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ad969d65fa03d3b7940bbc4250b773893">QuadSPI_Type::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdoc">Sampling Register, offset: 0x108.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9968</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_aef092002994271603812dc1b2a4b5705"><div class="ttname"><a href="struct_quad_s_p_i___type.html#aef092002994271603812dc1b2a4b5705">QuadSPI_Type::BFGENCR</a></div><div class="ttdeci">__IO uint32_t BFGENCR</div><div class="ttdoc">Buffer Generic Configuration Register, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9959</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_af4ff08274dc11210cbbc388e24b54b09"><div class="ttname"><a href="struct_quad_s_p_i___type.html#af4ff08274dc11210cbbc388e24b54b09">QuadSPI_Type::BUF1IND</a></div><div class="ttdeci">__IO uint32_t BUF1IND</div><div class="ttdoc">Buffer1 Top Index Register, offset: 0x34.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9963</div></div>
<div class="ttc" id="astruct_quad_s_p_i___type_html_afb19c5fe0d22c2239b652317e8217860"><div class="ttname"><a href="struct_quad_s_p_i___type.html#afb19c5fe0d22c2239b652317e8217860">QuadSPI_Type::BUF0IND</a></div><div class="ttdeci">__IO uint32_t BUF0IND</div><div class="ttdoc">Buffer0 Top Index Register, offset: 0x30.</div><div class="ttdef"><b>Definition:</b> S32K148.h:9962</div></div>
<div class="ttc" id="astruct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdoc">RCM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10537</div></div>
<div class="ttc" id="astruct_r_c_m___type_html_a2ebad72e01f1242c9b9e100c7dffa3a1"><div class="ttname"><a href="struct_r_c_m___type.html#a2ebad72e01f1242c9b9e100c7dffa3a1">RCM_Type::SRS</a></div><div class="ttdeci">__I uint32_t SRS</div><div class="ttdoc">System Reset Status Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10540</div></div>
<div class="ttc" id="astruct_r_c_m___type_html_a2f74ff620d2256b631cc4e12a29ce730"><div class="ttname"><a href="struct_r_c_m___type.html#a2f74ff620d2256b631cc4e12a29ce730">RCM_Type::SRIE</a></div><div class="ttdeci">__IO uint32_t SRIE</div><div class="ttdoc">System Reset Interrupt Enable Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10544</div></div>
<div class="ttc" id="astruct_r_c_m___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_r_c_m___type.html#a96563b10e1e91f05203f88047408044a">RCM_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10539</div></div>
<div class="ttc" id="astruct_r_c_m___type_html_ab1de22ed59996ae705de01bb2a173463"><div class="ttname"><a href="struct_r_c_m___type.html#ab1de22ed59996ae705de01bb2a173463">RCM_Type::RPC</a></div><div class="ttdeci">__IO uint32_t RPC</div><div class="ttdoc">Reset Pin Control register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10541</div></div>
<div class="ttc" id="astruct_r_c_m___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_r_c_m___type.html#ab20ff3f0387cbcc2652477ed5d2702df">RCM_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10538</div></div>
<div class="ttc" id="astruct_r_c_m___type_html_acc58e62c485c9a9c7651d45e14e9e7cf"><div class="ttname"><a href="struct_r_c_m___type.html#acc58e62c485c9a9c7651d45e14e9e7cf">RCM_Type::SSRS</a></div><div class="ttdeci">__IO uint32_t SSRS</div><div class="ttdoc">Sticky System Reset Status Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10543</div></div>
<div class="ttc" id="astruct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdoc">RTC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10822</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_r_t_c___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdoc">RTC Interrupt Enable Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10830</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a7006c26539198fbc8729e0386bffdd40"><div class="ttname"><a href="struct_r_t_c___type.html#a7006c26539198fbc8729e0386bffdd40">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdoc">RTC Lock Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10829</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a72bb9b7d61fe3262cd2a6070a7bd5b69"><div class="ttname"><a href="struct_r_t_c___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdoc">RTC Time Prescaler Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10824</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a87e3001757a0cd493785f1f3337dd0e8"><div class="ttname"><a href="struct_r_t_c___type.html#a87e3001757a0cd493785f1f3337dd0e8">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdoc">RTC Time Seconds Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10823</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a98069e908f0dbdf30857c4c33e5680b8"><div class="ttname"><a href="struct_r_t_c___type.html#a98069e908f0dbdf30857c4c33e5680b8">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdoc">RTC Time Alarm Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10825</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">RTC Control Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10827</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="struct_r_t_c___type.html#ae9dd9282fab299d0cd6e119564688e53">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdoc">RTC Time Compensation Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10826</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_r_t_c___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdoc">RTC Status Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:10828</div></div>
<div class="ttc" id="astruct_s32___n_v_i_c___type_html"><div class="ttname"><a href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a></div><div class="ttdoc">S32_NVIC - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:11011</div></div>
<div class="ttc" id="astruct_s32___n_v_i_c___type_html_a471c399bb79454dcdfb342a31a5684ae"><div class="ttname"><a href="struct_s32___n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">S32_NVIC_Type::STIR</a></div><div class="ttdeci">__O uint32_t STIR</div><div class="ttdoc">Software Trigger Interrupt Register, offset: 0xE00.</div><div class="ttdef"><b>Definition:</b> S32K148.h:11024</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html"><div class="ttname"><a href="struct_s32___s_c_b___type.html">S32_SCB_Type</a></div><div class="ttdoc">S32_SCB - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12071</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a03ae01a7c13fe6d1a52f3d747bb49cfe"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a03ae01a7c13fe6d1a52f3d747bb49cfe">S32_SCB_Type::SHPR1</a></div><div class="ttdeci">__IO uint32_t SHPR1</div><div class="ttdoc">System Handler Priority Register 1, offset: 0xD18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12081</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a04d136e5436e5fa2fb2aaa78a5f86b19"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">S32_SCB_Type::SHCSR</a></div><div class="ttdeci">__IO uint32_t SHCSR</div><div class="ttdoc">System Handler Control and State Register, offset: 0xD24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12084</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a1046f844be3cff36a3a32ca554b041dc"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a1046f844be3cff36a3a32ca554b041dc">S32_SCB_Type::SHPR3</a></div><div class="ttdeci">__IO uint32_t SHPR3</div><div class="ttdoc">System Handler Priority Register 3, offset: 0xD20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12083</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a30abfea43143a424074f682bd61eace0"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a30abfea43143a424074f682bd61eace0">S32_SCB_Type::CPUID</a></div><div class="ttdeci">__I uint32_t CPUID</div><div class="ttdoc">CPUID Base Register, offset: 0xD00.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12075</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a415598d9009bb3ffe9f35e03e5a386fe"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">S32_SCB_Type::DFSR</a></div><div class="ttdeci">__IO uint32_t DFSR</div><div class="ttdoc">Debug Fault Status Register, offset: 0xD30.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12087</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">S32_SCB_Type::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdoc">Configuration and Control Register, offset: 0xD14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12080</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">S32_SCB_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdoc">System Control Register, offset: 0xD10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12079</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a84d36f28dbaa2775ebe029a02c34af2c"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a84d36f28dbaa2775ebe029a02c34af2c">S32_SCB_Type::FPCAR</a></div><div class="ttdeci">__IO uint32_t FPCAR</div><div class="ttdoc">Floating-point Context Address Register, offset: 0xF38.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12095</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a87aadbc5e1ffb76d755cf13f4721ae71"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">S32_SCB_Type::HFSR</a></div><div class="ttdeci">__IO uint32_t HFSR</div><div class="ttdoc">HardFault Status register, offset: 0xD2C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12086</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a88820a178974aa7b7927155cee5c47ed"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">S32_SCB_Type::MMFAR</a></div><div class="ttdeci">__IO uint32_t MMFAR</div><div class="ttdoc">MemManage Address Register, offset: 0xD34.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12088</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a8fec9e122b923822e7f951cd48cf1d47"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">S32_SCB_Type::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdoc">Interrupt Control and State Register, offset: 0xD04.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12076</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a9a73f00a0223775caeb09c5c6abb3087"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a9a73f00a0223775caeb09c5c6abb3087">S32_SCB_Type::ACTLR</a></div><div class="ttdeci">__IO uint32_t ACTLR</div><div class="ttdoc">Auxiliary Control Register,, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12073</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_aa3e5da580ef8a27ffe6aebf5a2642b1a"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aa3e5da580ef8a27ffe6aebf5a2642b1a">S32_SCB_Type::FPCCR</a></div><div class="ttdeci">__IO uint32_t FPCCR</div><div class="ttdoc">Floating-point Context Control Register, offset: 0xF34.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12094</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_aaec159b48828355cb770049b8b2e8d91"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">S32_SCB_Type::AIRCR</a></div><div class="ttdeci">__IO uint32_t AIRCR</div><div class="ttdoc">Application Interrupt and Reset Control Register, offset: 0xD0C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12078</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_aaf388a921a016cae590cfcf1e43b1cdf"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">S32_SCB_Type::VTOR</a></div><div class="ttdeci">__IO uint32_t VTOR</div><div class="ttdoc">Vector Table Offset Register, offset: 0xD08.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12077</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ab9176079ea223dd8902589da91af63a2"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">S32_SCB_Type::AFSR</a></div><div class="ttdeci">__IO uint32_t AFSR</div><div class="ttdoc">Auxiliary Fault Status Register, offset: 0xD3C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12090</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ac033211ace1073eec7fb8ee720b5d2e2"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ac033211ace1073eec7fb8ee720b5d2e2">S32_SCB_Type::SHPR2</a></div><div class="ttdeci">__IO uint32_t SHPR2</div><div class="ttdoc">System Handler Priority Register 2, offset: 0xD1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12082</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_acccaf5688449c8253e9952ddc2161528"><div class="ttname"><a href="struct_s32___s_c_b___type.html#acccaf5688449c8253e9952ddc2161528">S32_SCB_Type::CPACR</a></div><div class="ttdeci">__IO uint32_t CPACR</div><div class="ttdoc">Coprocessor Access Control Register, offset: 0xD88.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12092</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ad49f99b1c83dcab356579af171bfa475"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">S32_SCB_Type::BFAR</a></div><div class="ttdeci">__IO uint32_t BFAR</div><div class="ttdoc">BusFault Address Register, offset: 0xD38.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12089</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ae1c95ec744656700ae2a10633cc4ee02"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ae1c95ec744656700ae2a10633cc4ee02">S32_SCB_Type::FPDSCR</a></div><div class="ttdeci">__IO uint32_t FPDSCR</div><div class="ttdoc">Floating-point Default Status Control Register, offset: 0xF3C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12096</div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ae6b1e9cde3f94195206c016214cf3936"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">S32_SCB_Type::CFSR</a></div><div class="ttdeci">__IO uint32_t CFSR</div><div class="ttdoc">Configurable Fault Status Registers, offset: 0xD28.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12085</div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html"><div class="ttname"><a href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a></div><div class="ttdoc">S32_SysTick - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12575</div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_a40e07d0a4638a676780713b6ceeec4ef"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a40e07d0a4638a676780713b6ceeec4ef">S32_SysTick_Type::CALIB</a></div><div class="ttdeci">__I uint32_t CALIB</div><div class="ttdoc">SysTick Calibration Value Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12579</div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_a65ad1cafcc45a72a297dd5ac916e4a46"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a65ad1cafcc45a72a297dd5ac916e4a46">S32_SysTick_Type::RVR</a></div><div class="ttdeci">__IO uint32_t RVR</div><div class="ttdoc">SysTick Reload Value Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12577</div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_a6d73e93d438fc63adbd4488b8485b91f"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a6d73e93d438fc63adbd4488b8485b91f">S32_SysTick_Type::CVR</a></div><div class="ttdeci">__IO uint32_t CVR</div><div class="ttdoc">SysTick Current Value Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12578</div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a876dd0a8546697065f406b7543e27af2">S32_SysTick_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdoc">SysTick Control and Status Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12576</div></div>
<div class="ttc" id="astruct_s_a_i___type_html"><div class="ttname"><a href="struct_s_a_i___type.html">SAI_Type</a></div><div class="ttdoc">SAI - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12679</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a2759578aeb0559bb082711fb098cab86"><div class="ttname"><a href="struct_s_a_i___type.html#a2759578aeb0559bb082711fb098cab86">SAI_Type::RCR4</a></div><div class="ttdeci">__IO uint32_t RCR4</div><div class="ttdoc">SAI Receive Configuration 4 Register, offset: 0x98.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12698</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a3e887c5c285e65bbc87c0a23c531aba6"><div class="ttname"><a href="struct_s_a_i___type.html#a3e887c5c285e65bbc87c0a23c531aba6">SAI_Type::TMR</a></div><div class="ttdeci">__IO uint32_t TMR</div><div class="ttdoc">SAI Transmit Mask Register, offset: 0x60.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12692</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a4bd87e1ea284e1d076f3578a2baaf46f"><div class="ttname"><a href="struct_s_a_i___type.html#a4bd87e1ea284e1d076f3578a2baaf46f">SAI_Type::RCSR</a></div><div class="ttdeci">__IO uint32_t RCSR</div><div class="ttdoc">SAI Receive Control Register, offset: 0x88.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12694</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a578197fc638ed6de2a5d613f5990b271"><div class="ttname"><a href="struct_s_a_i___type.html#a578197fc638ed6de2a5d613f5990b271">SAI_Type::RCR1</a></div><div class="ttdeci">__IO uint32_t RCR1</div><div class="ttdoc">SAI Receive Configuration 1 Register, offset: 0x8C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12695</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a643051e6a1c91721805df0d32f89527c"><div class="ttname"><a href="struct_s_a_i___type.html#a643051e6a1c91721805df0d32f89527c">SAI_Type::TCR5</a></div><div class="ttdeci">__IO uint32_t TCR5</div><div class="ttdoc">SAI Transmit Configuration 5 Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12687</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a6f5b1e92ab914ccb0f1b97526680f96c"><div class="ttname"><a href="struct_s_a_i___type.html#a6f5b1e92ab914ccb0f1b97526680f96c">SAI_Type::TCR2</a></div><div class="ttdeci">__IO uint32_t TCR2</div><div class="ttdoc">SAI Transmit Configuration 2 Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12684</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a9560604d875c42e73b93cb4633d13485"><div class="ttname"><a href="struct_s_a_i___type.html#a9560604d875c42e73b93cb4633d13485">SAI_Type::RCR2</a></div><div class="ttdeci">__IO uint32_t RCR2</div><div class="ttdoc">SAI Receive Configuration 2 Register, offset: 0x90.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12696</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_s_a_i___type.html#a96563b10e1e91f05203f88047408044a">SAI_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12681</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_ab18c2c7b12ad4a466b93d1a13f7ccda6"><div class="ttname"><a href="struct_s_a_i___type.html#ab18c2c7b12ad4a466b93d1a13f7ccda6">SAI_Type::TCR4</a></div><div class="ttdeci">__IO uint32_t TCR4</div><div class="ttdoc">SAI Transmit Configuration 4 Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12686</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_s_a_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">SAI_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12680</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_ac45e21023c3fd22f6a7217adf594e1cf"><div class="ttname"><a href="struct_s_a_i___type.html#ac45e21023c3fd22f6a7217adf594e1cf">SAI_Type::TCR1</a></div><div class="ttdeci">__IO uint32_t TCR1</div><div class="ttdoc">SAI Transmit Configuration 1 Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12683</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_acb3874d5b17f1a69cda183bfb5c19f01"><div class="ttname"><a href="struct_s_a_i___type.html#acb3874d5b17f1a69cda183bfb5c19f01">SAI_Type::TCR3</a></div><div class="ttdeci">__IO uint32_t TCR3</div><div class="ttdoc">SAI Transmit Configuration 3 Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12685</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_ada7710d759d7acf10943abc061455f3d"><div class="ttname"><a href="struct_s_a_i___type.html#ada7710d759d7acf10943abc061455f3d">SAI_Type::RCR5</a></div><div class="ttdeci">__IO uint32_t RCR5</div><div class="ttdoc">SAI Receive Configuration 5 Register, offset: 0x9C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12699</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_ae25f25d231ebd0797ab668fafc159cb1"><div class="ttname"><a href="struct_s_a_i___type.html#ae25f25d231ebd0797ab668fafc159cb1">SAI_Type::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdoc">SAI Transmit Control Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12682</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_aed92ad6e80b4c577d8f78cb77ac11f4e"><div class="ttname"><a href="struct_s_a_i___type.html#aed92ad6e80b4c577d8f78cb77ac11f4e">SAI_Type::RMR</a></div><div class="ttdeci">__IO uint32_t RMR</div><div class="ttdoc">SAI Receive Mask Register, offset: 0xE0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12704</div></div>
<div class="ttc" id="astruct_s_a_i___type_html_af7349cdff6c10c51c1121cb773a4c66f"><div class="ttname"><a href="struct_s_a_i___type.html#af7349cdff6c10c51c1121cb773a4c66f">SAI_Type::RCR3</a></div><div class="ttdeci">__IO uint32_t RCR3</div><div class="ttdoc">SAI Receive Configuration 3 Register, offset: 0x94.</div><div class="ttdef"><b>Definition:</b> S32K148.h:12697</div></div>
<div class="ttc" id="astruct_s_c_g___type_html"><div class="ttname"><a href="struct_s_c_g___type.html">SCG_Type</a></div><div class="ttdoc">SCG - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13175</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a0470cd9d014910ae0d5457f4de8111ce"><div class="ttname"><a href="struct_s_c_g___type.html#a0470cd9d014910ae0d5457f4de8111ce">SCG_Type::CLKOUTCNFG</a></div><div class="ttdeci">__IO uint32_t CLKOUTCNFG</div><div class="ttdoc">SCG CLKOUT Configuration Register, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13183</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a0579b90bff4b64f2a191c559b644d22b"><div class="ttname"><a href="struct_s_c_g___type.html#a0579b90bff4b64f2a191c559b644d22b">SCG_Type::FIRCCFG</a></div><div class="ttdeci">__IO uint32_t FIRCCFG</div><div class="ttdoc">Fast IRC Configuration Register, offset: 0x308.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13195</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a288abe71896d422d8c855cfb161c8d15"><div class="ttname"><a href="struct_s_c_g___type.html#a288abe71896d422d8c855cfb161c8d15">SCG_Type::RCCR</a></div><div class="ttdeci">__IO uint32_t RCCR</div><div class="ttdoc">Run Clock Control Register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13180</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a2cbd7ee2913a475f931ca2f4d2bbb698"><div class="ttname"><a href="struct_s_c_g___type.html#a2cbd7ee2913a475f931ca2f4d2bbb698">SCG_Type::SOSCCSR</a></div><div class="ttdeci">__IO uint32_t SOSCCSR</div><div class="ttdoc">System OSC Control Status Register, offset: 0x100.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13185</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a44825f9c5c8eb3fc1a175efb84ba14be"><div class="ttname"><a href="struct_s_c_g___type.html#a44825f9c5c8eb3fc1a175efb84ba14be">SCG_Type::SPLLCFG</a></div><div class="ttdeci">__IO uint32_t SPLLCFG</div><div class="ttdoc">System PLL Configuration Register, offset: 0x608.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13199</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a49e4839ba6a6a0b81b7bab095e193c08"><div class="ttname"><a href="struct_s_c_g___type.html#a49e4839ba6a6a0b81b7bab095e193c08">SCG_Type::SIRCCFG</a></div><div class="ttdeci">__IO uint32_t SIRCCFG</div><div class="ttdoc">Slow IRC Configuration Register, offset: 0x208.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13191</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a697344e75543c71d76b265916e4cffba"><div class="ttname"><a href="struct_s_c_g___type.html#a697344e75543c71d76b265916e4cffba">SCG_Type::VCCR</a></div><div class="ttdeci">__IO uint32_t VCCR</div><div class="ttdoc">VLPR Clock Control Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13181</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a787db7d225aa78f8a3dc6c81b898be18"><div class="ttname"><a href="struct_s_c_g___type.html#a787db7d225aa78f8a3dc6c81b898be18">SCG_Type::FIRCCSR</a></div><div class="ttdeci">__IO uint32_t FIRCCSR</div><div class="ttdoc">Fast IRC Control Status Register, offset: 0x300.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13193</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a7ec8f5994bcbe98141d05dc829417df7"><div class="ttname"><a href="struct_s_c_g___type.html#a7ec8f5994bcbe98141d05dc829417df7">SCG_Type::SPLLCSR</a></div><div class="ttdeci">__IO uint32_t SPLLCSR</div><div class="ttdoc">System PLL Control Status Register, offset: 0x600.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13197</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_s_c_g___type.html#a96563b10e1e91f05203f88047408044a">SCG_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13177</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a974e44b7adfaa015ec1df15e8d6ea728"><div class="ttname"><a href="struct_s_c_g___type.html#a974e44b7adfaa015ec1df15e8d6ea728">SCG_Type::SOSCCFG</a></div><div class="ttdeci">__IO uint32_t SOSCCFG</div><div class="ttdoc">System Oscillator Configuration Register, offset: 0x108.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13187</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a9c3af6ea0a8bf5dfad21891ab12b86e4"><div class="ttname"><a href="struct_s_c_g___type.html#a9c3af6ea0a8bf5dfad21891ab12b86e4">SCG_Type::SIRCDIV</a></div><div class="ttdeci">__IO uint32_t SIRCDIV</div><div class="ttdoc">Slow IRC Divide Register, offset: 0x204.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13190</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_s_c_g___type.html#ab20ff3f0387cbcc2652477ed5d2702df">SCG_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13176</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_abe943c98a81445664e92fa41247fb9a8"><div class="ttname"><a href="struct_s_c_g___type.html#abe943c98a81445664e92fa41247fb9a8">SCG_Type::SIRCCSR</a></div><div class="ttdeci">__IO uint32_t SIRCCSR</div><div class="ttdoc">Slow IRC Control Status Register, offset: 0x200.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13189</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_ac17c77ec0c9279696e7ee69d74558d47"><div class="ttname"><a href="struct_s_c_g___type.html#ac17c77ec0c9279696e7ee69d74558d47">SCG_Type::SOSCDIV</a></div><div class="ttdeci">__IO uint32_t SOSCDIV</div><div class="ttdoc">System OSC Divide Register, offset: 0x104.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13186</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_ac71d217beff3fa43fd14b5a9bea66849"><div class="ttname"><a href="struct_s_c_g___type.html#ac71d217beff3fa43fd14b5a9bea66849">SCG_Type::HCCR</a></div><div class="ttdeci">__IO uint32_t HCCR</div><div class="ttdoc">HSRUN Clock Control Register, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13182</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_acd255125147b6bc68e375da0b0a1f16b"><div class="ttname"><a href="struct_s_c_g___type.html#acd255125147b6bc68e375da0b0a1f16b">SCG_Type::CSR</a></div><div class="ttdeci">__I uint32_t CSR</div><div class="ttdoc">Clock Status Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13179</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_af9c22f1d3fbfc4a2f6445da4338befd1"><div class="ttname"><a href="struct_s_c_g___type.html#af9c22f1d3fbfc4a2f6445da4338befd1">SCG_Type::SPLLDIV</a></div><div class="ttdeci">__IO uint32_t SPLLDIV</div><div class="ttdoc">System PLL Divide Register, offset: 0x604.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13198</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_afebf2fbd0e6135741ff9a4726b7601b8"><div class="ttname"><a href="struct_s_c_g___type.html#afebf2fbd0e6135741ff9a4726b7601b8">SCG_Type::FIRCDIV</a></div><div class="ttdeci">__IO uint32_t FIRCDIV</div><div class="ttdoc">Fast IRC Divide Register, offset: 0x304.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13194</div></div>
<div class="ttc" id="astruct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdoc">SIM - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13518</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a18ce74ef84dd58e6b6c733eb327696d0"><div class="ttname"><a href="struct_s_i_m___type.html#a18ce74ef84dd58e6b6c733eb327696d0">SIM_Type::ADCOPT</a></div><div class="ttdeci">__IO uint32_t ADCOPT</div><div class="ttdoc">ADC Options Register, offset: 0x18.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13525</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a2fe0688d53ff2a35b3f28a3ce9bac478"><div class="ttname"><a href="struct_s_i_m___type.html#a2fe0688d53ff2a35b3f28a3ce9bac478">SIM_Type::CHIPCTL</a></div><div class="ttdeci">__IO uint32_t CHIPCTL</div><div class="ttdoc">Chip Control register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13520</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a4352649a25358bf1fbe2b72076bd9c84"><div class="ttname"><a href="struct_s_i_m___type.html#a4352649a25358bf1fbe2b72076bd9c84">SIM_Type::FTMOPT0</a></div><div class="ttdeci">__IO uint32_t FTMOPT0</div><div class="ttdoc">FTM Option Register 0, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13522</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a4a5fdf72bdebe2d4134b1cde1bbdc6d0"><div class="ttname"><a href="struct_s_i_m___type.html#a4a5fdf72bdebe2d4134b1cde1bbdc6d0">SIM_Type::FTMOPT1</a></div><div class="ttdeci">__IO uint32_t FTMOPT1</div><div class="ttdoc">FTM Option Register 1, offset: 0x1C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13526</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a4fe36b87fd2af0cd347d68320d6afb90"><div class="ttname"><a href="struct_s_i_m___type.html#a4fe36b87fd2af0cd347d68320d6afb90">SIM_Type::MISCTRL1</a></div><div class="ttdeci">__IO uint32_t MISCTRL1</div><div class="ttdoc">Miscellaneous Control register 1, offset: 0x6C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13540</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a5baf01a3a36a117e2bebdd02d6d6876a"><div class="ttname"><a href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdoc">System Device Identification Register, offset: 0x24.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13528</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a6526be9b8cd1160be6ff367641220e96"><div class="ttname"><a href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdoc">Unique Identification Register Mid-High, offset: 0x58.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13535</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a8008513e7d771059dfe2f2f86a045245"><div class="ttname"><a href="struct_s_i_m___type.html#a8008513e7d771059dfe2f2f86a045245">SIM_Type::PLATCGC</a></div><div class="ttdeci">__IO uint32_t PLATCGC</div><div class="ttdoc">Platform Clock Gating Control Register, offset: 0x40.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13530</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a9d04f09d406768348505eb747ade1e23"><div class="ttname"><a href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdoc">Unique Identification Register Mid Low, offset: 0x5C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13536</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_aaa8837e8345f19b716d3e9fc9c1113ad"><div class="ttname"><a href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad">SIM_Type::FCFG1</a></div><div class="ttdeci">__I uint32_t FCFG1</div><div class="ttdoc">Flash Configuration Register 1, offset: 0x4C.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13532</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_aac796478e9fdd908d4bccc7b754de080"><div class="ttname"><a href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdoc">Unique Identification Register Low, offset: 0x60.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13537</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_ae1075c40295cc9245804b4081faae598"><div class="ttname"><a href="struct_s_i_m___type.html#ae1075c40295cc9245804b4081faae598">SIM_Type::CLKDIV4</a></div><div class="ttdeci">__IO uint32_t CLKDIV4</div><div class="ttdoc">System Clock Divider Register 4, offset: 0x68.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13539</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_ae6ab5d5097134742b3f025d951a482aa"><div class="ttname"><a href="struct_s_i_m___type.html#ae6ab5d5097134742b3f025d951a482aa">SIM_Type::UIDH</a></div><div class="ttdeci">__I uint32_t UIDH</div><div class="ttdoc">Unique Identification Register High, offset: 0x54.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13534</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_aefe2b7fbede058d0b231d963ab69f699"><div class="ttname"><a href="struct_s_i_m___type.html#aefe2b7fbede058d0b231d963ab69f699">SIM_Type::MISCTRL0</a></div><div class="ttdeci">__IO uint32_t MISCTRL0</div><div class="ttdoc">Miscellaneous control register 0, offset: 0x20.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13527</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_af4b410bec7b774a2dfa0d165e1ad25a0"><div class="ttname"><a href="struct_s_i_m___type.html#af4b410bec7b774a2dfa0d165e1ad25a0">SIM_Type::LPOCLKS</a></div><div class="ttdeci">__IO uint32_t LPOCLKS</div><div class="ttdoc">LPO Clock Select Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13523</div></div>
<div class="ttc" id="astruct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdoc">SMC - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13933</div></div>
<div class="ttc" id="astruct_s_m_c___type_html_a06355f473542d51406c0e7c5285b241e"><div class="ttname"><a href="struct_s_m_c___type.html#a06355f473542d51406c0e7c5285b241e">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint32_t STOPCTRL</div><div class="ttdoc">Stop Control Register, offset: 0x10.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13938</div></div>
<div class="ttc" id="astruct_s_m_c___type_html_a481b9caa6466cb9213be98f9652337fe"><div class="ttname"><a href="struct_s_m_c___type.html#a481b9caa6466cb9213be98f9652337fe">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint32_t PMSTAT</div><div class="ttdoc">Power Mode Status register, offset: 0x14.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13939</div></div>
<div class="ttc" id="astruct_s_m_c___type_html_a96563b10e1e91f05203f88047408044a"><div class="ttname"><a href="struct_s_m_c___type.html#a96563b10e1e91f05203f88047408044a">SMC_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdoc">SMC Parameter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13935</div></div>
<div class="ttc" id="astruct_s_m_c___type_html_aa409aa06e4dc05a5c28cb46f2c47d563"><div class="ttname"><a href="struct_s_m_c___type.html#aa409aa06e4dc05a5c28cb46f2c47d563">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint32_t PMPROT</div><div class="ttdoc">Power Mode Protection register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13936</div></div>
<div class="ttc" id="astruct_s_m_c___type_html_aa7dc7f8c92c0cc0adf220dede8fd7ee8"><div class="ttname"><a href="struct_s_m_c___type.html#aa7dc7f8c92c0cc0adf220dede8fd7ee8">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint32_t PMCTRL</div><div class="ttdoc">Power Mode Control register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13937</div></div>
<div class="ttc" id="astruct_s_m_c___type_html_ab20ff3f0387cbcc2652477ed5d2702df"><div class="ttname"><a href="struct_s_m_c___type.html#ab20ff3f0387cbcc2652477ed5d2702df">SMC_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdoc">SMC Version ID Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:13934</div></div>
<div class="ttc" id="astruct_t_r_g_m_u_x___type_html"><div class="ttname"><a href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a></div><div class="ttdoc">TRGMUX - Register Layout Typedef.</div><div class="ttdef"><b>Definition:</b> S32K148.h:14052</div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdoc">WDOG - Size of Registers Arrays.</div><div class="ttdef"><b>Definition:</b> S32K148.h:14151</div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_a29ac7d965a5ad9eda4667616caba2d2e"><div class="ttname"><a href="struct_w_d_o_g___type.html#a29ac7d965a5ad9eda4667616caba2d2e">WDOG_Type::WIN</a></div><div class="ttdeci">__IO uint32_t WIN</div><div class="ttdoc">Watchdog Window Register, offset: 0xC.</div><div class="ttdef"><b>Definition:</b> S32K148.h:14155</div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_a5824868cf314b1873a3c1b60bc0a1882"><div class="ttname"><a href="struct_w_d_o_g___type.html#a5824868cf314b1873a3c1b60bc0a1882">WDOG_Type::CS</a></div><div class="ttdeci">__IO uint32_t CS</div><div class="ttdoc">Watchdog Control and Status Register, offset: 0x0.</div><div class="ttdef"><b>Definition:</b> S32K148.h:14152</div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_w_d_o_g___type.html#a6095a27d764d06750fc0d642e08f8b2a">WDOG_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdoc">Watchdog Counter Register, offset: 0x4.</div><div class="ttdef"><b>Definition:</b> S32K148.h:14153</div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_aee0d54a4e6a70c97624e03819e62ed8f"><div class="ttname"><a href="struct_w_d_o_g___type.html#aee0d54a4e6a70c97624e03819e62ed8f">WDOG_Type::TOVAL</a></div><div class="ttdeci">__IO uint32_t TOVAL</div><div class="ttdoc">Watchdog Timeout Value Register, offset: 0x8.</div><div class="ttdef"><b>Definition:</b> S32K148.h:14154</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="_s32_k148_8h.html">S32K148.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
