INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/github/amba_bus/amba_axi_project.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_s
INFO: [VRFC 10-311] analyzing module axilite_m
