{
  "module_name": "r8a77965-cpg-mssr.c",
  "hash_id": "ac5f8080bd329976a868c0e6b08cb70374de6f15d9cea25f3e7b226cd51f320c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/r8a77965-cpg-mssr.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/soc/renesas/rcar-rst.h>\n\n#include <dt-bindings/clock/r8a77965-cpg-mssr.h>\n\n#include \"renesas-cpg-mssr.h\"\n#include \"rcar-gen3-cpg.h\"\n\nenum clk_ids {\n\t \n\tLAST_DT_CORE_CLK = R8A77965_CLK_OSC,\n\n\t \n\tCLK_EXTAL,\n\tCLK_EXTALR,\n\n\t \n\tCLK_MAIN,\n\tCLK_PLL0,\n\tCLK_PLL1,\n\tCLK_PLL3,\n\tCLK_PLL4,\n\tCLK_PLL1_DIV2,\n\tCLK_PLL1_DIV4,\n\tCLK_S0,\n\tCLK_S1,\n\tCLK_S2,\n\tCLK_S3,\n\tCLK_SDSRC,\n\tCLK_SSPSRC,\n\tCLK_RPCSRC,\n\tCLK_RINT,\n\n\t \n\tMOD_CLK_BASE\n};\n\nstatic const struct cpg_core_clk r8a77965_core_clks[] __initconst = {\n\t \n\tDEF_INPUT(\"extal\",      CLK_EXTAL),\n\tDEF_INPUT(\"extalr\",     CLK_EXTALR),\n\n\t \n\tDEF_BASE(\".main\",\tCLK_MAIN, CLK_TYPE_GEN3_MAIN, CLK_EXTAL),\n\tDEF_BASE(\".pll0\",\tCLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),\n\tDEF_BASE(\".pll1\",\tCLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN),\n\tDEF_BASE(\".pll3\",\tCLK_PLL3, CLK_TYPE_GEN3_PLL3, CLK_MAIN),\n\tDEF_BASE(\".pll4\",\tCLK_PLL4, CLK_TYPE_GEN3_PLL4, CLK_MAIN),\n\n\tDEF_FIXED(\".pll1_div2\", CLK_PLL1_DIV2,\t\tCLK_PLL1,\t2, 1),\n\tDEF_FIXED(\".pll1_div4\", CLK_PLL1_DIV4,\t\tCLK_PLL1_DIV2,\t2, 1),\n\tDEF_FIXED(\".s0\",\tCLK_S0,\t\t\tCLK_PLL1_DIV2,\t2, 1),\n\tDEF_FIXED(\".s1\",\tCLK_S1,\t\t\tCLK_PLL1_DIV2,\t3, 1),\n\tDEF_FIXED(\".s2\",\tCLK_S2,\t\t\tCLK_PLL1_DIV2,\t4, 1),\n\tDEF_FIXED(\".s3\",\tCLK_S3,\t\t\tCLK_PLL1_DIV2,\t6, 1),\n\tDEF_FIXED(\".sdsrc\",\tCLK_SDSRC,\t\tCLK_PLL1_DIV2,\t2, 1),\n\n\tDEF_BASE(\".rpcsrc\",\tCLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),\n\n\tDEF_GEN3_OSC(\".r\",\tCLK_RINT,\t\tCLK_EXTAL,\t32),\n\n\t \n\tDEF_GEN3_Z(\"z\",\t\tR8A77965_CLK_Z,\t\tCLK_TYPE_GEN3_Z,  CLK_PLL0, 2, 8),\n\tDEF_GEN3_Z(\"zg\",\tR8A77965_CLK_ZG,\tCLK_TYPE_GEN3_ZG, CLK_PLL4, 4, 24),\n\tDEF_FIXED(\"ztr\",\tR8A77965_CLK_ZTR,\tCLK_PLL1_DIV2,\t6, 1),\n\tDEF_FIXED(\"ztrd2\",\tR8A77965_CLK_ZTRD2,\tCLK_PLL1_DIV2,\t12, 1),\n\tDEF_FIXED(\"zt\",\t\tR8A77965_CLK_ZT,\tCLK_PLL1_DIV2,\t4, 1),\n\tDEF_FIXED(\"zx\",\t\tR8A77965_CLK_ZX,\tCLK_PLL1_DIV2,\t2, 1),\n\tDEF_FIXED(\"s0d1\",\tR8A77965_CLK_S0D1,\tCLK_S0,\t\t1, 1),\n\tDEF_FIXED(\"s0d2\",\tR8A77965_CLK_S0D2,\tCLK_S0,\t\t2, 1),\n\tDEF_FIXED(\"s0d3\",\tR8A77965_CLK_S0D3,\tCLK_S0,\t\t3, 1),\n\tDEF_FIXED(\"s0d4\",\tR8A77965_CLK_S0D4,\tCLK_S0,\t\t4, 1),\n\tDEF_FIXED(\"s0d6\",\tR8A77965_CLK_S0D6,\tCLK_S0,\t\t6, 1),\n\tDEF_FIXED(\"s0d8\",\tR8A77965_CLK_S0D8,\tCLK_S0,\t\t8, 1),\n\tDEF_FIXED(\"s0d12\",\tR8A77965_CLK_S0D12,\tCLK_S0,\t\t12, 1),\n\tDEF_FIXED(\"s1d1\",\tR8A77965_CLK_S1D1,\tCLK_S1,\t\t1, 1),\n\tDEF_FIXED(\"s1d2\",\tR8A77965_CLK_S1D2,\tCLK_S1,\t\t2, 1),\n\tDEF_FIXED(\"s1d4\",\tR8A77965_CLK_S1D4,\tCLK_S1,\t\t4, 1),\n\tDEF_FIXED(\"s2d1\",\tR8A77965_CLK_S2D1,\tCLK_S2,\t\t1, 1),\n\tDEF_FIXED(\"s2d2\",\tR8A77965_CLK_S2D2,\tCLK_S2,\t\t2, 1),\n\tDEF_FIXED(\"s2d4\",\tR8A77965_CLK_S2D4,\tCLK_S2,\t\t4, 1),\n\tDEF_FIXED(\"s3d1\",\tR8A77965_CLK_S3D1,\tCLK_S3,\t\t1, 1),\n\tDEF_FIXED(\"s3d2\",\tR8A77965_CLK_S3D2,\tCLK_S3,\t\t2, 1),\n\tDEF_FIXED(\"s3d4\",\tR8A77965_CLK_S3D4,\tCLK_S3,\t\t4, 1),\n\n\tDEF_GEN3_SDH(\"sd0h\",\tR8A77965_CLK_SD0H,\tCLK_SDSRC,         0x074),\n\tDEF_GEN3_SDH(\"sd1h\",\tR8A77965_CLK_SD1H,\tCLK_SDSRC,         0x078),\n\tDEF_GEN3_SDH(\"sd2h\",\tR8A77965_CLK_SD2H,\tCLK_SDSRC,         0x268),\n\tDEF_GEN3_SDH(\"sd3h\",\tR8A77965_CLK_SD3H,\tCLK_SDSRC,         0x26c),\n\tDEF_GEN3_SD(\"sd0\",\tR8A77965_CLK_SD0,\tR8A77965_CLK_SD0H, 0x074),\n\tDEF_GEN3_SD(\"sd1\",\tR8A77965_CLK_SD1,\tR8A77965_CLK_SD1H, 0x078),\n\tDEF_GEN3_SD(\"sd2\",\tR8A77965_CLK_SD2,\tR8A77965_CLK_SD2H, 0x268),\n\tDEF_GEN3_SD(\"sd3\",\tR8A77965_CLK_SD3,\tR8A77965_CLK_SD3H, 0x26c),\n\n\tDEF_BASE(\"rpc\",\t\tR8A77965_CLK_RPC,\tCLK_TYPE_GEN3_RPC,   CLK_RPCSRC),\n\tDEF_BASE(\"rpcd2\",\tR8A77965_CLK_RPCD2,\tCLK_TYPE_GEN3_RPCD2, R8A77965_CLK_RPC),\n\n\tDEF_FIXED(\"cl\",\t\tR8A77965_CLK_CL,\tCLK_PLL1_DIV2, 48, 1),\n\tDEF_FIXED(\"cr\",         R8A77965_CLK_CR,\tCLK_PLL1_DIV4,  2, 1),\n\tDEF_FIXED(\"cp\",\t\tR8A77965_CLK_CP,\tCLK_EXTAL,\t2, 1),\n\tDEF_FIXED(\"cpex\",\tR8A77965_CLK_CPEX,\tCLK_EXTAL,\t2, 1),\n\n\tDEF_DIV6P1(\"canfd\",\tR8A77965_CLK_CANFD,\tCLK_PLL1_DIV4,\t0x244),\n\tDEF_DIV6P1(\"csi0\",\tR8A77965_CLK_CSI0,\tCLK_PLL1_DIV4,\t0x00c),\n\tDEF_DIV6P1(\"mso\",\tR8A77965_CLK_MSO,\tCLK_PLL1_DIV4,\t0x014),\n\tDEF_DIV6P1(\"hdmi\",\tR8A77965_CLK_HDMI,\tCLK_PLL1_DIV4,\t0x250),\n\n\tDEF_GEN3_OSC(\"osc\",\tR8A77965_CLK_OSC,\tCLK_EXTAL,\t8),\n\n\tDEF_BASE(\"r\",\t\tR8A77965_CLK_R,\tCLK_TYPE_GEN3_R, CLK_RINT),\n};\n\nstatic const struct mssr_mod_clk r8a77965_mod_clks[] __initconst = {\n\tDEF_MOD(\"3dge\",\t\t\t112,\tR8A77965_CLK_ZG),\n\tDEF_MOD(\"fdp1-0\",\t\t119,\tR8A77965_CLK_S0D1),\n\tDEF_MOD(\"tmu4\",\t\t\t121,\tR8A77965_CLK_S0D6),\n\tDEF_MOD(\"tmu3\",\t\t\t122,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"tmu2\",\t\t\t123,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"tmu1\",\t\t\t124,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"tmu0\",\t\t\t125,\tR8A77965_CLK_CP),\n\tDEF_MOD(\"scif5\",\t\t202,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"scif4\",\t\t203,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"scif3\",\t\t204,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"scif1\",\t\t206,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"scif0\",\t\t207,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"msiof3\",\t\t208,\tR8A77965_CLK_MSO),\n\tDEF_MOD(\"msiof2\",\t\t209,\tR8A77965_CLK_MSO),\n\tDEF_MOD(\"msiof1\",\t\t210,\tR8A77965_CLK_MSO),\n\tDEF_MOD(\"msiof0\",\t\t211,\tR8A77965_CLK_MSO),\n\tDEF_MOD(\"sys-dmac2\",\t\t217,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"sys-dmac1\",\t\t218,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"sys-dmac0\",\t\t219,\tR8A77965_CLK_S0D3),\n\tDEF_MOD(\"sceg-pub\",\t\t229,\tR8A77965_CLK_CR),\n\n\tDEF_MOD(\"cmt3\",\t\t\t300,\tR8A77965_CLK_R),\n\tDEF_MOD(\"cmt2\",\t\t\t301,\tR8A77965_CLK_R),\n\tDEF_MOD(\"cmt1\",\t\t\t302,\tR8A77965_CLK_R),\n\tDEF_MOD(\"cmt0\",\t\t\t303,\tR8A77965_CLK_R),\n\tDEF_MOD(\"tpu0\",\t\t\t304,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"scif2\",\t\t310,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"sdif3\",\t\t311,\tR8A77965_CLK_SD3),\n\tDEF_MOD(\"sdif2\",\t\t312,\tR8A77965_CLK_SD2),\n\tDEF_MOD(\"sdif1\",\t\t313,\tR8A77965_CLK_SD1),\n\tDEF_MOD(\"sdif0\",\t\t314,\tR8A77965_CLK_SD0),\n\tDEF_MOD(\"pcie1\",\t\t318,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"pcie0\",\t\t319,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"usb3-if0\",\t\t328,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"usb-dmac0\",\t\t330,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"usb-dmac1\",\t\t331,\tR8A77965_CLK_S3D1),\n\n\tDEF_MOD(\"rwdt\",\t\t\t402,\tR8A77965_CLK_R),\n\tDEF_MOD(\"intc-ex\",\t\t407,\tR8A77965_CLK_CP),\n\tDEF_MOD(\"intc-ap\",\t\t408,\tR8A77965_CLK_S0D3),\n\n\tDEF_MOD(\"audmac1\",\t\t501,\tR8A77965_CLK_S1D2),\n\tDEF_MOD(\"audmac0\",\t\t502,\tR8A77965_CLK_S1D2),\n\tDEF_MOD(\"drif31\",\t\t508,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"drif30\",\t\t509,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"drif21\",\t\t510,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"drif20\",\t\t511,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"drif11\",\t\t512,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"drif10\",\t\t513,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"drif01\",\t\t514,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"drif00\",\t\t515,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"hscif4\",\t\t516,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"hscif3\",\t\t517,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"hscif2\",\t\t518,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"hscif1\",\t\t519,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"hscif0\",\t\t520,\tR8A77965_CLK_S3D1),\n\tDEF_MOD(\"thermal\",\t\t522,\tR8A77965_CLK_CP),\n\tDEF_MOD(\"pwm\",\t\t\t523,\tR8A77965_CLK_S0D12),\n\n\tDEF_MOD(\"fcpvd1\",\t\t602,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"fcpvd0\",\t\t603,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"fcpvb0\",\t\t607,\tR8A77965_CLK_S0D1),\n\tDEF_MOD(\"fcpvi0\",\t\t611,\tR8A77965_CLK_S0D1),\n\tDEF_MOD(\"fcpf0\",\t\t615,\tR8A77965_CLK_S0D1),\n\tDEF_MOD(\"fcpcs\",\t\t619,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vspd1\",\t\t622,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vspd0\",\t\t623,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vspb\",\t\t\t626,\tR8A77965_CLK_S0D1),\n\tDEF_MOD(\"vspi0\",\t\t631,\tR8A77965_CLK_S0D1),\n\n\tDEF_MOD(\"ehci1\",\t\t702,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"ehci0\",\t\t703,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"hsusb\",\t\t704,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"cmm3\",\t\t\t708,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"cmm1\",\t\t\t710,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"cmm0\",\t\t\t711,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"csi20\",\t\t714,\tR8A77965_CLK_CSI0),\n\tDEF_MOD(\"csi40\",\t\t716,\tR8A77965_CLK_CSI0),\n\tDEF_MOD(\"du3\",\t\t\t721,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"du1\",\t\t\t723,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"du0\",\t\t\t724,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"lvds\",\t\t\t727,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"hdmi0\",\t\t729,\tR8A77965_CLK_HDMI),\n\n\tDEF_MOD(\"mlp\",\t\t\t802,\tR8A77965_CLK_S2D1),\n\tDEF_MOD(\"vin7\",\t\t\t804,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vin6\",\t\t\t805,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vin5\",\t\t\t806,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vin4\",\t\t\t807,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vin3\",\t\t\t808,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vin2\",\t\t\t809,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vin1\",\t\t\t810,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"vin0\",\t\t\t811,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"etheravb\",\t\t812,\tR8A77965_CLK_S0D6),\n\tDEF_MOD(\"sata0\",\t\t815,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"imr1\",\t\t\t822,\tR8A77965_CLK_S0D2),\n\tDEF_MOD(\"imr0\",\t\t\t823,\tR8A77965_CLK_S0D2),\n\n\tDEF_MOD(\"gpio7\",\t\t905,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"gpio6\",\t\t906,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"gpio5\",\t\t907,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"gpio4\",\t\t908,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"gpio3\",\t\t909,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"gpio2\",\t\t910,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"gpio1\",\t\t911,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"gpio0\",\t\t912,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"can-fd\",\t\t914,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"can-if1\",\t\t915,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"can-if0\",\t\t916,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"rpc-if\",\t\t917,\tR8A77965_CLK_RPCD2),\n\tDEF_MOD(\"i2c6\",\t\t\t918,\tR8A77965_CLK_S0D6),\n\tDEF_MOD(\"i2c5\",\t\t\t919,\tR8A77965_CLK_S0D6),\n\tDEF_MOD(\"adg\",\t\t\t922,\tR8A77965_CLK_S0D4),\n\tDEF_MOD(\"i2c-dvfs\",\t\t926,\tR8A77965_CLK_CP),\n\tDEF_MOD(\"i2c4\",\t\t\t927,\tR8A77965_CLK_S0D6),\n\tDEF_MOD(\"i2c3\",\t\t\t928,\tR8A77965_CLK_S0D6),\n\tDEF_MOD(\"i2c2\",\t\t\t929,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"i2c1\",\t\t\t930,\tR8A77965_CLK_S3D2),\n\tDEF_MOD(\"i2c0\",\t\t\t931,\tR8A77965_CLK_S3D2),\n\n\tDEF_MOD(\"ssi-all\",\t\t1005,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"ssi9\",\t\t\t1006,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi8\",\t\t\t1007,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi7\",\t\t\t1008,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi6\",\t\t\t1009,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi5\",\t\t\t1010,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi4\",\t\t\t1011,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi3\",\t\t\t1012,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi2\",\t\t\t1013,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi1\",\t\t\t1014,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"ssi0\",\t\t\t1015,\tMOD_CLK_ID(1005)),\n\tDEF_MOD(\"dab\",\t\t\t1016,\tR8A77965_CLK_S0D6),\n\tDEF_MOD(\"scu-all\",\t\t1017,\tR8A77965_CLK_S3D4),\n\tDEF_MOD(\"scu-dvc1\",\t\t1018,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-dvc0\",\t\t1019,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-ctu1-mix1\",\t1020,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-ctu0-mix0\",\t1021,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src9\",\t\t1022,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src8\",\t\t1023,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src7\",\t\t1024,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src6\",\t\t1025,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src5\",\t\t1026,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src4\",\t\t1027,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src3\",\t\t1028,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src2\",\t\t1029,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src1\",\t\t1030,\tMOD_CLK_ID(1017)),\n\tDEF_MOD(\"scu-src0\",\t\t1031,\tMOD_CLK_ID(1017)),\n};\n\nstatic const unsigned int r8a77965_crit_mod_clks[] __initconst = {\n\tMOD_CLK_ID(402),\t \n\tMOD_CLK_ID(408),\t \n};\n\n \n\n \n#define CPG_PLL_CONFIG_INDEX(md)\t((((md) & BIT(14)) >> 11) | \\\n\t\t\t\t\t (((md) & BIT(13)) >> 11) | \\\n\t\t\t\t\t (((md) & BIT(19)) >> 18) | \\\n\t\t\t\t\t (((md) & BIT(17)) >> 17))\n\nstatic const struct rcar_gen3_cpg_pll_config cpg_pll_configs[16] __initconst = {\n\t \n\t{ 1,\t\t192,\t1,\t192,\t1,\t16,\t},\n\t{ 1,\t\t192,\t1,\t128,\t1,\t16,\t},\n\t{ 0,  \t\t\t\t},\n\t{ 1,\t\t192,\t1,\t192,\t1,\t16,\t},\n\t{ 1,\t\t160,\t1,\t160,\t1,\t19,\t},\n\t{ 1,\t\t160,\t1,\t106,\t1,\t19,\t},\n\t{ 0,  \t\t\t\t},\n\t{ 1,\t\t160,\t1,\t160,\t1,\t19,\t},\n\t{ 1,\t\t128,\t1,\t128,\t1,\t24,\t},\n\t{ 1,\t\t128,\t1,\t84,\t1,\t24,\t},\n\t{ 0,  \t\t\t\t},\n\t{ 1,\t\t128,\t1,\t128,\t1,\t24,\t},\n\t{ 2,\t\t192,\t1,\t192,\t1,\t32,\t},\n\t{ 2,\t\t192,\t1,\t128,\t1,\t32,\t},\n\t{ 0,  \t\t\t\t},\n\t{ 2,\t\t192,\t1,\t192,\t1,\t32,\t},\n};\n\nstatic int __init r8a77965_cpg_mssr_init(struct device *dev)\n{\n\tconst struct rcar_gen3_cpg_pll_config *cpg_pll_config;\n\tu32 cpg_mode;\n\tint error;\n\n\terror = rcar_rst_read_mode_pins(&cpg_mode);\n\tif (error)\n\t\treturn error;\n\n\tcpg_pll_config = &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];\n\tif (!cpg_pll_config->extal_div) {\n\t\tdev_err(dev, \"Prohibited setting (cpg_mode=0x%x)\\n\", cpg_mode);\n\t\treturn -EINVAL;\n\t}\n\n\treturn rcar_gen3_cpg_init(cpg_pll_config, CLK_EXTALR, cpg_mode);\n}\n\nconst struct cpg_mssr_info r8a77965_cpg_mssr_info __initconst = {\n\t \n\t.core_clks\t\t= r8a77965_core_clks,\n\t.num_core_clks\t\t= ARRAY_SIZE(r8a77965_core_clks),\n\t.last_dt_core_clk\t= LAST_DT_CORE_CLK,\n\t.num_total_core_clks\t= MOD_CLK_BASE,\n\n\t \n\t.mod_clks\t\t= r8a77965_mod_clks,\n\t.num_mod_clks\t\t= ARRAY_SIZE(r8a77965_mod_clks),\n\t.num_hw_mod_clks\t= 12 * 32,\n\n\t \n\t.crit_mod_clks\t\t= r8a77965_crit_mod_clks,\n\t.num_crit_mod_clks\t= ARRAY_SIZE(r8a77965_crit_mod_clks),\n\n\t \n\t.init\t\t\t= r8a77965_cpg_mssr_init,\n\t.cpg_clk_register\t= rcar_gen3_cpg_clk_register,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}