#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Feb 11 00:06:40 2024
# Process ID: 21464
# Current directory: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17620 C:\Users\marco\OneDrive\Desktop\Project - CopyOLD\Block_Design\AXI_Merge\AXI_Merge.xpr
# Log file: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/vivado.log
# Journal file: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge\vivado.jou
# Running On: PC-di-Marco, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 8469 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets AXI_FIFO_0_m00_axis] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells AXI_FIFO_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_Merge_algorithm:1.0 AXI_Merge_algorithm_0
endgroup
set_property location {2 414 -314} [get_bd_cells AXI_Merge_algorithm_0]
connect_bd_intf_net [get_bd_intf_pins AXI_Merge_algorithm_0/s00_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins AXI_Merge_algorithm_0/m00_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (0 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins AXI_Merge_algorithm_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (0 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins AXI_Merge_algorithm_0/s00_axis_aclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins AXI_Merge_algorithm_0/end_conversion]
endgroup
report_ip_status -name ip_status 
save_bd_design
reset_run AXI_Merge_rst_ps7_0_0M_0_synth_1
reset_run AXI_Merge_axi_dma_0_0_synth_1
reset_run AXI_Merge_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
write_bd_tcl -force C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.tcl
write_bd_tcl -force C:/Users/marco/OneDrive/Desktop/LOLOAXI_Merge.tcl
make_wrapper -files [get_files {{C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd}}] -top
make_wrapper -files [get_files {{C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd}}] -top
