-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity uplane_depacketiser is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    count_PRBs_V : IN STD_LOGIC_VECTOR (7 downto 0);
    PRB_count_each_section_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    depack_symbol_number_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    iq_msg_state_out_V : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of uplane_depacketiser is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "uplane_depacketiser,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu19eg-ffvd1760-3-e,HLS_INPUT_CLOCK=3.200000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.737100,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=743,HLS_SYN_LUT=424,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_1E : STD_LOGIC_VECTOR (7 downto 0) := "00011110";
    constant ap_const_lv12_111 : STD_LOGIC_VECTOR (11 downto 0) := "000100010001";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv16_FEAE : STD_LOGIC_VECTOR (15 downto 0) := "1111111010101110";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal data_in_V_data_V_0_data_out : STD_LOGIC_VECTOR (127 downto 0);
    signal data_in_V_data_V_0_vld_in : STD_LOGIC;
    signal data_in_V_data_V_0_vld_out : STD_LOGIC;
    signal data_in_V_data_V_0_ack_in : STD_LOGIC;
    signal data_in_V_data_V_0_ack_out : STD_LOGIC;
    signal data_in_V_data_V_0_payload_A : STD_LOGIC_VECTOR (127 downto 0);
    signal data_in_V_data_V_0_payload_B : STD_LOGIC_VECTOR (127 downto 0);
    signal data_in_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal data_in_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal data_in_V_data_V_0_sel : STD_LOGIC;
    signal data_in_V_data_V_0_load_A : STD_LOGIC;
    signal data_in_V_data_V_0_load_B : STD_LOGIC;
    signal data_in_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_in_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal data_in_V_last_V_0_vld_in : STD_LOGIC;
    signal data_in_V_last_V_0_ack_out : STD_LOGIC;
    signal data_in_V_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_out_V_IQ_data_V_1_data_in : STD_LOGIC_VECTOR (127 downto 0);
    signal data_out_V_IQ_data_V_1_data_out : STD_LOGIC_VECTOR (127 downto 0);
    signal data_out_V_IQ_data_V_1_vld_in : STD_LOGIC;
    signal data_out_V_IQ_data_V_1_vld_out : STD_LOGIC;
    signal data_out_V_IQ_data_V_1_ack_in : STD_LOGIC;
    signal data_out_V_IQ_data_V_1_ack_out : STD_LOGIC;
    signal data_out_V_IQ_data_V_1_payload_A : STD_LOGIC_VECTOR (127 downto 0);
    signal data_out_V_IQ_data_V_1_payload_B : STD_LOGIC_VECTOR (127 downto 0);
    signal data_out_V_IQ_data_V_1_sel_rd : STD_LOGIC := '0';
    signal data_out_V_IQ_data_V_1_sel_wr : STD_LOGIC := '0';
    signal data_out_V_IQ_data_V_1_sel : STD_LOGIC;
    signal data_out_V_IQ_data_V_1_load_A : STD_LOGIC;
    signal data_out_V_IQ_data_V_1_load_B : STD_LOGIC;
    signal data_out_V_IQ_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_out_V_IQ_data_V_1_state_cmp_full : STD_LOGIC;
    signal data_out_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_vld_in : STD_LOGIC;
    signal data_out_V_last_V_1_vld_out : STD_LOGIC;
    signal data_out_V_last_V_1_ack_in : STD_LOGIC;
    signal data_out_V_last_V_1_ack_out : STD_LOGIC;
    signal data_out_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal data_out_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal data_out_V_last_V_1_sel : STD_LOGIC;
    signal data_out_V_last_V_1_load_A : STD_LOGIC;
    signal data_out_V_last_V_1_load_B : STD_LOGIC;
    signal data_out_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal data_out_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal ecpri_msg_state : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal PRB_count_V : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal PRB_fragmentation_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal symbolID_V : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ecpri_msg_state_load_load_fu_575_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_out_TDATA_blk_n : STD_LOGIC;
    signal ecpri_msg_state_load_reg_894 : STD_LOGIC_VECTOR (2 downto 0);
    signal ecpri_msg_state_load_reg_894_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal reg_515 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal reg_519 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_523 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_527 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_531 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_535 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_539 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_543 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_547 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_551 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_555 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_559 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_485_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_563 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_567 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_505_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_571 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_2_fu_603_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_2_reg_902 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_907 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_1_fu_689_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_reg_912 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_fu_693_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_reg_917 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_reg_922 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_reg_922_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln209_fu_727_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln209_reg_927 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln209_reg_927_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_50_fu_782_p17 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_49_fu_818_p17 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_s_6_fu_854_p17 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_mux_ecpri_msg_state_flag_1_phi_fu_219_p20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ecpri_msg_state_flag_1_reg_216 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln879_1_fu_659_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_ecpri_msg_state_new_1_reg_252 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln74_fu_761_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_PRB_fragmentation_V_s_phi_fu_288_p20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_PRB_fragmentation_V_s_reg_285 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_PRB_fragmentation_V_1_phi_fu_324_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln879_2_fu_668_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_PRB_fragmentation_V_1_reg_321 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln700_fu_607_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln879_5_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_fu_631_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln879_fu_651_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln879_1_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln209_fu_723_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_s_fu_739_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln879_3_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_576 : BOOLEAN;
    signal ap_condition_373 : BOOLEAN;


begin




    PRB_count_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                PRB_count_V <= ap_const_lv12_0;
            else
                if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2))) then 
                    PRB_count_V <= add_ln209_fu_727_p2;
                elsif (((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_0) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_0)))) then 
                    PRB_count_V <= ap_const_lv12_0;
                end if; 
            end if;
        end if;
    end process;


    PRB_fragmentation_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                PRB_fragmentation_V <= ap_const_lv8_0;
            else
                if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ap_phi_mux_PRB_fragmentation_V_s_phi_fu_288_p20 = ap_const_lv1_1))) then 
                    PRB_fragmentation_V <= ap_phi_mux_PRB_fragmentation_V_1_phi_fu_324_p20;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    data_in_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_in_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((data_in_V_data_V_0_ack_out = ap_const_logic_1) and (data_in_V_data_V_0_vld_out = ap_const_logic_1))) then 
                                        data_in_V_data_V_0_sel_rd <= not(data_in_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_in_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_in_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((data_in_V_data_V_0_ack_in = ap_const_logic_1) and (data_in_V_data_V_0_vld_in = ap_const_logic_1))) then 
                                        data_in_V_data_V_0_sel_wr <= not(data_in_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    data_in_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_in_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((data_in_V_data_V_0_vld_in = ap_const_logic_0) and (data_in_V_data_V_0_state = ap_const_lv2_2)) or ((data_in_V_data_V_0_vld_in = ap_const_logic_0) and (data_in_V_data_V_0_ack_out = ap_const_logic_1) and (data_in_V_data_V_0_state = ap_const_lv2_3)))) then 
                    data_in_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((data_in_V_data_V_0_ack_out = ap_const_logic_0) and (data_in_V_data_V_0_state = ap_const_lv2_1)) or ((data_in_V_data_V_0_ack_out = ap_const_logic_0) and (data_in_V_data_V_0_vld_in = ap_const_logic_1) and (data_in_V_data_V_0_state = ap_const_lv2_3)))) then 
                    data_in_V_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((data_in_V_data_V_0_vld_in = ap_const_logic_0) and (data_in_V_data_V_0_ack_out = ap_const_logic_1))) and not(((data_in_V_data_V_0_ack_out = ap_const_logic_0) and (data_in_V_data_V_0_vld_in = ap_const_logic_1))) and (data_in_V_data_V_0_state = ap_const_lv2_3)) or ((data_in_V_data_V_0_ack_out = ap_const_logic_1) and (data_in_V_data_V_0_state = ap_const_lv2_1)) or ((data_in_V_data_V_0_vld_in = ap_const_logic_1) and (data_in_V_data_V_0_state = ap_const_lv2_2)))) then 
                    data_in_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    data_in_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    data_in_V_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_in_V_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((data_in_V_last_V_0_vld_in = ap_const_logic_0) and (data_in_V_last_V_0_state = ap_const_lv2_2)) or ((data_in_V_last_V_0_vld_in = ap_const_logic_0) and (data_in_V_last_V_0_state = ap_const_lv2_3) and (data_in_V_last_V_0_ack_out = ap_const_logic_1)))) then 
                    data_in_V_last_V_0_state <= ap_const_lv2_2;
                elsif ((((data_in_V_last_V_0_ack_out = ap_const_logic_0) and (data_in_V_last_V_0_state = ap_const_lv2_1)) or ((data_in_V_last_V_0_ack_out = ap_const_logic_0) and (data_in_V_last_V_0_state = ap_const_lv2_3) and (data_in_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    data_in_V_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((data_in_V_last_V_0_vld_in = ap_const_logic_0) and (data_in_V_last_V_0_ack_out = ap_const_logic_1))) and not(((data_in_V_last_V_0_ack_out = ap_const_logic_0) and (data_in_V_last_V_0_vld_in = ap_const_logic_1))) and (data_in_V_last_V_0_state = ap_const_lv2_3)) or ((data_in_V_last_V_0_state = ap_const_lv2_1) and (data_in_V_last_V_0_ack_out = ap_const_logic_1)) or ((data_in_V_last_V_0_state = ap_const_lv2_2) and (data_in_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    data_in_V_last_V_0_state <= ap_const_lv2_3;
                else 
                    data_in_V_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    data_out_V_IQ_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_V_IQ_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((data_out_V_IQ_data_V_1_ack_out = ap_const_logic_1) and (data_out_V_IQ_data_V_1_vld_out = ap_const_logic_1))) then 
                                        data_out_V_IQ_data_V_1_sel_rd <= not(data_out_V_IQ_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_IQ_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_V_IQ_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((data_out_V_IQ_data_V_1_ack_in = ap_const_logic_1) and (data_out_V_IQ_data_V_1_vld_in = ap_const_logic_1))) then 
                                        data_out_V_IQ_data_V_1_sel_wr <= not(data_out_V_IQ_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_IQ_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_V_IQ_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((data_out_V_IQ_data_V_1_vld_in = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_2)) or ((data_out_V_IQ_data_V_1_vld_in = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3) and (data_out_V_IQ_data_V_1_ack_out = ap_const_logic_1)))) then 
                    data_out_V_IQ_data_V_1_state <= ap_const_lv2_2;
                elsif ((((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_1)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3) and (data_out_V_IQ_data_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_IQ_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((data_out_V_IQ_data_V_1_vld_in = ap_const_logic_0) and (data_out_V_IQ_data_V_1_ack_out = ap_const_logic_1))) and not(((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_vld_in = ap_const_logic_1))) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)) or ((data_out_V_IQ_data_V_1_state = ap_const_lv2_1) and (data_out_V_IQ_data_V_1_ack_out = ap_const_logic_1)) or ((data_out_V_IQ_data_V_1_state = ap_const_lv2_2) and (data_out_V_IQ_data_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_IQ_data_V_1_state <= ap_const_lv2_3;
                else 
                    data_out_V_IQ_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    data_out_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((data_out_V_last_V_1_ack_out = ap_const_logic_1) and (data_out_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        data_out_V_last_V_1_sel_rd <= not(data_out_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((data_out_V_last_V_1_ack_in = ap_const_logic_1) and (data_out_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        data_out_V_last_V_1_sel_wr <= not(data_out_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    data_out_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_out_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((data_out_V_last_V_1_vld_in = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_2)) or ((data_out_V_last_V_1_vld_in = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3) and (data_out_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    data_out_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_1)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3) and (data_out_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((data_out_V_last_V_1_vld_in = ap_const_logic_0) and (data_out_V_last_V_1_ack_out = ap_const_logic_1))) and not(((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_vld_in = ap_const_logic_1))) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_V_last_V_1_state = ap_const_lv2_1) and (data_out_V_last_V_1_ack_out = ap_const_logic_1)) or ((data_out_V_last_V_1_state = ap_const_lv2_2) and (data_out_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    data_out_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    data_out_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ecpri_msg_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ecpri_msg_state <= ap_const_lv3_0;
            else
                if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ap_phi_mux_ecpri_msg_state_flag_1_phi_fu_219_p20 = ap_const_lv1_1))) then 
                    ecpri_msg_state <= ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20;
                end if; 
            end if;
        end if;
    end process;


    symbolID_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                symbolID_V <= ap_const_lv6_0;
            else
                if ((ap_const_boolean_1 = ap_condition_373)) then
                    if ((ecpri_msg_state = ap_const_lv3_2)) then 
                        symbolID_V <= data_in_V_data_V_0_data_out(77 downto 72);
                    elsif (((icmp_ln879_2_fu_591_p2 = ap_const_lv1_1) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6))) then 
                        symbolID_V <= ap_const_lv6_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2))) then
                add_ln209_reg_927 <= add_ln209_fu_727_p2;
                trunc_ln_reg_922 <= data_in_V_data_V_0_data_out(75 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm))) then
                add_ln209_reg_927_pp0_iter1_reg <= add_ln209_reg_927;
                ecpri_msg_state_load_reg_894_pp0_iter1_reg <= ecpri_msg_state_load_reg_894;
                trunc_ln_reg_922_pp0_iter1_reg <= trunc_ln_reg_922;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_in_V_data_V_0_load_A = ap_const_logic_1)) then
                data_in_V_data_V_0_payload_A <= data_in_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_in_V_data_V_0_load_B = ap_const_logic_1)) then
                data_in_V_data_V_0_payload_B <= data_in_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_IQ_data_V_1_load_A = ap_const_logic_1)) then
                data_out_V_IQ_data_V_1_payload_A <= data_out_V_IQ_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_IQ_data_V_1_load_B = ap_const_logic_1)) then
                data_out_V_IQ_data_V_1_payload_B <= data_out_V_IQ_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_last_V_1_load_A = ap_const_logic_1)) then
                data_out_V_last_V_1_payload_A <= data_out_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((data_out_V_last_V_1_load_B = ap_const_logic_1)) then
                data_out_V_last_V_1_payload_B <= data_out_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm))) then
                ecpri_msg_state_load_reg_894 <= ecpri_msg_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3)))) then
                reg_515 <= data_in_V_data_V_0_data_out(15 downto 8);
                reg_519 <= data_in_V_data_V_0_data_out(23 downto 16);
                reg_523 <= data_in_V_data_V_0_data_out(31 downto 24);
                reg_527 <= data_in_V_data_V_0_data_out(39 downto 32);
                reg_531 <= data_in_V_data_V_0_data_out(47 downto 40);
                reg_535 <= data_in_V_data_V_0_data_out(55 downto 48);
                reg_539 <= data_in_V_data_V_0_data_out(63 downto 56);
                reg_543 <= data_in_V_data_V_0_data_out(71 downto 64);
                reg_547 <= data_in_V_data_V_0_data_out(79 downto 72);
                reg_551 <= data_in_V_data_V_0_data_out(87 downto 80);
                reg_555 <= data_in_V_data_V_0_data_out(95 downto 88);
                reg_559 <= data_in_V_data_V_0_data_out(103 downto 96);
                reg_563 <= data_in_V_data_V_0_data_out(111 downto 104);
                reg_567 <= data_in_V_data_V_0_data_out(119 downto 112);
                reg_571 <= data_in_V_data_V_0_data_out(127 downto 120);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5))) then
                tmp_last_V_reg_907 <= tmp_last_V_fu_683_p2;
                trunc_ln647_2_reg_902 <= trunc_ln647_2_fu_603_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4))) then
                trunc_ln647_1_reg_912 <= trunc_ln647_1_fu_689_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3))) then
                trunc_ln647_reg_917 <= trunc_ln647_fu_693_p1;
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (data_in_V_data_V_0_vld_out, data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ecpri_msg_state, ap_CS_iter0_fsm, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ap_block_state2_io, ap_block_state3_io)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (data_in_V_data_V_0_vld_out, data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ecpri_msg_state, ap_CS_iter0_fsm, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ap_block_state2_io, ap_block_state3_io)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)))) and not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (not((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "X";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ap_block_state2_io, ap_block_state3_io)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not(((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_0 = ap_block_state2_io))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not(((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) and (not((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm)) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io))))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "X";
        end case;
    end process;
    PRB_count_each_section_V <= add_ln209_reg_927_pp0_iter1_reg;
    add_ln209_fu_727_p2 <= std_logic_vector(unsigned(PRB_count_V) + unsigned(zext_ln209_fu_723_p1));
    add_ln700_fu_607_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(PRB_fragmentation_V));
    and_ln879_1_fu_677_p2 <= (icmp_ln879_5_fu_625_p2 and and_ln879_fu_645_p2);
    and_ln879_fu_645_p2 <= (xor_ln879_fu_639_p2 and icmp_ln879_4_fu_619_p2);

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(data_in_V_data_V_0_vld_out, ecpri_msg_state)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)));
    end process;


    ap_block_state2_io_assign_proc : process(data_out_V_IQ_data_V_1_ack_in, ecpri_msg_state_load_reg_894)
    begin
                ap_block_state2_io <= (((data_out_V_IQ_data_V_1_ack_in = ap_const_logic_0) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_5)) or ((data_out_V_IQ_data_V_1_ack_in = ap_const_logic_0) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_4)) or ((data_out_V_IQ_data_V_1_ack_in = ap_const_logic_0) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_3)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(data_out_V_IQ_data_V_1_ack_in, ecpri_msg_state_load_reg_894_pp0_iter1_reg)
    begin
                ap_block_state3_io <= (((data_out_V_IQ_data_V_1_ack_in = ap_const_logic_0) and (ecpri_msg_state_load_reg_894_pp0_iter1_reg = ap_const_lv3_5)) or ((data_out_V_IQ_data_V_1_ack_in = ap_const_logic_0) and (ecpri_msg_state_load_reg_894_pp0_iter1_reg = ap_const_lv3_4)) or ((data_out_V_IQ_data_V_1_ack_in = ap_const_logic_0) and (ecpri_msg_state_load_reg_894_pp0_iter1_reg = ap_const_lv3_3)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)));
    end process;


    ap_condition_373_assign_proc : process(data_in_V_data_V_0_vld_out, data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ecpri_msg_state, ap_CS_iter0_fsm, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ap_block_state2_io, ap_block_state3_io)
    begin
                ap_condition_373 <= (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm));
    end process;


    ap_condition_576_assign_proc : process(data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ap_CS_iter1_fsm, ap_CS_iter2_fsm)
    begin
                ap_condition_576 <= (not(((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm));
    end process;


    ap_phi_mux_PRB_fragmentation_V_1_phi_fu_324_p20_assign_proc : process(ecpri_msg_state, ap_CS_iter0_fsm, ecpri_msg_state_load_load_fu_575_p1, icmp_ln879_2_fu_591_p2, select_ln879_2_fu_668_p3, ap_phi_reg_pp0_iter0_PRB_fragmentation_V_1_reg_321)
    begin
        if ((((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_1) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_0) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_0)))) then 
            ap_phi_mux_PRB_fragmentation_V_1_phi_fu_324_p20 <= ap_const_lv8_0;
        elsif (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5))) then 
            ap_phi_mux_PRB_fragmentation_V_1_phi_fu_324_p20 <= select_ln879_2_fu_668_p3;
        else 
            ap_phi_mux_PRB_fragmentation_V_1_phi_fu_324_p20 <= ap_phi_reg_pp0_iter0_PRB_fragmentation_V_1_reg_321;
        end if; 
    end process;


    ap_phi_mux_PRB_fragmentation_V_s_phi_fu_288_p20_assign_proc : process(ecpri_msg_state, ap_CS_iter0_fsm, ecpri_msg_state_load_load_fu_575_p1, icmp_ln879_fu_749_p2, icmp_ln879_2_fu_591_p2, ap_phi_reg_pp0_iter0_PRB_fragmentation_V_s_reg_285)
    begin
        if ((((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_0) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_0)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5)))) then 
            ap_phi_mux_PRB_fragmentation_V_s_phi_fu_288_p20 <= ap_const_lv1_1;
        elsif ((((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_1) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_7)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_fu_749_p2 = ap_const_lv1_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_fu_749_p2 = ap_const_lv1_1) and (ecpri_msg_state = ap_const_lv3_1)))) then 
            ap_phi_mux_PRB_fragmentation_V_s_phi_fu_288_p20 <= ap_const_lv1_0;
        else 
            ap_phi_mux_PRB_fragmentation_V_s_phi_fu_288_p20 <= ap_phi_reg_pp0_iter0_PRB_fragmentation_V_s_reg_285;
        end if; 
    end process;


    ap_phi_mux_ecpri_msg_state_flag_1_phi_fu_219_p20_assign_proc : process(ecpri_msg_state, ap_CS_iter0_fsm, ecpri_msg_state_load_load_fu_575_p1, ap_phi_reg_pp0_iter0_ecpri_msg_state_flag_1_reg_216, icmp_ln879_fu_749_p2, icmp_ln879_2_fu_591_p2)
    begin
        if ((((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_1) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_0) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_0)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_fu_749_p2 = ap_const_lv1_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_fu_749_p2 = ap_const_lv1_1) and (ecpri_msg_state = ap_const_lv3_1)))) then 
            ap_phi_mux_ecpri_msg_state_flag_1_phi_fu_219_p20 <= ap_const_lv1_1;
        elsif (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_7))) then 
            ap_phi_mux_ecpri_msg_state_flag_1_phi_fu_219_p20 <= ap_const_lv1_0;
        else 
            ap_phi_mux_ecpri_msg_state_flag_1_phi_fu_219_p20 <= ap_phi_reg_pp0_iter0_ecpri_msg_state_flag_1_reg_216;
        end if; 
    end process;


    ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20_assign_proc : process(ecpri_msg_state, ap_CS_iter0_fsm, ecpri_msg_state_load_load_fu_575_p1, icmp_ln879_fu_749_p2, icmp_ln879_2_fu_591_p2, select_ln879_1_fu_659_p3, ap_phi_reg_pp0_iter0_ecpri_msg_state_new_1_reg_252, select_ln74_fu_761_p3)
    begin
        if (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_1) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6))) then 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= ap_const_lv3_0;
        elsif (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_fu_749_p2 = ap_const_lv1_1) and (ecpri_msg_state = ap_const_lv3_1))) then 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= select_ln74_fu_761_p3;
        elsif ((((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_2_fu_591_p2 = ap_const_lv1_0) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_6)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state_load_load_fu_575_p1 = ap_const_lv3_0)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (icmp_ln879_fu_749_p2 = ap_const_lv1_0) and (ecpri_msg_state = ap_const_lv3_1)))) then 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= ap_const_lv3_1;
        elsif (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2))) then 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= ap_const_lv3_3;
        elsif (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3))) then 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= ap_const_lv3_4;
        elsif (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4))) then 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= ap_const_lv3_5;
        elsif (((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5))) then 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= select_ln879_1_fu_659_p3;
        else 
            ap_phi_mux_ecpri_msg_state_new_1_phi_fu_255_p20 <= ap_phi_reg_pp0_iter0_ecpri_msg_state_new_1_reg_252;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_PRB_fragmentation_V_1_reg_321 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_PRB_fragmentation_V_s_reg_285 <= "X";
    ap_phi_reg_pp0_iter0_ecpri_msg_state_flag_1_reg_216 <= "X";
    ap_phi_reg_pp0_iter0_ecpri_msg_state_new_1_reg_252 <= "XXX";

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    data_in_TDATA_blk_n_assign_proc : process(data_in_V_data_V_0_state, ecpri_msg_state, ap_CS_iter0_fsm)
    begin
        if ((((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2)) or ((ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_1)))) then 
            data_in_TDATA_blk_n <= data_in_V_data_V_0_state(0);
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_in_TREADY <= data_in_V_last_V_0_state(1);
    data_in_V_data_V_0_ack_in <= data_in_V_data_V_0_state(1);

    data_in_V_data_V_0_ack_out_assign_proc : process(data_in_V_data_V_0_vld_out, data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ecpri_msg_state, ap_CS_iter0_fsm, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ap_block_state2_io, ap_block_state3_io)
    begin
        if (((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_1)))) then 
            data_in_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            data_in_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    data_in_V_data_V_0_data_out_assign_proc : process(data_in_V_data_V_0_payload_A, data_in_V_data_V_0_payload_B, data_in_V_data_V_0_sel)
    begin
        if ((data_in_V_data_V_0_sel = ap_const_logic_1)) then 
            data_in_V_data_V_0_data_out <= data_in_V_data_V_0_payload_B;
        else 
            data_in_V_data_V_0_data_out <= data_in_V_data_V_0_payload_A;
        end if; 
    end process;

    data_in_V_data_V_0_load_A <= (not(data_in_V_data_V_0_sel_wr) and data_in_V_data_V_0_state_cmp_full);
    data_in_V_data_V_0_load_B <= (data_in_V_data_V_0_state_cmp_full and data_in_V_data_V_0_sel_wr);
    data_in_V_data_V_0_sel <= data_in_V_data_V_0_sel_rd;
    data_in_V_data_V_0_state_cmp_full <= '0' when (data_in_V_data_V_0_state = ap_const_lv2_1) else '1';
    data_in_V_data_V_0_vld_in <= data_in_TVALID;
    data_in_V_data_V_0_vld_out <= data_in_V_data_V_0_state(0);

    data_in_V_last_V_0_ack_out_assign_proc : process(data_in_V_data_V_0_vld_out, data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ecpri_msg_state, ap_CS_iter0_fsm, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ap_block_state2_io, ap_block_state3_io)
    begin
        if (((not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_5)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_4)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_3)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_2)) or (not((((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_5)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_4)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_3)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_2)) or ((data_in_V_data_V_0_vld_out = ap_const_logic_0) and (ecpri_msg_state = ap_const_lv3_1)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ap_const_boolean_1 = ap_block_state2_io)))) and (ap_ST_iter0_fsm_state1 = ap_CS_iter0_fsm) and (ecpri_msg_state = ap_const_lv3_1)))) then 
            data_in_V_last_V_0_ack_out <= ap_const_logic_1;
        else 
            data_in_V_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    data_in_V_last_V_0_vld_in <= data_in_TVALID;
    data_out_TDATA <= data_out_V_IQ_data_V_1_data_out;

    data_out_TDATA_blk_n_assign_proc : process(data_out_V_IQ_data_V_1_state, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ecpri_msg_state_load_reg_894, ecpri_msg_state_load_reg_894_pp0_iter1_reg)
    begin
        if ((((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and (ecpri_msg_state_load_reg_894_pp0_iter1_reg = ap_const_lv3_5)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and (ecpri_msg_state_load_reg_894_pp0_iter1_reg = ap_const_lv3_4)) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and (ecpri_msg_state_load_reg_894_pp0_iter1_reg = ap_const_lv3_3)) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_5)) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_4)) or ((ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_3)))) then 
            data_out_TDATA_blk_n <= data_out_V_IQ_data_V_1_state(1);
        else 
            data_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_TLAST <= data_out_V_last_V_1_data_out;
    data_out_TVALID <= data_out_V_last_V_1_state(0);
    data_out_V_IQ_data_V_1_ack_in <= data_out_V_IQ_data_V_1_state(1);
    data_out_V_IQ_data_V_1_ack_out <= data_out_TREADY;

    data_out_V_IQ_data_V_1_data_in_assign_proc : process(ecpri_msg_state_load_reg_894, p_Result_50_fu_782_p17, p_Result_49_fu_818_p17, p_Result_s_6_fu_854_p17, ap_condition_576)
    begin
        if ((ap_const_boolean_1 = ap_condition_576)) then
            if ((ecpri_msg_state_load_reg_894 = ap_const_lv3_3)) then 
                data_out_V_IQ_data_V_1_data_in <= p_Result_s_6_fu_854_p17;
            elsif ((ecpri_msg_state_load_reg_894 = ap_const_lv3_4)) then 
                data_out_V_IQ_data_V_1_data_in <= p_Result_49_fu_818_p17;
            elsif ((ecpri_msg_state_load_reg_894 = ap_const_lv3_5)) then 
                data_out_V_IQ_data_V_1_data_in <= p_Result_50_fu_782_p17;
            else 
                data_out_V_IQ_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            data_out_V_IQ_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_V_IQ_data_V_1_data_out_assign_proc : process(data_out_V_IQ_data_V_1_payload_A, data_out_V_IQ_data_V_1_payload_B, data_out_V_IQ_data_V_1_sel)
    begin
        if ((data_out_V_IQ_data_V_1_sel = ap_const_logic_1)) then 
            data_out_V_IQ_data_V_1_data_out <= data_out_V_IQ_data_V_1_payload_B;
        else 
            data_out_V_IQ_data_V_1_data_out <= data_out_V_IQ_data_V_1_payload_A;
        end if; 
    end process;

    data_out_V_IQ_data_V_1_load_A <= (not(data_out_V_IQ_data_V_1_sel_wr) and data_out_V_IQ_data_V_1_state_cmp_full);
    data_out_V_IQ_data_V_1_load_B <= (data_out_V_IQ_data_V_1_state_cmp_full and data_out_V_IQ_data_V_1_sel_wr);
    data_out_V_IQ_data_V_1_sel <= data_out_V_IQ_data_V_1_sel_rd;
    data_out_V_IQ_data_V_1_state_cmp_full <= '0' when (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) else '1';

    data_out_V_IQ_data_V_1_vld_in_assign_proc : process(data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ecpri_msg_state_load_reg_894, ap_block_state2_io, ap_block_state3_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_5)) or (not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_4)) or (not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_3)))) then 
            data_out_V_IQ_data_V_1_vld_in <= ap_const_logic_1;
        else 
            data_out_V_IQ_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    data_out_V_IQ_data_V_1_vld_out <= data_out_V_IQ_data_V_1_state(0);
    data_out_V_last_V_1_ack_in <= data_out_V_last_V_1_state(1);
    data_out_V_last_V_1_ack_out <= data_out_TREADY;

    data_out_V_last_V_1_data_in_assign_proc : process(data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ecpri_msg_state_load_reg_894, tmp_last_V_reg_907)
    begin
        if (((not(((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_4)) or (not(((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_3)))) then 
            data_out_V_last_V_1_data_in <= ap_const_lv1_0;
        elsif ((not(((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_5))) then 
            data_out_V_last_V_1_data_in <= tmp_last_V_reg_907;
        else 
            data_out_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    data_out_V_last_V_1_data_out_assign_proc : process(data_out_V_last_V_1_payload_A, data_out_V_last_V_1_payload_B, data_out_V_last_V_1_sel)
    begin
        if ((data_out_V_last_V_1_sel = ap_const_logic_1)) then 
            data_out_V_last_V_1_data_out <= data_out_V_last_V_1_payload_B;
        else 
            data_out_V_last_V_1_data_out <= data_out_V_last_V_1_payload_A;
        end if; 
    end process;

    data_out_V_last_V_1_load_A <= (not(data_out_V_last_V_1_sel_wr) and data_out_V_last_V_1_state_cmp_full);
    data_out_V_last_V_1_load_B <= (data_out_V_last_V_1_state_cmp_full and data_out_V_last_V_1_sel_wr);
    data_out_V_last_V_1_sel <= data_out_V_last_V_1_sel_rd;
    data_out_V_last_V_1_state_cmp_full <= '0' when (data_out_V_last_V_1_state = ap_const_lv2_1) else '1';

    data_out_V_last_V_1_vld_in_assign_proc : process(data_out_TREADY, data_out_V_IQ_data_V_1_state, data_out_V_last_V_1_state, ap_CS_iter1_fsm, ap_CS_iter2_fsm, ecpri_msg_state_load_reg_894, ap_block_state2_io, ap_block_state3_io)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_5)) or (not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_4)) or (not(((ap_const_boolean_1 = ap_block_state2_io) or ((ap_ST_iter2_fsm_state3 = ap_CS_iter2_fsm) and ((data_out_V_last_V_1_state = ap_const_lv2_1) or (data_out_V_IQ_data_V_1_state = ap_const_lv2_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_last_V_1_state = ap_const_lv2_3)) or ((data_out_TREADY = ap_const_logic_0) and (data_out_V_IQ_data_V_1_state = ap_const_lv2_3)))))) and (ap_ST_iter1_fsm_state2 = ap_CS_iter1_fsm) and (ecpri_msg_state_load_reg_894 = ap_const_lv3_3)))) then 
            data_out_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            data_out_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    data_out_V_last_V_1_vld_out <= data_out_V_last_V_1_state(0);
    depack_symbol_number_V <= trunc_ln_reg_922_pp0_iter1_reg;
    ecpri_msg_state_load_load_fu_575_p1 <= ecpri_msg_state;
    grp_fu_485_p4 <= data_in_V_data_V_0_data_out(111 downto 104);
    grp_fu_505_p4 <= data_in_V_data_V_0_data_out(127 downto 120);
    icmp_ln879_1_fu_613_p2 <= "1" when (add_ln700_fu_607_p2 = ap_const_lv8_1E) else "0";
    icmp_ln879_2_fu_591_p2 <= "1" when (symbolID_V = ap_const_lv6_D) else "0";
    icmp_ln879_3_fu_755_p2 <= "1" when (grp_fu_505_p4 = ap_const_lv8_0) else "0";
    icmp_ln879_4_fu_619_p2 <= "1" when (PRB_count_V = ap_const_lv12_111) else "0";
    icmp_ln879_5_fu_625_p2 <= "1" when (add_ln700_fu_607_p2 = ap_const_lv8_3) else "0";
    icmp_ln879_fu_749_p2 <= "1" when (p_Result_s_fu_739_p4 = ap_const_lv16_FEAE) else "0";
    iq_msg_state_out_V <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ecpri_msg_state_load_reg_894_pp0_iter1_reg),8));
    p_Result_49_fu_818_p17 <= (((((((((((((((trunc_ln647_1_reg_912 & reg_515) & reg_519) & reg_523) & reg_527) & reg_531) & reg_535) & reg_539) & reg_543) & reg_547) & reg_551) & reg_555) & reg_559) & reg_563) & reg_567) & reg_571);
    p_Result_50_fu_782_p17 <= (((((((((((((((trunc_ln647_2_reg_902 & reg_515) & reg_519) & reg_523) & reg_527) & reg_531) & reg_535) & reg_539) & reg_543) & reg_547) & reg_551) & reg_555) & reg_559) & reg_563) & reg_567) & reg_571);
    p_Result_s_6_fu_854_p17 <= (((((((((((((((trunc_ln647_reg_917 & reg_515) & reg_519) & reg_523) & reg_527) & reg_531) & reg_535) & reg_539) & reg_543) & reg_547) & reg_551) & reg_555) & reg_559) & reg_563) & reg_567) & reg_571);
    p_Result_s_fu_739_p4 <= data_in_V_data_V_0_data_out(111 downto 96);
    select_ln206_fu_631_p3 <= 
        ap_const_lv3_6 when (icmp_ln879_5_fu_625_p2(0) = '1') else 
        ap_const_lv3_3;
    select_ln74_fu_761_p3 <= 
        ap_const_lv3_2 when (icmp_ln879_3_fu_755_p2(0) = '1') else 
        ap_const_lv3_1;
    select_ln879_1_fu_659_p3 <= 
        ap_const_lv3_1 when (icmp_ln879_1_fu_613_p2(0) = '1') else 
        select_ln879_fu_651_p3;
    select_ln879_2_fu_668_p3 <= 
        ap_const_lv8_0 when (icmp_ln879_1_fu_613_p2(0) = '1') else 
        add_ln700_fu_607_p2;
    select_ln879_fu_651_p3 <= 
        select_ln206_fu_631_p3 when (and_ln879_fu_645_p2(0) = '1') else 
        ap_const_lv3_3;
    tmp_last_V_fu_683_p2 <= (icmp_ln879_1_fu_613_p2 or and_ln879_1_fu_677_p2);
    trunc_ln647_1_fu_689_p1 <= data_in_V_data_V_0_data_out(8 - 1 downto 0);
    trunc_ln647_2_fu_603_p1 <= data_in_V_data_V_0_data_out(8 - 1 downto 0);
    trunc_ln647_fu_693_p1 <= data_in_V_data_V_0_data_out(8 - 1 downto 0);
    xor_ln879_fu_639_p2 <= (icmp_ln879_1_fu_613_p2 xor ap_const_lv1_1);
    zext_ln209_fu_723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_485_p4),12));
end behav;
