Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Thu May 12 15:43:25 2022
| Host              : NGHIA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design            : fifo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.365        0.000                      0                   27        0.041        0.000                      0                   27        0.886        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.365        0.000                      0                   27        0.041        0.000                      0                   27        0.886        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.279ns (26.546%)  route 0.772ns (73.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.453 - 2.857 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.658ns (routing 0.010ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.009ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.658     2.133    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/WR_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.212 r  inst1/WR_PTR_reg[3]/Q
                         net (fo=12, routed)          0.266     2.478    inst1/Q[3]
    SLICE_X40Y203        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     2.588 f  inst1/EMPTY_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.173     2.761    inst1/EMPTY_OBUF_inst_i_2_n_0
    SLICE_X39Y204        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.851 r  inst1/MEM_reg_bram_0_i_1/O
                         net (fo=1, routed)           0.333     3.184    inst2/p_2_in
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.583     4.453    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.473     4.927    
                         clock uncertainty           -0.035     4.892    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342     4.550    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.550    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.278ns (30.516%)  route 0.633ns (69.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.623ns (routing 0.010ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.623     2.098    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.177 r  inst1/WR_PTR_reg[5]/Q
                         net (fo=7, routed)           0.235     2.412    inst1/WR_PTR_reg_n_0_[5]
    SLICE_X39Y204        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.561 r  inst1/FULL_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.121     2.682    inst1/FULL_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     2.732 r  inst1/MEM_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.277     3.009    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.587     4.457    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.931    
                         clock uncertainty           -0.035     4.896    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.554    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.554    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.278ns (33.738%)  route 0.546ns (66.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.623ns (routing 0.010ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.623     2.098    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y203        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.177 r  inst1/WR_PTR_reg[5]/Q
                         net (fo=7, routed)           0.235     2.412    inst1/WR_PTR_reg_n_0_[5]
    SLICE_X39Y204        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.561 r  inst1/FULL_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.121     2.682    inst1/FULL_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     2.732 r  inst1/MEM_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.190     2.922    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.587     4.457    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.931    
                         clock uncertainty           -0.035     4.896    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.394     4.502    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.502    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.327ns (36.213%)  route 0.576ns (63.787%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 4.420 - 2.857 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.658ns (routing 0.010ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.550ns (routing 0.009ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.658     2.133    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/WR_PTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.212 r  inst1/WR_PTR_reg[1]/Q
                         net (fo=12, routed)          0.420     2.632    inst1/Q[1]
    SLICE_X39Y203        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.731 f  inst1/WR_PTR[7]_i_4/O
                         net (fo=1, routed)           0.108     2.839    inst1/WR_PTR[7]_i_4_n_0
    SLICE_X39Y203        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     2.988 r  inst1/WR_PTR[7]_i_2/O
                         net (fo=1, routed)           0.048     3.036    inst1/p_1_in[7]
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.550     4.420    inst1/CLK
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/C
                         clock pessimism              0.471     4.892    
                         clock uncertainty           -0.035     4.857    
    SLICE_X39Y203        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.882    inst1/WR_PTR_reg[7]
  -------------------------------------------------------------------
                         required time                          4.882    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.493%)  route 0.400ns (83.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.453 - 2.857 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.663ns (routing 0.010ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.009ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.663     2.138    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.217 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=9, routed)           0.400     2.617    inst2/MEM_reg_bram_0_0[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.583     4.453    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.473     4.927    
                         clock uncertainty           -0.035     4.892    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.334     4.558    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.181%)  route 0.438ns (54.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 4.418 - 2.857 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.658ns (routing 0.010ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.548ns (routing 0.009ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.658     2.133    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/WR_PTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.212 f  inst1/WR_PTR_reg[1]/Q
                         net (fo=12, routed)          0.319     2.531    inst1/Q[1]
    SLICE_X39Y202        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.655 r  inst1/WR_PTR[4]_i_2/O
                         net (fo=1, routed)           0.103     2.758    inst1/WR_PTR[4]_i_2_n_0
    SLICE_X39Y203        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     2.916 r  inst1/WR_PTR[4]_i_1/O
                         net (fo=1, routed)           0.016     2.932    inst1/p_1_in[4]
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.548     4.418    inst1/CLK
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[4]/C
                         clock pessimism              0.471     4.890    
                         clock uncertainty           -0.035     4.855    
    SLICE_X39Y203        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.880    inst1/WR_PTR_reg[4]
  -------------------------------------------------------------------
                         required time                          4.880    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 inst1/RD_PTR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.079ns (14.576%)  route 0.463ns (85.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.453 - 2.857 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.663ns (routing 0.010ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.009ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.663     2.138    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.217 r  inst1/RD_PTR_reg[2]/Q
                         net (fo=8, routed)           0.463     2.680    inst2/MEM_reg_bram_0_0[2]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.583     4.453    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKARDCLK
                         clock pessimism              0.473     4.927    
                         clock uncertainty           -0.035     4.892    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.260     4.632    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.079ns (15.163%)  route 0.442ns (84.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.010ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.626     2.101    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/WR_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.180 r  inst1/WR_PTR_reg[0]/Q
                         net (fo=12, routed)          0.442     2.622    inst2/Q[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.587     4.457    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.520     4.977    
                         clock uncertainty           -0.035     4.942    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.359     4.583    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.266ns (34.234%)  route 0.511ns (65.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 4.420 - 2.857 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.658ns (routing 0.010ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.550ns (routing 0.009ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.658     2.133    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/WR_PTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.212 r  inst1/WR_PTR_reg[1]/Q
                         net (fo=12, routed)          0.418     2.630    inst1/Q[1]
    SLICE_X39Y203        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     2.727 r  inst1/WR_PTR[7]_i_3/O
                         net (fo=2, routed)           0.042     2.769    inst1/WR_PTR[7]_i_3_n_0
    SLICE_X39Y203        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.859 r  inst1/WR_PTR[6]_i_1/O
                         net (fo=1, routed)           0.051     2.910    inst1/p_1_in[6]
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.550     4.420    inst1/CLK
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
                         clock pessimism              0.471     4.892    
                         clock uncertainty           -0.035     4.857    
    SLICE_X39Y203        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.882    inst1/WR_PTR_reg[6]
  -------------------------------------------------------------------
                         required time                          4.882    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 inst1/WR_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (CLK rise@2.857ns - CLK rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.311ns (39.367%)  route 0.479ns (60.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4.411 - 2.857 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.658ns (routing 0.010ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.009ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.658     2.133    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/WR_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.212 f  inst1/WR_PTR_reg[3]/Q
                         net (fo=12, routed)          0.266     2.478    inst1/Q[3]
    SLICE_X40Y203        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     2.588 r  inst1/EMPTY_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.164     2.752    inst1/EMPTY_OBUF_inst_i_2_n_0
    SLICE_X40Y203        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.874 r  inst1/WR_PTR[5]_i_1/O
                         net (fo=1, routed)           0.049     2.923    inst1/p_1_in[5]
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  CLK (IN)
                         net (fo=0)                   0.000     2.857    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.541     4.411    inst1/CLK
    SLICE_X40Y203        FDRE                                         r  inst1/WR_PTR_reg[5]/C
                         clock pessimism              0.520     4.931    
                         clock uncertainty           -0.035     4.896    
    SLICE_X40Y203        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.921    inst1/WR_PTR_reg[5]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  1.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.425ns (routing 0.008ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.371     1.299    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.338 r  inst1/RD_PTR_reg[0]/Q
                         net (fo=9, routed)           0.029     1.367    inst1/RD_PTR_reg[3]_0[0]
    SLICE_X41Y202        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.387 r  inst1/RD_PTR[1]_i_1/O
                         net (fo=1, routed)           0.006     1.393    inst1/RD_PTR[1]_i_1_n_0
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.425     1.621    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[1]/C
                         clock pessimism             -0.316     1.305    
    SLICE_X41Y202        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.352    inst1/RD_PTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.059ns (59.596%)  route 0.040ns (40.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.425ns (routing 0.008ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.371     1.299    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.338 r  inst1/RD_PTR_reg[3]/Q
                         net (fo=7, routed)           0.034     1.372    inst1/RD_PTR_reg[3]_0[3]
    SLICE_X40Y202        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     1.392 r  inst1/RD_PTR[4]_i_1/O
                         net (fo=1, routed)           0.006     1.398    inst1/RD_PTR[4]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.425     1.621    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[4]/C
                         clock pessimism             -0.316     1.305    
    SLICE_X40Y202        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.352    inst1/RD_PTR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.062ns (57.407%)  route 0.046ns (42.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.425ns (routing 0.008ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.371     1.299    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.338 f  inst1/RD_PTR_reg[0]/Q
                         net (fo=9, routed)           0.029     1.367    inst1/RD_PTR_reg[3]_0[0]
    SLICE_X41Y202        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.390 r  inst1/RD_PTR[0]_i_1/O
                         net (fo=1, routed)           0.017     1.407    inst1/RD_PTR[0]_i_1_n_0
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.425     1.621    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[0]/C
                         clock pessimism             -0.316     1.305    
    SLICE_X41Y202        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.351    inst1/RD_PTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.482%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.365ns (routing 0.007ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.365     1.293    inst1/CLK
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.332 r  inst1/WR_PTR_reg[6]/Q
                         net (fo=5, routed)           0.031     1.363    inst1/WR_PTR_reg_n_0_[6]
    SLICE_X39Y203        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.385 r  inst1/WR_PTR[7]_i_2/O
                         net (fo=1, routed)           0.016     1.401    inst1/p_1_in[7]
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.417     1.613    inst1/CLK
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[7]/C
                         clock pessimism             -0.314     1.299    
    SLICE_X39Y203        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.345    inst1/WR_PTR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.364%)  route 0.048ns (43.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.365ns (routing 0.007ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.365     1.293    inst1/CLK
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.332 r  inst1/WR_PTR_reg[6]/Q
                         net (fo=5, routed)           0.031     1.363    inst1/WR_PTR_reg_n_0_[6]
    SLICE_X39Y203        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     1.386 r  inst1/WR_PTR[6]_i_1/O
                         net (fo=1, routed)           0.017     1.403    inst1/p_1_in[6]
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.417     1.613    inst1/CLK
    SLICE_X39Y203        FDRE                                         r  inst1/WR_PTR_reg[6]/C
                         clock pessimism             -0.314     1.299    
    SLICE_X39Y203        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.345    inst1/WR_PTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.061ns (54.955%)  route 0.050ns (45.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.425ns (routing 0.008ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.371     1.299    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.338 r  inst1/RD_PTR_reg[3]/Q
                         net (fo=7, routed)           0.034     1.372    inst1/RD_PTR_reg[3]_0[3]
    SLICE_X40Y202        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.394 r  inst1/RD_PTR[5]_i_1/O
                         net (fo=1, routed)           0.016     1.410    inst1/RD_PTR[5]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.425     1.621    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[5]/C
                         clock pessimism             -0.316     1.305    
    SLICE_X40Y202        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.351    inst1/RD_PTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/MEM_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.039ns (21.547%)  route 0.142ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.008ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.371     1.299    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.338 r  inst1/RD_PTR_reg[3]/Q
                         net (fo=7, routed)           0.142     1.480    inst2/MEM_reg_bram_0_0[3]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.493     1.689    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/MEM_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.276     1.414    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.420    inst2/MEM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.062ns (54.867%)  route 0.051ns (45.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.425ns (routing 0.008ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.371     1.299    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.338 r  inst1/RD_PTR_reg[3]/Q
                         net (fo=7, routed)           0.034     1.372    inst1/RD_PTR_reg[3]_0[3]
    SLICE_X40Y202        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.395 r  inst1/RD_PTR[3]_i_1/O
                         net (fo=1, routed)           0.017     1.412    inst1/RD_PTR[3]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.425     1.621    inst1/CLK
    SLICE_X40Y202        FDRE                                         r  inst1/RD_PTR_reg[3]/C
                         clock pessimism             -0.316     1.305    
    SLICE_X40Y202        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.351    inst1/RD_PTR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst1/RD_PTR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/RD_PTR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.053ns (45.690%)  route 0.063ns (54.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.425ns (routing 0.008ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.371     1.299    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.338 r  inst1/RD_PTR_reg[6]/Q
                         net (fo=3, routed)           0.047     1.385    inst1/RD_PTR_reg_n_0_[6]
    SLICE_X41Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     1.399 r  inst1/RD_PTR[6]_i_1/O
                         net (fo=1, routed)           0.016     1.415    inst1/RD_PTR[6]_i_1_n_0
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.425     1.621    inst1/CLK
    SLICE_X41Y202        FDRE                                         r  inst1/RD_PTR_reg[6]/C
                         clock pessimism             -0.316     1.305    
    SLICE_X41Y202        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.351    inst1/RD_PTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst1/WR_PTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/WR_PTR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.008ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.359     1.287    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/WR_PTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.326 f  inst1/WR_PTR_reg[0]/Q
                         net (fo=12, routed)          0.029     1.355    inst1/Q[0]
    SLICE_X39Y202        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.390 r  inst1/WR_PTR[0]_i_1/O
                         net (fo=1, routed)           0.016     1.406    inst1/p_1_in[0]
    SLICE_X39Y202        FDRE                                         r  inst1/WR_PTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    CLK_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.410     1.606    inst1/CLK
    SLICE_X39Y202        FDRE                                         r  inst1/WR_PTR_reg[0]/C
                         clock pessimism             -0.313     1.293    
    SLICE_X39Y202        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.339    inst1/WR_PTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         2.857       1.288      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.857       1.567      BUFGCE_HDIO_X1Y6  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X41Y202     inst1/RD_PTR_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X41Y202     inst1/RD_PTR_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X41Y202     inst1/RD_PTR_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/RD_PTR_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/RD_PTR_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/RD_PTR_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X41Y202     inst1/RD_PTR_reg[6]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/WR_PTR_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/WR_PTR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X41Y202     inst1/WR_PTR_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X40Y202     inst1/WR_PTR_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X40Y202     inst1/WR_PTR_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X40Y203     inst1/WR_PTR_reg[5]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/MEM_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X41Y202     inst1/WR_PTR_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/WR_PTR_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/WR_PTR_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X41Y202     inst1/RD_PTR_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X41Y202     inst1/RD_PTR_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X41Y202     inst1/RD_PTR_reg[2]/C



