<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_145_18</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i16 0, i16 %i_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i139:0 %i = load i16 %i_10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i139:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i139:2 %icmp_ln145 = icmp_eq  i16 %i, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i139:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i139:4 %add_ln145 = add i16 %i, i16 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i139:5 %br_ln145 = br i1 %icmp_ln145, void %for.inc.i139.split, void %for.inc.i147.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i139.split:0 %i_10_cast27 = zext i16 %i

]]></Node>
<StgValue><ssdm name="i_10_cast27"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i139.split:2 %buf0_addr = getelementptr i16 %buf0, i64 0, i64 %i_10_cast27

]]></Node>
<StgValue><ssdm name="buf0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="15">
<![CDATA[
for.inc.i139.split:3 %buf0_load = load i15 %buf0_addr

]]></Node>
<StgValue><ssdm name="buf0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i139.split:6 %lshr_ln147_6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln147_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="16">
<![CDATA[
for.inc.i139.split:12 %trunc_ln147 = trunc i16 %i

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i139.split:13 %switch_ln147 = switch i2 %trunc_ln147, void %arrayidx2.i136155.case.3, i2 0, void %arrayidx2.i136155.case.0, i2 1, void %arrayidx2.i136155.case.1, i2 2, void %arrayidx2.i136155.case.2

]]></Node>
<StgValue><ssdm name="switch_ln147"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2.i136155.exit:0 %store_ln145 = store i16 %add_ln145, i16 %i_10

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i136155.exit:1 %br_ln145 = br void %for.inc.i139

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.inc.i147.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i139.split:1 %specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln145"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="15">
<![CDATA[
for.inc.i139.split:3 %buf0_load = load i15 %buf0_addr

]]></Node>
<StgValue><ssdm name="buf0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.i139.split:4 %x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %buf0_load, i16 0

]]></Node>
<StgValue><ssdm name="x_f32"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i139.split:5 %bitcast_ln147 = bitcast i32 %x_f32

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i139.split:7 %zext_ln147 = zext i13 %lshr_ln147_6

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i139.split:8 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i139.split:9 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i139.split:10 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i139.split:11 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx2.i136155.case.2:0 %store_ln147 = store i32 %bitcast_ln147, i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i136155.case.2:1 %br_ln147 = br void %arrayidx2.i136155.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx2.i136155.case.1:0 %store_ln147 = store i32 %bitcast_ln147, i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i136155.case.1:1 %br_ln147 = br void %arrayidx2.i136155.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx2.i136155.case.0:0 %store_ln147 = store i32 %bitcast_ln147, i13 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i136155.case.0:1 %br_ln147 = br void %arrayidx2.i136155.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx2.i136155.case.3:0 %store_ln147 = store i32 %bitcast_ln147, i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln147" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i136155.case.3:1 %br_ln147 = br void %arrayidx2.i136155.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="x" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="x_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="x_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="x_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="buf0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="i_10" fromId="54" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_56" to="store_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="i_10" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="59" from="i_10" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="69" from="p_str" to="specpipeline_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="i" to="icmp_ln145" fromId="8" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln145" fromId="71" toId="10">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_75" to="empty" fromId="75" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_75" to="empty" fromId="75" toId="11">
</dataflow>
<dataflow id="79" from="i" to="add_ln145" fromId="8" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="add_ln145" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="icmp_ln145" to="br_ln145" fromId="10" toId="13">
</dataflow>
<dataflow id="83" from="i" to="i_10_cast27" fromId="8" toId="14">
</dataflow>
<dataflow id="84" from="buf0" to="buf0_addr" fromId="53" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="buf0_addr" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="i_10_cast27" to="buf0_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="88" from="buf0_addr" to="buf0_load" fromId="15" toId="16">
</dataflow>
<dataflow id="90" from="_ssdm_op_PartSelect.i13.i16.i32.i32" to="lshr_ln147_6" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="i" to="lshr_ln147_6" fromId="8" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_92" to="lshr_ln147_6" fromId="92" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_94" to="lshr_ln147_6" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="i" to="trunc_ln147" fromId="8" toId="18">
</dataflow>
<dataflow id="97" from="trunc_ln147" to="switch_ln147" fromId="18" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_98" to="switch_ln147" fromId="98" toId="19">
</dataflow>
<dataflow id="101" from="StgValue_100" to="switch_ln147" fromId="100" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_102" to="switch_ln147" fromId="102" toId="19">
</dataflow>
<dataflow id="104" from="add_ln145" to="store_ln145" fromId="12" toId="20">
</dataflow>
<dataflow id="105" from="i_10" to="store_ln145" fromId="5" toId="20">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopName" to="specloopname_ln145" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="empty_13" to="specloopname_ln145" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="buf0_addr" to="buf0_load" fromId="15" toId="23">
</dataflow>
<dataflow id="112" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="x_f32" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="buf0_load" to="x_f32" fromId="23" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_56" to="x_f32" fromId="56" toId="24">
</dataflow>
<dataflow id="115" from="x_f32" to="bitcast_ln147" fromId="24" toId="25">
</dataflow>
<dataflow id="116" from="lshr_ln147_6" to="zext_ln147" fromId="17" toId="26">
</dataflow>
<dataflow id="117" from="x" to="x_addr" fromId="49" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_85" to="x_addr" fromId="85" toId="27">
</dataflow>
<dataflow id="119" from="zext_ln147" to="x_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="120" from="x_2" to="x_2_addr" fromId="50" toId="28">
</dataflow>
<dataflow id="121" from="StgValue_85" to="x_2_addr" fromId="85" toId="28">
</dataflow>
<dataflow id="122" from="zext_ln147" to="x_2_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="123" from="x_4" to="x_4_addr" fromId="51" toId="29">
</dataflow>
<dataflow id="124" from="StgValue_85" to="x_4_addr" fromId="85" toId="29">
</dataflow>
<dataflow id="125" from="zext_ln147" to="x_4_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="126" from="x_6" to="x_6_addr" fromId="52" toId="30">
</dataflow>
<dataflow id="127" from="StgValue_85" to="x_6_addr" fromId="85" toId="30">
</dataflow>
<dataflow id="128" from="zext_ln147" to="x_6_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="129" from="bitcast_ln147" to="store_ln147" fromId="25" toId="31">
</dataflow>
<dataflow id="130" from="x_4_addr" to="store_ln147" fromId="29" toId="31">
</dataflow>
<dataflow id="131" from="bitcast_ln147" to="store_ln147" fromId="25" toId="33">
</dataflow>
<dataflow id="132" from="x_2_addr" to="store_ln147" fromId="28" toId="33">
</dataflow>
<dataflow id="133" from="bitcast_ln147" to="store_ln147" fromId="25" toId="35">
</dataflow>
<dataflow id="134" from="x_addr" to="store_ln147" fromId="27" toId="35">
</dataflow>
<dataflow id="135" from="bitcast_ln147" to="store_ln147" fromId="25" toId="37">
</dataflow>
<dataflow id="136" from="x_6_addr" to="store_ln147" fromId="30" toId="37">
</dataflow>
<dataflow id="137" from="icmp_ln145" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="138" from="trunc_ln147" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
