verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_processing_system7_0_0/sim/Z_system_processing_system7_0_0.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_axi_bram_ctrl_0_bram_0/sim/Z_system_axi_bram_ctrl_0_bram_0.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/73b3/hdl/PWM_Controller_Int.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_jtag_axi_0_0/sim/Z_system_jtag_axi_0_0.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_xbar_0/sim/Z_system_xbar_0.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_auto_ds_0/sim/Z_system_auto_ds_0.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_auto_pc_0/sim/Z_system_auto_pc_0.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_auto_us_1/sim/Z_system_auto_us_1.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_auto_pc_1/sim/Z_system_auto_pc_1.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "../../../bd/Z_system/ip/Z_system_auto_us_0/sim/Z_system_auto_us_0.v" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/7e3a/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/2ad9/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/16a2/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/856d/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d5eb/hdl" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/d618/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/f9cc/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/8323/hdl/verilog" --include "../../../../ZynqDesign.srcs/sources_1/bd/Z_system/ipshared/0e4e/hdl/verilog"
verilog xil_defaultlib "glbl.v"
nosort
