tests:
- name: sdiv_1
  bytes: [0x20, 0x0c, 0xc2, 0x9a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x2"
      nextln:   v2 = bool.icmp.i64.eq v1, 0x0
      nextln:   trapif v2
      nextln:   v3 = i64.idiv v0, v1
      nextln:   write_reg.i64 v3, "x0"
- name: sdiv_2
  bytes: [0x20, 0x0c, 0xc2, 0x1a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.trunc.i64 v0
      nextln:   v2 = i64.read_reg "x2"
      nextln:   v3 = i32.trunc.i64 v2
      nextln:   v4 = bool.icmp.i32.eq v3, 0x0
      nextln:   trapif v4
      nextln:   v5 = i32.idiv v1, v3
      nextln:   write_reg.i32 v5, "x0"
