// Seed: 4246037226
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri id_7,
    input wand id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    input tri1 id_12
);
  wire id_14;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8,
    input uwire id_9,
    output wand id_10
);
  wand id_12 = 1;
  wire id_13;
  xor (id_2, id_13, id_3, id_9, id_4, id_12, id_1, id_5, id_7);
  module_0(
      id_7, id_10, id_1, id_5, id_2, id_9, id_7, id_10, id_6, id_5, id_1, id_0, id_6
  );
endmodule
