Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/ma/tp5/shift_vector.vhd" into library work
Parsing entity <shift_vector>.
Parsing architecture <Behavioral> of entity <shift_vector>.
Parsing VHDL file "/home/m1/ma/tp5/clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "/home/m1/ma/tp5/moore.vhd" into library work
Parsing entity <moore>.
Parsing architecture <Behavioral> of entity <moore>.
Parsing VHDL file "/home/m1/ma/tp5/Enable190.vhd" into library work
Parsing entity <Enable190>.
Parsing architecture <Enable190> of entity <enable190>.
Parsing VHDL file "/home/m1/ma/tp5/chenillard.vhd" into library work
Parsing entity <tp4>.
Parsing architecture <Behavioral> of entity <tp4>.
Parsing VHDL file "/home/m1/ma/tp5/btn_pulse.vhd" into library work
Parsing entity <btn_pulse>.
Parsing architecture <Behavioral> of entity <btn_pulse>.
Parsing VHDL file "/home/m1/ma/tp5/toplevel.vhd" into library work
Parsing entity <toplevel>.
Parsing architecture <Behavioral> of entity <toplevel>.
WARNING:HDLCompiler:946 - "/home/m1/ma/tp5/toplevel.vhd" Line 73: Actual for formal port button is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <toplevel> (architecture <Behavioral>) from library <work>.

Elaborating entity <Enable190> (architecture <Enable190>) from library <work>.

Elaborating entity <moore> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/ma/tp5/moore.vhd" Line 80: chenillard should be on the sensitivity list of the process

Elaborating entity <btn_pulse> (architecture <Behavioral>) from library <work>.

Elaborating entity <tp4> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_vector> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <toplevel>.
    Related source file is "/home/m1/ma/tp5/toplevel.vhd".
INFO:Xst:3010 - "/home/m1/ma/tp5/toplevel.vhd" line 63: Output port <clk190> of the instance <UE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <toplevel> synthesized.

Synthesizing Unit <Enable190>.
    Related source file is "/home/m1/ma/tp5/Enable190.vhd".
    Found 24-bit register for signal <q>.
    Found 1-bit register for signal <E190>.
    Found 24-bit adder for signal <q[23]_GND_6_o_add_0_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <Enable190> synthesized.

Synthesizing Unit <moore>.
    Related source file is "/home/m1/ma/tp5/moore.vhd".
    Found 28-bit register for signal <SYNC_PROC.count>.
    Found 8-bit register for signal <led>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | state0                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <SYNC_PROC.count[27]_GND_7_o_add_4_OUT> created at line 54.
WARNING:Xst:737 - Found 1-bit latch for signal <output<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit comparator equal for signal <switches[1]_button[3]_equal_25_o> created at line 117
    Found 2-bit comparator equal for signal <switches[3]_button[3]_equal_27_o> created at line 123
    Found 2-bit comparator equal for signal <switches[5]_button[3]_equal_29_o> created at line 131
    Found 2-bit comparator equal for signal <switches[7]_button[3]_equal_31_o> created at line 139
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <moore> synthesized.

Synthesizing Unit <btn_pulse>.
    Related source file is "/home/m1/ma/tp5/btn_pulse.vhd".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q0>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <btn_pulse> synthesized.

Synthesizing Unit <tp4>.
    Related source file is "/home/m1/ma/tp5/chenillard.vhd".
    Summary:
	no macro.
Unit <tp4> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "/home/m1/ma/tp5/clk_div.vhd".
    Found 1-bit register for signal <clk_4hz>.
    Found 24-bit register for signal <count>.
    Found 24-bit adder for signal <count[23]_GND_19_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <shift_vector>.
    Related source file is "/home/m1/ma/tp5/shift_vector.vhd".
    Found 32-bit register for signal <i>.
    Found 8-bit register for signal <temp>.
    Found 32-bit adder for signal <n0031> created at line 26.
    Found 32-bit subtractor for signal <i[31]_GND_20_o_sub_7_OUT<31:0>> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <shift_vector> synthesized.
RTL-Simplification CPUSTAT: 0.01 
RTL-BasicInf CPUSTAT: 0.11 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.01 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 24-bit adder                                          : 2
 28-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 38
 1-bit register                                        : 32
 24-bit register                                       : 2
 28-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 2
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 4
 2-bit comparator equal                                : 4
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 18
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Enable190>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <Enable190> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <moore>.
The following registers are absorbed into counter <SYNC_PROC.count>: 1 register on signal <SYNC_PROC.count>.
Unit <moore> synthesized (advanced).

Synthesizing (advanced) Unit <shift_vector>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <shift_vector> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 2
 3-bit adder                                           : 1
# Counters                                             : 4
 24-bit up counter                                     : 2
 28-bit up counter                                     : 1
 32-bit down counter                                   : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 4
 2-bit comparator equal                                : 4
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 18
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM/FSM_0> on signal <state[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 state0 | 000
 state1 | 001
 state2 | 010
 state3 | 011
 state4 | 100
--------------------
WARNING:Xst:2677 - Node <UE/q_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <UE/q_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <UE/q_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <UE/q_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <UE/q_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    output_0 in unit <moore>
    output_1 in unit <moore>
    output_2 in unit <moore>


Optimizing unit <toplevel> ...

Optimizing unit <moore> ...

Optimizing unit <btn_pulse> ...

Optimizing unit <shift_vector> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 154
 Flip-Flops                                            : 154

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : toplevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 498
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 110
#      LUT2                        : 27
#      LUT3                        : 11
#      LUT4                        : 12
#      LUT5                        : 6
#      LUT6                        : 26
#      MUXCY                       : 140
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 162
#      FD                          : 60
#      FDC                         : 19
#      FDE                         : 15
#      FDR                         : 29
#      FDRE                        : 28
#      FDS                         : 3
#      LD                          : 3
#      LDC                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             157  out of  18224     0%  
 Number of Slice LUTs:                  228  out of   9112     2%  
    Number used as Logic:               228  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    261
   Number with an unused Flip Flop:     104  out of    261    39%  
   Number with an unused LUT:            33  out of    261    12%  
   Number of fully used LUT-FF pairs:   124  out of    261    47%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 114   |
FSM/state_FSM_FFd1                 | NONE(FSM/output_3)     | 5     |
U4/U1/clk_4hz                      | BUFG                   | 40    |
N1                                 | NONE(FSM/output_0)     | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.115ns (Maximum Frequency: 195.511MHz)
   Minimum input arrival time before clock: 4.160ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.115ns (frequency: 195.511MHz)
  Total number of paths / destination ports: 9585 / 194
-------------------------------------------------------------------------
Delay:               5.115ns (Levels of Logic = 10)
  Source:            U4/U1/count_0 (FF)
  Destination:       U4/U1/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U4/U1/count_0 to U4/U1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  U4/U1/count_0 (U4/U1/count_0)
     INV:I->O              1   0.206   0.000  U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_lut<0>_INV_0 (U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<0> (U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<1> (U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<2> (U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<3> (U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<4> (U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.924  U4/U1/Madd_count[23]_GND_19_o_add_0_OUT_xor<5> (U4/U1/count[23]_GND_19_o_add_0_OUT<5>)
     LUT5:I0->O            2   0.203   0.845  U4/U1/count[23]_PWR_16_o_equal_2_o<23>4 (U4/U1/count[23]_PWR_16_o_equal_2_o<23>3)
     LUT6:I3->O           13   0.205   0.933  U4/U1/count[23]_PWR_16_o_equal_2_o<23>7 (U4/U1/count[23]_PWR_16_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  U4/U1/count_0_rstpot (U4/U1/count_0_rstpot)
     FD:D                      0.102          U4/U1/count_0
    ----------------------------------------
    Total                      5.115ns (1.796ns logic, 3.319ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U4/U1/clk_4hz'
  Clock period: 4.479ns (frequency: 223.250MHz)
  Total number of paths / destination ports: 1584 / 72
-------------------------------------------------------------------------
Delay:               4.479ns (Levels of Logic = 2)
  Source:            U4/U2/i_16 (FF)
  Destination:       U4/U2/i_0 (FF)
  Source Clock:      U4/U1/clk_4hz rising
  Destination Clock: U4/U1/clk_4hz rising

  Data Path: U4/U2/i_16 to U4/U2/i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  U4/U2/i_16 (U4/U2/i_16)
     LUT6:I0->O            1   0.203   0.924  U4/U2/GND_20_o_i[31]_equal_6_o<31>5 (U4/U2/GND_20_o_i[31]_equal_6_o<31>4)
     LUT6:I1->O           32   0.203   1.291  U4/U2/GND_20_o_i[31]_equal_6_o<31>7 (U4/U2/GND_20_o_i[31]_equal_6_o)
     FDR:R                     0.430          U4/U2/i_3
    ----------------------------------------
    Total                      4.479ns (1.283ns logic, 3.196ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Offset:              4.160ns (Levels of Logic = 4)
  Source:            sw<4> (PAD)
  Destination:       FSM/state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: sw<4> to FSM/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  sw_4_IBUF (sw_4_IBUF)
     LUT5:I0->O            1   0.203   0.580  FSM/switches[5]_button[3]_equal_29_o1 (FSM/switches[5]_button[3]_equal_29_o1)
     LUT6:I5->O            1   0.205   0.684  FSM/state_FSM_FFd2-In1_SW0 (N10)
     LUT6:I4->O            1   0.203   0.000  FSM/state_FSM_FFd2-In4 (FSM/state_FSM_FFd2-In)
     FD:D                      0.102          FSM/state_FSM_FFd2
    ----------------------------------------
    Total                      4.160ns (1.935ns logic, 2.225ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            FSM/led_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: FSM/led_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  FSM/led_7 (FSM/led_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock FSM/state_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U4/U1/clk_4hz  |         |         |    1.100|         |
clk            |         |         |    3.202|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock N1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U4/U1/clk_4hz  |         |         |    1.371|         |
clk            |         |         |    2.303|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/U1/clk_4hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U4/U1/clk_4hz  |    4.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
FSM/state_FSM_FFd1|         |    1.179|         |         |
U4/U1/clk_4hz     |    2.523|         |         |         |
clk               |    5.115|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.89 secs
 
--> 


Total memory usage is 366060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

