{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650481703337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650481703337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 23:38:23 2022 " "Processing started: Wed Apr 20 23:38:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650481703337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481703337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481703337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650481705162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650481705162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividerpart2_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividerpart2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DividerPart2_3 " "Found entity 1: DividerPart2_3" {  } { { "DividerPart2_3.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/DividerPart2_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650481711144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481711144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABRCKT " "Found entity 1: ABRCKT" {  } { { "UART.v" "" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650481711145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481711145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "D:/DLDLAB/Project1/Part3/DataPath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650481711147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481711147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/DLDLAB/Project1/Part3/Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650481711148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481711148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650481711149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481711149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ldEnEn UART.v(4) " "Verilog HDL Implicit Net warning at UART.v(4): created implicit net for \"ldEnEn\"" {  } { { "UART.v" "" { Text "D:/DLDLAB/Project1/Part3/UART.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650481711166 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out " "Converted elements in bus name \"out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[0\] out0 " "Converted element name(s) from \"out\[0\]\" to \"out0\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 120 616 896 137 "out\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[1\] out1 " "Converted element name(s) from \"out\[1\]\" to \"out1\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 136 616 896 153 "out\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[2\] out2 " "Converted element name(s) from \"out\[2\]\" to \"out2\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 152 616 896 169 "out\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[3\] out3 " "Converted element name(s) from \"out\[3\]\" to \"out3\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 168 616 896 185 "out\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4\] out4 " "Converted element name(s) from \"out\[4\]\" to \"out4\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 312 616 896 329 "out\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[5\] out5 " "Converted element name(s) from \"out\[5\]\" to \"out5\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 328 616 896 345 "out\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[6\] out6 " "Converted element name(s) from \"out\[6\]\" to \"out6\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 344 616 896 361 "out\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[7\] out7 " "Converted element name(s) from \"out\[7\]\" to \"out7\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 360 616 896 377 "out\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[7..0\] out7..0 " "Converted element name(s) from \"out\[7..0\]\" to \"out7..0\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650481711167 ""}  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 120 616 896 137 "out\[0\]" "" } { 136 616 896 153 "out\[1\]" "" } { 152 616 896 169 "out\[2\]" "" } { 168 616 896 185 "out\[3\]" "" } { 312 616 896 329 "out\[4\]" "" } { 328 616 896 345 "out\[5\]" "" } { 344 616 896 361 "out\[6\]" "" } { 360 616 896 377 "out\[7\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1650481711167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:Counter1 " "Elaborating entity \"74193\" for hierarchy \"74193:Counter1\"" {  } { { "Block2.bdf" "Counter1" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 96 896 1016 256 "Counter1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:Counter1 " "Elaborated megafunction instantiation \"74193:Counter1\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 96 896 1016 256 "Counter1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT ABRCKT:inst " "Elaborating entity \"ABRCKT\" for hierarchy \"ABRCKT:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 208 296 472 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ABRCKT:inst\|Controller:UARTController " "Elaborating entity \"Controller\" for hierarchy \"ABRCKT:inst\|Controller:UARTController\"" {  } { { "UART.v" "UARTController" { Text "D:/DLDLAB/Project1/Part3/UART.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath ABRCKT:inst\|DataPath:UARTDataPath " "Elaborating entity \"DataPath\" for hierarchy \"ABRCKT:inst\|DataPath:UARTDataPath\"" {  } { { "UART.v" "UARTDataPath" { Text "D:/DLDLAB/Project1/Part3/UART.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DataPath.v(10) " "Verilog HDL assignment warning at DataPath.v(10): truncated value with size 32 to match size of target (8)" {  } { { "DataPath.v" "" { Text "D:/DLDLAB/Project1/Part3/DataPath.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650481711202 "|ABRCKT|DataPath:UARTDataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:AND " "Elaborating entity \"7408\" for hierarchy \"7408:AND\"" {  } { { "Block2.bdf" "AND" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 24 792 856 64 "AND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:AND " "Elaborated megafunction instantiation \"7408:AND\"" {  } { { "Block2.bdf" "" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 24 792 856 64 "AND" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650481711225 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out1 out1 " "Net \"out1\", which fans out to \"out1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74193:Counter1\|QA " "Net is fed by \"74193:Counter1\|QA\"" {  } { { "74193.bdf" "QA" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 96 872 1048 112 "QA" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711259 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ABRCKT:inst\|out\[1\] " "Net is fed by \"ABRCKT:inst\|out\[1\]\"" {  } { { "UART.v" "out\[1\]" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711259 ""}  } { { "Block2.bdf" "out1" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 128 1048 1224 144 "out1  " "" } { 136 616 896 153 "out\[1\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650481711259 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out3 out3 " "Net \"out3\", which fans out to \"out3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74193:Counter1\|QC " "Net is fed by \"74193:Counter1\|QC\"" {  } { { "74193.bdf" "QC" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 576 872 1048 592 "QC" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711259 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ABRCKT:inst\|out\[3\] " "Net is fed by \"ABRCKT:inst\|out\[3\]\"" {  } { { "UART.v" "out\[3\]" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711259 ""}  } { { "Block2.bdf" "out3" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 160 1048 1224 176 "out3  " "" } { 168 616 896 185 "out\[3\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650481711259 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out2 out2 " "Net \"out2\", which fans out to \"out2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74193:Counter1\|QB " "Net is fed by \"74193:Counter1\|QB\"" {  } { { "74193.bdf" "QB" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 336 872 1048 352 "QB" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ABRCKT:inst\|out\[2\] " "Net is fed by \"ABRCKT:inst\|out\[2\]\"" {  } { { "UART.v" "out\[2\]" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""}  } { { "Block2.bdf" "out2" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 144 1048 1224 160 "out2  " "" } { 152 616 896 169 "out\[2\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650481711260 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out7 out7 " "Net \"out7\", which fans out to \"out7\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74193:Counter2\|QC " "Net is fed by \"74193:Counter2\|QC\"" {  } { { "74193.bdf" "QC" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 576 872 1048 592 "QC" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ABRCKT:inst\|out\[7\] " "Net is fed by \"ABRCKT:inst\|out\[7\]\"" {  } { { "UART.v" "out\[7\]" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""}  } { { "Block2.bdf" "out7" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 352 1048 1224 368 "out7  " "" } { 360 616 896 377 "out\[7\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650481711260 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out6 out6 " "Net \"out6\", which fans out to \"out6\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74193:Counter2\|QB " "Net is fed by \"74193:Counter2\|QB\"" {  } { { "74193.bdf" "QB" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 336 872 1048 352 "QB" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ABRCKT:inst\|out\[6\] " "Net is fed by \"ABRCKT:inst\|out\[6\]\"" {  } { { "UART.v" "out\[6\]" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""}  } { { "Block2.bdf" "out6" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 336 1048 1224 352 "out6  " "" } { 344 616 896 361 "out\[6\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650481711260 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out5 out5 " "Net \"out5\", which fans out to \"out5\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74193:Counter2\|QA " "Net is fed by \"74193:Counter2\|QA\"" {  } { { "74193.bdf" "QA" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 96 872 1048 112 "QA" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ABRCKT:inst\|out\[5\] " "Net is fed by \"ABRCKT:inst\|out\[5\]\"" {  } { { "UART.v" "out\[5\]" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""}  } { { "Block2.bdf" "out5" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 320 1048 1224 336 "out5  " "" } { 328 616 896 345 "out\[5\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650481711260 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out4 out4 " "Net \"out4\", which fans out to \"out4\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74193:Counter1\|QD " "Net is fed by \"74193:Counter1\|QD\"" {  } { { "74193.bdf" "QD" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 816 872 1048 832 "QD" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ABRCKT:inst\|out\[4\] " "Net is fed by \"ABRCKT:inst\|out\[4\]\"" {  } { { "UART.v" "out\[4\]" { Text "D:/DLDLAB/Project1/Part3/UART.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1650481711260 ""}  } { { "Block2.bdf" "out4" { Schematic "D:/DLDLAB/Project1/Part3/Block2.bdf" { { 176 1048 1224 192 "out4  " "" } { 312 616 896 329 "out\[4\]" "" } { 240 472 616 257 "out\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1650481711260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650481711312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 20 23:38:31 2022 " "Processing ended: Wed Apr 20 23:38:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650481711312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650481711312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650481711312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481711312 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650481711999 ""}
