Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 13 19:49:49 2021
| Host         : DESKTOP-UCL1PSP running 64-bit major release  (build 9200)
| Command      : report_utilization -file hnn_fpga_wrapper_utilization_placed.rpt -pb hnn_fpga_wrapper_utilization_placed.pb
| Design       : hnn_fpga_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10380 |     0 |    274080 |  3.79 |
|   LUT as Logic             | 10081 |     0 |    274080 |  3.68 |
|   LUT as Memory            |   299 |     0 |    144000 |  0.21 |
|     LUT as Distributed RAM |   112 |     0 |           |       |
|     LUT as Shift Register  |   187 |     0 |           |       |
| CLB Registers              |  9680 |     0 |    548160 |  1.77 |
|   Register as Flip Flop    |  9680 |     0 |    548160 |  1.77 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   477 |     0 |     34260 |  1.39 |
| F7 Muxes                   |   455 |     0 |    137040 |  0.33 |
| F8 Muxes                   |     8 |     0 |     68520 |  0.01 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 57    |          Yes |         Set |            - |
| 9419  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2232 |     0 |     34260 |  6.51 |
|   CLBL                                     |   999 |     0 |           |       |
|   CLBM                                     |  1233 |     0 |           |       |
| LUT as Logic                               | 10081 |     0 |    274080 |  3.68 |
|   using O5 output only                     |    86 |       |           |       |
|   using O6 output only                     |  8984 |       |           |       |
|   using O5 and O6                          |  1011 |       |           |       |
| LUT as Memory                              |   299 |     0 |    144000 |  0.21 |
|   LUT as Distributed RAM                   |   112 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   112 |       |           |       |
|   LUT as Shift Register                    |   187 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   158 |       |           |       |
|     using O5 and O6                        |    29 |       |           |       |
| CLB Registers                              |  9680 |     0 |    548160 |  1.77 |
|   Register driven from within the CLB      |  3115 |       |           |       |
|   Register driven from outside the CLB     |  6565 |       |           |       |
|     LUT in front of the register is unused |  3134 |       |           |       |
|     LUT in front of the register is used   |  3431 |       |           |       |
| Unique Control Sets                        |   246 |       |     68520 |  0.36 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |       912 |  0.22 |
|   RAMB36/FIFO*    |    2 |     0 |       912 |  0.22 |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |      1824 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   32 |     0 |      2520 |  1.27 |
|   DSP48E2 only |   32 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       404 |  0.25 |
|   BUFGCE             |    0 |     0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 9419 |            Register |
| LUT6     | 4005 |                 CLB |
| LUT3     | 3667 |                 CLB |
| LUT5     | 1564 |                 CLB |
| LUT2     |  832 |                 CLB |
| LUT4     |  829 |                 CLB |
| CARRY8   |  477 |                 CLB |
| MUXF7    |  455 |                 CLB |
| RAMD32   |  196 |                 CLB |
| LUT1     |  195 |                 CLB |
| SRL16E   |  146 |                 CLB |
| FDCE     |  138 |            Register |
| SRLC32E  |   70 |                 CLB |
| FDPE     |   66 |            Register |
| FDSE     |   57 |            Register |
| DSP48E2  |   32 |          Arithmetic |
| RAMS32   |   28 |                 CLB |
| MUXF8    |    8 |                 CLB |
| RAMB36E2 |    2 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| hnn_fpga_zynq_ultra_ps_e_0_0 |    1 |
| hnn_fpga_xbar_0              |    1 |
| hnn_fpga_rst_ps8_0_99M_0     |    1 |
| hnn_fpga_hnn_fpga_0_0        |    1 |
| hnn_fpga_auto_pc_1           |    1 |
| hnn_fpga_auto_pc_0           |    1 |
| hnn_fpga_auto_ds_1           |    1 |
| hnn_fpga_auto_ds_0           |    1 |
+------------------------------+------+


