@inproceedings{luebbers10_ersa,
address = {Las Vegas, NV, USA},
author = {L\"{u}bbers, Enno and Platzner, Marco and Plessl, Christian and Keller, Ariane and Plattner, Bernhard},
booktitle = {International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'10)},
publisher = {CSREA Press},
title = {{Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware}},
pages = {225--231},
year = {2010}
}


@article{allip,
 author = {Molinero-Fern\'{a}ndez, Pablo and McKeown, Nick and Zhang, Hui},
 title = {Is {IP} going to take over the world (of communications)?},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {33},
 number = {1},
 year = {2003},
 issn = {0146-4833},
 pages = {113--118},
 doi = {http://doi.acm.org/10.1145/774763.774781},
 publisher = {ACM},
 address = {New York, NY, USA},
 }


@article{rethinking,
 author = {Blumenthal, Marjory S. and Clark, David D.},
 title = {Rethinking the design of the Internet: the end-to-end arguments vs. the brave new world},
 journal = {ACM Trans. Internet Technol.},
 volume = {1},
 number = {1},
 year = {2001},
 issn = {1533-5399},
 pages = {70--109},
 doi = {http://doi.acm.org/10.1145/383034.383037},
 publisher = {ACM},
 address = {New York, NY, USA},
 }


@article{rba,
 author = {Braden, Robert and Faber, Ted and Handley, Mark},
 title = {From protocol stack to protocol heap: role-based architecture},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {33},
 number = {1},
 year = {2003},
 issn = {0146-4833},
 pages = {17--22},
 doi = {http://doi.acm.org/10.1145/774763.774765},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{FARA,
  author = "D. Clark and R. Braden and A. Falk and V. Pingali",
  title = "{FARA: Reorganizing the Addressing Architecture}",
  booktitle  = "{Proceedings of ACM SIGCOMM FDNA Workshop}",
  year = "2003",
  month = "August",
  note = "{Karlsruhe, Germany}"}

@inproceedings{Plutarch,
  author = "J. Crowcroft and S. Hand and R. Mortier and T. Roscoe and A. Warfield",
  title = "{Plutarch: an argument for network pluralism}",
  booktitle  = "{Proceedings of ACM SIGCOMM FDNA Workshop}",
  month = "August",
  year = "2003",
  note = "{Karlsruhe, Germany}"}

@inproceedings{TurfNet,
  author = "S. Schmid and L. Eggert and M. Brunner and J. Quittek",
  title = "{TurfNet: An Architecture for Dynamically Composable Networks}",
  booktitle  = "{Proceedings of WAC 2004}",
  month = "October",
  year = "2004",
  note = "{Berlin, Germany}"}

@article{i3,
 author = {I. Stoica and D. Adkins and S. Zhuang and S. Shenker and S. Surana},
 title = {Internet indirection infrastructure},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {32},
 number = {4},
 year = {2002},
 issn = {0146-4833},
 pages = {73--86},
 doi = {http://doi.acm.org/10.1145/964725.633033},
 publisher = {ACM},
 address = {New York, NY, USA},
 }
@INPROCEEDINGS{silo,
  title = {A Unified Software Architecture to Enable Cross-Layer Design in the Future Internet},
  author = {Baldine, I. and Vellala, M. and Anjing Wang and Rouskas, G. and Dutta, R. and Stevenson, D.},
  booktitle = {Computer Communications and Networks, 2007. {ICCCN} 2007. Proceedings of 16th International Conference on},
  pages = {26--32},
  address = {Honolulu, HI},
  abstract = {While research on cross-layer network optimization has been
       progressing, useful implementations have been lagging because
       the current Internet architecture does not accommodate cross-
       layering gracefully. As part of our FIND project, we propose a
       software architecture for the future Internet that is designed
       to accommodate such interactions. We present a conceptual
       overview as well as high level software design and an early
       prototype implementation, and point out the strengths of our
       architecture.},
  doi = {10.1109/ICCCN.2007.4317792},
  ISSN = {1095-2055},
}

@INPROCEEDINGS{Touch,
  title = {The {RNA} Metaprotocol},
  author = {Touch, J. D. and Pingali, V. K.},
  booktitle = {Computer Communications and Networks, 2008. {ICCCN} '08. Proceedings of 17th International Conference on},
  pages = {1--6},
  address = {St. Thomas, US Virgin Islands},
  abstract = {The recursive network architecture (RNA) explores the relationship of
       layering to protocol and network architecture. RNA examines the
       implications of using a single, tunable protocol, called a
       metaprotocol, for different layers of the protocol stack,
       reusing basic protocol operations across different protocol
       layers to avoid reimplementation. Its primary goal is to
       encourage cleaner cross-layer interaction, to support dynamic
       service composition, and to gain an understanding of how
       layering affects architecture. This paper provides a
       description of RNA and a recently completed initial prototype.
       The prototype extends the Click modular router with control
       capabilities including dynamic composition and discovery. These
       capabilities are used to demonstrate simple but flexible stacks
       of instances of a metaprotocol that are customizable at
       runtime.},
  doi = {10.1109/ICCCN.2008.ECP.46},
  ISSN = {1095-2055},
}

@misc{netgraph,
  title = "{All About Netgraph}",
  note = "{\url{http://people.freebsd.org/~julian/netgraph.html} (Aug 10)}"}

@misc{lana,
  title = "{Lightweight Autonomic Network Architecture}",
  note = "{\url{http://repo.or.cz/w/ana-net.git} (Jul 11)}"}


@article{openflow,
 author = {McKeown, Nick and Anderson, Tom and Balakrishnan, Hari and Parulkar, Guru and Peterson, Larry and Rexford, Jennifer and Shenker, Scott and Turner, Jonathan},
 title = {OpenFlow: enabling innovation in campus networks},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {38},
 issue = {2},
 month = {March},
 year = {2008},
 issn = {0146-4833},
 pages = {69--74},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1355734.1355746},
 doi = {http://doi.acm.org/10.1145/1355734.1355746},
 acmid = {1355746},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {ethernet switch, flow-based, virtualization},
} 



@misc{invea,
  title = "{High-Speed Networking and FPGA Solutions}",
  note = "{\url{http://www.invea-tech.com/products-and-services/overview} (Jun 10)}"}


@inproceedings{tessier,
 author = {Unnikrishnan, Deepak and Vadlamani, Ramakrishna and Liao, Yong and Dwaraki, Abhishek and Crenne, J\'{e}r\'{e}mie and Gao, Lixin and Tessier, Russell},
 title = {Scalable network virtualization using {FPGAs}},
 booktitle = {FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays},
 year = {2010},
 isbn = {978-1-60558-911-4},
 pages = {219--228},
 location = {Monterey, California, USA},
 doi = {http://doi.acm.org/10.1145/1723112.1723150},
 publisher = {ACM},
 address = {New York, NY, USA},
 }
@inproceedings{netfpga,
 author = {Lockwood, John W. and McKeown, Nick and Watson, Greg and Gibb, Glen and Hartke, Paul and Naous, Jad and Raghuraman, Ramanan and Luo, Jianying},
 title = {{NetFPGA}--An Open Platform for Gigabit-Rate Network Switching and Routing},
 booktitle = {MSE '07: Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education},
 year = {2007},
 isbn = {0-7695-2849-X},
 pages = {160--161},
 doi = {http://dx.doi.org/10.1109/MSE.2007.69},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }



@INPROCEEDINGS{huffman,
  title = {A Method for the Construction of Minimum-Redundancy Codes},
  author = {Huffman, D.A.},
  booktitle = {Proceedings of the I.R.E.},
  year = {1952},
  pages = {1098â€“1102},
}

@article{1535024,
 author = {Hasan, Muhammad Z. and Sotirios, Sotirios G.},
 title = {Customized kernel execution on reconfigurable hardware for embedded applications},
 journal = {Microprocess. Microsyst.},
 volume = {33},
 number = {3},
 year = {2009},
 issn = {0141-9331},
 pages = {211--220},
 doi = {http://dx.doi.org/10.1016/j.micpro.2008.12.003},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 }

@inproceedings{774831,
 author = {Noguera, Juanjo and Badia, Rosa M.},
 title = {Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures},
 booktitle = {CODES '02: Proceedings of the tenth international symposium on Hardware/software codesign},
 year = {2002},
 isbn = {1-58113-542-4},
 pages = {205--210},
 location = {Estes Park, Colorado},
 doi = {http://doi.acm.org/10.1145/774789.774831},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{1450108,
 author = {Huang, Chen and Vahid, Frank},
 title = {Dynamic coprocessor management for {FPGA}-enhanced compute platforms},
 booktitle = {CASES '08: Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems},
 year = {2008},
 isbn = {978-1-60558-469-0},
 pages = {71--78},
 location = {Atlanta, GA, USA},
 doi = {http://doi.acm.org/10.1145/1450095.1450108},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{1046238,
 author = {Fu, W. Fu and Compton, K.},
 title = {An execution environment for reconfigurable computing (abstract only)},
 booktitle = {FPGA '05: Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays},
 year = {2005},
 isbn = {1-59593-029-9},
 pages = {267--267},
 location = {Monterey, California, USA},
 doi = {http://doi.acm.org/10.1145/1046192.1046238},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@article{1375949,
 author = {Nollet, Vincent and Avasare, Prabhat and Eeckhaut, Hendrik and Verkest, Diederik and Corporaal, Henk},
 title = {Run-time management of a {MPSoC} containing {FPGA} fabric tiles},
 journal = {IEEE Trans. Very Large Scale Integr. Syst.},
 volume = {16},
 number = {1},
 year = {2008},
 issn = {1063-8210},
 pages = {24--33},
 doi = {http://dx.doi.org/10.1109/TVLSI.2007.912097},
 publisher = {IEEE Educational Activities Department},
 address = {Piscataway, NJ, USA},
 }

@ARTICLE{Vahid97extendingthe,
    author = {Frank Vahid and Thuy Dm Le},
    title = { Extending the Kernighan/Lin Heuristic for Hardware and . . . },
    journal = {JOURNAL OF DESIGN AUTOMATION OF EMBEDDED SYSTEMS, KLUWER},
    year = {1997},
    volume = {2},
    pages = {237--261},
}



@ARTICLE{ANAJournal,
author={Bouabene, G. and Jelger, C. and Tschudin, C. and Schmid, S. and Keller, A. and May, M.},
journal={Selected Areas in Communications, IEEE Journal on}, title={The autonomic network architecture ({ANA})},
year={2010},
month={Jan. },
volume={28},
number={1},
pages={4 -14},
keywords={Internet technology;autonomic communication principles;autonomic network architecture;autonomous formation;continously changing environment;core requirement;diverse networking protocols;diverse networking styles;generic abstractions;host clean slate network designs;information dispatch points;networking environment run time;node parametrization networks;protocols sense;structured framework;support network heterogeneity;fault tolerant computing;protocols;},
doi={10.1109/JSAC.2010.100102},
ISSN={0733-8716},}

@misc{Raj,
  title = "{Architectures for the Future Networks and the Next Generation Internet: A Survey}",
  author = "{Subharthi Paul, Jianli Pan and Raj Jain}",
  year = "{2009}",
  note = "{\url{http://www.cse.wustl.edu/~jain/papers/i3survey.htm} (Oct 09)}"}

@misc{netfpgause,
  title = "{NetFPGA - Project Table}",
  note = "{\url{http://netfpga.org/foswiki/bin/view/NetFPGA/OneGig/ProjectTable} (Oct 09)}"}


@misc{ANAweb,
  title = "{Autonomic Network Architecture - EU Project (2006-2009)}",
  note = "{\url{http://www.ana-project.org} (Oct 09)}"}

@article{selnet,
 author = {Tschudin, Christian and Gold, Richard},
 title = {Network pointers},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {33},
 number = {1},
 year = {2003},
 issn = {0146-4833},
 pages = {23--28},
 doi = {http://doi.acm.org/10.1145/774763.774766},
 publisher = {ACM},
 address = {New York, NY, USA},
 }


@article{click,
 author = {E. Kohler and R. Morris and B. Chen and J. Jannotti and M. Kaashoek},
 title = {The Click Modular Router},
 journal = {ACM Trans. Comput. Syst.},
 volume = {18},
 number = {3},
 year = {2000},
 issn = {0734-2071},
 pages = {263--297},
 doi = {http://doi.acm.org/10.1145/354871.354874},
 publisher = {ACM},
 address = {New York, NY, USA},
 }


@INPROCEEDINGS{icccn08,
  title = {A System Architecture for Evolving Protocol Stacks (Invited Paper)},
  author = {Keller, A. and Hossmann, T. and May, M. and Bouabene, G. and Jelger, C. and Tschudin, C.},
  booktitle = {Computer Communications and Networks, 2008. {ICCCN} '08. Proceedings of 17th International Conference on},
  year = {2008},
  pages = {1--7},
  month = aug,
  keywords = {Internet, application program interfaces, protocols},
  doi = {10.1109/ICCCN.2008.ECP.44},
  ISSN = {1095-2055},
}

@INPROCEEDINGS{cfi08,
  title = {Implementing the Future Internet: A Case Study of Service Discovery using Pub/Sub in the ANA Framework},
  author = {Hossmann, T. and Keller, A. and May, M.},
  booktitle = {International Conference on Future Internet Technologies (CFI08), Seoul, Korea},
  year = {2008},
  month = jun,
}

@Article{jsac,
  title = {The Autonomic Network Architecture ({ANA})},
  author = {Bouabene, G. and Jelger, C. and Tschudin, C. and Schmid, S. and Keller, A. and May, M.},
  journal = {JSAC special issue in Autonomic Communications},
  note = {under submission},
}

@Article{FPX,
        author = {Braun, Florian and Lockwood, John and Waldvogel, Marcel},
        title = {Protocol wrappers for layered network packet processing in reconfigurable hardware},
        journal = {IEEE Micro},
        volume = {22},
        pages = {66-74},
        year = {2002},
}


@misc{xilinx,
  title = "{Xilinx Virtex-5 Platform {FPGAs}}",
  note = "{\url{http://www.xilinx.com/products/virtex5/index.htm} (Apr 09)}"}


@INPROCEEDINGS{CoNoChi,
  title = {Applying Partial Reconfiguration to Networks-On-Chips},
  author = {Pionteck, T. and Koch, R. and Albrecht, C.},
  booktitle = {Field Programmable Logic and Applications, 2006. {FPL} '06. International Conference on},
  year = {2006},
  pages = {1--6},
  month = aug,
  abstract = {This paper presents CoNoChi, an adaptable network-on-chip for
       dynamically reconfigurable hardware designs. CoNoChi is
       designed for taking advantage of the partial dynamic
       reconfiguration capabilities of modern FPGAs and applies this
       feature to adapt the network structure to the location, number
       and size of currently configured hardware modules. The network
       consists of the minimal number of switches required. Switches
       can be added or removed from the network by a global control
       instance at runtime. Compared to common fixed network-on-chip
       structures, the CoNoChi architecture reduces the area
       requirements and latency of the network and eases the online
       placement of hardware modules. Two variants of CoNoChi are
       presented: one is based on a homogeneous hardware structure
       that is dynamically reconfigurable on logic block level, and
       the other one is adapted to the limited partial reconfiguration
       capabilities of Xilinx Virtex-II (Pro) FPGAs},
  keywords = {field programmable gate arrays, logic design, network-on-chip,
       reconfigurable architectures},
  doi = {10.1109/FPL.2006.311208},
}

@INPROCEEDINGS{reconet,
  title = {ReCoNet: modeling and implementation of fault tolerant distributed reconfigurable hardware},
  author = {Haubelt, C. and Koch, D. and Teich, J.},
  booktitle = {Integrated Circuits and Systems Design, 2003. {SBCCI} 2003. Proceedings. 16th Symposium on},
  year = {2003},
  pages = {343--348},
  month = sep,
  abstract = {Recent research was mainly focused on the OS support for a single
       reconfigurable chip. This paper presents a general approach to
       manage fault tolerant distributed reconfigurable hardware. In
       order to run such a system, three basic tasks must be
       implemented: (i) rerouting to compensate line errors, (ii)
       rebinding to compensate node failures, and (iii) hardware
       reconfiguration to allow the optimization of these systems
       during runtime. This paper proposes first ideas and solutions
       of these management functions. Furthermore, a prototype
       implementation consisting of four fully connected FPGAs is
       presented.},
  keywords = {fault tolerant computing, field programmable gate arrays,
       multiprocessing systems, multiprocessor interconnection
       networks, network topology, optimisation, reconfigurable
       architectures},
}

@INPROCEEDINGS{DynaCore,
  title = {Dyna{CORE} - A Dynamically Reconfigurable Coprocessor Architecture for Network Processors},
  author = {Albrecht, C. and Foag, J. and Koch, R. and Maehle, E.},
  booktitle = {Parallel, Distributed, and Network-Based Processing, 2006. {PDP} 2006. 14th Euromicro International Conference on},
  year = {2006},
  pages = {101--108},
  month = feb,
  abstract = {Network processors are special purpose processors, tailored to the
       needs of packet processing in internet routers. Network
       processors are, in general, freely programmable devices.
       However, their performance in payload processing relies on
       specific tasks to be accelerated by fixed purpose coprocessors
       which are integrated into the device. As a solution to overcome
       the restrictions of flexibility, a dynamically adaptable
       coprocessor based on dynamically and partially reconfigurable
       logic (DynaCORE) is proposed.},
  doi = {10.1109/PDP.2006.30},
  ISSN = {1066-6192},
}

@InProceedings{kachris,
        Address = {New York, NY, USA},
        BookTitle = {SBCCI {'}07: Proceedings of the 20th annual conference on Integrated circuits and systems design},
        Doi = {http://doi.acm.org/10.1145/1284480.1284529},
        Isbn = {978-1-59593-816-9},
        Location = {Copacabana, Rio de Janeiro},
        Publisher = {ACM},
        author = {Kachris, C. and Vassiliadis, S.},
        title = {A reconfigurable platform for multi-service edge routers},
        pages = {165-170},
        year = {2007},
        tags = "system"
}
@inproceedings{wolf,
        Author = {Wu, Q. and Wolf, T.},
        Booktitle = {ANCS},
        Keywords = {networkprocessor},
        Pages = {69-78},
        Title = {On runtime management in multi-core packet processing systems},
        Year = {2008},
}

@article{xKernel,
 author = {Norman C. Hutchinson and Larry L. Peterson},
 title = {The {X-Kernel}: An Architecture for Implementing Network Protocols},
 journal = {IEEE Trans. Softw. Eng.},
 volume = {17},
 number = {1},
 year = {1991},
 issn = {0098-5589},
 pages = {64--76},
 doi = {http://dx.doi.org/10.1109/32.67579},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 }


@ARTICLE{Zitterbart,
  title = {A model for flexible high-performance communication subsystems},
  author = {Zitterbart, M. and Stiller, B. and Tantawy, A. N.},
  journal = {{IEEE} Journal on Selected Areas in Communications},
  year = {1993},
  volume = {11},
  number = {4},
  pages = {507--518},
  month = may,
  abstract = {A function-based communication model that allows applications to
       request individually tailored services from the communication
       subsystem is presented. Based on service requirements and
       available resources, suitable protocol machines are configured
       to serve the application. This configuration is done using a
       proper combination of functional modules. The concept of
       layering is therefore abandoned for both flexibility and
       efficiency reasons},
  keywords = {computer networks, protocols},
  doi = {10.1109/49.221198},
  ISSN = {0733-8716},
}


@inproceedings{horus,
 author = {Robbert van Renesse and Kenneth P. Birman and Roy Friedman and Mark Hayden and David A. Karr},
 title = {A framework for protocol composition in Horus},
 booktitle = {PODC '95: Proceedings of the fourteenth annual ACM symposium on PODC},
 year = {1995},
 isbn = {0-89791-710-3},
 pages = {80--89},
 location = {Ottowa, Ontario, Canada},
 doi = {http://doi.acm.org/10.1145/224964.224974},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@article{ash,
 author = {Deborah A. Wallach and Dawson R. Engler and M. Frans Kaashoek},
 title = {{ASHs}: Application-specific handlers for high-performance messaging},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {26},
 number = {4},
 year = {1996},
 issn = {0146-4833},
 pages = {40--52},
 doi = {http://doi.acm.org/10.1145/248157.248161},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@article{booster,
 author = {D. Feldmeier and A. McAuley and J. Smith and D. Bakin and W. Marcus and
    T. Raleigh},
 title = {Protocol boosters},
 journal = {Special Issue on Protocol Architectures for 21st Century
    Applications},
 volume = {16},
 number = {3},
 year = {1998},
 pages = {437--444},
 doi = {citeseer.ist.psu.edu/feldmeier98protocol.html},
 publisher = {IEEE},
 }

@INPROCEEDINGS{Lara,
  title = {Component-based active network architecture},
  author = {Schmid, S. and Finney, J. and Scott, A. C. and Shepherd, W. D.},
  booktitle = {Computers and Communications, 2001. Proceedings. Sixth {IEEE} Symposium on},
  year = {2001},
  pages = {114--121},
  address = {Hammamet, Tunisia},
  doi = {10.1109/ISCC.2001.935363},
}

@INPROCEEDINGS{DaCapo,
  title = {Modules as building blocks for protocol configuration},
  author = {Plagemann, T. and Vogt, M. and Plattner, B. and Walter, T.},
  booktitle = {Network Protocols, 1993. Proceedings., 1993 International Conference on},
  year = {1993},
  pages = {106--113},
  address = {San Francisco, CA, USA},
  month = oct,
  abstract = {Da CaPo provides an environment for the dynamic configuration of
       protocols. Configuration is done with respect to application
       requirements, properties of the offered network services, and
       the available resources in the end systems. The goal of the
       configuration is to provide a service with minimal necessary
       functionality for each request, i.e., to diminish protocol
       complexity and so to increase protocol performance. Modules
       serve as basic building blocks for the protocol configuration.
       Common software engineering principles like encapsulation and
       information hiding as well as a unified module interface allow
       the unconstrained configuration of modules to protocols. The Da
       CaPo runtime environment links modules to protocols in one UNIX
       process and realizes an efficient data transport inside the end
       systems because performance reducing operations like data
       copying or process switches are minimized},
  doi = {10.1109/ICNP.1993.340927},
}

@INPROCEEDINGS{Vogt93arun-time,
    author = {Martin Vogt and Bernhard Plattner and Thomas Plagemann and Thomas Walter},
    title = {A Run-time Environment for Da CaPo},
    booktitle = {Proceedings of INET'93, International Networking Conference Internet Society},
    year = {1993},
    pages = {106--113}
}


@ARTICLE{ANN,
    author = {Dan Decasper and Guru Parulkar and Sumi Choi and John Dehart and Tilman Wolf and Bernhard Plattner},
    title = {A Scalable, High Performance Active Network Node},
    journal = {IEEE Network},
    year = {1998},
    volume = {13},
    pages = {8--19}
}

@INPROCEEDINGS{wugr,
    author = {Sumi Choi Dan and Dan Decasper and John Dehart and Ralph Keller and John Lockwood and Jonathan Turner and Tilman Wolf},
    title = {Design of a Flexible Open Platform for High Performance Active Networks},
    booktitle = {in Allerton Conference},
    year = {1999}
}


@misc{PromethOS,
  author = "R. Keller and L. Ruf and A. Guindehi and B. Plattner",
  title = "PromethOS: A dynamically extensible router architecture for active networks",
  text = "R.Keller, L.Ruf, A.Guindehi, and B.Plattner. PromethOS: A dynamically extensible
    router architecture for active networks. In Proc. of IWAN 2002, Zurich,
    Switzerland, December 2002. Springer.",
  year = "2002",
  url = "citeseer.ist.psu.edu/keller02promethos.html" }

@INPROCEEDINGS{Chameleon,
    author = {Matthias Bossardt and Roman Hoog Antink and Andreas Moser and Bernhard Plattner},
    title = {Chameleon: Realizing Automatic Service Composition for Extensible Active Routers},
    booktitle = {In Proceedings of the Fifth Annual International Working Conference on Active Networks, (IWAN 2003), number 2982 in Lecture Notes in Computer Science},
    year = {2003},
    pages = {163--177},
    publisher = {Springer Verlag}
}

@InProceedings{Pionteck2008,
	Abstract = {This paper gives a survey of communication architectures which allow for dynamically exchangeable hardware modules. Four different architectures are compared in terms of reconfiguration capabilities, performance, flexibility and hardware requirements. A set of parameters for the classification of the different communication architectures is presented and the pro and cons of each architecture are elaborated. The analysis takes a minimal communication system for connecting four hardware modules as a common basis for the comparison of the diverse data given in the papers on the different architectures.},
	BookTitle = {Parallel and Distributed Processing Symposium, 2007. IPDPS 2007. IEEE International},
	Doi = {10.1109/IPDPS.2007.370364},
	Keywords = {field programmable gate arrays, logic design, reconfigurable architectures},
	Month = {mar},
	author = {Pionteck, T. and Albrecht, C. and Koch, R. and Maehle, E. and Hubner, M. and Becker, J.},
	title = {Communication Architectures for Dynamically Reconfigurable FPGA Designs},
	pages = {1-8},
	year = {2007},
	tags = "NoC"
}

@InProceedings{Moller2006,
	Abstract = {A modern SoC design comprises dozens of dedicated IP cores for specialized tasks and processors for general-purpose tasks. Flexibility is the key feature of processors, since it is easy to modify their tasks behavior at runtime. However, most current SoCs have no capability to modify the hardware behavior or structure after system fabrication. On the other hand, to cope with current SoC internal communication complexity, suggestions to employ networks-on-chip (NoCs) are becoming widespread. This paper proposes to extend the inherent software flexibility to hard IP cores in SoCs using NoCs as the main internal communication resource. This is achieved by making IP cores reconfigurable. The paper advances two main contributions: first, a straightforward design flow for SoCs with reconfigurable IP cores; second, the proposition of a NoC, named Artemis, supporting IP core reconfiguration},
	BookTitle = {Field Programmable Logic and Applications, 2006. FPL {'}06. International Conference on},
	Doi = {10.1109/FPL.2006.311329},
	Keywords = {hardware-software codesign, network synthesis, network-on-chip, reconfigurable architectures},
	Month = {aug},
	author = {Moller, L. and Grehs, I. and Calazans, N. and Moraes, F.},
	title = {Reconfigurable Systems Enabled by a Network-on-Chip},
	pages = {1-4},
	year = {2006},
	tags = "NoC"
}

@InProceedings{Huebner2004,
	Abstract = {Current trends show that in future it will be essential that various kinds of applications are running on one chip. These require an efficient and flexible network on chip which is able to adapt to the demands of supported modules. This makes it necessary to think about what kind of network on chip will meet these requirements. This paper describes an approach for a reconfigurable network on chip which allows adapting the performance and topology at run-time to the demand of the application running on Xilinx FPGA.},
	BookTitle = {Field Programmable Logic and Application},
	Doi = {10.1007/b99787},
	Isbn = {978-3-540-22989-6},
	Issn = {0302-9743 (Print) 1611-3349 (Online)},
	Publisher = {Springer Berlin / Heidelberg},
	Series = {Lecture Notes in Computer Science},
	Subject_collection = {Computer Science},
	Url = {http://www.springerlink.com/content/u1cc015rlrw09dh3/},
	author = {Huebner, M. and Ullmann, M. and Braun, L. and Klausmann, A. and Becker, J.},
	title = {Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems},
	volume = {3203/2004},
	pages = {1037-1041},
	year = {2004},
	tags = "NoC"
}

@Article{Bazargan2000,
	Abstract = {This article presents fast online placement methods for dynamically reconfigurable systems, as well as offline 3D placement algorithms for statically reconfigurable architectures},
	Doi = {10.1109/54.825678},
	Issn = {0740-7475},
	Keywords = {reconfigurable architectures},
	Month = {jan/mar},
	author = {Bazargan, K. and Kastner, R. and Sarrafzadeh, M.},
	title = {Fast template placement for reconfigurable computing systems},
	journal = {IEEE Design \& Test of Computers},
	volume = {17},
	number = {1},
	pages = {68-83},
	year = {2000},
	tags = "placement"
}

@InProceedings{Cui2007,
	Abstract = {Partially runtime-reconfigurable (PRTR) FPGAs allow hardware tasks to be placed and removed dynamically at runtime. We present an efficient algorithm for finding the complete set of maximal empty rectangles on a 2D PRTR FPGA, which is useful for online placement and scheduling of HW tasks. The algorithm is incremental and only updates the local region affected by each task addition or removal event. We use simulation experiments to evaluate its performance and compare to related work},
	BookTitle = {Design, Automation \& Test in Europe Conference \& Exhibition, 2007. DATE {'}07},
	Doi = {10.1109/DATE.2007.364579},
	Keywords = {field programmable gate arrays, logic CAD, reconfigurable architectures},
	Month = {apr},
	author = {Cui, Jin and Deng, Qingxu and He, Xiuqiang and Gu, Zonghua},
	title = {An Efficient Algorithm for Online Management of 2D Area of Partially Reconfigurable FPGAs},
	pages = {1-6},
	year = {2007},
	tags = "placement"
}

@Article{1244512,
	Address = {Tarrytown, NY, USA},
	Doi = {http://dx.doi.org/10.1016/j.compeleceng.2007.02.005},
	Issn = {0045-7906},
	Publisher = {Pergamon Press, Inc.},
	author = {Mtibaa, Abdellatif and Ouni, Bouraoui and Abid, Mohamed},
	title = {An efficient list scheduling algorithm for time placement problem},
	journal = {Comput. Electr. Eng.},
	volume = {33},
	number = {4},
	pages = {285-298},
	year = {2007},
	tags = "placement"
}

@Article{1244513,
	Address = {Tarrytown, NY, USA},
	Doi = {http://dx.doi.org/10.1016/j.compeleceng.2007.02.006},
	Issn = {0045-7906},
	Publisher = {Pergamon Press, Inc.},
	author = {Hollstein, Thomas and Glesner, Manfred},
	title = {Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms},
	journal = {Comput. Electr. Eng.},
	volume = {33},
	number = {4},
	pages = {310-319},
	year = {2007},
	tags = "NoC, hw/sw"
}

@Article{1322031,
	Address = {Amsterdam, The Netherlands, The Netherlands},
	Doi = {http://dx.doi.org/10.1016/j.vlsi.2007.08.001},
	Issn = {0167-9260},
	Publisher = {Elsevier Science Publishers B. V.},
	author = {Tabero, Jes{\'{u}}s and Septi{\'{e}}n, Julio and Mecha, Hortensia and Mozos, Daniel},
	title = {Allocation heuristics and defragmentation measures for reconfigurable systems management},
	journal = {Integr. VLSI J.},
	volume = {41},
	number = {2},
	pages = {281-296},
	year = {2008},
	tags = "placement"
}

@InProceedings{503076,
	Address = {New York, NY, USA},
	BookTitle = {FPGA {'}02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays},
	Doi = {http://doi.acm.org/10.1145/503048.503076},
	Isbn = {1-58113-452-5},
	Location = {Monterey, California, USA},
	Publisher = {ACM},
	author = {Li, Zhiyuan and Hauck, Scott},
	title = {Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation},
	pages = {187-195},
	year = {2002},
	tags = "reconf_process"
}

@Article{Resano2005,
	Abstract = {Dynamic reconfiguration has been a technology solution in search of the right problem to solve. Effective use of the technology requires new programming and task management models. This article describes an approach to dynamic reconfiguration that reduces reconfiguration latency to the point where dynamic multimedia applications can now exploit such platforms.},
	Doi = {10.1109/MDT.2005.100},
	Issn = {0740-7475},
	Keywords = {field programmable gate arrays, processor scheduling, reconfigurable architectures},
	Month = {sep/oct},
	author = {Resano, J. and Mozos, D. and Verkest, D. and Catthoor, F.},
	title = {A reconfigurable manager for dynamically reconfigurable hardware},
	journal = {IEEE Design \& Test of Computers},
	volume = {22},
	number = {5},
	pages = {452-460},
	year = {2005},
	tags = "reconf_process"
}

@Article{766394,
	Address = {Piscataway, NJ, USA},
	Doi = {http://dx.doi.org/10.1109/TVLSI.2002.801575},
	Issn = {1063-8210},
	Publisher = {IEEE Educational Activities Department},
	author = {Noguera, Juanjo and Badia, Rosa M.},
	title = {HW/SW codesign techniques for dynamically reconfigurable architectures},
	journal = {IEEE Trans. Very Large Scale Integr. Syst.},
	volume = {10},
	number = {4},
	pages = {399-415},
	year = {2002},
	tags = "hw/sw"
}

@InProceedings{Koester2005,
	Abstract = {The concept of partial reconfiguration offers the possibility to dynamically place and remove hardware tasks on reconfigurable architectures, like FPGAs. Common placement algorithms, e.g. Best Fit, are designed for homogeneous architectures, since they do not consider any placement constraints of the hardware tasks. Due to the integration of, e.g., dedicated memory, current FPGAs are heterogeneous reconfigurable architectures. In this paper we introduce two heterogeneous placement algorithms, which are able to deal with the constraints of the hardware tasks. Both algorithms are compared to the Best Fit algorithm by using a simulation framework for partially configurable architectures. We propose concepts of an efficient hardware realization of our placement approach with Xilinx Virtex-II FPGAs. Moreover, we present a task placement mechanism to change the position of a hardware task on the FPGA by manipulating the configuration data of the task},
	BookTitle = {Field-Programmable Technology, 2005. Proceedings. 2005 IEEE International Conference on},
	Doi = {10.1109/FPT.2005.1568523},
	Keywords = {field programmable gate arrays, logic design, reconfigurable architectures},
	Month = {dec},
	author = {Koester, M. and Porrmann, M. and Kalte, H.},
	title = {Task placement for heterogeneous reconfigurable architectures},
	pages = {43-50},
	year = {2005},
	tags = "placement"
}

@InProceedings{hni1686,
	Address = {Las Vegas, Nevada, USA},
	BookTitle = {Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA {'}04)},
	Editor = {Plaks, Toomas},
	Month = {21 - 24 jun},
	Publisher = {CSREA Press},
	author = {Kalte, Heiko and K{\"{o}}ster, Markus and Kettelhoit, Boris and Porrmann, Mario and R{\"{u}}ckert, Ulrich},
	title = {A Comparative Study on System Approaches for Partially Reconfigurable Architectures},
	pages = {70-76},
	year = {2004},
	tags = "placement"
}

@InProceedings{968304,
	Address = {New York, NY, USA},
	BookTitle = {FPGA {'}04: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays},
	Doi = {http://doi.acm.org/10.1145/968280.968304},
	Isbn = {1-58113-829-6},
	Location = {Monterey, California, USA},
	Publisher = {ACM},
	author = {Guo, Zhi and Najjar, Walid and Vahid, Frank and Vissers, Kees},
	title = {A quantitative analysis of the speedup factors of FPGAs over processors},
	pages = {162-170},
	year = {2004},
	tags = "performance_evaluation"
}

@phdthesis{Walder05,
	address = {Zurich},
	note = {Diss., Technische Wissenschaften, Eidgen{\"{o}}ssische Technische Hochschule ETH Z{\"{u}}rich, Nr. 15955, 2005 },
	school = {Institut f{\"{u}}r Technische Informatik und Kommunikationsnetze TIK, Eidgen{\"{o}}ssische Technische Hochschule ETH Z{\"{u}}rich },
	author = {Walder, Herbert H.},
	title = {Operating system design for partially reconfigurable logic devices },
	year = {2005},
	tags = "hwos"
}

@InProceedings{Walder03reconfigurablehardware,
	BookTitle = {In Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA},
	Publisher = {CSREA Press},
	author = {Walder, Herbert and Platzner, Marco},
	title = {Reconfigurable hardware operating systems: From design concepts to realizations},
	pages = {284-287},
	year = {2003},
	tags = "hwos"
}

@InProceedings{Walder2004,
	Abstract = {We present a runtime environment that partially reconfigures and executes hardware tasks on Xilinx Virtex. To that end, the FPGAs reconfigurable surface is split into a varying number of variable-sized vertical task slots that can accommodate the hardware tasks. A bus-based communication infrastructure allows for task communication and I/O. We discuss the design of the runtime system and its prototype implementation on an reconfigurable board architecture that was specifically tailored to reconfigurable hardware operating system research.s reconfigurable surface is split into a varying number of variable-sized vertical task slots that can accommodate the hardware tasks. A bus-based communication infrastructure allows for task communication and I/O. We discuss the design of the runtime system and its prototype implementation on an reconfigurable board architecture that was specifically tailored to reconfigurable hardware operating system research.},
	BookTitle = {Field Programmable Logic and Application},
	Doi = {10.1007/b99787},
	Isbn = {978-3-540-22989-6},
	Issn = {0302-9743 (Print) 1611-3349 (Online)},
	Publisher = {Springer Berlin / Heidelberg},
	Series = {Lecture Notes in Computer Science},
	Subject_collection = {Computer Science},
	Url = {http://www.springerlink.com/content/qj1c1m6tybvpbduu/},
	author = {Walder, Herbert and Platzner, Marco},
	title = {A Runtime Environment for Reconfigurable Hardware Operating Systems},
	volume = {3203/2004},
	pages = {831-835},
	year = {2004},
	tags = "hwos"
}

@InProceedings{Wigley01thedevelopment,
	BookTitle = {In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM). IEEE CS},
	Publisher = {Press},
	author = {Wigley, Grant and Kearney, David},
	title = {The Development of an Operating System for Reconfigurable Computing},
	year = {2001},
	tags = "hwos"
}

@inproceedings{Wigley02,
	address = {Las Vegas, NV, USA,},
	booktitle = {Proceedings of the International Conference Engineering of Reconfigurable Systems and Algorithms (ERSA)},
	author = {G. Wigley, D. Kearney},
	title = {Research issues in operating systems for reconfigurable computing},
	pages = {10-16},
	year = {2002},
	tags = "hwos"
}

@Article{Majer2007,
	Abstract = {Computer architects have been studying the dynamically reconfigurable computer (Schaumont, Verbauwhede, Keutzer, and Sarrafzadeh, A Quick Safari through the Reconfiguration Jungle, inProc. of the 38th Design Automation Conference, Las Vegas, pp. 127177, 2001) for a number of years. New capabilities such as on-demand computing power, self-adaptiveness and self-optimization capabilities by restructuring the hardware on the fly at run-time is seen as a driving technology factor for current research initiatives such as autonomic (Kephart and Chess,Computer,36:4152, 2003; IBM Autonomic Computing Initiative, (http://www.research.ibm.com/autonomic/)) and organic computing (M{\~{A}}{$\frac{1}{4}$}ller-Schloer, von der Malsburg, and W{\~{A}}{$\frac{1}{4}$}rtz,Inform.-Spektrum,27:332336, 2004; The Organic Computing Page, (http://www.organic-computing.org)). Much research work is currently devoted to models for partial hardware module relocation (SPP1148 Reconfigurable Computing Priority Program, (http://www12.informatik.uni-erlangen.de/spprr/)) and dynamically reconfigurable hardware reconfiguration on e.g., FPGA-based platforms. However, there are many physical restrictions and technical problems limiting the scope or applicability of these approaches. This led us to the development of a new FPGA-based reconfigurable computer called theErlangen Slot Machine. The architecture overcomes many architectural constraints of existing platforms and allows a user to partially reconfigure hardware modules arranged in so-calledslots. The uniqueness of this computer stems from (a) a new slot-oriented hardware architecture, (b) a set of novel inter-module communication paradigms, and (c) concepts for dynamic and partial reconfiguration management.},
	Doi = {10.1007/s11265-006-0017-6},
	Issn = {0922-5773 (Print) 1573-109X (Online)},
	Keywords = {partiall dynamic reconfiguration - FPGA-based computer - platform - ESM - rekonfiguration manager - relocation},
	Month = {April},
	Publisher = {Springer Netherlands},
	Subject_collection = {Engineering},
	Url = {http://www.springerlink.com/content/p02l033300551822/},
	author = {Majer, Mateusz and Teich, J{\~{A}}{$\frac{1}{4}$}rgen and Ahmadinia, Ali and Bobda, Christophe},
	title = {The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer},
	journal = {The Journal of VLSI Signal Processing},
	volume = {47},
	number = {1},
	pages = {15-31},
	year = {2007},
	tags = "system"
}

@InProceedings{Koch2006,
	Abstract = {Dynamic hardware reconfiguration is becoming a key technology in embedded system design that offers among others new potentials in dependable computing. To make system designers benefit from this new technology, powerful infrastructures and programming environments are needed. In this paper, we will propose new concepts of an operating system (OS) infrastructure for reconfigurable networks that allow to efficiently design fault-tolerant systems. For this purpose, we consider a hardware/software solution that supportsdynamic rerouting,hardwareandsoftware task migration,hardware/software task morphing, andonline partitioning. Finally, we will present an implementation of such a reconfigurable network providing this OS infrastructure.},
	BookTitle = {Architecture of Computing Systems - ARCS 2006},
	Doi = {10.1007/11682127_15},
	Isbn = {978-3-540-32765-3},
	Issn = {0302-9743 (Print) 1611-3349 (Online)},
	Publisher = {Springer Berlin / Heidelberg},
	Series = {Lecture Notes in Computer Science},
	Subject_collection = {Computer Science},
	Url = {http://www.springerlink.com/content/g77t27568r80l47l/},
	author = {Koch, Dirk and Streichert, Thilo and Dittrich, Steffen and Strengert, Christian and Haubelt, Christian D. and Teich, J{\~{A}}{$\frac{1}{4}$}rgen},
	title = {An Operating System Infrastructure for Fault-Tolerant Reconfigurable Networks},
	volume = {3894/2006},
	pages = {202-216},
	year = {2006},
	tags = "hwos, reconet"
}

@InProceedings{838728,
	Address = {Washington, DC, USA},
	BookTitle = {IPDPS {'}03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing},
	Isbn = {0-7695-1926-1},
	Publisher = {IEEE Computer Society},
	author = {Nollet, V. and Coene, P. and Verkest, D. and Vernalde, S. and Lauwereins, R.},
	title = {Designing an Operating System for a Heterogeneous Reconfigurable SoC},
	pages = {174-1},
	year = {2003},
	tags = "hwos"
}

@InProceedings{Brebner1997,
	Abstract = {Swappable Logic Units (SLUs) were introduced by the author previously (1996) to play a role in virtual hardware subsystems that is analogous to the role of pages or segments in virtual memory subsystems. The intention is that a conventional operating system can be extended to manage SLU circuitry implemented using FPGA real estate. In order to minimise operating system overheads, two particular SLU-based virtual hardware models were deemed practical: a {``}sea of accelerators{''} model and a {``}parallel harness{''} model. This paper looks in some detail at how SLUs will fit within the overall environment of a fairly conventional hardware/software system. First, there is a discussion of the FPGA-based hardware environment for SLUs, followed by a discussion of the software environment from which SLUs might be used. After this, there is a description of the operational properties that SLUs can have, and how these fit in with the two virtual hardware models. Finally, proposals for standard interfaces between SLUs and their environment are discussed. These interfaces can be regarded as constraints on the designers of SLU circuitry or, more positively, as suppliers of an enriched context within which such circuitry operates. The overall impact of the work presented in the paper is to show that it is feasible to incorporate configurable hardware within traditional computer systems that use high- level language programs and computer operating systems. That is, it should not always be necessary to devise special-purpose hardware/software systems to realise custom computing},
	Address = {Napa Valley, CA, USA},
	BookTitle = {FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium on},
	Doi = {10.1109/FPGA.1997.624607},
	Keywords = {field programmable gate arrays, logic design, virtual machines},
	Month = {apr},
	author = {Brebner, G.},
	title = {The swappable logic unit: a paradigm for virtual hardware},
	pages = {77-86},
	year = {1997},
	tags = "hwos"
}

@InProceedings{Hadzic1998,
	Abstract = {Ongoing research in adaptive protocols and active networks has presumed that flexibility is offered exclusively through software systems, and the performance implications have generated considerable skepticism. The programmable protocol processing pipeline (P4) exploits the dynamic reconfigurability of RAM based field programmable gate arrays (FPGAs) to provide both hardware performance and dynamic functionality to network components. We use forward error correction (FEC) as an example of a protocol processing function which we insert and remove from the protocol stack on an as-needed basis. Our measurements show that the P4 is able to process the data stream at OC-3 (155 Mbps) link rate, and consequently improve the TCP performance in noisy environments},
	Address = {Sydney,NSW, Australia},
	BookTitle = {Global Telecommunications Conference, 1998. GLOBECOM 98. The Bridge to Global Integration. IEEE},
	Doi = {10.1109/GLOCOM.1998.776848},
	author = {Hadzic, I. and Smith, J. M. and Marcus, W. S.},
	title = {On-the-fly programmable hardware for networks},
	volume = {2},
	pages = {821-826},
	year = {1998},
	tags = "system"
}

@InProceedings{Dollas99architectureand,
	BookTitle = {In Proceedings of IEEE Symposium on FieldProgrammable Custom Computing Machine\& Apr/May 2001, Rohnert Park / CA},
	author = {Dollas, Apostolos and Pnevmatikatos, Dionisios and Aslanides, Nikolaos and Kavvadias, Stamatios and Sotiriades, Euripides and Zogopoulos, Sotirios and Papademetriou, Kyprianos},
	title = {Architecture and Applications of PLATO, a Reconfigurable Active Network Platform},
	year = {1999},
	tags = "system"
}

@InProceedings{Choi99designof,
	BookTitle = {in Allerton Conference},
	author = {Choi, Sumi and Decasper, Dan and Dehart, John and Keller, Ralph and Lockwood, John and Turner, Jonathan and Wolf, Tilman},
	title = {Design of a Flexible Open Platform for High Performance Active Networks},
	year = {1999},
	tags = "system, FPX, ANN"
}

@InProceedings{Lockwood01evolvableinternet,
	BookTitle = {In The Third NASA/DoD Workshop on Evolvable Hardware (EH{'}2001},
	author = {Lockwood, John W.},
	title = {Evolvable internet hardware platforms},
	pages = {271-279},
	year = {2001},
	tags = "FPX, system"
}

@InProceedings{514007,
	Address = {New York, NY, USA},
	BookTitle = {DAC {'}02: Proceedings of the 39th conference on Design automation},
	Doi = {http://doi.acm.org/10.1145/513918.514007},
	Isbn = {1-58113-461-4},
	Location = {New Orleans, Louisiana, USA},
	Publisher = {ACM},
	author = {Horta, Edson L. and Lockwood, John W. and Taylor, David E. and Parlour, David},
	title = {Dynamic hardware plugins in an FPGA with partial run-time reconfiguration},
	pages = {343-348},
	year = {2002},
	tags = "FPX, system"
}

@InProceedings{329196,
	Address = {New York, NY, USA},
	BookTitle = {FPGA {'}00: Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays},
	Doi = {http://doi.acm.org/10.1145/329166.329196},
	Isbn = {1-58113-193-3},
	Location = {Monterey, California, United States},
	Publisher = {ACM},
	author = {Lockwood, John W. and Turner, Jon S. and Taylor, David E.},
	title = {Field programmable port extender (FPX) for distributed routing and queuing},
	pages = {137-144},
	year = {2000},
	tags = "FPX"
}

@Article{Braun02protocolwrappers,
	author = {Braun, Florian and Lockwood, John and Waldvogel, Marcel},
	title = {Protocol wrappers for layered network packet processing in reconfigurable hardware},
	journal = {IEEE Micro},
	volume = {22},
	pages = {66-74},
	year = {2002},
	tags = "FPX"
}

@InProceedings{1262788,
	Address = {Washington, DC, USA},
	BookTitle = {MSE {'}07: Proc. of the 2007 IEEE Int. Conf. on Microelectronic Systems Education},
	Doi = {http://dx.doi.org/10.1109/MSE.2007.69},
	Isbn = {0-7695-2849-X},
	Publisher = {IEEE Computer Society},
	author = {Lockwood, J. and McKeown, N. and Watson, G. and Gibb, G. and Hartke, P. and Naous, J. and Raghuraman, R. and Luo, J.},
	title = {NetFPGA{--}An Open Platform for Gigabit-Rate Network Switching and Routing},
	pages = {160-161},
	year = {2007},
	tags = "netfpga, system"
}

@InProceedings{1216952,
	Address = {New York, NY, USA},
	BookTitle = {FPGA {'}07: Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays},
	Doi = {http://doi.acm.org/10.1145/1216919.1216952},
	Isbn = {978-1-59593-600-4},
	Location = {Monterey, California, USA},
	Publisher = {ACM},
	author = {Weaver, Nicholas and Paxson, Vern and Gonzalez, Jose M.},
	title = {The shunt: an FPGA-based accelerator for network intrusion prevention},
	pages = {199-206},
	year = {2007},
	tags = "netfpga"
}

@InProceedings{1303937,
	Address = {Washington, DC, USA},
	BookTitle = {HOTI {'}07: Proceedings of the 15th Annual IEEE Symposium on High-Performance Interconnects},
	Doi = {http://dx.doi.org/10.1109/HOTI.2007.28},
	Isbn = {0-7695-2979-8},
	Publisher = {IEEE Computer Society},
	author = {Luo, Jianying and Pettit, Justin and Casado, Martin and Lockwood, John and McKeown, Nick},
	title = {Prototyping Fast, Simple, Secure Switches for Etha},
	pages = {73-82},
	year = {2007},
	tags = "netfpga"
}

@InProceedings{1281721,
	Address = {New York, NY, USA},
	BookTitle = {ExpCS {'}07: Proceedings of the 2007 workshop on Experimental computer science},
	Doi = {http://doi.acm.org/10.1145/1281700.1281721},
	Isbn = {978-1-59593-751-3},
	Location = {San Diego, California},
	Publisher = {ACM},
	author = {Shafer, Jeffrey and Rixner, Scott},
	title = {RiceNIC: a reconfigurable network interface for experimental research and education},
	pages = {21},
	year = {2007},
	tags = "system"
}

@InProceedings{1284529,
	Address = {New York, NY, USA},
	BookTitle = {SBCCI {'}07: Proceedings of the 20th annual conference on Integrated circuits and systems design},
	Doi = {http://doi.acm.org/10.1145/1284480.1284529},
	Isbn = {978-1-59593-816-9},
	Location = {Copacabana, Rio de Janeiro},
	Publisher = {ACM},
	author = {Kachris, C. and Vassiliadis, S.},
	title = {A reconfigurable platform for multi-service edge routers},
	pages = {165-170},
	year = {2007},
	tags = "system"
}

@InProceedings{1150359,
	Address = {New York, NY, USA},
	BookTitle = {SBCCI {'}06: Proceedings of the 19th annual symposium on Integrated circuits and systems design},
	Doi = {http://doi.acm.org/10.1145/1150343.1150359},
	Isbn = {1-59593-479-0},
	Location = {Ouro Preto, MG, Brazil},
	Publisher = {ACM},
	author = {Streichert, T. and Strengert, C. and Haubelt, C. and Teich, J.},
	title = {Dynamic task binding for hardware/software reconfigurable networks},
	pages = {38-43},
	year = {2006},
	tags = "reconet"
}

@InProceedings{Ahmadinia2004,
	Abstract = {We consider the problem of executing a dynamically changing set of tasks on a reconfigurable system, made upon a processor and a reconfigurable device. Task execution on such a platform is managed by a scheduler that can allocate tasks either to the processor or to the reconfigurable device. The scheduler can be seen as part of an operating system running on the software or as core in the reconfigurable device. For each tasks to be executed on reconfigurable device, an equivalent implementation exists as rectangular block in a database. This block has to be placed on the device at run-time. A placer is responsible for the placement of tasks received from the scheduler on the reconfigurable device. However, the placement of tasks on the reconfigurable device cannot be successful if enough space is not available on the device to hold the task. In this case, the scheduler receive an acknowledgment from the placer and decide either to preempt a running task or to run the task on software. We present in this work an implementation of a placer module as well as investigations on task preemption. The two modules are part of an operating system for reconfigurable system currently under development.},
	BookTitle = {Integrated Circuits and Systems Design, 2004. SBCCI 2004. 17th Symposium on},
	Month = {sep},
	author = {Ahmadinia, A. and Bobda, C. and Koch, D. and Majer, M. and Teich, J.},
	title = {Task scheduling for heterogeneous reconfigurable computers},
	pages = {22-27},
	year = {2004},
	tags = "reconet, placement, hw/sw"
}

@inproceedings{943931,
	address = {Washington, DC, USA},
	booktitle = {SBCCI {'}03: Proceedings of the 16th symposium on Integrated circuits and systems design},
	Isbn = {0-7695-2009-X},
	publisher = {IEEE Computer Society},
	author = {Haubelt, Christian and Koch, Dirk and Teich, J{\"{u}}rgen},
	title = {ReCoNet: Modeling and Implementation of Fault Tolerant Distributed Reconfigurable Hardware},
	pages = {343},
	year = {2006},
	tags = "reconet"
}

@InProceedings{1128263,
	Address = {Washington, DC, USA},
	BookTitle = {PDP {'}06: Proceedings of the 14th Eurom. Intern. Conf. on Parallel, Distributed, and Network-Based Processing},
	Doi = {http://dx.doi.org/10.1109/PDP.2006.30},
	Isbn = {0-7695-2513-X},
	Publisher = {IEEE Computer Society},
	author = {Albrecht, C. and Koch, R. and Maehle, E.},
	title = {DynaCORE {--} A Dynamically Reconfigurable Coprocessor Architecture for Network Processors},
	year = {2006},
	tags = "dynacore, system"
}

@inproceedings{foagdynacore,
	address = {Munich},
	booktitle = {Advanced Networking and Communications Hardware Workshop (ANCHOR 2004)},
	author = {J. Foag, R. Koch},
	title = {Architecture Conception of a Reconfigurable Network Coprocessor Platform (DynaCore) for Flexible Task Offloading},
	year = {2004},
	tags = "dynacore"
}

@InProceedings{Herkersdorf2005,
	Abstract = {In this paper, we present a new architectural concept for network processors called FlexPath NP. The central idea behind FlexPath NP is to systematically map network processor (NP) application sub-functions onto both SW programmable processor (CPU) resources and (re-)configurable HW building blocks, such that different packet flows are forwarded via different, optimized processing paths through the NP. Packets with well understood, relatively simple processing requirements may even bypass the central CPU complex (AutoRoute). In consequence, CPU processing resources are more effectively used and the overall NP performance and throughput are improved compared to conventional NP architectures. We present analytical performance estimations to quantify the performance advantage of FlexPath (expressed as available CPU instructions for each packet traversing the CPUs) and introduce a platform-based System on Programmable Chip (SoPC) based architecture which implements the FlexPath NP concept.},
	Address = {Jersey City, NJ, USA,},
	BookTitle = {Hardware/Software Codesign and System Synthesis, 2005. CODES+ISSS {'}05. Third IEEE/ACM/IFIP International Conference on},
	Doi = {10.1145/1084834.1084904},
	Month = {sep},
	author = {Herkersdorf, A. and Wild, T. and Ohlendorf, R.},
	title = {FlexPath NP: a network processor concept with application-driven flexible processing paths},
	pages = {279-284},
	year = {2005},
	tags = "dynacore"
}

@InProceedings{Kachris2006,
	Abstract = {In this paper an analysis of a dynamically reconfigurable processor is presented. The network processor incorporates a processor and a number of coprocessors that can be connected to the processor either directly or using a shared bus. The analysis investigates the configuration (in terms of co-processor distributions and interface), formulates the throughput that meets the network demands and the constraints of the platform (area, bus bandwidth, etc.) and takes into account the reconfiguration overhead. To find the configuration that meets the constraints, the platform is formulated into integer linear programming equations. Furthermore, the results of two case studies are presented, for a soft- and a hard-IP core processor, that uses three flows with different processing requirements (IP forward, encryption and media processing). In each case the number and the type of co-processors is shown in terms of the network distribution and the average packet size. Finally, the mapping of the framework in the Xilinx FPGA platform is discussed},
	Address = {Rhodes Island,},
	BookTitle = {Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International},
	Doi = {10.1109/IPDPS.2006.1639430},
	Month = {apr},
	author = {Kachris, C. and Vassiliadis, S.},
	title = {Analysis of a reconfigurable network processor},
	year = {2006},
	tags = "performance_evaluation"
}

@Article{Kachris2006,
	Abstract = {This paper presents the design and the performance evaluation of a coarse-grain dynamically reconfigurable platform for network applications. The platform consists of two MicroBlaze RISC processors and a number of hardware co-processors used for the processing of the packet{'}s payload (DES encryption and Lempel- Ziv Compression). The co-processors can be connected either directly to the processors or using a shared bus. The type of the co-processors is dynamically reconfigured to meet the requirements of the network workload. The system has been implemented in the Xilinx Virtex II Pro FPGA platform and the network traces from real passive measurements have been used for performance evaluation. The use of dynamically reconfigurable co-processors for network applications shows that the performance speedup versus a static version varies from 12% to 35% in the best case and from 10% to 15% on average, depending on the variability in time and distribution of the network traffic.},
	Doi = {10.1109/RSP.2006.27},
	Issn = {1074-6005},
	Month = {jun},
	author = {Kachris, C. and Vassiliadis, S.},
	title = {Performance Evaluation of an Adaptive FPGA for Network Applications},
	journal = {2006. Seventeenth IEEE International Workshop on Rapid System Prototyping},
	pages = {54-62},
	year = {2006},
	tags = "performance_evaluation"
}

@InProceedings{Sachidan2005,
	Abstract = {Security is a major issue in todays communication networks. Designing Network Intrusion Detection systems (NIDS) calls for high performance circuits in order to keep up with the rising data rates. Offloading software processing to hardware realizations is not an economically viable solution and hence hardware-software based hybrid solutions for the NIDS scenario are discussed in literature. By deploying processing on both hardware and software cores simultaneously by using a novel Intelligent Rule Parsing algorithm, we aim to minimize the number of packets whose waiting time is greater than a predefined threshold. This fairness criterion implicitly ensures in obtaining a higher throughput as depicted by our results.},
	BookTitle = {Computational Intelligence and Security},
	Doi = {10.1007/11596981_35},
	Isbn = {978-3-540-30819-5},
	Issn = {0302-9743 (Print) 1611-3349 (Online)},
	Publisher = {Springer Berlin / Heidelberg},
	Series = {Lecture Notes in Computer Science},
	Subject_collection = {Computer Science},
	Url = {http://www.springerlink.com/content/333qqp5165118846/},
	author = {Sachidananda, Saraswathi and Gopalan, Srividya and Varadarajan, Sridhar},
	title = {Hardware-Software Hybrid Packet Processing for Intrusion Detection Systems},
	volume = {3802/2005},
	pages = {236-243},
	year = {2005},
	tags = "hw/sw"
}

@InProceedings{1095913,
	Address = {New York, NY, USA},
	BookTitle = {ANCS {'}05: Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems},
	Doi = {http://doi.acm.org/10.1145/1095890.1095913},
	Isbn = {1-59593-082-5},
	Location = {Princeton, NJ, USA},
	Publisher = {ACM},
	author = {Raghunath, Arun and Kunze, Aaron and Johnson, Erik J. and Balakrishnan, Vinod},
	title = {Framework for supporting multi-service edge packet processing on network processors},
	pages = {163-171},
	year = {2005},
	tags = "system"
}

@InProceedings{Pionteck2008,
	Abstract = {This paper explores the design space for runtime reconfigurable systems. A broad range of systems is surveyed and a set of parameters applicable for characterizing runtime reconfigurable systems is proposed. Compared to other surveys the focus is set on the system architecture, not on the underlying hardware structure. This allows a discussion that primarily considers the actual motivation for utilising runtime reconfiguration in system designs instead of discussing the limitations of actual hardware platforms.},
	Address = {Heidelberg,},
	BookTitle = {Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on},
	Doi = {10.1109/FPL.2008.4630039},
	Month = {sep},
	author = {Pionteck, T. and Albrecht, C. and Koch, R. and Maehle, E.},
	title = {On the design parameters of runtime reconfigurable systems},
	pages = {683-686},
	year = {2008},
	tags = "dynacore"
}


@misc{devboard,
 title = {http://www.xilinx.com/products/devkits/HW-V5GBE-DK-UNI-G.htm},
 note = {(Feb 20, 2009)},
}


@misc{liberouter,
 title = {http://www.liberouter.org/hardware.php},
 note = {(Feb 20, 2009) },
}


@misc{ana1,
 title = {http://www.ana-project.org},
 note = {(May 2009) },
}


@INPROCEEDINGS{ana2,
  title = {A System Architecture for Evolving Protocol Stacks },
  author = {Keller, A. and Hossmann, T. and May, M. and Bouabene, G. and Jelger, C. and Tschudin, C.},
  booktitle = {Proc. of {ICCCN} '08},
  year = {2008},
  address = {St. Thomas, US Virgin Islands},
  month = aug,
  abstract = {A majority of network architectures aim at solving specific
       shortcomings of the original Internet architecture. While
       providing solutions for the particular problems, they often
       lack in flexibility and do not provide general concepts for
       future networking requirements. In contrast, we introduce a
       network architecture that aims to be versatile enough to serve
       as a foundation for the future Internet. The main pillars of
       our architecture are communication pivots called information
       dispatch points (IDPs) which embed the concept of modularity at
       all levels of the architecture. IDPs completely decouple
       functional entities by means of indirection thus enabling
       evolving protocol stacks. Our architecture also provides a
       consistent application programming interface (API) to access
       node-local or network-wide functionality. In addition to the
       description of this architecture, we report about a working
       prototype of the architecture and we give examples of its
       application.},
  doi = {10.1109/ICCCN.2008.ECP.44},
  ISSN = {1095-2055},
}

@misc{NWGN,
  title="{NWGN -- New-Generation Network R\&D Project - Japan}",
  note={At http://nwgn.nict.go.jp/index\_e.html, (June 10)}
}


@misc{FIND,
  title="{FIND -- Future Internet Design (FIND) - US National Science Foundation}",
  note={At http://www.nets-find.net/, (May 09)}
}

@misc{FIRE,
  title = "{Future Internet Research and Experimentation (FIRE) initiative}",
  note={http://cordis.europa.eu/fp7/ict/fire, (May 09)}
}

@INPROCEEDINGS{WUGSR,
    author = {F. Kuhns and J. Dehart and A. Kantawala and R. Keller and {J. Lockwood et al.}},
    title = {Design of a High Performance Dynamically Extensible Router},
    booktitle = {In Proc. of DANCE},
    year = {2002},
    pages = {42--64}
}

@ARTICLE{ANSurvey1,
    author = {David L. Tennenhouse and Jonathan M. Smith and W. David Sincoskie and David J. Wetherall and Gary J. Minden},
    title = {A Survey of Active Network Research},
    journal = {IEEE Communications Magazine},
    year = {1997},
    volume = {35},
    pages = {80--86}
}

@article{ANSurvey2,
 author = {Campbell,, Andrew T. and De Meer,, Herman G. and Kounavis,, Michael E. and Miki,, Kazuho and Vicente,, John B. and Villela,, Daniel},
 title = {A survey of programmable networks},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {29},
 number = {2},
 year = {1999},
 issn = {0146-4833},
 pages = {7--23},
 doi = {http://doi.acm.org/10.1145/505733.505735},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@ARTICLE{Pip,
  title = {A near-term architecture for deploying Pip},
  author = {Francis, P.},
  journal = {{IEEE} Network},
  year = {1993},
  volume = {7},
  number = {3},
  pages = {30--37},
  month = may,
  abstract = {Pip, a new Internet Protocol (IP) that is a candidate to replace IP
       Version 4, is discussed. Pip solves the dual problems of
       scaling and address depletion that currently plague IP and
       provides new features such as provider selection. Pip also has
       a means of evolving to new features, such as real-time flow
       handling. Pip's architecture, host input processing, evolution
       to real-time flows, fast options handling, and address
       management are described. The IP to Pip transition scheme is
       outlined},
  keywords = {internetworking, protocols},
  doi = {10.1109/65.224021},
  ISSN = {0890-8044},
}

@article{tennenhouse,
 author = {Tennenhouse, David L. and Wetherall, David J.},
 title = {Towards an active network architecture},
 journal = {SIGCOMM Comput. Commun. Rev.},
 volume = {26},
 number = {2},
 year = {1996},
 issn = {0146-4833},
 pages = {5--17},
 doi = {http://doi.acm.org/10.1145/231699.231701},
 publisher = {ACM},
 address = {New York, NY, USA},
 }


 @article{ReconOS,
 	Author = {Enno L\"ubbers and Marco Platzner},
 	Date-Modified = {2008-11-04 20:20:28 +0100},
 	Journal = {IEEE Int. Conf. on Field Programmable Logic and Applications},
 	Title = {{ReconOS}: An {RTOS} supporting Hard- and Software Threads},
 	Year = {2007}
}

 @article{ReconOS2,
     Author = {Enno L\"ubbers and Marco Platzner},
     Journal = {ACM Transactions on Embedded Computing Systems Special Issue (CAPA)},
     Title = {{ReconOS}: Multithreaded Programming for Reconfigurable Computers},
     Year = {2009},
 }


@inproceedings{ipdps07claus,
	Author = {C. Claus and F.H. Muller and J. Zeppenfeld and W. Stechele},
	Booktitle = {{IEEE International Parallel and Distributed Processing Symposium (IPDPS)}},
	Date-Added = {2009-03-22 15:34:36 +0100},
	Date-Modified = {2009-03-22 15:35:49 +0100},
	Pages = {1--7},
	Title = {{A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration}},
	Year = {2007}}

  @article{plessl03_jpersubicomp,
  	Author = {Plessl, Christian and Enzler, Rolf and Walder, Herbert and Beutel, Jan and Platzner, Marco and Thiele, Lothar and TrÃ¶ster, Gerhard},
  	Title = {The Case for Reconfigurable Hardware in Wearable Computing},
  	Journal = {Personal and Ubiquitous Computing},
  	Year = {2003},
  	Volume = {7},
  	Number = {5},
  	Pages = {299--308},
  	Month = oct,
  	Doi = {http://dx.doi.org/10.1007/s00779-003-0243-x},
  	Abstract = {Wearable computers are embedded into the mobile
                    environment of their users. A design challenge for
                    wearable systems is to combine the high performance
                    required for tasks such as video decoding with the low
                    energy consumption required to maximise battery runtimes
                    and the flexibility demanded by the dynamics of the
                    environment and the applications. In this paper, we
                    demonstrate that reconfigurable hardware technology is
                    able to answer this challenge. We present the concept and
                    the prototype implementation of an autonomous wearable
                    unit with reconfigurable modules (WURM). We discuss
                    experiments that show the uses of reconfigurable hardware
                    in WURM: ASICs-on-demand and adaptive interfaces. Finally,
                    we present an experiment with an operating system layer
                    for WURM.},
  	Affiliation = {ETH Zurich, Switzerland},
  	Date-Modified = {2008-12-15 22:25:57 +0100},
  	Publisher = {Springer}}
