<profile>

<section name = "Vitis HLS Report for 'runDataL2toL1'" level="0">
<item name = "Date">Sat Jan 22 00:49:22 2022
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">Systolic_Array_PCNN_based</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.514 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57, 57, 0.570 us, 0.570 us, 57, 57, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_L2_H_IN_LOOP_L2_W_IN">52, 52, 5, 1, 1, 49, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 300, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 69, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 173, -</column>
<column name="Register">-, -, 464, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_1_1_U93">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_9s_9s_9_1_1_U92">mul_9s_9s_9_1_1, 0, 0, 0, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_9ns_9s_9s_9ns_9_4_1_U96">ama_addmuladd_9ns_9s_9s_9ns_9_4_1, i0 * (i1 + i2) + i3</column>
<column name="mac_muladd_9s_9s_9ns_9_4_1_U94">mac_muladd_9s_9s_9ns_9_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_9s_9ns_9_4_1_U95">mac_muladd_9s_9s_9ns_9_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_9s_9ns_9_4_1_U97">mac_muladd_9s_9s_9ns_9_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add13_i_i_fu_340_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln32_2_fu_288_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln32_3_fu_307_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln34_fu_334_p2">+, 0, 0, 39, 1, 32</column>
<column name="grp_fu_373_p0">+, 0, 0, 16, 9, 9</column>
<column name="icmp_ln32_fu_283_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln34_fu_294_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln32_1_fu_313_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln32_fu_299_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_hi_phi_fu_241_p4">9, 2, 32, 64</column>
<column name="co_1_blk_n">9, 2, 1, 2</column>
<column name="empty_25_blk_n">9, 2, 1, 2</column>
<column name="empty_26_blk_n">9, 2, 1, 2</column>
<column name="empty_blk_n">9, 2, 1, 2</column>
<column name="hi_reg_237">9, 2, 32, 64</column>
<column name="ho_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_226">9, 2, 64, 128</column>
<column name="ro_blk_n">9, 2, 1, 2</column>
<column name="so_blk_n">9, 2, 1, 2</column>
<column name="wi_reg_248">9, 2, 32, 64</column>
<column name="wo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="TILESIZE_H_assign_reg_412">32, 0, 32, 0</column>
<column name="TILESIZE_W_assign_reg_417">32, 0, 32, 0</column>
<column name="WH_in_assign_reg_423">9, 0, 9, 0</column>
<column name="add17_i_i_reg_490">9, 0, 9, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="bound_reg_455">64, 0, 64, 0</column>
<column name="co_1_read_reg_387">9, 0, 9, 0</column>
<column name="empty_40_reg_479">9, 0, 9, 0</column>
<column name="empty_40_reg_479_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="hi_reg_237">32, 0, 32, 0</column>
<column name="icmp_ln32_reg_460">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_226">64, 0, 64, 0</column>
<column name="mul9_i_i_reg_440">9, 0, 9, 0</column>
<column name="ro_read_reg_402">9, 0, 9, 0</column>
<column name="select_ln32_1_reg_469">32, 0, 32, 0</column>
<column name="so_read_reg_407">9, 0, 9, 0</column>
<column name="tmp2_reg_450">9, 0, 9, 0</column>
<column name="tmp_reg_445">9, 0, 9, 0</column>
<column name="trunc_ln30_reg_429">9, 0, 9, 0</column>
<column name="wi_reg_248">32, 0, 32, 0</column>
<column name="icmp_ln32_reg_460">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runDataL2toL1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runDataL2toL1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runDataL2toL1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runDataL2toL1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, runDataL2toL1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runDataL2toL1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runDataL2toL1, return value</column>
<column name="data_l1_0_address0">out, 9, ap_memory, data_l1_0, array</column>
<column name="data_l1_0_ce0">out, 1, ap_memory, data_l1_0, array</column>
<column name="data_l1_0_we0">out, 1, ap_memory, data_l1_0, array</column>
<column name="data_l1_0_d0">out, 8, ap_memory, data_l1_0, array</column>
<column name="data_l1_1_address0">out, 9, ap_memory, data_l1_1, array</column>
<column name="data_l1_1_ce0">out, 1, ap_memory, data_l1_1, array</column>
<column name="data_l1_1_we0">out, 1, ap_memory, data_l1_1, array</column>
<column name="data_l1_1_d0">out, 8, ap_memory, data_l1_1, array</column>
<column name="data_l1_2_address0">out, 9, ap_memory, data_l1_2, array</column>
<column name="data_l1_2_ce0">out, 1, ap_memory, data_l1_2, array</column>
<column name="data_l1_2_we0">out, 1, ap_memory, data_l1_2, array</column>
<column name="data_l1_2_d0">out, 8, ap_memory, data_l1_2, array</column>
<column name="data_l1_3_address0">out, 9, ap_memory, data_l1_3, array</column>
<column name="data_l1_3_ce0">out, 1, ap_memory, data_l1_3, array</column>
<column name="data_l1_3_we0">out, 1, ap_memory, data_l1_3, array</column>
<column name="data_l1_3_d0">out, 8, ap_memory, data_l1_3, array</column>
<column name="data_l2_0_address0">out, 9, ap_memory, data_l2_0, array</column>
<column name="data_l2_0_ce0">out, 1, ap_memory, data_l2_0, array</column>
<column name="data_l2_0_q0">in, 8, ap_memory, data_l2_0, array</column>
<column name="data_l2_1_address0">out, 9, ap_memory, data_l2_1, array</column>
<column name="data_l2_1_ce0">out, 1, ap_memory, data_l2_1, array</column>
<column name="data_l2_1_q0">in, 8, ap_memory, data_l2_1, array</column>
<column name="data_l2_2_address0">out, 9, ap_memory, data_l2_2, array</column>
<column name="data_l2_2_ce0">out, 1, ap_memory, data_l2_2, array</column>
<column name="data_l2_2_q0">in, 8, ap_memory, data_l2_2, array</column>
<column name="data_l2_3_address0">out, 9, ap_memory, data_l2_3, array</column>
<column name="data_l2_3_ce0">out, 1, ap_memory, data_l2_3, array</column>
<column name="data_l2_3_q0">in, 8, ap_memory, data_l2_3, array</column>
<column name="empty_25_dout">in, 32, ap_fifo, empty_25, pointer</column>
<column name="empty_25_empty_n">in, 1, ap_fifo, empty_25, pointer</column>
<column name="empty_25_read">out, 1, ap_fifo, empty_25, pointer</column>
<column name="empty_26_dout">in, 32, ap_fifo, empty_26, pointer</column>
<column name="empty_26_empty_n">in, 1, ap_fifo, empty_26, pointer</column>
<column name="empty_26_read">out, 1, ap_fifo, empty_26, pointer</column>
<column name="co_1_dout">in, 9, ap_fifo, co_1, pointer</column>
<column name="co_1_empty_n">in, 1, ap_fifo, co_1, pointer</column>
<column name="co_1_read">out, 1, ap_fifo, co_1, pointer</column>
<column name="ho_dout">in, 9, ap_fifo, ho, pointer</column>
<column name="ho_empty_n">in, 1, ap_fifo, ho, pointer</column>
<column name="ho_read">out, 1, ap_fifo, ho, pointer</column>
<column name="wo_dout">in, 9, ap_fifo, wo, pointer</column>
<column name="wo_empty_n">in, 1, ap_fifo, wo, pointer</column>
<column name="wo_read">out, 1, ap_fifo, wo, pointer</column>
<column name="ro_dout">in, 9, ap_fifo, ro, pointer</column>
<column name="ro_empty_n">in, 1, ap_fifo, ro, pointer</column>
<column name="ro_read">out, 1, ap_fifo, ro, pointer</column>
<column name="so_dout">in, 9, ap_fifo, so, pointer</column>
<column name="so_empty_n">in, 1, ap_fifo, so, pointer</column>
<column name="so_read">out, 1, ap_fifo, so, pointer</column>
<column name="empty_dout">in, 9, ap_fifo, empty, pointer</column>
<column name="empty_empty_n">in, 1, ap_fifo, empty, pointer</column>
<column name="empty_read">out, 1, ap_fifo, empty, pointer</column>
</table>
</item>
</section>
</profile>
