# Welcome to the verilogHDL wiki! 





## verilogHDL course layout

|**Sr.no**| **TOPICS**| 
|:--------|:-----------------------------------------------|
1|[Introduction]() 
2|[Design Representation]()|
3|[Getting Started with Verilog]()|
4|[VLSI Design Styles]()|
5|[VERILOG LANGUAGE FEATURES ]()|
6|[VERILOG OPERATORS]()|
7|[VERILOG MODELING EXAMPLES]()|
8|[VERILOG DESCRIPTION STYLES]()|
9|[PROCEDURAL ASSIGNMENT]()|
10|[BLOCKING / NON-BLOCKING ASSIGNMENTS]()|
11|[USER DEFINED PRIMITIVES]()|
12|[VERILOG TEST BENCH]()|
13|[WRITING VERILOG TEST BENCHES]()|
14|[MODELING FINITE STATE MACHINES]()|
15|[DATAPATH AND CONTROLLER DESIGN]()|
16|[SYNTHESIZABLE VERILOG]()|
17|[SOME RECOMMENDED PRACTICES]()|
18|[MODELING MEMORY]()|
19|[MODELING REGISTER BANKS]()|
20|[BASIC PIPELINING CONCEPTS]()|
21|[PIPELINE MODELING]()|
22|[SWITCH LEVEL MODELING]()|
23|[PIPELINE IMPLEMENTATION OF A PROCESSOR]()|
24|[VERILOG MODELING OF THE PROCESSOR]()|

