Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/06/Lab6/uut_Reg_4bits_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/06/Lab6/uut_Reg_4bits_beh.prj work.uut_Reg_4bits 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/06/Lab6/Reg_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/06/Lab6/reg_4bit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Reg_4bits [reg_4bits_default]
Compiling architecture behavior of entity uut_reg_4bits
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/06/Lab6/uut_Reg_4bits_isim_beh.exe
Fuse Memory Usage: 30264 KB
Fuse CPU Usage: 327 ms
