// Seed: 3356175287
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wand id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5
);
  final $display(1);
  wire id_7;
  assign id_4 = id_1;
  wire id_8;
  reg  id_9;
  wire id_10;
  final begin : LABEL_0
    id_9 <= 1;
  end
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wire id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    output supply0 id_16
);
  assign id_0 = id_15;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_12,
      id_4,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
