<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file alu_fetch_implalufetch.ncd.
Design name: alu_fetch
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sun Apr 07 23:55:31 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 26.600000 MHz (0 errors)</A></LI>            1197 items scored, 0 timing errors detected.
Report:   73.330MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            1197 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i4  (to clk +)
                   FF                        ALU_imp.count_1370__i3

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_12 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C19C.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i17  (to clk +)

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_13 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C21B.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i2  (to clk +)
                   FF                        ALU_imp.count_1370__i1

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_14 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C19B.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i16  (to clk +)
                   FF                        ALU_imp.count_1370__i15

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_15 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C21A.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C21A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i0  (to clk +)

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_16 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C19A.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i14  (to clk +)
                   FF                        ALU_imp.count_1370__i13

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_17 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C20D.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C20D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i12  (to clk +)
                   FF                        ALU_imp.count_1370__i11

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_26 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C20C.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C20C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i10  (to clk +)
                   FF                        ALU_imp.count_1370__i9

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_27 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C20B.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i8  (to clk +)
                   FF                        ALU_imp.count_1370__i7

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_3 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C20A.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C20A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 23.957ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i6  (to clk +)
                   FF                        ALU_imp.count_1370__i5

   Delay:              13.389ns  (23.3% logic, 76.7% route), 7 logic levels.

 Constraint Details:

     13.389ns physical path delay SLICE_12 to SLICE_5 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 23.957ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C19C.CLK to      R9C19C.Q1 SLICE_12 (from clk)
ROUTE         2     1.414      R9C19C.Q1 to     R10C20C.C1 ALU_imp.count_4
CTOF_DEL    ---     0.452     R10C20C.C1 to     R10C20C.F1 SLICE_113
ROUTE         1     0.384     R10C20C.F1 to     R10C20C.C0 n6_adj_580
CTOF_DEL    ---     0.452     R10C20C.C0 to     R10C20C.F0 SLICE_113
ROUTE         1     0.269     R10C20C.F0 to     R10C20D.D1 n3516
CTOF_DEL    ---     0.452     R10C20D.D1 to     R10C20D.F1 SLICE_112
ROUTE         1     0.384     R10C20D.F1 to     R10C20D.C0 n3345
CTOF_DEL    ---     0.452     R10C20D.C0 to     R10C20D.F0 SLICE_112
ROUTE         1     1.393     R10C20D.F0 to      R2C19B.D1 n3355
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 SLICE_67
ROUTE         6     3.984      R2C19B.F1 to     R21C20C.D1 clk_enable_67
CTOF_DEL    ---     0.452     R21C20C.D1 to     R21C20C.F1 SLICE_127
ROUTE        12     2.440     R21C20C.F1 to     R9C19D.LSR clk_enable_49 (to clk)
                  --------
                   13.389   (23.3% logic, 76.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     3.765        OSC.OSC to     R9C19D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   73.330MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |   26.600 MHz|   73.330 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: clk_0   Source: SLICE_67.Q0   Loads: 18
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 41
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

   Data transfers from:
   Clock Domain: clk_0   Source: SLICE_67.Q0
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 19

   Clock Domain: address_bus_7__N_99   Source: SLICE_87.F0
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 8

   Clock Domain: CI_23__N_36   Source: SLICE_100.Q0
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 6

Clock Domain: address_bus_7__N_99   Source: SLICE_87.F0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MBR_23__N_90   Source: SLICE_111.Q1   Loads: 27
   No transfer within this clock domain is found

Clock Domain: MAR_7__N_65   Source: SLICE_115.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: CI_23__N_36   Source: SLICE_100.Q0   Loads: 36
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1235 paths, 1 nets, and 911 connections (88.96% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sun Apr 07 23:55:31 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 26.600000 MHz (0 errors)</A></LI>            1197 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            1197 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM__i3  (from clk +)
   Destination:    FF         Data in        state_FSM__i4  (to clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_111 to SLICE_100 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_111 to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20A.CLK to     R14C20A.Q1 SLICE_111 (from clk)
ROUTE        27     0.154     R14C20A.Q1 to     R14C20B.M0 MBR_23__N_90 (to clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R14C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R14C20B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              temp_control_FSM__i4  (from clk +)
   Destination:    FF         Data in        temp_control_FSM__i5  (to clk +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_87 to SLICE_87 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_87 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C21D.CLK to     R15C21D.Q0 SLICE_87 (from clk)
ROUTE        11     0.155     R15C21D.Q0 to     R15C21D.M1 temp_control_2 (to clk)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R15C21D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R15C21D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              temp_control_FSM__i2  (from clk +)
   Destination:    FF         Data in        sel_i0_i1  (to clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_86 to SLICE_110 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_86 to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C24D.CLK to     R16C24D.Q0 SLICE_86 (from clk)
ROUTE         4     0.156     R16C24D.Q0 to     R16C24A.M0 temp_control_0 (to clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R16C24D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R16C24A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              temp_control_FSM__i2  (from clk +)
   Destination:    FF         Data in        temp_control_FSM__i3  (to clk +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_86 to SLICE_86 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_86 to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C24D.CLK to     R16C24D.Q0 SLICE_86 (from clk)
ROUTE         4     0.156     R16C24D.Q0 to     R16C24D.M1 temp_control_0 (to clk)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R16C24D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R16C24D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count1_1368__i4  (from clk +)
   Destination:    FF         Data in        ALU_imp.count1_1368__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18C.CLK to     R15C18C.Q1 SLICE_1 (from clk)
ROUTE         1     0.130     R15C18C.Q1 to     R15C18C.A1 n21
CTOF_DEL    ---     0.101     R15C18C.A1 to     R15C18C.F1 SLICE_1
ROUTE         1     0.000     R15C18C.F1 to    R15C18C.DI1 n126 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R15C18C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R15C18C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count1_1368__i3  (from clk +)
   Destination:    FF         Data in        ALU_imp.count1_1368__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18C.CLK to     R15C18C.Q0 SLICE_1 (from clk)
ROUTE         1     0.130     R15C18C.Q0 to     R15C18C.A0 n22
CTOF_DEL    ---     0.101     R15C18C.A0 to     R15C18C.F0 SLICE_1
ROUTE         1     0.000     R15C18C.F0 to    R15C18C.DI0 n127 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R15C18C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to    R15C18C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i3  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C19C.CLK to      R9C19C.Q0 SLICE_12 (from clk)
ROUTE         1     0.130      R9C19C.Q0 to      R9C19C.A0 n15
CTOF_DEL    ---     0.101      R9C19C.A0 to      R9C19C.F0 SLICE_12
ROUTE         1     0.000      R9C19C.F0 to     R9C19C.DI0 n92 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i2  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C19B.CLK to      R9C19B.Q1 SLICE_14 (from clk)
ROUTE         1     0.130      R9C19B.Q1 to      R9C19B.A1 n16
CTOF_DEL    ---     0.101      R9C19B.A1 to      R9C19B.F1 SLICE_14
ROUTE         1     0.000      R9C19B.F1 to     R9C19B.DI1 n93 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i1  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i1  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C19B.CLK to      R9C19B.Q0 SLICE_14 (from clk)
ROUTE         1     0.130      R9C19B.Q0 to      R9C19B.A0 n17
CTOF_DEL    ---     0.101      R9C19B.A0 to      R9C19B.F0 SLICE_14
ROUTE         1     0.000      R9C19B.F0 to     R9C19B.DI0 n94 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALU_imp.count_1370__i0  (from clk +)
   Destination:    FF         Data in        ALU_imp.count_1370__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C19A.CLK to      R9C19A.Q1 SLICE_16 (from clk)
ROUTE         1     0.130      R9C19A.Q1 to      R9C19A.A1 n18
CTOF_DEL    ---     0.101      R9C19A.A1 to      R9C19A.F1 SLICE_16
ROUTE         1     0.000      R9C19A.F1 to     R9C19A.DI1 n95 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     1.443        OSC.OSC to     R9C19A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: clk_0   Source: SLICE_67.Q0   Loads: 18
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 41
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

   Data transfers from:
   Clock Domain: clk_0   Source: SLICE_67.Q0
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 19

   Clock Domain: address_bus_7__N_99   Source: SLICE_87.F0
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 8

   Clock Domain: CI_23__N_36   Source: SLICE_100.Q0
      Covered under: FREQUENCY NET "clk" 26.600000 MHz ;   Transfers: 6

Clock Domain: address_bus_7__N_99   Source: SLICE_87.F0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MBR_23__N_90   Source: SLICE_111.Q1   Loads: 27
   No transfer within this clock domain is found

Clock Domain: MAR_7__N_65   Source: SLICE_115.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: CI_23__N_36   Source: SLICE_100.Q0   Loads: 36
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1235 paths, 1 nets, and 911 connections (88.96% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
