
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -216.28

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3496.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.15    0.94    1.38 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.62    1.62   library removal time
                                  1.62   data required time
-----------------------------------------------------------------------------
                                  1.62   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.83    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    3.02    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3496.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.15    0.94    1.38 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.38   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.22    1.98   library recovery time
                                  1.98   data required time
-----------------------------------------------------------------------------
                                  1.98   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.70    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   43.82    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   37.03    0.04    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   54.40    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.33 ^ _18242_/A (BUF_X2)
    10   18.27    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   37.34    0.04    0.07    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18264_/A (BUF_X2)
    10   28.79    0.03    0.06    0.51 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.03    0.00    0.51 ^ _18461_/S (MUX2_X1)
     1    1.73    0.01    0.06    0.57 v _18461_/Z (MUX2_X1)
                                         _12570_ (net)
                  0.01    0.00    0.57 v _18462_/B (MUX2_X1)
     1    0.95    0.01    0.06    0.63 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.63 v _18470_/A (MUX2_X1)
     1    1.86    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   35.25    0.17    0.19    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   17.49    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   22.86    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    3.89    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.62    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.27    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.22    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.06    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.78    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.82    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.64    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.73    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.83    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.10    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.29    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.74    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23912_/A2 (NOR3_X1)
     1    2.50    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    3.44    0.03    0.04    2.14 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.14 ^ _23914_/B (MUX2_X1)
     2    4.89    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    4.63    0.02    0.02    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.07    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    9.53    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   16.41    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25166_/B (MUX2_X1)
     1    1.34    0.01    0.06    2.50 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3496.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.15    0.94    1.38 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.38   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[660]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.22    1.98   library recovery time
                                  1.98   data required time
-----------------------------------------------------------------------------
                                  1.98   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.70    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   43.82    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   37.03    0.04    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   54.40    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.33 ^ _18242_/A (BUF_X2)
    10   18.27    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   37.34    0.04    0.07    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18264_/A (BUF_X2)
    10   28.79    0.03    0.06    0.51 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.03    0.00    0.51 ^ _18461_/S (MUX2_X1)
     1    1.73    0.01    0.06    0.57 v _18461_/Z (MUX2_X1)
                                         _12570_ (net)
                  0.01    0.00    0.57 v _18462_/B (MUX2_X1)
     1    0.95    0.01    0.06    0.63 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.63 v _18470_/A (MUX2_X1)
     1    1.86    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   35.25    0.17    0.19    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   17.49    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   22.86    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    3.89    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.62    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.27    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.22    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.06    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.78    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.82    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.64    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.73    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.83    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.10    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.29    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.74    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23912_/A2 (NOR3_X1)
     1    2.50    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    3.44    0.03    0.04    2.14 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.14 ^ _23914_/B (MUX2_X1)
     2    4.89    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    4.63    0.02    0.02    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.07    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    9.53    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   16.41    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25166_/B (MUX2_X1)
     1    1.34    0.01    0.06    2.50 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.30   -0.10 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   29.86  -19.39 (VIOLATED)
_22284_/ZN                             23.23   37.32  -14.08 (VIOLATED)
_22344_/ZN                             23.23   37.08  -13.85 (VIOLATED)
_22217_/ZN                             23.23   36.62  -13.39 (VIOLATED)
_24776_/ZN                             16.02   28.67  -12.65 (VIOLATED)
_20328_/ZN                             16.02   28.21  -12.19 (VIOLATED)
_17048_/Z                              25.33   37.22  -11.90 (VIOLATED)
_27512_/ZN                             23.23   34.88  -11.65 (VIOLATED)
_22176_/ZN                             23.23   34.40  -11.17 (VIOLATED)
_19370_/ZN                             26.02   36.98  -10.97 (VIOLATED)
_27504_/ZN                             23.23   34.11  -10.88 (VIOLATED)
_18303_/ZN                             25.33   36.03  -10.70 (VIOLATED)
_22089_/ZN                             23.23   33.42  -10.19 (VIOLATED)
_18429_/ZN                             26.02   35.99   -9.97 (VIOLATED)
_18471_/ZN                             25.33   35.25   -9.92 (VIOLATED)
_19183_/ZN                             26.70   36.40   -9.69 (VIOLATED)
_22073_/ZN                             23.23   32.91   -9.68 (VIOLATED)
_22133_/ZN                             23.23   32.31   -9.08 (VIOLATED)
_27522_/ZN                             23.23   32.27   -9.04 (VIOLATED)
_22052_/ZN                             23.23   32.10   -8.87 (VIOLATED)
_18358_/ZN                             25.33   34.04   -8.71 (VIOLATED)
_22911_/ZN                             10.47   19.18   -8.71 (VIOLATED)
_19553_/ZN                             26.02   34.65   -8.63 (VIOLATED)
_19731_/ZN                             26.02   34.07   -8.06 (VIOLATED)
_19924_/ZN                             25.33   32.79   -7.46 (VIOLATED)
_25831_/ZN                             10.47   17.82   -7.34 (VIOLATED)
_18615_/ZN                             28.99   36.00   -7.01 (VIOLATED)
_22363_/ZN                             26.05   32.93   -6.88 (VIOLATED)
_20147_/ZN                             10.47   17.22   -6.75 (VIOLATED)
_23322_/ZN                             10.47   17.21   -6.73 (VIOLATED)
_18225_/ZN                             26.02   32.68   -6.66 (VIOLATED)
_18977_/ZN                             26.02   32.65   -6.63 (VIOLATED)
_17534_/ZN                             13.81   20.30   -6.49 (VIOLATED)
_18417_/ZN                             26.02   32.18   -6.16 (VIOLATED)
_20890_/ZN                             16.02   22.04   -6.02 (VIOLATED)
_18215_/ZN                             26.02   31.52   -5.50 (VIOLATED)
_20319_/Z                              25.33   30.58   -5.25 (VIOLATED)
_22301_/ZN                             10.47   15.60   -5.13 (VIOLATED)
_22360_/ZN                             10.47   15.55   -5.07 (VIOLATED)
_20318_/Z                              25.33   29.59   -4.26 (VIOLATED)
_20352_/ZN                             16.02   20.13   -4.11 (VIOLATED)
_22868_/ZN                             10.47   14.52   -4.05 (VIOLATED)
_18028_/ZN                             26.02   29.37   -3.36 (VIOLATED)
_17872_/ZN                             25.33   28.49   -3.16 (VIOLATED)
_18055_/ZN                             28.99   32.06   -3.07 (VIOLATED)
_17619_/ZN                             16.02   18.92   -2.90 (VIOLATED)
_19384_/ZN                             26.70   29.57   -2.87 (VIOLATED)
_19965_/ZN                             25.33   27.88   -2.56 (VIOLATED)
_22195_/ZN                             16.02   18.39   -2.37 (VIOLATED)
_19863_/ZN                             25.33   27.60   -2.27 (VIOLATED)
_20148_/ZN                             10.47   12.65   -2.18 (VIOLATED)
_19781_/ZN                             25.33   27.32   -1.99 (VIOLATED)
_24996_/ZN                             26.70   28.67   -1.96 (VIOLATED)
_17917_/ZN                             25.33   27.25   -1.92 (VIOLATED)
_17829_/ZN                             26.05   27.89   -1.83 (VIOLATED)
_17229_/ZN                             16.02   17.77   -1.75 (VIOLATED)
_17600_/ZN                             16.02   17.74   -1.72 (VIOLATED)
_27336_/ZN                             25.33   26.89   -1.56 (VIOLATED)
_23513_/ZN                             13.81   15.29   -1.48 (VIOLATED)
_21793_/ZN                             10.47   11.67   -1.20 (VIOLATED)
_21844_/ZN                             10.47   11.56   -1.09 (VIOLATED)
_19681_/ZN                             25.33   26.35   -1.02 (VIOLATED)
_22831_/ZN                             10.47   11.46   -0.99 (VIOLATED)
_28321_/ZN                             16.02   16.93   -0.90 (VIOLATED)
_21836_/ZN                             10.47   11.18   -0.70 (VIOLATED)
_27740_/ZN                             10.47   11.17   -0.70 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.09830614179372787

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4952

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.391090393066406

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.8518

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 66

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1197

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1223

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.07    0.24 ^ _16526_/Z (BUF_X2)
   0.09    0.33 ^ _16527_/Z (BUF_X2)
   0.05    0.38 ^ _18242_/Z (BUF_X2)
   0.07    0.45 ^ _18263_/Z (BUF_X2)
   0.06    0.51 ^ _18264_/Z (BUF_X2)
   0.06    0.57 v _18461_/Z (MUX2_X1)
   0.06    0.63 v _18462_/Z (MUX2_X1)
   0.06    0.69 v _18470_/Z (MUX2_X1)
   0.19    0.88 ^ _18471_/ZN (AOI21_X1)
   0.11    0.99 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.10 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.54 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.04    1.81 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23912_/ZN (NOR3_X1)
   0.04    2.14 ^ _23913_/Z (XOR2_X1)
   0.05    2.19 ^ _23914_/Z (MUX2_X1)
   0.02    2.21 v _23915_/ZN (NAND2_X1)
   0.12    2.33 ^ _23924_/ZN (AOI221_X1)
   0.05    2.38 v _23925_/ZN (AOI21_X1)
   0.06    2.44 v _24289_/Z (BUF_X1)
   0.06    2.50 v _25166_/Z (MUX2_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5016

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3425

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.691238

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.46e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.98e-02   3.44e-02   4.29e-04   6.47e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.63e-02   5.85e-04   7.79e-02 100.0%
                          52.7%      46.5%       0.8%
