 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : pe_array
Version: T-2022.03-SP3
Date   : Thu Dec  7 14:14:33 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_data_valid_accum_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_data_valid_accum_reg/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_data_valid_accum_reg/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_data_valid_mult_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_data_valid_mult_reg/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_data_valid_mult_reg/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_2_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_2_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_3_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_wb_reg_3_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_2_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_2_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_3_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_accum_reg_3_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_2_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_2_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_3_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_conv_cnt_mult_reg_3_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_wb_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_wb_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_wb_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_wb_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_wb_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_wb_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_accum_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_accum_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_accum_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_accum_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_accum_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_accum_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_mult_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_mult_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_mult_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_mult_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_mult_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_filter_ptr_mult_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_2_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_2_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_3_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_3_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_4_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_4_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_5_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_accum_reg_5_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_0_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_0_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_1_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_1_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_2_/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_psum_idx_mult_reg_2_/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


  Startpoint: cur_mode_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: genblk1_0__genblk1_0__PE_ARRAY_data_valid_wb_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pe_array           ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  cur_mode_reg_0_/clocked_on (**SEQGEN**)                 0.08      0.00 #     0.20 r
  cur_mode_reg_0_/Q (**SEQGEN**)                          0.00      0.00       0.20 r
  cur_mode[0] (net)                            22                   0.00       0.20 r
  I_1/Z (GTECH_NOT)                                       0.00      0.02       0.22 f
  N97 (net)                                    28                   0.00       0.22 f
  C444/Z (GTECH_OR2)                                      0.00      0.03       0.25 f
  N98 (net)                                     1                   0.00       0.25 f
  I_2/Z (GTECH_NOT)                                       0.00      0.00       0.25 r
  N99 (net)                                     1                   0.00       0.25 r
  B_58/Z (GTECH_BUF)                                      0.00      0.00       0.25 r    d 
  N58 (net)                                     1                   0.00       0.25 r
  C590/Z_0 (*SELECT_OP_3.1_3.1_1)                         0.00      0.00       0.26 r
  psum_ack_in[6] (net)                          3                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.26 r
  genblk1_5__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.27 r    d 
  genblk1_5__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.27 r
  genblk1_5__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.27 r
  psum_ack_out_5__0_ (net)                      4                   0.00       0.27 r
  C583/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.28 r
  psum_ack_in[13] (net)                         3                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.28 r
  genblk1_4__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.29 r    d 
  genblk1_4__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.29 r
  genblk1_4__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.29 r
  psum_ack_in[20] (net)                         6                   0.00       0.29 r
  genblk1_3__genblk1_0__PE_ARRAY_C3427/Z (GTECH_OR2)      0.00      0.01       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.30 r    d 
  genblk1_3__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.30 r
  genblk1_3__genblk1_0__PE_ARRAY_C3106/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.31 r
  psum_ack_out_3__0_ (net)                      6                   0.00       0.31 r
  C570/Z_0 (*SELECT_OP_2.1_2.1_1)                         0.00      0.01       0.32 r
  psum_ack_in[27] (net)                         3                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.32 r
  genblk1_2__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.33 r    d 
  genblk1_2__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.33 r
  genblk1_2__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.33 r
  psum_ack_in[34] (net)                         6                   0.00       0.33 r
  genblk1_1__genblk1_0__PE_ARRAY_C3422/Z (GTECH_OR2)      0.00      0.01       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.34 r    d 
  genblk1_1__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.34 r
  genblk1_1__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.35 r
  psum_ack_in[41] (net)                         6                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_C3416/Z (GTECH_OR2)      0.00      0.01       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_N989 (net)     2                   0.00       0.35 r
  genblk1_0__genblk1_0__PE_ARRAY_B_39/Z (GTECH_BUF)       0.00      0.00       0.36 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N100 (net)     2                   0.00       0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3096/Z_0 (*SELECT_OP_2.4_2.1_4)     0.00     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_psum_post_free_comb[0] (net)     5     0.00     0.36 r
  genblk1_0__genblk1_0__PE_ARRAY_C3132/Z_0 (*MUX_OP_4_2_1)     0.00     0.01     0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1012 (net)     1                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_C3429/Z (GTECH_AND2)     0.00      0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_N1013 (net)     3                  0.00       0.37 r
  genblk1_0__genblk1_0__PE_ARRAY_B_44/Z (GTECH_BUF)       0.00      0.01       0.38 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N105 (net)     2                   0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3101/Z_0 (*SELECT_OP_3.1_3.1_1)     0.00     0.00     0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_N1029 (net)     1                  0.00       0.38 r
  genblk1_0__genblk1_0__PE_ARRAY_C3104/Z_0 (*SELECT_OP_2.1_2.1_1)     0.00     0.00     0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_accum_stall (net)     3            0.00       0.39 r
  genblk1_0__genblk1_0__PE_ARRAY_I_147/Z (GTECH_NOT)      0.00      0.01       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_N1227 (net)    10                  0.00       0.39 f
  genblk1_0__genblk1_0__PE_ARRAY_C3388/Z (GTECH_OR2)      0.00      0.01       0.40 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N813 (net)     1                   0.00       0.40 f
  genblk1_0__genblk1_0__PE_ARRAY_C3389/Z (GTECH_OR2)      0.00      0.00       0.41 f    d 
  genblk1_0__genblk1_0__PE_ARRAY_N814 (net)     1                   0.00       0.41 f
  genblk1_0__genblk1_0__PE_ARRAY_I_153/Z (GTECH_NOT)      0.00      0.00       0.41 r    d 
  genblk1_0__genblk1_0__PE_ARRAY_N815 (net)     1                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_C3073/Z_0 (*SELECT_OP_4.1_4.1_1)     0.00     0.00     0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_N816 (net)    39                   0.00       0.41 r
  genblk1_0__genblk1_0__PE_ARRAY_data_valid_wb_reg/synch_enable (**SEQGEN**)     0.00     0.03     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        5.00       5.00
  clock network delay (ideal)                                       0.20       5.20
  clock uncertainty                                                -0.50       4.70
  genblk1_0__genblk1_0__PE_ARRAY_data_valid_wb_reg/clocked_on (**SEQGEN**)     0.00     4.70 r
  library setup time                                                0.00       4.70
  data required time                                                           4.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.70
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.25


1
