Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 14 17:10:29 2022
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1421 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.057        0.000                      0                 3740        0.011        0.000                      0                 3740        3.000        0.000                       0                  1425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         34.057        0.000                      0                 3740        0.225        0.000                      0                 3740       21.634        0.000                       0                  1421  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       34.065        0.000                      0                 3740        0.225        0.000                      0                 3740       21.634        0.000                       0                  1421  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         34.057        0.000                      0                 3740        0.011        0.000                      0                 3740  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       34.057        0.000                      0                 3740        0.011        0.000                      0                 3740  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.998ns  (logic 4.027ns (40.276%)  route 5.971ns (59.724%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.087 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.087    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.161ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 3.923ns (39.648%)  route 5.971ns (60.352%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.983 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.983    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.161    

Slack (MET) :             34.174ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.910ns (39.569%)  route 5.971ns (60.431%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.970 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.970    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 34.174    

Slack (MET) :             34.182ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 3.902ns (39.520%)  route 5.971ns (60.480%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.962 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.962    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 34.182    

Slack (MET) :             34.258ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 3.826ns (39.051%)  route 5.971ns (60.949%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.886    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 34.258    

Slack (MET) :             34.278ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 3.806ns (38.926%)  route 5.971ns (61.074%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.866 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.866    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 34.278    

Slack (MET) :             34.301ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 3.793ns (38.848%)  route 5.971ns (61.152%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.852 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.852    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_6
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 34.301    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 3.785ns (38.797%)  route 5.971ns (61.203%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.844 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.844    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_4
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.385ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 3.709ns (38.317%)  route 5.971ns (61.683%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.768 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.768    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_5
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                 34.385    

Slack (MET) :             34.405ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 3.689ns (38.189%)  route 5.971ns (61.811%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.748 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.748    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_7
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[36]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 34.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.427%)  route 0.143ns (40.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y49         FDRE                                         r  m_i2s2/tx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.270    m_i2s2/tx_data_l_reg_n_0_[7]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  m_i2s2/tx_data_l_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    m_i2s2/p_1_in[7]
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.449    m_i2s2/tx_data_l_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y48         FDRE                                         r  m_i2s2/tx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.277    m_i2s2/tx_data_r_reg_n_0_[1]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.231 r  m_i2s2/tx_data_r_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/tx_data_r_shift[1]_i_1_n_0
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.107    -0.456    m_i2s2/tx_data_r_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_i2s2/axis_clk
    SLICE_X46Y48         FDRE                                         r  m_i2s2/tx_data_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_i2s2/tx_data_l_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.281    m_i2s2/tx_data_l_reg_n_0_[2]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.235 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    m_i2s2/p_1_in[2]
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_i2s2/axis_clk
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.251    -0.567    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.107    -0.460    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y50         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_HP/s_mult_reg[9][2]/Q
                         net (fo=1, routed)           0.099    -0.347    m_fir/m_fir_HP/s_mult_reg[9]_15[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  m_fir/m_fir_HP/s_add_0[4][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    m_fir/m_fir_HP/s_add_0[4][3]_i_3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.236 r  m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/C
                         clock pessimism              0.252    -0.574    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.469    m_fir/m_fir_HP/s_add_0_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y53         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_HP/s_mult_reg[9][14]/Q
                         net (fo=1, routed)           0.099    -0.348    m_fir/m_fir_HP/s_mult_reg[9]_15[14]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.303 r  m_fir/m_fir_HP/s_add_0[4][15]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_HP/s_add_0[4][15]_i_3_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.237 r  m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1_n_5
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.827    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/C
                         clock pessimism              0.252    -0.575    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105    -0.470    m_fir/m_fir_HP/s_add_0_reg[4][14]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.909%)  route 0.096ns (28.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y51         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[19]/Q
                         net (fo=1, routed)           0.096    -0.340    m_fir/m_fir_HP/m_axis_tdata_reg[22][18]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.242 r  m_fir/m_fir_HP/m_axis_tdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    m_fir/m_fir_HP_n_29
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.476    m_fir/m_axis_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y41         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_fir/m_fir_HP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.334    m_fir/m_fir_HP/s_mult_reg[1]_19[11]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.289 r  m_fir/m_fir_HP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    m_fir/m_fir_HP/s_add_0[0][11]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.226 r  m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/C
                         clock pessimism              0.251    -0.567    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.105    -0.462    m_fir/m_fir_HP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.566    -0.581    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y39         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_fir/m_fir_HP/s_mult_reg[1][3]/Q
                         net (fo=1, routed)           0.082    -0.335    m_fir/m_fir_HP/s_mult_reg[1]_19[3]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.290 r  m_fir/m_fir_HP/s_add_0[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    m_fir/m_fir_HP/s_add_0[0][3]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.227 r  m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1_n_4
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.836    -0.819    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.105    -0.463    m_fir/m_fir_HP/s_add_0_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_add_1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/o_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  m_fir/m_fir_LP/s_add_1_reg[44]/Q
                         net (fo=1, routed)           0.153    -0.267    m_fir/m_fir_LP/s_add_1_reg_n_0_[44]
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.064    -0.504    m_fir/m_fir_LP/o_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.177%)  route 0.100ns (28.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[20]/Q
                         net (fo=1, routed)           0.100    -0.337    m_fir/m_fir_HP/m_axis_tdata_reg[22][19]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.239 r  m_fir/m_fir_HP/m_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    m_fir/m_fir_HP_n_28
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.476    m_fir/m_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y7       m_fir/m_fir_HP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y19      m_fir/m_fir_HP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y27      m_fir/m_fir_HP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y21      m_fir/m_fir_LP/s_mult_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y13      m_fir/m_fir_LP/s_mult_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y23      m_fir/m_fir_LP/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y29      m_fir/m_fir_LP/s_mult_reg[9]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y17      m_fir/m_fir_HP/s_mult_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y19      m_fir/m_fir_HP/s_mult_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y25      m_fir/m_fir_HP/s_mult_reg[7]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y44     m_fir/m_fir_HP/s_mult_reg[4][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X49Y46     m_fir/m_fir_HP/s_mult_reg[4][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X49Y46     m_fir/m_fir_HP/s_mult_reg[4][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y47     m_fir/m_fir_HP/s_mult_reg[4][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y47     m_fir/m_fir_HP/s_mult_reg[4][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y47     m_fir/m_fir_HP/s_mult_reg[4][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y47     m_fir/m_fir_HP/s_mult_reg[4][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y48     m_fir/m_fir_HP/s_mult_reg[4][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y44     m_fir/m_fir_HP/s_mult_reg[4][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X48Y45     m_fir/m_fir_HP/s_mult_reg[4][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.065ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.998ns  (logic 4.027ns (40.276%)  route 5.971ns (59.724%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.087 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.087    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.205    43.043    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 34.065    

Slack (MET) :             34.169ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 3.923ns (39.648%)  route 5.971ns (60.352%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.983 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.983    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.205    43.043    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.169    

Slack (MET) :             34.182ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.910ns (39.569%)  route 5.971ns (60.431%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.970 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.970    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.205    43.043    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 34.182    

Slack (MET) :             34.190ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 3.902ns (39.520%)  route 5.971ns (60.480%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.962 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.962    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.205    43.043    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 34.190    

Slack (MET) :             34.266ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 3.826ns (39.051%)  route 5.971ns (60.949%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.886    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.205    43.043    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 34.266    

Slack (MET) :             34.286ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 3.806ns (38.926%)  route 5.971ns (61.074%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.866 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.866    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.205    43.043    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 34.286    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 3.793ns (38.848%)  route 5.971ns (61.152%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.852 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.852    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_6
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.205    43.052    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.161    m_fir/m_fir_LP/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.317ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 3.785ns (38.797%)  route 5.971ns (61.203%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.844 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.844    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_4
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.205    43.052    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.161    m_fir/m_fir_LP/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 34.317    

Slack (MET) :             34.393ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 3.709ns (38.317%)  route 5.971ns (61.683%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.768 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.768    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_5
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.205    43.052    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.161    m_fir/m_fir_LP/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                 34.393    

Slack (MET) :             34.413ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 3.689ns (38.189%)  route 5.971ns (61.811%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.748 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.748    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_7
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.205    43.052    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.161    m_fir/m_fir_LP/s_add_1_reg[36]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 34.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.427%)  route 0.143ns (40.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y49         FDRE                                         r  m_i2s2/tx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.270    m_i2s2/tx_data_l_reg_n_0_[7]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  m_i2s2/tx_data_l_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    m_i2s2/p_1_in[7]
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.449    m_i2s2/tx_data_l_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y48         FDRE                                         r  m_i2s2/tx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.277    m_i2s2/tx_data_r_reg_n_0_[1]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.231 r  m_i2s2/tx_data_r_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/tx_data_r_shift[1]_i_1_n_0
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.107    -0.456    m_i2s2/tx_data_r_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_i2s2/axis_clk
    SLICE_X46Y48         FDRE                                         r  m_i2s2/tx_data_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_i2s2/tx_data_l_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.281    m_i2s2/tx_data_l_reg_n_0_[2]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.235 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    m_i2s2/p_1_in[2]
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_i2s2/axis_clk
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.251    -0.567    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.107    -0.460    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y50         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_HP/s_mult_reg[9][2]/Q
                         net (fo=1, routed)           0.099    -0.347    m_fir/m_fir_HP/s_mult_reg[9]_15[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  m_fir/m_fir_HP/s_add_0[4][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    m_fir/m_fir_HP/s_add_0[4][3]_i_3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.236 r  m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/C
                         clock pessimism              0.252    -0.574    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.469    m_fir/m_fir_HP/s_add_0_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y53         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_HP/s_mult_reg[9][14]/Q
                         net (fo=1, routed)           0.099    -0.348    m_fir/m_fir_HP/s_mult_reg[9]_15[14]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.303 r  m_fir/m_fir_HP/s_add_0[4][15]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_HP/s_add_0[4][15]_i_3_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.237 r  m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1_n_5
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.827    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/C
                         clock pessimism              0.252    -0.575    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105    -0.470    m_fir/m_fir_HP/s_add_0_reg[4][14]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.909%)  route 0.096ns (28.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y51         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[19]/Q
                         net (fo=1, routed)           0.096    -0.340    m_fir/m_fir_HP/m_axis_tdata_reg[22][18]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.242 r  m_fir/m_fir_HP/m_axis_tdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    m_fir/m_fir_HP_n_29
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.476    m_fir/m_axis_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y41         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_fir/m_fir_HP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.334    m_fir/m_fir_HP/s_mult_reg[1]_19[11]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.289 r  m_fir/m_fir_HP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    m_fir/m_fir_HP/s_add_0[0][11]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.226 r  m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/C
                         clock pessimism              0.251    -0.567    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.105    -0.462    m_fir/m_fir_HP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.566    -0.581    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y39         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_fir/m_fir_HP/s_mult_reg[1][3]/Q
                         net (fo=1, routed)           0.082    -0.335    m_fir/m_fir_HP/s_mult_reg[1]_19[3]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.290 r  m_fir/m_fir_HP/s_add_0[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    m_fir/m_fir_HP/s_add_0[0][3]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.227 r  m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1_n_4
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.836    -0.819    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.105    -0.463    m_fir/m_fir_HP/s_add_0_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_add_1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/o_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  m_fir/m_fir_LP/s_add_1_reg[44]/Q
                         net (fo=1, routed)           0.153    -0.267    m_fir/m_fir_LP/s_add_1_reg_n_0_[44]
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.064    -0.504    m_fir/m_fir_LP/o_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.177%)  route 0.100ns (28.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[20]/Q
                         net (fo=1, routed)           0.100    -0.337    m_fir/m_fir_HP/m_axis_tdata_reg[22][19]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.239 r  m_fir/m_fir_HP/m_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    m_fir/m_fir_HP_n_28
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.476    m_fir/m_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y7       m_fir/m_fir_HP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y19      m_fir/m_fir_HP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y27      m_fir/m_fir_HP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y21      m_fir/m_fir_LP/s_mult_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y13      m_fir/m_fir_LP/s_mult_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y23      m_fir/m_fir_LP/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y29      m_fir/m_fir_LP/s_mult_reg[9]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y17      m_fir/m_fir_HP/s_mult_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y19      m_fir/m_fir_HP/s_mult_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y25      m_fir/m_fir_HP/s_mult_reg[7]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y50     m_i2s2/tx_data_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y51     m_i2s2/tx_data_r_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y44     m_fir/m_fir_HP/s_mult_reg[4][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X49Y46     m_fir/m_fir_HP/s_mult_reg[4][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X49Y46     m_fir/m_fir_HP/s_mult_reg[4][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y47     m_fir/m_fir_HP/s_mult_reg[4][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y47     m_fir/m_fir_HP/s_mult_reg[4][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y47     m_fir/m_fir_HP/s_mult_reg[4][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y47     m_fir/m_fir_HP/s_mult_reg[4][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y48     m_fir/m_fir_HP/s_mult_reg[4][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y44     m_fir/m_fir_HP/s_mult_reg[4][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X48Y45     m_fir/m_fir_HP/s_mult_reg[4][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.998ns  (logic 4.027ns (40.276%)  route 5.971ns (59.724%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.087 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.087    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.161ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 3.923ns (39.648%)  route 5.971ns (60.352%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.983 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.983    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.161    

Slack (MET) :             34.174ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.910ns (39.569%)  route 5.971ns (60.431%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.970 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.970    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 34.174    

Slack (MET) :             34.182ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 3.902ns (39.520%)  route 5.971ns (60.480%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.962 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.962    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 34.182    

Slack (MET) :             34.258ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 3.826ns (39.051%)  route 5.971ns (60.949%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.886    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 34.258    

Slack (MET) :             34.278ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 3.806ns (38.926%)  route 5.971ns (61.074%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.866 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.866    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 34.278    

Slack (MET) :             34.301ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 3.793ns (38.848%)  route 5.971ns (61.152%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.852 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.852    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_6
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 34.301    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 3.785ns (38.797%)  route 5.971ns (61.203%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.844 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.844    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_4
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.385ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 3.709ns (38.317%)  route 5.971ns (61.683%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.768 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.768    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_5
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                 34.385    

Slack (MET) :             34.405ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 3.689ns (38.189%)  route 5.971ns (61.811%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.748 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.748    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_7
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[36]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 34.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.427%)  route 0.143ns (40.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y49         FDRE                                         r  m_i2s2/tx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.270    m_i2s2/tx_data_l_reg_n_0_[7]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  m_i2s2/tx_data_l_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    m_i2s2/p_1_in[7]
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.213    -0.328    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.236    m_i2s2/tx_data_l_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y48         FDRE                                         r  m_i2s2/tx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.277    m_i2s2/tx_data_r_reg_n_0_[1]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.231 r  m_i2s2/tx_data_r_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/tx_data_r_shift[1]_i_1_n_0
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.213    -0.350    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.107    -0.243    m_i2s2/tx_data_r_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_i2s2/axis_clk
    SLICE_X46Y48         FDRE                                         r  m_i2s2/tx_data_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_i2s2/tx_data_l_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.281    m_i2s2/tx_data_l_reg_n_0_[2]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.235 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    m_i2s2/p_1_in[2]
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_i2s2/axis_clk
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.251    -0.567    
                         clock uncertainty            0.213    -0.354    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.107    -0.247    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y50         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_HP/s_mult_reg[9][2]/Q
                         net (fo=1, routed)           0.099    -0.347    m_fir/m_fir_HP/s_mult_reg[9]_15[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  m_fir/m_fir_HP/s_add_0[4][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    m_fir/m_fir_HP/s_add_0[4][3]_i_3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.236 r  m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/C
                         clock pessimism              0.252    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.256    m_fir/m_fir_HP/s_add_0_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y53         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_HP/s_mult_reg[9][14]/Q
                         net (fo=1, routed)           0.099    -0.348    m_fir/m_fir_HP/s_mult_reg[9]_15[14]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.303 r  m_fir/m_fir_HP/s_add_0[4][15]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_HP/s_add_0[4][15]_i_3_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.237 r  m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1_n_5
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.827    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/C
                         clock pessimism              0.252    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105    -0.257    m_fir/m_fir_HP/s_add_0_reg[4][14]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.909%)  route 0.096ns (28.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y51         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[19]/Q
                         net (fo=1, routed)           0.096    -0.340    m_fir/m_fir_HP/m_axis_tdata_reg[22][18]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.242 r  m_fir/m_fir_HP/m_axis_tdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    m_fir/m_fir_HP_n_29
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.263    m_fir/m_axis_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y41         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_fir/m_fir_HP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.334    m_fir/m_fir_HP/s_mult_reg[1]_19[11]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.289 r  m_fir/m_fir_HP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    m_fir/m_fir_HP/s_add_0[0][11]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.226 r  m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/C
                         clock pessimism              0.251    -0.567    
                         clock uncertainty            0.213    -0.354    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.105    -0.249    m_fir/m_fir_HP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.566    -0.581    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y39         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_fir/m_fir_HP/s_mult_reg[1][3]/Q
                         net (fo=1, routed)           0.082    -0.335    m_fir/m_fir_HP/s_mult_reg[1]_19[3]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.290 r  m_fir/m_fir_HP/s_add_0[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    m_fir/m_fir_HP/s_add_0[0][3]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.227 r  m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1_n_4
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.836    -0.819    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.105    -0.250    m_fir/m_fir_HP/s_add_0_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_add_1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/o_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  m_fir/m_fir_LP/s_add_1_reg[44]/Q
                         net (fo=1, routed)           0.153    -0.267    m_fir/m_fir_LP/s_add_1_reg_n_0_[44]
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.064    -0.291    m_fir/m_fir_LP/o_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.177%)  route 0.100ns (28.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[20]/Q
                         net (fo=1, routed)           0.100    -0.337    m_fir/m_fir_HP/m_axis_tdata_reg[22][19]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.239 r  m_fir/m_fir_HP/m_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    m_fir/m_fir_HP_n_28
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.263    m_fir/m_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.998ns  (logic 4.027ns (40.276%)  route 5.971ns (59.724%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.087 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.087    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.161ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 3.923ns (39.648%)  route 5.971ns (60.352%))
  Logic Levels:           18  (CARRY4=13 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.764 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.983 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.983    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.161    

Slack (MET) :             34.174ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.910ns (39.569%)  route 5.971ns (60.431%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.970 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.970    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 34.174    

Slack (MET) :             34.182ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 3.902ns (39.520%)  route 5.971ns (60.480%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.962 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.962    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 34.182    

Slack (MET) :             34.258ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 3.826ns (39.051%)  route 5.971ns (60.949%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.886    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 34.258    

Slack (MET) :             34.278ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 3.806ns (38.926%)  route 5.971ns (61.074%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 42.756 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.646 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.647    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.866 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.866    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.440    42.756    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.493    43.248    
                         clock uncertainty           -0.213    43.035    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.109    43.144    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.144    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 34.278    

Slack (MET) :             34.301ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.764ns  (logic 3.793ns (38.848%)  route 5.971ns (61.152%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.852 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.852    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_6
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[37]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[37]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                 34.301    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 3.785ns (38.797%)  route 5.971ns (61.203%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.844 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.844    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_4
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[39]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[39]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.385ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 3.709ns (38.317%)  route 5.971ns (61.683%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.768 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.768    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_5
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[38]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[38]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                 34.385    

Slack (MET) :             34.405ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 3.689ns (38.189%)  route 5.971ns (61.811%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 42.772 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.555    -0.912    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  m_fir/m_fir_LP/s_add_0_reg[4][1]/Q
                         net (fo=2, routed)           1.345     0.951    m_fir/m_fir_LP/s_add_0_reg_n_0_[4][1]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.152     1.103 r  m_fir/m_fir_LP/s_add_1[23]_i_113/O
                         net (fo=2, routed)           0.859     1.962    m_fir/m_fir_LP/s_add_1[23]_i_113_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.348     2.310 r  m_fir/m_fir_LP/s_add_1[23]_i_116/O
                         net (fo=1, routed)           0.000     2.310    m_fir/m_fir_LP/s_add_1[23]_i_116_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.690 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.690    m_fir/m_fir_LP/s_add_1_reg[23]_i_101_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.807 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000     2.807    m_fir/m_fir_LP/s_add_1_reg[23]_i_81_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.924 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_59/CO[3]
                         net (fo=1, routed)           0.000     2.924    m_fir/m_fir_LP/s_add_1_reg[23]_i_59_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.041 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.041    m_fir/m_fir_LP/s_add_1_reg[23]_i_37_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.158 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.158    m_fir/m_fir_LP/s_add_1_reg[23]_i_23_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.275 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.275    m_fir/m_fir_LP/s_add_1_reg[27]_i_13_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.598 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/O[1]
                         net (fo=3, routed)           1.857     5.455    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_6
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.306     5.761 r  m_fir/m_fir_LP/s_add_1[27]_i_10__0/O
                         net (fo=2, routed)           1.017     6.778    m_fir/m_fir_LP/s_add_1[27]_i_10__0_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I3_O)        0.124     6.902 r  m_fir/m_fir_LP/s_add_1[27]_i_2__0/O
                         net (fo=2, routed)           0.893     7.795    m_fir/m_fir_LP/s_add_1[27]_i_2__0_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.919 r  m_fir/m_fir_LP/s_add_1[27]_i_6/O
                         net (fo=1, routed)           0.000     7.919    m_fir/m_fir_LP/s_add_1[27]_i_6_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.295 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    m_fir/m_fir_LP/s_add_1_reg[27]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.412 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.412    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.529 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.529    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.748 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.748    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_7
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.456    42.772    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y49         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[36]/C
                         clock pessimism              0.485    43.257    
                         clock uncertainty           -0.213    43.043    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.109    43.152    m_fir/m_fir_LP/s_add_1_reg[36]
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 34.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.427%)  route 0.143ns (40.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y49         FDRE                                         r  m_i2s2/tx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.270    m_i2s2/tx_data_l_reg_n_0_[7]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  m_i2s2/tx_data_l_shift[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    m_i2s2/p_1_in[7]
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X55Y49         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.213    -0.328    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092    -0.236    m_i2s2/tx_data_l_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.571    -0.576    m_i2s2/axis_clk
    SLICE_X56Y48         FDRE                                         r  m_i2s2/tx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  m_i2s2/tx_data_r_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.277    m_i2s2/tx_data_r_reg_n_0_[1]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.231 r  m_i2s2/tx_data_r_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    m_i2s2/tx_data_r_shift[1]_i_1_n_0
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.840    -0.815    m_i2s2/axis_clk
    SLICE_X57Y48         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[1]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.213    -0.350    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.107    -0.243    m_i2s2/tx_data_r_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_i2s2/axis_clk
    SLICE_X46Y48         FDRE                                         r  m_i2s2/tx_data_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_i2s2/tx_data_l_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.281    m_i2s2/tx_data_l_reg_n_0_[2]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.046    -0.235 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    m_i2s2/p_1_in[2]
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_i2s2/axis_clk
    SLICE_X47Y48         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.251    -0.567    
                         clock uncertainty            0.213    -0.354    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.107    -0.247    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y50         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_HP/s_mult_reg[9][2]/Q
                         net (fo=1, routed)           0.099    -0.347    m_fir/m_fir_HP/s_mult_reg[9]_15[2]
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.302 r  m_fir/m_fir_HP/s_add_0[4][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    m_fir/m_fir_HP/s_add_0[4][3]_i_3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.236 r  m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    m_fir/m_fir_HP/s_add_0_reg[4][3]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][2]/C
                         clock pessimism              0.252    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105    -0.256    m_fir/m_fir_HP/s_add_0_reg[4][2]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.252ns (71.854%)  route 0.099ns (28.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_HP/axis_clk
    SLICE_X37Y53         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_HP/s_mult_reg[9][14]/Q
                         net (fo=1, routed)           0.099    -0.348    m_fir/m_fir_HP/s_mult_reg[9]_15[14]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.045    -0.303 r  m_fir/m_fir_HP/s_add_0[4][15]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_HP/s_add_0[4][15]_i_3_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.237 r  m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_HP/s_add_0_reg[4][15]_i_1_n_5
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.827    m_fir/m_fir_HP/axis_clk
    SLICE_X36Y53         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][14]/C
                         clock pessimism              0.252    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105    -0.257    m_fir/m_fir_HP/s_add_0_reg[4][14]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.246ns (71.909%)  route 0.096ns (28.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y51         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[19]/Q
                         net (fo=1, routed)           0.096    -0.340    m_fir/m_fir_HP/m_axis_tdata_reg[22][18]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.242 r  m_fir/m_fir_HP/m_axis_tdata[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    m_fir/m_fir_HP_n_29
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[18]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.263    m_fir/m_axis_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.567    -0.580    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y41         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  m_fir/m_fir_HP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.334    m_fir/m_fir_HP/s_mult_reg[1]_19[11]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.289 r  m_fir/m_fir_HP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    m_fir/m_fir_HP/s_add_0[0][11]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.226 r  m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    m_fir/m_fir_HP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.837    -0.818    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y41         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][11]/C
                         clock pessimism              0.251    -0.567    
                         clock uncertainty            0.213    -0.354    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.105    -0.249    m_fir/m_fir_HP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.566    -0.581    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y39         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_fir/m_fir_HP/s_mult_reg[1][3]/Q
                         net (fo=1, routed)           0.082    -0.335    m_fir/m_fir_HP/s_mult_reg[1]_19[3]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.290 r  m_fir/m_fir_HP/s_add_0[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    m_fir/m_fir_HP/s_add_0[0][3]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.227 r  m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    m_fir/m_fir_HP/s_add_0_reg[0][3]_i_1_n_4
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.836    -0.819    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y39         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][3]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.105    -0.250    m_fir/m_fir_HP/s_add_0_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_add_1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/o_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X50Y51         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  m_fir/m_fir_LP/s_add_1_reg[44]/Q
                         net (fo=1, routed)           0.153    -0.267    m_fir/m_fir_LP/s_add_1_reg_n_0_[44]
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[22]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.064    -0.291    m_fir/m_fir_LP/o_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/o_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.177%)  route 0.100ns (28.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.563    -0.584    m_fir/m_fir_LP/axis_clk
    SLICE_X52Y52         FDRE                                         r  m_fir/m_fir_LP/o_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  m_fir/m_fir_LP/o_data_reg[20]/Q
                         net (fo=1, routed)           0.100    -0.337    m_fir/m_fir_HP/m_axis_tdata_reg[22][19]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.239 r  m_fir/m_fir_HP/m_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    m_fir/m_fir_HP_n_28
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.833    -0.821    m_fir/axis_clk
    SLICE_X51Y52         FDRE                                         r  m_fir/m_axis_tdata_reg[19]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.263    m_fir/m_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.024    





