entity FullAdder2df is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           cin : in  STD_LOGIC;
           s : out  STD_LOGIC;
           co : out  STD_LOGIC);
end FullAdder2df;

architecture Dataflow of FullAdder2df is

begin
s<=a xor b xor cin;
co<=(a and b) or (b and cin) or (a and cin);

end Dataflow;





entity padder is
    Port ( a : in  STD_LOGIC_VECTOR (3 downto 0);
           b : in  STD_LOGIC_VECTOR (3 downto 0);
           cin : in  STD_LOGIC;
           s : out  STD_LOGIC_VECTOR (3 downto 0);
           co : out  STD_LOGIC);
end padder;

architecture Behavioral of padder is

component FullAdder2df is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           cin : in  STD_LOGIC;
           s : out  STD_LOGIC;
           co : out  STD_LOGIC);
end component;
signal x:STD_LOGIC_VECTOR (2 downto 0);

begin
v0:FullAdder2df port map(a(0),b(0),cin,s(0),x(0));
v1:FullAdder2df port map(a(1),b(1),x(0),s(1),x(1));
v2:FullAdder2df port map(a(2),b(2),x(1),s(2),x(2));
v3:FullAdder2df port map(a(3),b(3),x(2),s(3),co);

end Behavioral;

