{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716623730648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716623730649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 00:55:30 2024 " "Processing started: Sat May 25 00:55:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716623730649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623730649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623730649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716623731392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716623731392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "src/TestBench.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/TestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751904 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(28) " "Verilog HDL information at RegisterFile.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "src/RegisterFile.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/RegisterFile.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716623751908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "src/RegisterFile.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "src/Register.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751912 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux4to1.v(17) " "Verilog HDL warning at Mux4to1.v(17): extended using \"x\" or \"z\"" {  } { { "src/Mux4to1.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Mux4to1.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716623751916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4To1 " "Found entity 1: Mux4To1" {  } { { "src/Mux4to1.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux2to1.v(13) " "Verilog HDL warning at Mux2to1.v(13): extended using \"x\" or \"z\"" {  } { { "src/Mux2to1.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Mux2to1.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716623751920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2To1 " "Found entity 1: Mux2To1" {  } { { "src/Mux2to1.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "src/Memory.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/maincontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/maincontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainController " "Found entity 1: MainController" {  } { { "src/MainController.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/MainController.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "I_T src/MainController.v 3 ImmediateExtend.v(2) " "Verilog HDL macro warning at ImmediateExtend.v(2): overriding existing definition for macro \"I_T\", which was defined in \"src/MainController.v\", line 3" {  } { { "src/ImmediateExtend.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ImmediateExtend.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "S_T src/MainController.v 4 ImmediateExtend.v(3) " "Verilog HDL macro warning at ImmediateExtend.v(3): overriding existing definition for macro \"S_T\", which was defined in \"src/MainController.v\", line 4" {  } { { "src/ImmediateExtend.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ImmediateExtend.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B_T src/MainController.v 5 ImmediateExtend.v(4) " "Verilog HDL macro warning at ImmediateExtend.v(4): overriding existing definition for macro \"B_T\", which was defined in \"src/MainController.v\", line 5" {  } { { "src/ImmediateExtend.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ImmediateExtend.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "J_T src/MainController.v 7 ImmediateExtend.v(5) " "Verilog HDL macro warning at ImmediateExtend.v(5): overriding existing definition for macro \"J_T\", which was defined in \"src/MainController.v\", line 7" {  } { { "src/ImmediateExtend.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ImmediateExtend.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "U_T src/MainController.v 6 ImmediateExtend.v(6) " "Verilog HDL macro warning at ImmediateExtend.v(6): overriding existing definition for macro \"U_T\", which was defined in \"src/MainController.v\", line 6" {  } { { "src/ImmediateExtend.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ImmediateExtend.v" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/immediateextend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/immediateextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtension " "Found entity 1: ImmExtension" {  } { { "src/ImmediateExtend.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ImmediateExtend.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "src/DP.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/DP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "src/CPU.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "src/Controller.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branchcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/branchcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchController " "Found entity 1: BranchController" {  } { { "src/BranchController.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/BranchController.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751952 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "S_T src/MainController.v 4 ALUDecoder.v(2) " "Verilog HDL macro warning at ALUDecoder.v(2): overriding existing definition for macro \"S_T\", which was defined in \"src/MainController.v\", line 4" {  } { { "src/ALUDecoder.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALUDecoder.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751955 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B_T src/MainController.v 5 ALUDecoder.v(3) " "Verilog HDL macro warning at ALUDecoder.v(3): overriding existing definition for macro \"B_T\", which was defined in \"src/MainController.v\", line 5" {  } { { "src/ALUDecoder.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALUDecoder.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751955 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "R_T src/MainController.v 2 ALUDecoder.v(4) " "Verilog HDL macro warning at ALUDecoder.v(4): overriding existing definition for macro \"R_T\", which was defined in \"src/MainController.v\", line 2" {  } { { "src/ALUDecoder.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALUDecoder.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751955 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "I_T src/MainController.v 3 ALUDecoder.v(5) " "Verilog HDL macro warning at ALUDecoder.v(5): overriding existing definition for macro \"I_T\", which was defined in \"src/MainController.v\", line 3" {  } { { "src/ALUDecoder.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALUDecoder.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716623751956 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUDecoder.v(24) " "Verilog HDL information at ALUDecoder.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "src/ALUDecoder.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALUDecoder.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716623751956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "src/ALUDecoder.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALUDecoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(29) " "Verilog HDL warning at ALU.v(29): extended using \"x\" or \"z\"" {  } { { "src/ALU.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALU.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716623751960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716623751960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623751960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716623752030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:CU " "Elaborating entity \"Controller\" for hierarchy \"Controller:CU\"" {  } { { "src/CPU.v" "CU" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/CPU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716623752034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainController Controller:CU\|MainController:main_c " "Elaborating entity \"MainController\" for hierarchy \"Controller:CU\|MainController:main_c\"" {  } { { "src/Controller.v" "main_c" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716623752037 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adrSrc MainController.v(86) " "Verilog HDL Always Construct warning at MainController.v(86): inferring latch(es) for variable \"adrSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "src/MainController.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/MainController.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716623752042 "|CPU|Controller:CU|MainController:main_c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adrSrc MainController.v(86) " "Inferred latch for \"adrSrc\" at MainController.v(86)" {  } { { "src/MainController.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/MainController.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623752046 "|CPU|Controller:CU|MainController:main_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder Controller:CU\|ALUDecoder:alu_decoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"Controller:CU\|ALUDecoder:alu_decoder\"" {  } { { "src/Controller.v" "alu_decoder" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716623752070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchController Controller:CU\|BranchController:BranchDecoder " "Elaborating entity \"BranchController\" for hierarchy \"Controller:CU\|BranchController:BranchDecoder\"" {  } { { "src/Controller.v" "BranchDecoder" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716623752089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DP\"" {  } { { "src/CPU.v" "DP" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/CPU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716623752093 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$pow Memory.v(10) " "Verilog HDL Unsupported Feature error at Memory.v(10): system function \"\$pow\" is not supported for synthesis" {  } { { "src/Memory.v" "" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/Memory.v" 10 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1716623752099 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath:DP " "Can't elaborate user hierarchy \"Datapath:DP\"" {  } { { "src/CPU.v" "DP" { Text "C:/Users/Kourosh/Documents/pain/ca3/src/CPU.v" 35 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716623752100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kourosh/Documents/pain/ca3/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/Kourosh/Documents/pain/ca3/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623752185 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716623752300 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 25 00:55:52 2024 " "Processing ended: Sat May 25 00:55:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716623752300 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716623752300 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716623752300 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623752300 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716623753058 ""}
