# Lab1 AXI Master Read/Write BRAM (Read Rom code from/to PS side DRAM)
## Design Presentation
[全端 IC 設計工程師伴學松 第十一次 Lab1](https://www.youtube.com/watch?v=WI5qV2pY6Tg&list=PL5CoDA0gtOHVgDr9OcUw00fQ-8MOtTz4a&index=12&pp=gAQBiAQB)  
[報告投影片](https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/lab1/doc/Caravel_FPGA_Labs_Lab1_Allen_20230424.pptx)

## Run Compiling of Vitis HLS and Vivado
```sh
source run_main.sh
```

## Run on FPGA
1. connect to remote PYNQ-Z2
2. create lab1-read_romcode folder on jupyter notebook and upload bitstream, hex and ipynb files to lab1-read_romcode folder
3. open main.ipynb and run
