{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1356852241040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1356852241041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 15:24:00 2012 " "Processing started: Sun Dec 30 15:24:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1356852241041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1356852241041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UpDown -c UpDown " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UpDown -c UpDown" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1356852241041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1356852241291 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UpDown EP2C5F256C8 " "Selected device EP2C5F256C8 for design \"UpDown\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1356852241301 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1356852241383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1356852241383 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1356852241589 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1356852241604 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Device EP2C5F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1356852241858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Device EP2C5AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1356852241858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C8 " "Device EP2C8F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1356852241858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Device EP2C8F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1356852241858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Device EP2C8AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1356852241858 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1356852241858 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1356852241860 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1356852241860 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1356852241860 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1356852241860 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Pin count\[0\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { count[0] } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 34 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Pin count\[1\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { count[1] } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 34 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Pin count\[2\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { count[2] } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 34 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 6 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Pin count\[3\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { count[3] } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 34 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 5 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[4\] " "Pin count\[4\] not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { count[4] } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 34 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 4 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 28 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { enable } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 30 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { reset } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 29 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1356852241922 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1356852241922 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UpDown.sdc " "Synopsys Design Constraints File file not found: 'UpDown.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1356852241976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1356852241977 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1356852241978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1356852242000 ""}  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "UpDown.v" "" { Text "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/UpDown.v" 28 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1356852242000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1356852242049 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1356852242050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1356852242050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1356852242051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1356852242051 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1356852242052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1356852242052 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1356852242052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1356852242052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1356852242052 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1356852242052 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 2 5 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 2 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1356852242054 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1356852242054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1356852242054 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1356852242055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1356852242055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1356852242055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1356852242055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1356852242055 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1356852242055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1356852242064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1356852242701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1356852242770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1356852242773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1356852243034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1356852243034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1356852243292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1356852243769 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1356852243769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1356852243971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1356852243974 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1356852243974 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1356852243982 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[0\] 0 " "Pin \"count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1356852243984 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[1\] 0 " "Pin \"count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1356852243984 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[2\] 0 " "Pin \"count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1356852243984 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[3\] 0 " "Pin \"count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1356852243984 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[4\] 0 " "Pin \"count\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1356852243984 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1356852243984 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1356852244033 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1356852244043 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1356852244104 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1356852244279 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1356852244329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/output_files/UpDown.fit.smsg " "Generated suppressed messages file D:/Data/Project/Electronics/electronics/verilog/updown/altera_build/output_files/UpDown.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1356852244453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1356852244683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 15:24:04 2012 " "Processing ended: Sun Dec 30 15:24:04 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1356852244683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1356852244683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1356852244683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1356852244683 ""}
