<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p172" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_172{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_172{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_172{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_172{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_172{left:145px;bottom:878px;letter-spacing:0.14px;}
#t6_172{left:145px;bottom:851px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t7_172{left:169px;bottom:836px;letter-spacing:-0.25px;word-spacing:0.02px;}
#t8_172{left:193px;bottom:822px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#t9_172{left:193px;bottom:807px;letter-spacing:-0.24px;}
#ta_172{left:169px;bottom:792px;letter-spacing:-0.25px;}
#tb_172{left:193px;bottom:777px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tc_172{left:193px;bottom:763px;letter-spacing:-0.24px;word-spacing:0.03px;}
#td_172{left:193px;bottom:748px;letter-spacing:-0.24px;}
#te_172{left:216px;bottom:733px;letter-spacing:-0.24px;}
#tf_172{left:240px;bottom:718px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tg_172{left:216px;bottom:704px;letter-spacing:-0.25px;}
#th_172{left:240px;bottom:689px;letter-spacing:-0.23px;word-spacing:0.02px;}
#ti_172{left:240px;bottom:674px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#tj_172{left:193px;bottom:660px;letter-spacing:-0.25px;}
#tk_172{left:216px;bottom:645px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tl_172{left:311px;bottom:630px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tm_172{left:240px;bottom:615px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tn_172{left:216px;bottom:600px;letter-spacing:-0.25px;}
#to_172{left:240px;bottom:586px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#tp_172{left:240px;bottom:571px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tq_172{left:240px;bottom:556px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tr_172{left:145px;bottom:513px;letter-spacing:0.18px;}
#ts_172{left:145px;bottom:486px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_172{left:145px;bottom:457px;}
#tu_172{left:182px;bottom:457px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tv_172{left:145px;bottom:428px;}
#tw_172{left:182px;bottom:428px;letter-spacing:-0.14px;word-spacing:0.05px;}
#tx_172{left:518px;bottom:429px;letter-spacing:-0.02px;}
#ty_172{left:539px;bottom:428px;}
#tz_172{left:544px;bottom:429px;letter-spacing:-0.01px;}
#t10_172{left:631px;bottom:429px;letter-spacing:-0.06px;}
#t11_172{left:182px;bottom:411px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_172{left:145px;bottom:368px;letter-spacing:0.17px;}
#t13_172{left:145px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t14_172{left:232px;bottom:317px;letter-spacing:-0.22px;}
#t15_172{left:247px;bottom:316px;letter-spacing:-0.12px;}
#t16_172{left:232px;bottom:294px;letter-spacing:-0.22px;}
#t17_172{left:253px;bottom:293px;letter-spacing:-0.1px;}
#t18_172{left:423px;bottom:294px;letter-spacing:-0.01px;}
#t19_172{left:513px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1a_172{left:232px;bottom:276px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1b_172{left:145px;bottom:247px;letter-spacing:-0.11px;}
#t1c_172{left:232px;bottom:247px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1d_172{left:391px;bottom:248px;letter-spacing:-0.25px;}
#t1e_172{left:414px;bottom:247px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1f_172{left:488px;bottom:249px;letter-spacing:-0.01px;}
#t1g_172{left:578px;bottom:247px;}
#t1h_172{left:145px;bottom:218px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1i_172{left:232px;bottom:195px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1j_172{left:486px;bottom:197px;letter-spacing:0.03px;}
#t1k_172{left:508px;bottom:195px;}
#t1l_172{left:512px;bottom:197px;letter-spacing:-0.01px;}
#t1m_172{left:599px;bottom:197px;letter-spacing:-0.05px;}
#t1n_172{left:650px;bottom:195px;letter-spacing:-0.2px;}
#t1o_172{left:232px;bottom:179px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_172{left:612px;bottom:179px;letter-spacing:-0.22px;word-spacing:0.17px;}
#t1q_172{left:232px;bottom:162px;letter-spacing:-0.13px;}
#t1r_172{left:280px;bottom:162px;letter-spacing:-0.09px;}

.s1_172{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_172{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_172{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_172{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_172{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s6_172{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_172{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s8_172{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.t.v0_172{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts172" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg172Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg172" style="-webkit-user-select: none;"><object width="825" height="990" data="172/172.svg" type="image/svg+xml" id="pdf172" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_172" class="t s1_172">ARM Instructions </span>
<span id="t2_172" class="t s2_172">A4-22 </span><span id="t3_172" class="t s1_172">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_172" class="t s2_172">ARM DDI 0100I </span>
<span id="t5_172" class="t s3_172">Operation </span>
<span id="t6_172" class="t v0_172 s4_172">if ConditionPassed(cond) then </span>
<span id="t7_172" class="t v0_172 s4_172">if (JE bit of Main Configuration register) == 0 then </span>
<span id="t8_172" class="t v0_172 s4_172">T Flag = Rm[0] </span>
<span id="t9_172" class="t v0_172 s4_172">PC = Rm AND 0xFFFFFFFE </span>
<span id="ta_172" class="t v0_172 s4_172">else </span>
<span id="tb_172" class="t v0_172 s4_172">jpc = SUB-ARCHITECTURE DEFINED value </span>
<span id="tc_172" class="t v0_172 s4_172">invalidhandler = SUB-ARCHITECTURE DEFINED value </span>
<span id="td_172" class="t v0_172 s4_172">if (Jazelle Extension accepts opcode at jpc) then </span>
<span id="te_172" class="t v0_172 s4_172">if (CV bit of Jazelle OS Control register) == 0 then </span>
<span id="tf_172" class="t v0_172 s4_172">PC = invalidhandler </span>
<span id="tg_172" class="t v0_172 s4_172">else </span>
<span id="th_172" class="t v0_172 s4_172">J Flag = 1 </span>
<span id="ti_172" class="t v0_172 s4_172">Start opcode execution at jpc </span>
<span id="tj_172" class="t v0_172 s4_172">else </span>
<span id="tk_172" class="t v0_172 s4_172">if ((CV bit of Jazelle OS Control register) == 0) AND </span>
<span id="tl_172" class="t v0_172 s4_172">(IMPLEMENTATION DEFINED CONDITION) then </span>
<span id="tm_172" class="t v0_172 s4_172">PC = invalidhandler </span>
<span id="tn_172" class="t v0_172 s4_172">else </span>
<span id="to_172" class="t v0_172 s4_172">/* Subject to SUB-ARCHITECTURE DEFINED restrictions on Rm: */ </span>
<span id="tp_172" class="t v0_172 s4_172">T Flag = Rm[0] </span>
<span id="tq_172" class="t v0_172 s4_172">PC = Rm AND 0xFFFFFFFE </span>
<span id="tr_172" class="t s3_172">Usage </span>
<span id="ts_172" class="t s5_172">This instruction must only be used if one of the following conditions is true: </span>
<span id="tt_172" class="t s5_172">• </span><span id="tu_172" class="t s5_172">The JE bit of the Main Configuration Register is 0. </span>
<span id="tv_172" class="t s5_172">• </span><span id="tw_172" class="t s5_172">The Enabled Java Virtual Machine in use conforms to all the </span><span id="tx_172" class="t s6_172">SUB</span><span id="ty_172" class="t s5_172">-</span><span id="tz_172" class="t s6_172">ARCHITECTURE </span><span id="t10_172" class="t s6_172">DEFINED </span>
<span id="t11_172" class="t s5_172">restrictions of the Jazelle Extension hardware being used. </span>
<span id="t12_172" class="t s3_172">Notes </span>
<span id="t13_172" class="t s7_172">ARM/Thumb state transfers </span>
<span id="t14_172" class="t v0_172 s4_172">IF </span><span id="t15_172" class="t s5_172">(JE bit of Main Configuration register) == 0 </span>
<span id="t16_172" class="t v0_172 s4_172">AND </span><span id="t17_172" class="t s5_172">Rm[1:0] == 0b10, the result is </span><span id="t18_172" class="t s6_172">UNPREDICTABLE</span><span id="t19_172" class="t s5_172">, as branches to non word-aligned </span>
<span id="t1a_172" class="t s5_172">addresses are impossible in ARM state. </span>
<span id="t1b_172" class="t s7_172">Use of R15 </span><span id="t1c_172" class="t s5_172">If register 15 is specified for </span><span id="t1d_172" class="t v0_172 s4_172">&lt;Rm&gt;</span><span id="t1e_172" class="t s5_172">, the result is </span><span id="t1f_172" class="t s6_172">UNPREDICTABLE</span><span id="t1g_172" class="t s5_172">. </span>
<span id="t1h_172" class="t s7_172">Jazelle opcode address </span>
<span id="t1i_172" class="t s5_172">The Jazelle opcode address is determined in a </span><span id="t1j_172" class="t s6_172">SUB</span><span id="t1k_172" class="t s5_172">-</span><span id="t1l_172" class="t s6_172">ARCHITECTURE </span><span id="t1m_172" class="t s6_172">DEFINED </span><span id="t1n_172" class="t s5_172">manner, </span>
<span id="t1o_172" class="t s5_172">typically from the contents of a specific general-purpose register, the </span><span id="t1p_172" class="t s8_172">Jazelle Program </span>
<span id="t1q_172" class="t s8_172">Counter </span><span id="t1r_172" class="t s5_172">(jpc). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
