V 50
K _ clk_div1000
Y 1
D 0 0 180 100
Z 10
i 9
P 1 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 clkin
A 0 50 10 0 2 0 PINTYPE=IN
P 2 180 60 160 60 0 3 0
L 100 60 10 0 2 0 1 0 clkout
A 160 70 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=clk_div1000
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/clk_div1000.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=clk_div1000
U 20 -40 10 0 3 0 PINORDER=clkin clkout 
b 20 20 160 80
E
