module D_latch(Q, Qbar, D, Enable, clear);
output Q, Qbar;
input D, Enable, clear;
wire X, Y, Z, Dbar, cbar, Enable;

not nt(Enable_not, Enable);

not a2(Dbar, D); 
not a3(cbar, clear);
or r1(X, Dbar, Enable);
or r2(Y, D, Enable);
or r3(Z, X, clear);
nand n1(Q, Z, Qbar);
nand n2(Qbar, Y, Q, cbar);

endmodule