##############################################################################
## This file is part of 'LCLS2 Common Carrier Core'.
## It is subject to the license terms in the LICENSE.txt file found in the
## top-level directory of this distribution and at:
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html.
## No part of 'LCLS2 Common Carrier Core', including this file,
## may be copied, modified, propagated, or distributed except according to
## the terms contained in the LICENSE.txt file.
##############################################################################
AxiLiteGenRegItf: &AxiLiteGenRegItf
  name: AxiLiteGenRegItf
  description: To configure DAC playout sequence
  size: 0x010000 #
  ############
  registers:
    #########################################################
    - address: 0x0000
      name: Enable
      size: 2
      mode: RW
      description: Enable DAC signal generator lanes
    #########################################################
    - address: 0x0004
      name: dspDiv
      size: 16
      mode: RW
      description: Display rate divider(Not implemented - Reserved)
    #########################################################
    - address: 0x0008
      name: periodSize
      size: 12
      mode: RW
      description: Signal period size. In number of Block RAM addresses (two samples per address). Zero inclusive
    #########################################################

