INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
