// Seed: 1203323857
module module_0 (
    output reg id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4
);
  assign id_4 = 1;
  always begin
    id_0 <= 1;
    id_0 = id_2;
  end
  type_7(
      id_0, id_4
  );
endmodule
