Analysis & Elaboration report for DE0_CV_Default
Wed Apr 25 17:30:50 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "PLL:PLL_inst"
  7. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Apr 25 17:30:49 2018       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; DE0_CV_Default                              ;
; Top-level Entity Name         ; Computador                                  ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Computador         ; DE0_CV_Default     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_inst"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 25 17:30:23 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 21
    Info (12023): Found entity 1: PLL File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd
    Info (12022): Found design unit 1: fifo16x4096-SYN File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 58
    Info (12023): Found entity 1: FIFO16x4096 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd
    Info (12022): Found design unit 1: Screen-logic File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 31
    Info (12023): Found entity 1: Screen File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd
    Info (12022): Found design unit 1: ILI9341-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd Line: 57
    Info (12023): Found entity 1: ILI9341 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd
    Info (12022): Found design unit 1: rom32k-SYN File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 53
    Info (12023): Found entity 1: ROM32K File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd
    Info (12022): Found design unit 1: ram16k-SYN File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 55
    Info (12023): Found entity 1: RAM16K File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/memoryio.vhd
    Info (12022): Found design unit 1: MemoryIO-logic File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 37
    Info (12023): Found entity 1: MemoryIO File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/cpu.vhd
    Info (12022): Found design unit 1: CPU-arch File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/CPU.vhd Line: 22
    Info (12023): Found entity 1: CPU File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/CPU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-arch File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/ControlUnit.vhd Line: 24
    Info (12023): Found entity 1: ControlUnit File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/ControlUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/g-computador/src/rtl/computador.vhd
    Info (12022): Found design unit 1: Computador-logic File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 40
    Info (12023): Found entity 1: Computador File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register64.vhd
    Info (12022): Found design unit 1: Register64-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 18
    Info (12023): Found entity 1: Register64 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register32.vhd
    Info (12022): Found design unit 1: Register32-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 17
    Info (12023): Found entity 1: Register32 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register16.vhd
    Info (12022): Found design unit 1: Register16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 17
    Info (12023): Found entity 1: Register16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/register8.vhd
    Info (12022): Found design unit 1: Register8-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 17
    Info (12023): Found entity 1: Register8 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram512.vhd
    Info (12022): Found design unit 1: Ram512-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 18
    Info (12023): Found entity 1: Ram512 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram64.vhd
    Info (12022): Found design unit 1: Ram64-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 19
    Info (12023): Found entity 1: Ram64 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram8.vhd
    Info (12022): Found design unit 1: Ram8-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 18
    Info (12023): Found entity 1: Ram8 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/ram4k.vhd
    Info (12022): Found design unit 1: Ram4k-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 18
    Info (12023): Found entity 1: Ram4K File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/pc.vhd
    Info (12022): Found design unit 1: PC-arch File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 27
    Info (12023): Found entity 1: PC File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/flipflopd.vhd
    Info (12022): Found design unit 1: FlipFlopD-arch File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 18
    Info (12023): Found entity 1: FlipFlopD File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/e-logicasequencial/src/rtl/binarydigit.vhd
    Info (12022): Found design unit 1: BinaryDigit-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 17
    Info (12023): Found entity 1: BinaryDigit File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd
    Info (12022): Found design unit 1: zerador16-strucZero16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 15
    Info (12023): Found entity 1: zerador16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd
    Info (12022): Found design unit 1: inversor16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 15
    Info (12023): Found entity 1: inversor16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd
    Info (12022): Found design unit 1: Inc16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 18
    Info (12023): Found entity 1: Inc16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd
    Info (12022): Found design unit 1: HalfAdder-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 17
    Info (12023): Found entity 1: HalfAdder File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 17
    Info (12023): Found entity 1: FullAdder File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd
    Info (12022): Found design unit 1: comparador16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 16
    Info (12023): Found entity 1: comparador16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd
    Info (12022): Found design unit 1: alu-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 44
    Info (12023): Found entity 1: ALU File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd
    Info (12022): Found design unit 1: Add16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 19
    Info (12023): Found entity 1: Add16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/or16.vhd
    Info (12022): Found design unit 1: Or16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 11
    Info (12023): Found entity 1: Or16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/or8way.vhd
    Info (12022): Found design unit 1: Or8Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 17
    Info (12023): Found entity 1: Or8Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/not16.vhd
    Info (12022): Found design unit 1: Not16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 10
    Info (12023): Found entity 1: Not16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/nor8way.vhd
    Info (12022): Found design unit 1: Nor8Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 17
    Info (12023): Found entity 1: Nor8Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/nand.vhd
    Info (12022): Found design unit 1: nand_z01-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 12
    Info (12023): Found entity 1: nand_z01 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux16.vhd
    Info (12022): Found design unit 1: Mux16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 12
    Info (12023): Found entity 1: Mux16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd
    Info (12022): Found design unit 1: Mux8Way16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux8way.vhd
    Info (12022): Found design unit 1: Mux8Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd
    Info (12022): Found design unit 1: Mux4Way16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 14
    Info (12023): Found entity 1: Mux4Way16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux4way.vhd
    Info (12022): Found design unit 1: Mux4Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 14
    Info (12023): Found entity 1: Mux4Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/mux2way.vhd
    Info (12022): Found design unit 1: Mux2Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 12
    Info (12023): Found entity 1: Mux2Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 4
Warning (12019): Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd
    Info (12022): Found design unit 1: Dmux8Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 18
    Info (12023): Found entity 1: DMux8Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd
    Info (12022): Found design unit 1: DMux4Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 14
    Info (12023): Found entity 1: DMux4Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd
    Info (12022): Found design unit 1: DMux2Way-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 12
    Info (12023): Found entity 1: DMux2Way File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd
    Info (12022): Found design unit 1: BarrelShifter16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 14
    Info (12023): Found entity 1: BarrelShifter16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd
    Info (12022): Found design unit 1: BarrelShifter8-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd Line: 14
    Info (12023): Found entity 1: BarrelShifter8 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/workhard/documents/github/z01_brejeiros/projetos/c-logicacombinacional/src/rtl/and16.vhd
    Info (12022): Found design unit 1: And16-rtl File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 11
    Info (12023): Found entity 1: And16 File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 4
Info (12127): Elaborating entity "Computador" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Computador.vhd(25): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at Computador.vhd(29): used implicit default value for signal "LCD_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at Computador.vhd(31): used implicit default value for signal "LCD_RD_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at Computador.vhd(32): used implicit default value for signal "LCD_RESET_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at Computador.vhd(33): used implicit default value for signal "LCD_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at Computador.vhd(34): used implicit default value for signal "LCD_WR_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at Computador.vhd(105): used implicit default value for signal "LCD_INIT_OK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 105
Warning (10036): Verilog HDL or VHDL warning at Computador.vhd(107): object "CLK_FAST" assigned a value but never read File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at Computador.vhd(108): object "CLK_SLOW" assigned a value but never read File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at Computador.vhd(109): object "RST_CPU" assigned a value but never read File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at Computador.vhd(109): object "RST_MEM" assigned a value but never read File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 109
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst" File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Computador.vhd Line: 120
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst" File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/WorkHard/Documents/GitHub/Z01_Brejeiros/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 757 megabytes
    Info: Processing ended: Wed Apr 25 17:30:50 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:44


