$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 ' done $end
  $var wire 32 & dout [31:0] $end
  $var wire  1 $ go $end
  $var wire 32 % n [31:0] $end
  $scope module collatz $end
   $var wire  1 # clk $end
   $var wire  1 ' done $end
   $var wire 32 & dout [31:0] $end
   $var wire  1 $ go $end
   $var wire 32 % n [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000000000000000000000111 %
b00000000000000000000000000000000 &
0'
#10
1#
#20
0#
1$
#30
1#
b00000000000000000000000000000111 &
#40
0#
#50
1#
#60
0#
0$
#70
1#
b00000000000000000000000000010110 &
#80
0#
#90
1#
b00000000000000000000000000001011 &
#100
0#
#110
1#
b00000000000000000000000000100010 &
#120
0#
#130
1#
b00000000000000000000000000010001 &
#140
0#
#150
1#
b00000000000000000000000000110100 &
#160
0#
#170
1#
b00000000000000000000000000011010 &
#180
0#
#190
1#
b00000000000000000000000000001101 &
#200
0#
#210
1#
b00000000000000000000000000101000 &
#220
0#
#230
1#
b00000000000000000000000000010100 &
#240
0#
#250
1#
b00000000000000000000000000001010 &
#260
0#
#270
1#
b00000000000000000000000000000101 &
#280
0#
#290
1#
b00000000000000000000000000010000 &
#300
0#
#310
1#
b00000000000000000000000000001000 &
#320
0#
#330
1#
b00000000000000000000000000000100 &
#340
0#
#350
1#
b00000000000000000000000000000010 &
#360
0#
#370
1#
b00000000000000000000000000000001 &
#380
0#
#390
1#
1'
#400
0#
#410
1#
#420
0#
#430
1#
