
---------- Begin Simulation Statistics ----------
final_tick                               159936577000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 409699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663836                       # Number of bytes of host memory used
host_op_rate                                   410503                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   244.08                       # Real time elapsed on the host
host_tick_rate                              655258228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159937                       # Number of seconds simulated
sim_ticks                                159936577000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.599366                       # CPI: cycles per instruction
system.cpu.discardedOps                        189347                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27458256                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625248                       # IPC: instructions per cycle
system.cpu.numCycles                        159936577                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132478321                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       223591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        464211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       524774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14248                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485840                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735541                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103777                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101800                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906026                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65390                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51487999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51487999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51488510                       # number of overall hits
system.cpu.dcache.overall_hits::total        51488510                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       571286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         571286                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       579194                       # number of overall misses
system.cpu.dcache.overall_misses::total        579194                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34757233000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34757233000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34757233000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34757233000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52059285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52059285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067704                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067704                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010974                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60840.337414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60840.337414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60009.656523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60009.656523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       107128                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3131                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.215267                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       438975                       # number of writebacks
system.cpu.dcache.writebacks::total            438975                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52404                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52404                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32053694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32053694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32884820999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32884820999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61774.534480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61774.534480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62425.270553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62425.270553                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524739                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40834750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40834750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275456                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275456                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13714461000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13714461000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41110206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41110206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49788.209369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49788.209369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           81                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13160176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13160176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47790.017249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47790.017249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10653249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10653249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       295830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       295830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21042772000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21042772000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71131.298381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71131.298381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18893518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18893518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77589.219201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77589.219201                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    831126999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    831126999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105139.405313                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105139.405313                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.731679                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015373                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526787                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.740806                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.731679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104662347                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104662347                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685647                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474927                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024743                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277862                       # number of overall hits
system.cpu.icache.overall_hits::total        10277862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68739000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68739000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68739000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68739000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278542                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101086.764706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101086.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101086.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101086.764706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67379000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67379000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99086.764706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99086.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99086.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99086.764706                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68739000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68739000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101086.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101086.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67379000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67379000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99086.764706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99086.764706                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           524.707800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15115.502941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   524.707800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.256205                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.256205                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          647                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          647                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.315918                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557764                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159936577000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               286808                       # number of demand (read+write) hits
system.l2.demand_hits::total                   286829                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data              286808                       # number of overall hits
system.l2.overall_hits::total                  286829                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             239979                       # number of demand (read+write) misses
system.l2.demand_misses::total                 240638                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            239979                       # number of overall misses
system.l2.overall_misses::total                240638                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25271908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25336771000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64863000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25271908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25336771000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527467                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527467                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.455552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.456214                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.455552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.456214                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98426.403642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105308.831189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105289.983294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98426.403642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105308.831189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105289.983294                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151421                       # number of writebacks
system.l2.writebacks::total                    151421                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        239974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            240633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       239974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           240633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20472048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20523731000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20472048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20523731000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.455543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.456205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.455543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.456205                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78426.403642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85309.441856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85290.591897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78426.403642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85309.441856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85290.591897                       # average overall mshr miss latency
system.l2.replacements                         230792                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       438975                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           438975                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       438975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       438975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7034                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7034                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             92591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          150916                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              150916                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16211145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16211145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.619760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107418.332052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107418.332052                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       150916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         150916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13192825000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13192825000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.619760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87418.332052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87418.332052                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98426.403642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98426.403642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51683000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51683000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78426.403642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78426.403642                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        194217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            194217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9060763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9060763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.314399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.314399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101734.311667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101734.311667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7279223000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7279223000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.314382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81735.756473                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81735.756473                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16128.143146                       # Cycle average of tags in use
system.l2.tags.total_refs                     1045134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    247176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.228299                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     254.507982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.235974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15853.399191                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984384                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5897                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2351522                       # Number of tag accesses
system.l2.tags.data_accesses                  2351522                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    151417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    239630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007826716250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              662494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142771                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      240633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151421                       # Number of write requests accepted
system.mem_ctrls.readBursts                    240633                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151421                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    344                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                240633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  189560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.934312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.891781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.027839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8670     97.19%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          164      1.84%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.16%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.04%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           58      0.65%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.970631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.938573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4701     52.70%     52.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.03%     53.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3833     42.97%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              284      3.18%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15400512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9690944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     96.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159921153000                       # Total gap between requests
system.mem_ctrls.avgGap                     407905.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15336320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9689280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 263704.530827866867                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95890010.200731009245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60582014.331843554974                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       239974                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       151421                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17846250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8130439750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3807064898750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27080.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33880.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25142251.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15358336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15400512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9690944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9690944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       239974                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         240633                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       151421                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        151421                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       263705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     96027665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         96291369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       263705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       263705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60592418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60592418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60592418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       263705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     96027665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156883788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               240289                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              151395                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9515                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3642867250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1201445000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8148286000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15160.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33910.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140311                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              89995                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       161378                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   155.335771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.981021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.960165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       117963     73.10%     73.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19407     12.03%     85.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5168      3.20%     88.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1555      0.96%     89.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9105      5.64%     94.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          889      0.55%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          529      0.33%     95.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          488      0.30%     96.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6274      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       161378                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15378496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9689280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               96.153715                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.582014                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       572192460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       304127505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      855821820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     394156980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12624705600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37398561840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29922120000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82071686205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.151449                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77399492250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5340400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77196684750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       580046460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       308302005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      859841640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     396124920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12624705600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36894179670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30346862880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82010063175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.766152                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78503669250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5340400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76092507750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89717                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151421                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72157                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150916                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       704844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 704844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25091456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25091456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            240633                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  240633    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              240633                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1069895000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1304810750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            283960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       590396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          165135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578313                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1579706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61808768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               61854400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          230792                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9690944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           758259                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018896                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136274                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 743943     98.11%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14304      1.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             758259                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159936577000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1930255000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2040000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1580365995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
