// Seed: 4036504046
module module_0;
  wire id_2;
  wire id_3;
  module_2();
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wand id_3
);
  module_0(); id_5(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_2 ();
endmodule
module module_3 (
    output wor id_0,
    input supply1 id_1
    , id_20,
    input tri id_2,
    output tri0 id_3,
    output wand id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    input wire id_12,
    output supply0 id_13,
    input tri0 id_14,
    output wire id_15,
    output supply1 id_16,
    input tri0 id_17,
    output tri id_18
);
  assign id_16 = id_10;
  module_2();
  assign id_11 = 1'b0;
  wire id_21;
endmodule
