INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link
	Log files: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/lsal.xclbin.link_summary, at Tue May 28 10:01:17 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue May 28 10:01:17 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link/v++_link_lsal_guidance.html', at Tue May 28 10:01:18 2024
INFO: [v++ 60-895]   Target platform: /opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/zedboard_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/hw/zedboard_202020_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: zedboard_202020_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [10:01:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal.xo -keep --xpfm /opt/Xilinx/Vitis/2020.2/platforms/zedboard_202020_1/zedboard_202020_1.xpfm --target hw --output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int --temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue May 28 10:01:22 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [10:01:23] build_xd_ip_db started: /opt/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/zedboard_202020_1.hpfm -clkid 0 -ip /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/iprepo/xilinx_com_hls_compute_matrices_1_0,compute_matrices -o /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [10:01:30] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1619.707 ; gain = 0.000 ; free physical = 25421 ; free virtual = 37774
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [10:01:30] cfgen started: /opt/Xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: compute_matrices, num: 1  {compute_matrices_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument compute_matrices_1.string1 to HP
INFO: [CFGEN 83-2226] Inferring mapping for argument compute_matrices_1.string2 to HP
INFO: [CFGEN 83-2226] Inferring mapping for argument compute_matrices_1.max_index to HP
INFO: [CFGEN 83-2226] Inferring mapping for argument compute_matrices_1.similarity_matrix to HP
INFO: [CFGEN 83-2226] Inferring mapping for argument compute_matrices_1.direction_matrix to HP
INFO: [SYSTEM_LINK 82-37] [10:01:34] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1619.707 ; gain = 0.000 ; free physical = 25419 ; free virtual = 37770
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [10:01:34] cf2bd started: /opt/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/_sysl/.xsd --temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link --output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [10:01:37] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1619.707 ; gain = 0.000 ; free physical = 25395 ; free virtual = 37755
INFO: [v++ 60-1441] [10:01:37] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 25461 ; free virtual = 37820
INFO: [v++ 60-1443] [10:01:37] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/sdsl.dat -rtd /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/cf2sw.rtd -nofilter /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/cf2sw_full.rtd -xclbin /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.xml -o /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link
WARNING: [CF2SW 83-2178] Memory for interface axi_interconnect_lpd [sptag HP] requires a memory specification to be present in build metadata
WARNING: [CF2SW 83-2178] Memory for interface interconnect_axifull [sptag HP0] requires a memory specification to be present in build metadata
WARNING: [CF2SW 83-2178] Memory for interface axi_interconnect_lpd [sptag HP] requires a memory specification to be present in build metadata
WARNING: [CF2SW 83-2178] Memory for interface interconnect_axifull [sptag HP0] requires a memory specification to be present in build metadata
INFO: [v++ 60-1441] [10:01:41] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 25453 ; free virtual = 37812
INFO: [v++ 60-1443] [10:01:41] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link
INFO: [v++ 60-1441] [10:01:42] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 25018 ; free virtual = 37386
INFO: [v++ 60-1443] [10:01:42] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f zedboard_202020_1 -g --remote_ip_cache /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/.ipcache -s --output_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int --log_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link --report_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link --config /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/vplConfig.ini -k /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link --no-info --iprepo /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0 --messageDb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link/vpl.pb /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: zedboard_202020_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/hw_platform
WARNING: /opt/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[10:02:04] Run vpl: Step create_project: Started
Creating Vivado project.
[10:02:34] Run vpl: Step create_project: Completed
[10:02:34] Run vpl: Step create_bd: Started
[10:02:43] Run vpl: Step create_bd: Completed
[10:02:43] Run vpl: Step update_bd: Started
[10:02:50] Run vpl: Step update_bd: Completed
[10:02:50] Run vpl: Step generate_target: Started
[10:03:38] Run vpl: Step generate_target: Completed
[10:03:38] Run vpl: Step config_hw_runs: Started
[10:03:56] Run vpl: Step config_hw_runs: Completed
[10:03:56] Run vpl: Step synth: Started
[10:04:28] Block-level synthesis in progress, 0 of 30 jobs complete, 2 jobs running.
[10:04:59] Block-level synthesis in progress, 1 of 30 jobs complete, 1 job running.
[10:05:29] Block-level synthesis in progress, 2 of 30 jobs complete, 2 jobs running.
[10:06:00] Block-level synthesis in progress, 2 of 30 jobs complete, 2 jobs running.
[10:06:30] Block-level synthesis in progress, 2 of 30 jobs complete, 2 jobs running.
[10:07:04] Block-level synthesis in progress, 2 of 30 jobs complete, 2 jobs running.
[10:07:34] Block-level synthesis in progress, 4 of 30 jobs complete, 2 jobs running.
[10:08:05] Block-level synthesis in progress, 4 of 30 jobs complete, 2 jobs running.
[10:08:35] Block-level synthesis in progress, 4 of 30 jobs complete, 2 jobs running.
[10:09:06] Block-level synthesis in progress, 6 of 30 jobs complete, 2 jobs running.
[10:09:36] Block-level synthesis in progress, 6 of 30 jobs complete, 2 jobs running.
[10:10:07] Block-level synthesis in progress, 8 of 30 jobs complete, 1 job running.
[10:10:37] Block-level synthesis in progress, 8 of 30 jobs complete, 2 jobs running.
[10:11:08] Block-level synthesis in progress, 9 of 30 jobs complete, 1 job running.
[10:11:38] Block-level synthesis in progress, 10 of 30 jobs complete, 1 job running.
[10:12:09] Block-level synthesis in progress, 11 of 30 jobs complete, 1 job running.
[10:12:39] Block-level synthesis in progress, 11 of 30 jobs complete, 2 jobs running.
[10:13:10] Block-level synthesis in progress, 13 of 30 jobs complete, 0 jobs running.
[10:13:41] Block-level synthesis in progress, 14 of 30 jobs complete, 1 job running.
[10:14:11] Block-level synthesis in progress, 14 of 30 jobs complete, 2 jobs running.
[10:14:42] Block-level synthesis in progress, 15 of 30 jobs complete, 1 job running.
[10:15:13] Block-level synthesis in progress, 16 of 30 jobs complete, 1 job running.
[10:15:44] Block-level synthesis in progress, 18 of 30 jobs complete, 0 jobs running.
[10:16:16] Block-level synthesis in progress, 19 of 30 jobs complete, 1 job running.
[10:16:47] Block-level synthesis in progress, 21 of 30 jobs complete, 0 jobs running.
[10:17:18] Block-level synthesis in progress, 22 of 30 jobs complete, 1 job running.
[10:17:49] Block-level synthesis in progress, 23 of 30 jobs complete, 1 job running.
[10:18:19] Block-level synthesis in progress, 25 of 30 jobs complete, 1 job running.
[10:18:50] Block-level synthesis in progress, 25 of 30 jobs complete, 2 jobs running.
[10:19:21] Block-level synthesis in progress, 27 of 30 jobs complete, 1 job running.
[10:19:52] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[10:20:23] Block-level synthesis in progress, 27 of 30 jobs complete, 2 jobs running.
[10:20:55] Block-level synthesis in progress, 28 of 30 jobs complete, 1 job running.
[10:21:26] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[10:21:58] Block-level synthesis in progress, 29 of 30 jobs complete, 1 job running.
[10:22:29] Block-level synthesis in progress, 30 of 30 jobs complete, 0 jobs running.
[10:22:59] Top-level synthesis in progress.
[10:23:30] Top-level synthesis in progress.
[10:23:47] Run vpl: Step synth: Completed
[10:23:47] Run vpl: Step impl: Started
[10:25:21] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 23m 36s 

[10:25:21] Starting logic optimization..
[10:25:21] Phase 1 Retarget
[10:25:21] Phase 2 Constant propagation
[10:25:21] Phase 3 Sweep
[10:25:21] Phase 4 BUFG optimization
[10:25:21] Phase 5 Shift Register Optimization
[10:25:21] Phase 6 Post Processing Netlist
[10:25:21] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 00m 00s 

[10:25:21] Starting logic placement..
[10:25:21] Phase 1 Placer Initialization
[10:25:21] Phase 1.1 Placer Initialization Netlist Sorting
[10:25:21] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[10:25:52] Phase 1.3 Build Placer Netlist Model
[10:25:52] Phase 1.4 Constrain Clocks/Macros
[10:25:52] Phase 2 Global Placement
[10:25:52] Phase 2.1 Floorplanning
[10:25:52] Phase 2.2 Update Timing before SLR Path Opt
[10:25:52] Phase 2.3 Global Placement Core
[10:25:52] Phase 2.3.1 Physical Synthesis In Placer
[10:25:52] Phase 3 Detail Placement
[10:25:52] Phase 3.1 Commit Multi Column Macros
[10:26:23] Phase 3.2 Commit Most Macros & LUTRAMs
[10:26:23] Phase 3.3 Area Swap Optimization
[10:26:23] Phase 3.4 Pipeline Register Optimization
[10:26:23] Phase 3.5 Small Shape Detail Placement
[10:26:23] Phase 3.6 Re-assign LUT pins
[10:26:23] Phase 3.7 Pipeline Register Optimization
[10:26:23] Phase 4 Post Placement Optimization and Clean-Up
[10:26:23] Phase 4.1 Post Commit Optimization
[10:26:23] Phase 4.1.1 Post Placement Optimization
[10:26:23] Phase 4.1.1.1 BUFG Insertion
[10:26:23] Phase 1 Physical Synthesis Initialization
[10:26:23] Phase 4.2 Post Placement Cleanup
[10:26:23] Phase 4.3 Placer Reporting
[10:26:23] Phase 4.3.1 Print Estimated Congestion
[10:26:23] Phase 4.4 Final Placement Cleanup
[10:26:55] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 01m 34s 

[10:26:55] Starting logic routing..
[10:26:55] Phase 1 Build RT Design
[10:26:55] Phase 2 Router Initialization
[10:26:55] Phase 2.1 Create Timer
[10:26:55] Phase 2.2 Fix Topology Constraints
[10:26:55] Phase 2.3 Pre Route Cleanup
[10:26:55] Phase 2.4 Update Timing
[10:27:26] Phase 3 Initial Routing
[10:27:26] Phase 3.1 Global Routing
[10:27:26] Phase 4 Rip-up And Reroute
[10:27:26] Phase 4.1 Global Iteration 0
[10:27:26] Phase 4.2 Global Iteration 1
[10:27:57] Phase 5 Delay and Skew Optimization
[10:27:57] Phase 5.1 Delay CleanUp
[10:27:57] Phase 5.1.1 Update Timing
[10:27:57] Phase 5.2 Clock Skew Optimization
[10:27:57] Phase 6 Post Hold Fix
[10:27:57] Phase 6.1 Hold Fix Iter
[10:27:57] Phase 6.1.1 Update Timing
[10:27:57] Phase 7 Route finalize
[10:27:57] Phase 8 Verifying routed nets
[10:27:57] Phase 9 Depositing Routes
[10:27:57] Phase 10 Post Router Timing
[10:27:57] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 01m 02s 

[10:27:57] Starting bitstream generation..
Starting optional post-route physical design optimization.
Finished optional post-route physical design optimization.
[10:28:53] Run vpl: Step impl: Completed
[10:28:55] Creating bitmap...
[10:28:55] Writing bitstream ./zedboard_base_wrapper.bit...
[10:28:55] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 00m 57s 
[10:28:55] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [10:29:00] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:27:18 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 23717 ; free virtual = 36652
INFO: [v++ 60-1443] [10:29:00] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/address_map.xml -sdsl /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/sdsl.dat -xclbin /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xclbin_orig.xml -rtd /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.rtd -o /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.xml
WARNING: [CF2SW 83-2178] Memory for interface axi_interconnect_lpd [sptag HP] requires a memory specification to be present in build metadata
WARNING: [CF2SW 83-2178] Memory for interface interconnect_axifull [sptag HP0] requires a memory specification to be present in build metadata
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [10:29:03] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 23721 ; free virtual = 36658
INFO: [v++ 60-1443] [10:29:03] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_xml.rtd --add-section BUILD_METADATA:JSON:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.xml --add-section SYSTEM_METADATA:RAW:/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_zedboard_202020_1_202020_1 --output /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link
XRT Build Version: 2.8.0 (Vitis)
       Build Date: 2020-11-04 13:51:01
          Hash ID: 70b0d7e5db97d08503f97ca713c33ecb01ddca64
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 728 bytes
Format : JSON
File   : '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 4045681 bytes
Format : RAW
File   : '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'
WARNING: Skipping CONNECTIVITY section for count size is zero.
WARNING: Section 'CONNECTIVITY' content is empty.  No data in the given JSON file.

Section: 'CONNECTIVITY'(7) was empty.  No action taken.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2812 bytes
Format : JSON
File   : '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3223 bytes
Format : RAW
File   : '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/lsal.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 5635 bytes
Format : RAW
File   : '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (4065145 bytes) to the output file: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [10:29:05] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 24605 ; free virtual = 37547
INFO: [v++ 60-1443] [10:29:05] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin.info --input /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/./build_dir.hw.zedboard_202020_1/lsal.xclbin
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link
INFO: [v++ 60-1441] [10:29:07] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 24594 ; free virtual = 37533
INFO: [v++ 60-1443] [10:29:07] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/run_link
INFO: [v++ 60-1441] [10:29:07] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1574.879 ; gain = 0.000 ; free physical = 24594 ; free virtual = 37533
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link/system_estimate_lsal.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created ./build_dir.hw.zedboard_202020_1/lsal.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link/v++_link_lsal_guidance.html
	Timing Report: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/reports/link/imp/impl_1_zedboard_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link/vivado.log
	Steps Log File: /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/lsal.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 28m 0s
