// Seed: 1551351789
module module_0;
  if (1) wand id_2, id_3, id_4, id_5 = 1;
  uwire id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5
);
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
  reg id_7;
  wire id_8, id_9;
  module_0 modCall_1 ();
  initial
    @(posedge 1)
      #1
        if (id_0) id_7 <= id_7;
        else @(posedge id_7) id_1 = 1;
endmodule
