{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "have_virtualization": false, 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "highest_el_is_64": false, 
        "kernel": "/usr/local/src/gem5/images/binaries/vmlinux.abulia.sept18", 
        "iobus": {
            "forward_latency": 1, 
            "slave": {
                "peer": [
                    "system.bridge.master", 
                    "system.pci_ide.dma"
                ], 
                "role": "SLAVE"
            }, 
            "name": "iobus", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "NoncoherentXBar", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.realview.realview_io.pio", 
                    "system.realview.uart0.pio", 
                    "system.realview.kmi0.pio", 
                    "system.realview.kmi1.pio", 
                    "system.realview.rtc.pio", 
                    "system.realview.pci_host.pio", 
                    "system.realview.energy_ctrl.pio", 
                    "system.pci_ide.pio", 
                    "system.iobridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 2
        }, 
        "iobridge": {
            "ranges": [
                "2147483648:4294967295:0:0:0:0"
            ], 
            "slave": {
                "peer": "system.iobus.master[8]", 
                "role": "SLAVE"
            }, 
            "name": "iobridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.membus.slave[2]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.iobridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "symbolfile": "", 
        "readfile": "", 
        "have_large_asid_64": false, 
        "thermal_model": null, 
        "phys_addr_range_64": 40, 
        "work_begin_exit_count": 0, 
        "have_lpae": true, 
        "cxx_class": "LinuxArmSystem", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 2147483648, 
        "pci_ide": {
            "PMCAPNextCapability": 0, 
            "InterruptPin": 1, 
            "HeaderType": 0, 
            "VendorID": 32902, 
            "MSIXMsgCtrl": 0, 
            "MSIXCAPNextCapability": 0, 
            "PXCAPLinkCtrl": 0, 
            "Revision": 0, 
            "LegacyIOBase": 0, 
            "pio_latency": 30000, 
            "PXCAPLinkCap": 0, 
            "CapabilityPtr": 0, 
            "MSIXCAPBaseOffset": 0, 
            "PXCAPDevCapabilities": 0, 
            "MSIXCAPCapId": 0, 
            "BAR3Size": 4, 
            "power_model": null, 
            "PXCAPCapabilities": 0, 
            "SubsystemID": 0, 
            "PXCAPCapId": 0, 
            "BAR4": 1, 
            "BAR1": 1, 
            "BAR0": 1, 
            "BAR3": 1, 
            "BAR2": 1, 
            "BAR5": 1, 
            "PXCAPDevStatus": 0, 
            "disks": [
                "system.cf0"
            ], 
            "BAR2Size": 8, 
            "MSICAPNextCapability": 0, 
            "ExpansionROM": 0, 
            "MSICAPMsgCtrl": 0, 
            "BAR5Size": 0, 
            "CardbusCIS": 0, 
            "MSIXPbaOffset": 0, 
            "MSICAPBaseOffset": 0, 
            "MaximumLatency": 0, 
            "BAR2LegacyIO": false, 
            "LatencyTimer": 0, 
            "BAR4LegacyIO": false, 
            "p_state_clk_gate_max": 1000000000000, 
            "PXCAPLinkStatus": 0, 
            "PXCAPDevCap2": 0, 
            "p_state_clk_gate_min": 1000, 
            "PXCAPDevCtrl": 0, 
            "MSICAPMaskBits": 0, 
            "host": "system.realview.pci_host", 
            "Command": 0, 
            "SubClassCode": 1, 
            "pci_func": 0, 
            "BAR5LegacyIO": false, 
            "MSICAPMsgData": 0, 
            "BIST": 0, 
            "PXCAPDevCtrl2": 0, 
            "pci_bus": 0, 
            "InterruptLine": 31, 
            "MSICAPMsgAddr": 0, 
            "BAR3LegacyIO": false, 
            "BAR4Size": 16, 
            "path": "system.pci_ide", 
            "MinimumGrant": 0, 
            "Status": 640, 
            "BAR0Size": 8, 
            "system": "system", 
            "name": "pci_ide", 
            "PXCAPNextCapability": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "type": "IdeController", 
            "ctrl_offset": 0, 
            "PXCAPBaseOffset": 0, 
            "DeviceID": 28945, 
            "io_shift": 0, 
            "CacheLineSize": 0, 
            "dma": {
                "peer": "system.iobus.slave[1]", 
                "role": "MASTER"
            }, 
            "PMCAPCapId": 0, 
            "config_latency": 20000, 
            "BAR1Size": 4, 
            "pio": {
                "peer": "system.iobus.master[7]", 
                "role": "SLAVE"
            }, 
            "pci_dev": 1, 
            "PMCAPCtrlStatus": 0, 
            "cxx_class": "IdeController", 
            "clk_domain": "system.clk_domain", 
            "SubsystemVendorID": 0, 
            "PMCAPBaseOffset": 0, 
            "MSICAPPendingBits": 0, 
            "MSIXTableOffset": 0, 
            "MSICAPMsgUpperAddr": 0, 
            "MSICAPCapId": 0, 
            "BAR0LegacyIO": false, 
            "ProgIF": 133, 
            "BAR1LegacyIO": false, 
            "PMCAPCapabilities": 0, 
            "ClassCode": 1, 
            "p_state_clk_gate_bins": 20
        }, 
        "vncserver": {
            "name": "vncserver", 
            "number": 0, 
            "frame_capture": false, 
            "eventq_index": 0, 
            "cxx_class": "VncServer", 
            "path": "system.vncserver", 
            "type": "VncServer", 
            "port": 5900
        }, 
        "multi_proc": true, 
        "bridge": {
            "ranges": [
                "201326592:536870911:0:0:0:0", 
                "788529152:2147483647:0:0:0:0"
            ], 
            "slave": {
                "peer": "system.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "bridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.iobus.slave[0]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "early_kernel_symbols": false, 
        "panic_on_oops": false, 
        "dtb_filename": "/usr/local/src/erudite/gem5/system/arm/dt/armv8_gem5_v1_4cpu.dtb", 
        "panic_on_panic": false, 
        "enable_context_switch_stats_dump": false, 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "2147483648:4294967295:0:0:0:0"
        ], 
        "realview": {
            "hdlcd": {
                "pio": {
                    "peer": "system.membus.master[5]", 
                    "role": "SLAVE"
                }, 
                "system": "system", 
                "virt_refresh_rate": 50000000000, 
                "cxx_class": "HDLcd", 
                "enable_capture": true, 
                "pio_addr": 721420288, 
                "pixel_chunk": 32, 
                "pio_latency": 10000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 95, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "pxl_clk": "system.realview.dcc.osc_pxl", 
                "type": "HDLcd", 
                "vnc": "system.vncserver", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "workaround_dma_line_count": true, 
                "pixel_buffer_size": 2048, 
                "path": "system.realview.hdlcd", 
                "workaround_swap_rb": false, 
                "dma": {
                    "peer": "system.membus.slave[0]", 
                    "role": "MASTER"
                }, 
                "name": "hdlcd", 
                "p_state_clk_gate_bins": 20, 
                "amba_id": 1314816
            }, 
            "rtc": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "name": "rtc", 
                "int_delay": 100000, 
                "pio": {
                    "peer": "system.iobus.master[4]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 3412017, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 36, 
                "eventq_index": 0, 
                "time": "Thu Jan  1 00:00:00 2009", 
                "cxx_class": "PL031", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.rtc", 
                "pio_addr": 471269376, 
                "type": "PL031"
            }, 
            "vgic": {
                "system": "system", 
                "name": "vgic", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.membus.master[3]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "VGic", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "hv_addr": 738213888, 
                "gic": "system.realview.gic", 
                "platform": "system.realview", 
                "vcpu_addr": 738222080, 
                "eventq_index": 0, 
                "ppint": 25, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.vgic", 
                "type": "VGic", 
                "pio_delay": 10000
            }, 
            "cxx_class": "RealView", 
            "realview_io": {
                "proc_id1": 335544320, 
                "name": "realview_io", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.iobus.master[0]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "RealViewCtrl", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "proc_id0": 335544320, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.realview_io", 
                "idreg": 35979264, 
                "type": "RealViewCtrl", 
                "pio_addr": 469827584
            }, 
            "system": "system", 
            "generic_timer": {
                "int_virt": 27, 
                "name": "generic_timer", 
                "int_phys": 29, 
                "cxx_class": "GenericTimer", 
                "system": "system", 
                "eventq_index": 0, 
                "gic": "system.realview.gic", 
                "path": "system.realview.generic_timer", 
                "type": "GenericTimer"
            }, 
            "gic": {
                "gem5_extensions": false, 
                "it_lines": 512, 
                "dist_pio_delay": 10000, 
                "name": "gic", 
                "p_state_clk_gate_min": 1000, 
                "dist_addr": 738201600, 
                "p_state_clk_gate_bins": 20, 
                "cpu_pio_delay": 10000, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "cpu_addr": 738205696, 
                "platform": "system.realview", 
                "int_latency": 10000, 
                "eventq_index": 0, 
                "cxx_class": "Pl390", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.gic", 
                "pio": {
                    "peer": "system.membus.master[2]", 
                    "role": "SLAVE"
                }, 
                "type": "Pl390"
            }, 
            "eventq_index": 0, 
            "energy_ctrl": {
                "name": "energy_ctrl", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.iobus.master[6]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "EnergyCtrl", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.energy_ctrl", 
                "dvfs_handler": "system.dvfs_handler", 
                "type": "EnergyCtrl", 
                "pio_addr": 268435456
            }, 
            "type": "RealView", 
            "pci_host": {
                "pio": {
                    "peer": "system.iobus.master[5]", 
                    "role": "SLAVE"
                }, 
                "cxx_class": "GenericArmPciHost", 
                "system": "system", 
                "int_count": 4, 
                "conf_size": 268435456, 
                "pci_mem_base": 0, 
                "conf_device_bits": 12, 
                "clk_domain": "system.clk_domain", 
                "int_policy": "ARM_PCI_INT_DEV", 
                "platform": "system.realview", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "pci_pio_base": 788529152, 
                "type": "GenericArmPciHost", 
                "p_state_clk_gate_min": 1000, 
                "conf_base": 805306368, 
                "power_model": null, 
                "path": "system.realview.pci_host", 
                "name": "pci_host", 
                "p_state_clk_gate_bins": 20, 
                "int_base": 100, 
                "pci_dma_base": 0
            }, 
            "gicv2m": {
                "name": "gicv2m", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.membus.master[4]", 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "Gicv2m", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "frames": [
                    {
                        "addr": 740032512, 
                        "spi_len": 64, 
                        "spi_base": 256, 
                        "eventq_index": 0, 
                        "cxx_class": "Gicv2mFrame", 
                        "path": "system.realview.gicv2m.frames", 
                        "type": "Gicv2mFrame", 
                        "name": "frames"
                    }
                ], 
                "path": "system.realview.gicv2m", 
                "type": "Gicv2m", 
                "pio_delay": 10000
            }, 
            "mcc": {
                "osc_peripheral": {
                    "position": 0, 
                    "name": "osc_peripheral", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 2, 
                    "path": "system.realview.mcc.osc_peripheral", 
                    "freq": 41667, 
                    "type": "RealViewOsc"
                }, 
                "name": "mcc", 
                "osc_mcc": {
                    "position": 0, 
                    "name": "osc_mcc", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 0, 
                    "path": "system.realview.mcc.osc_mcc", 
                    "freq": 20000, 
                    "type": "RealViewOsc"
                }, 
                "osc_clcd": {
                    "position": 0, 
                    "name": "osc_clcd", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 1, 
                    "path": "system.realview.mcc.osc_clcd", 
                    "freq": 42105, 
                    "type": "RealViewOsc"
                }, 
                "thermal_domain": null, 
                "eventq_index": 0, 
                "cxx_class": "SubSystem", 
                "path": "system.realview.mcc", 
                "temp_crtl": {
                    "system": "system", 
                    "position": 0, 
                    "name": "temp_crtl", 
                    "parent": "system.realview.realview_io", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewTemperatureSensor", 
                    "device": 0, 
                    "path": "system.realview.mcc.temp_crtl", 
                    "type": "RealViewTemperatureSensor"
                }, 
                "type": "SubSystem", 
                "osc_system_bus": {
                    "position": 0, 
                    "name": "osc_system_bus", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 4, 
                    "path": "system.realview.mcc.osc_system_bus", 
                    "freq": 41667, 
                    "type": "RealViewOsc"
                }
            }, 
            "dcc": {
                "name": "dcc", 
                "osc_hsbm": {
                    "position": 0, 
                    "name": "osc_hsbm", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 4, 
                    "path": "system.realview.dcc.osc_hsbm", 
                    "freq": 25000, 
                    "type": "RealViewOsc"
                }, 
                "thermal_domain": null, 
                "osc_sys": {
                    "position": 0, 
                    "name": "osc_sys", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 7, 
                    "path": "system.realview.dcc.osc_sys", 
                    "freq": 16667, 
                    "type": "RealViewOsc"
                }, 
                "osc_ddr": {
                    "position": 0, 
                    "name": "osc_ddr", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 8, 
                    "path": "system.realview.dcc.osc_ddr", 
                    "freq": 25000, 
                    "type": "RealViewOsc"
                }, 
                "eventq_index": 0, 
                "osc_cpu": {
                    "position": 0, 
                    "name": "osc_cpu", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 0, 
                    "path": "system.realview.dcc.osc_cpu", 
                    "freq": 16667, 
                    "type": "RealViewOsc"
                }, 
                "cxx_class": "SubSystem", 
                "path": "system.realview.dcc", 
                "osc_smb": {
                    "position": 0, 
                    "name": "osc_smb", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 6, 
                    "path": "system.realview.dcc.osc_smb", 
                    "freq": 20000, 
                    "type": "RealViewOsc"
                }, 
                "type": "SubSystem", 
                "osc_pxl": {
                    "position": 0, 
                    "name": "osc_pxl", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 5, 
                    "path": "system.realview.dcc.osc_pxl", 
                    "freq": 42105, 
                    "type": "RealViewOsc"
                }
            }, 
            "path": "system.realview", 
            "nvmem": {
                "range": "0:67108863:0:0:0:0", 
                "latency": 30000, 
                "name": "nvmem", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "kvm_map": true, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "latency_var": 0, 
                "bandwidth": "73.000000", 
                "conf_table_reported": false, 
                "cxx_class": "SimpleMemory", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.nvmem", 
                "null": false, 
                "type": "SimpleMemory", 
                "port": {
                    "peer": "system.membus.master[1]", 
                    "role": "SLAVE"
                }, 
                "in_addr_map": true
            }, 
            "name": "realview", 
            "intrctrl": "system.intrctrl", 
            "uart0": {
                "p_state_clk_gate_min": 1000, 
                "terminal": "system.terminal", 
                "pio": {
                    "peer": "system.iobus.master[1]", 
                    "role": "SLAVE"
                }, 
                "name": "uart0", 
                "int_delay": 100000, 
                "platform": "system.realview", 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "Pl011", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 37, 
                "eventq_index": 0, 
                "end_on_eot": false, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.uart0", 
                "pio_addr": 470351872, 
                "type": "Pl011"
            }, 
            "kmi1": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "vnc": "system.vncserver", 
                "name": "kmi1", 
                "int_delay": 1000000, 
                "pio": {
                    "peer": "system.iobus.master[3]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1314896, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 45, 
                "eventq_index": 0, 
                "is_mouse": true, 
                "cxx_class": "Pl050", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.kmi1", 
                "pio_addr": 470220800, 
                "type": "Pl050"
            }, 
            "kmi0": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "vnc": "system.vncserver", 
                "name": "kmi0", 
                "int_delay": 1000000, 
                "pio": {
                    "peer": "system.iobus.master[2]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1314896, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 44, 
                "eventq_index": 0, 
                "is_mouse": false, 
                "cxx_class": "Pl050", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.kmi0", 
                "pio_addr": 470155264, 
                "type": "Pl050"
            }
        }, 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "badaddr_responder": {
                "pio": {
                    "peer": "system.membus.default", 
                    "role": "SLAVE"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "system.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 0, 
                "update_data": false, 
                "warn_access": "warn", 
                "pio_latency": 100000, 
                "system": "system", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": null, 
                "ret_data32": 4294967295, 
                "path": "system.membus.badaddr_responder", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "ret_bad_addr": true, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.bridge.slave", 
                    "system.realview.nvmem.port", 
                    "system.realview.gic.pio", 
                    "system.realview.vgic.pio", 
                    "system.realview.gicv2m.pio", 
                    "system.realview.hdlcd.pio", 
                    "system.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.realview.hdlcd.dma", 
                    "system.system_port", 
                    "system.iobridge.master", 
                    "system.cpu0.icache_port", 
                    "system.cpu0.dcache_port", 
                    "system.cpu0.itb.walker.port", 
                    "system.cpu0.dtb.walker.port", 
                    "system.cpu1.icache_port", 
                    "system.cpu1.dcache_port", 
                    "system.cpu1.itb.walker.port", 
                    "system.cpu1.dtb.walker.port", 
                    "system.cpu2.icache_port", 
                    "system.cpu2.dcache_port", 
                    "system.cpu2.itb.walker.port", 
                    "system.cpu2.dtb.walker.port", 
                    "system.cpu3.icache_port", 
                    "system.cpu3.dcache_port", 
                    "system.cpu3.itb.walker.port", 
                    "system.cpu3.dtb.walker.port"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": null, 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "default": {
                "peer": "system.membus.badaddr_responder.pio", 
                "role": "MASTER"
            }, 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "multi_thread": false, 
        "eventq_index": 0, 
        "default_p_state": "UNDEFINED", 
        "m5ops_base": 268500992, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "LinuxArmSystem", 
        "switch_cpus": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus0.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus0.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.switch_cpus0.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus0.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus0.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus0.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [], 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.switch_cpus0.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus0.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus0.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus0.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.switch_cpus0", 
                "max_loads_any_thread": 0, 
                "switched_out": true, 
                "workload": [], 
                "name": "switch_cpus0", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus0.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus0.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.switch_cpus0.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus0.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus1.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus1.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.switch_cpus1.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus1.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus1.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus1.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 1, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [], 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.switch_cpus1.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus1.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus1.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus1.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.switch_cpus1", 
                "max_loads_any_thread": 0, 
                "switched_out": true, 
                "workload": [], 
                "name": "switch_cpus1", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus1.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus1.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.switch_cpus1.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus1.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus2.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus2.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.switch_cpus2.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus2.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus2.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus2.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 2, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [], 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.switch_cpus2.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus2.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus2.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus2.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.switch_cpus2", 
                "max_loads_any_thread": 0, 
                "switched_out": true, 
                "workload": [], 
                "name": "switch_cpus2", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus2.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus2.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.switch_cpus2.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus2.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus3.itb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus3.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.switch_cpus3.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus3.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus3.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus3.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 3, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [], 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.switch_cpus3.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.switch_cpus3.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.switch_cpus3.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.switch_cpus3.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.switch_cpus3", 
                "max_loads_any_thread": 0, 
                "switched_out": true, 
                "workload": [], 
                "name": "switch_cpus3", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.switch_cpus3.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.switch_cpus3.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.switch_cpus3.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus3.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "p_state_clk_gate_min": 1000, 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "boot_osflags": "earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=2GB root=/dev/sda1", 
        "system_port": {
            "peer": "system.membus.slave[1]", 
            "role": "MASTER"
        }, 
        "terminal": {
            "name": "terminal", 
            "output": true, 
            "number": 0, 
            "intr_control": "system.intrctrl", 
            "eventq_index": 0, 
            "cxx_class": "Terminal", 
            "path": "system.terminal", 
            "type": "Terminal", 
            "port": 3456
        }, 
        "power_model": null, 
        "reset_addr_64": 0, 
        "p_state_clk_gate_max": 1000000000000, 
        "gic_cpu_addr": 738205696, 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "machine_type": "DTOnly", 
        "flags_addr": 469827632, 
        "path": "system", 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[5]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu0.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu0.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu0.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu0.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu0.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.membus.slave[3]", 
                    "role": "MASTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu0.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.membus.slave[4]", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu0.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu0.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu0.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu0.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu0", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu0", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu0.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[6]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu0.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 20827269816, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu0.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu0.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[9]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu1.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu1.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu1.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu1.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu1.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 1, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.membus.slave[7]", 
                    "role": "MASTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu1.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.membus.slave[8]", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu1.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu1.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu1.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu1.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu1", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu1", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu1.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[10]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu1.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 20827269816, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu1.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu1.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[13]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu2.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu2.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu2.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu2.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu2.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 2, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.membus.slave[11]", 
                    "role": "MASTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu2.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.membus.slave[12]", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu2.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu2.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu2.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu2.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu2", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu2", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu2.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[14]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu2.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 20827269816, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu2.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu2.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[17]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu3.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu3.itb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu3.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu3.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu3.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 3, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.membus.slave[15]", 
                    "role": "MASTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu3.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.membus.slave[16]", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "power_model": null, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu3.dtb", 
                    "sys": "system", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "p_state_clk_gate_min": 1000, 
                            "name": "walker", 
                            "is_stage2": true, 
                            "p_state_clk_gate_bins": 20, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "power_model": null, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "default_p_state": "UNDEFINED", 
                            "p_state_clk_gate_max": 1000000000000, 
                            "path": "system.cpu3.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu3.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu3.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu3", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu3", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu3.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[18]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu3.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 20827269816, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "vecRegRenameMode": "Full", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu3.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 1091551472
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu3.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                286
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "cf0": {
            "driveID": "master", 
            "name": "cf0", 
            "image": {
                "read_only": false, 
                "name": "image", 
                "cxx_class": "CowDiskImage", 
                "eventq_index": 0, 
                "child": {
                    "read_only": true, 
                    "name": "child", 
                    "eventq_index": 0, 
                    "cxx_class": "RawDiskImage", 
                    "path": "system.cf0.image.child", 
                    "image_file": "/usr/local/src/gem5/images/image.with.swap.img", 
                    "type": "RawDiskImage"
                }, 
                "path": "system.cf0.image", 
                "image_file": "", 
                "type": "CowDiskImage", 
                "table_size": 65536
            }, 
            "delay": 1000000, 
            "eventq_index": 0, 
            "cxx_class": "IdeDisk", 
            "path": "system.cf0", 
            "type": "IdeDisk"
        }, 
        "work_end_ckpt_count": 0, 
        "mem_mode": "atomic", 
        "name": "system", 
        "init_param": 0, 
        "p_state_clk_gate_bins": 20, 
        "load_addr_mask": 134217727, 
        "work_item_id": -1, 
        "intrctrl": {
            "name": "intrctrl", 
            "sys": "system", 
            "eventq_index": 0, 
            "cxx_class": "IntrControl", 
            "path": "system.intrctrl", 
            "type": "IntrControl"
        }, 
        "have_security": false, 
        "atags_addr": 134217728, 
        "memories": [
            "system.mem_ctrls", 
            "system.realview.nvmem"
        ], 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 260000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": "system.clk_domain", 
                "channels": 1, 
                "write_buffer_size": 64, 
                "device_bus_width": 8, 
                "VDD": "1.5", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.membus.master[6]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.032", 
                "p_state_clk_gate_min": 1000, 
                "null": false, 
                "IDD2P1": "0.032", 
                "eventq_index": 0, 
                "tRRD": 6000, 
                "tRTW": 2500, 
                "IDD4R": "0.157", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.125", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 8, 
                "IDD2P02": "0.0", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "IDD6": "0.02", 
                "IDD5": "0.235", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "tRRD_L": 0, 
                "IDD0": "0.055", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "power_model": null, 
                "tCL": 13750, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 35000, 
                "tRP": 13750, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls", 
                "tXP": 6000, 
                "tXS": 270000, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.038", 
                "IDD3N": "0.038", 
                "name": "mem_ctrls", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "kvm_map": true, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:4294967295:6:19:0:0", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "p_state_clk_gate_bins": 20, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 1024, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 7800000
            }
        ], 
        "num_work_ids": 16, 
        "boot_loader": [
            "/usr/local/src/gem5/images/binaries/boot_emm.arm64", 
            "/usr/local/src/gem5/images/binaries/boot_emm.arm"
        ], 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": true
}