{'Add_rd': {'CDeps': [[[], ['Reset']],
                      [[],
                       ['Reset'],
                       ['Current_state_SYS',
                        'SYS_read',
                        'Dout',
                        'Addr_freshed_ptr']]],
            'CLines': [[None, '609:C'], [None, '609:C', '611:C']],
            'Clocked': False,
            'DDeps': [[], ['Add_rd']],
            'DLines': ['610:D', '612:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea2250>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea2810>]},
 'Add_rd_gray': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                 'CLines': [[None, '628:C'], [None, '628:C']],
                 'Clocked': False,
                 'DDeps': [['Add_rd'], []],
                 'DLines': ['632:D', '629:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae847d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae84450>]},
 'Add_rd_gray_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                     'CLines': [[None, '288:C'], [None, '288:C']],
                     'Clocked': True,
                     'DDeps': [[], ['Add_rd_gray']],
                     'DLines': ['289:D', '291:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae17ed0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae340d0>]},
 'Add_rd_pl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                'CLines': [[None, '615:C'], [None, '615:C']],
                'Clocked': False,
                'DDeps': [['Add_rd'], []],
                'DLines': ['618:D', '616:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea2c10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea2a90>]},
 'Add_rd_ungray': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                   'CLines': [[None, '294:C'], [None, '294:C']],
                   'Clocked': True,
                   'DDeps': [['Add_rd_gray_dl1'], []],
                   'DLines': ['298:D', '295:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae34810>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae34410>]},
 'Add_wr': {'CDeps': [[[], ['Reset'], ['Current_state', 'State_err_end']],
                      [[],
                       ['Reset'],
                       ['Current_state', 'State_err_end'],
                       ['Wr_en', 'Full']],
                      [[], ['Reset']]],
            'CLines': [[None, '333:C', '335:C'],
                       [None, '333:C', '335:C', '337:C'],
                       [None, '333:C']],
            'Clocked': True,
            'DDeps': [['Add_wr_reg'], ['Add_wr'], []],
            'DLines': ['336:D', '338:D', '334:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11d4d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11d890>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11d150>]},
 'Add_wr_gray': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                 'CLines': [[None, '276:C'], [None, '276:C']],
                 'Clocked': True,
                 'DDeps': [['Add_wr'], []],
                 'DLines': ['280:D', '277:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae17310>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae0cf50>]},
 'Add_wr_gray_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                     'CLines': [[None, '639:C'], [None, '639:C']],
                     'Clocked': False,
                     'DDeps': [[], ['Add_wr_gray']],
                     'DLines': ['640:D', '642:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9953d0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa995590>]},
 'Add_wr_jump': {'CDeps': [[[],
                            ['Reset'],
                            ['Current_state', 'State_err_end']],
                           [[],
                            ['Reset'],
                            ['Current_state', 'State_err_end'],
                            ['Add_wr_jump_tmp_pl1']],
                           [[], ['Reset']]],
                 'CLines': [[None, '355:C', '357:C'],
                            [None, '355:C', '357:C', '359:C'],
                            [None, '355:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['358:D', '360:D', '356:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb124b50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb124e10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb1247d0>]},
 'Add_wr_jump_rd_pl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                        'CLines': [[None, '645:C'], [None, '645:C']],
                        'Clocked': False,
                        'DDeps': [[], ['Add_wr_jump']],
                        'DLines': ['646:D', '648:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9958d0>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa995a90>]},
 'Add_wr_jump_tmp': {'CDeps': [[[],
                                ['Reset'],
                                ['Current_state', 'State_err_end']],
                               [[],
                                ['Reset'],
                                ['Current_state', 'State_err_end']],
                               [[], ['Reset']]],
                     'CLines': [[None, '341:C', '343:C'],
                                [None, '341:C', '343:C'],
                                [None, '341:C']],
                     'Clocked': True,
                     'DDeps': [[], [], []],
                     'DLines': ['344:D', '346:D', '342:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11de50>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb124050>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11da90>]},
 'Add_wr_jump_tmp_pl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                         'CLines': [[None, '349:C'], [None, '349:C']],
                         'Clocked': True,
                         'DDeps': [[], ['Add_wr_jump_tmp']],
                         'DLines': ['350:D', '352:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb1242d0>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb1244d0>]},
 'Add_wr_pluse': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['Add_wr']],
                  'DLines': ['302:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfae37310>]},
 'Add_wr_pluse2': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Add_wr']],
                   'DLines': ['305:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfae37910>]},
 'Add_wr_pluse3': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Add_wr']],
                   'DLines': ['304:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfae37710>]},
 'Add_wr_pluse4': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Add_wr']],
                   'DLines': ['303:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfae37510>]},
 'Add_wr_reg': {'CDeps': [[[], ['Reset']],
                          [[], ['Reset'], ['Current_state', 'State_idle']]],
                'CLines': [[None, '267:C'], [None, '267:C', '269:C']],
                'Clocked': True,
                'DDeps': [[], ['Add_wr']],
                'DLines': ['268:D', '270:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae0c990>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae0ccd0>]},
 'Add_wr_ungray': {'CDeps': [[[], ['Reset']],
                             [[], ['Reset'], ['Add_wr_jump_rd_pl1']]],
                   'CLines': [[None, '651:C'], [None, '651:C', '653:C']],
                   'Clocked': False,
                   'DDeps': [[], ['Add_wr_gray_dl1']],
                   'DLines': ['652:D', '655:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfa995dd0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfa991390>]},
 'Addr_freshed_ptr': {'CDeps': [[[], ['Add_rd_pl1', 'Add_rd']],
                                [[], ['Add_rd_pl1', 'Add_rd']]],
                      'CLines': [[None, '621:C'], [None, '621:C']],
                      'Clocked': False,
                      'DDeps': [[], []],
                      'DLines': ['624:D', '622:D'],
                      'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae84110>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfaea2f10>]},
 'Almost_full': {'CDeps': [[[], ['Reset']],
                           [[],
                            ['Reset'],
                            ['Add_wr_pluse4',
                             'Add_rd_ungray',
                             'Add_wr_pluse3',
                             'Add_rd_ungray',
                             'Add_wr_pluse2',
                             'Add_rd_ungray',
                             'Add_wr_pluse',
                             'Add_rd_ungray']],
                           [[],
                            ['Reset'],
                            ['Add_wr_pluse4',
                             'Add_rd_ungray',
                             'Add_wr_pluse3',
                             'Add_rd_ungray',
                             'Add_wr_pluse2',
                             'Add_rd_ungray',
                             'Add_wr_pluse',
                             'Add_rd_ungray']]],
                 'CLines': [[None, '318:C'],
                            [None, '318:C', '320:C'],
                            [None, '318:C', '320:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['319:D', '325:D', '327:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11c410>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11cc10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11cd90>]},
 'Current_state': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                   'CLines': [[None, '203:C'], [None, '203:C']],
                   'Clocked': True,
                   'DDeps': [['Next_state'], []],
                   'DLines': ['206:D', '204:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb252f50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb252d90>]},
 'Current_state_SYS': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                       'CLines': [[None, '509:C'], [None, '509:C']],
                       'Clocked': False,
                       'DDeps': [[], ['Next_state_SYS']],
                       'DLines': ['510:D', '512:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea7790>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea7990>]},
 'Din': {'CDeps': [[[], ['Reset'], ['RX_APPEND_CRC']],
                   [[], ['Reset'], ['RX_APPEND_CRC']],
                   [[], ['Reset']]],
         'CLines': [[None, '431:C', '436:C'],
                    [None, '431:C', '436:C'],
                    [None, '431:C']],
         'Clocked': True,
         'DDeps': [['Din_tmp'], ['Din_tmp', 'Din_tmp_reg'], []],
         'DLines': ['439:D', '444:D', '434:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea0250>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea0890>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae92dd0>]},
 'Din_tmp': {'CDeps': [[[], ['Current_state'], []],
                       [[], ['Current_state'], []],
                       [[], ['Current_state'], []],
                       [[], ['Current_state'], []],
                       [[], ['Current_state'], []]],
             'CLines': [[None, '394:C', None],
                        [None, '394:C', None],
                        [None, '394:C', None],
                        [None, '394:C', None],
                        [None, '394:C', None]],
             'Clocked': False,
             'DDeps': [['Fifo_data_byte3',
                        'Fifo_data_byte2',
                        'Fifo_data_byte1'],
                       ['Fifo_data_byte3',
                        'Fifo_data_byte2',
                        'Fifo_data_byte1',
                        'Fifo_data_dl1'],
                       ['Fifo_data_byte3',
                        'Fifo_data_byte2',
                        'Fifo_data_byte1',
                        'Fifo_data_dl1'],
                       ['Fifo_data_byte3'],
                       ['Fifo_data_byte3', 'Fifo_data_byte2']],
             'DLines': ['402:D', '396:D', '404:D', '398:D', '400:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb126e10>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb126390>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb123250>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb1266d0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb126a10>]},
 'Din_tmp_reg': {'CDeps': [[[], ['Reset'], ['Wr_en_tmp']], [[], ['Reset']]],
                 'CLines': [[None, '416:C', '418:C'], [None, '416:C']],
                 'Clocked': True,
                 'DDeps': [['Din_tmp'], []],
                 'DLines': ['419:D', '417:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae92250>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb123f90>]},
 'Dout_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
              'CLines': [[None, '671:C'], [None, '671:C']],
              'Clocked': False,
              'DDeps': [['Dout'], []],
              'DLines': ['674:D', '672:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9b3810>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9b3690>]},
 'Empty': {'CDeps': [[[], ['Reset'], ['Add_rd', 'Add_wr_ungray']],
                     [[], ['Reset'], ['Add_rd', 'Add_wr_ungray']],
                     [[], ['Reset']]],
           'CLines': [[None, '661:C', '663:C'],
                      [None, '661:C', '663:C'],
                      [None, '661:C']],
           'Clocked': False,
           'DDeps': [[], [], []],
           'DLines': ['666:D', '664:D', '662:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9b3450>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9b32d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa991f50>]},
 'Fifo_data_byte1': {'CDeps': [[[], ['Reset']],
                               [[],
                                ['Reset'],
                                ['Current_state',
                                 'State_byte1',
                                 'Fifo_data_en_dl1']]],
                     'CLines': [[None, '388:C'], [None, '388:C', '390:C']],
                     'Clocked': True,
                     'DDeps': [[], ['Fifo_data_dl1']],
                     'DLines': ['389:D', '391:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb12c950>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb12cdd0>]},
 'Fifo_data_byte2': {'CDeps': [[[],
                                ['Reset'],
                                ['Current_state',
                                 'State_byte2',
                                 'Fifo_data_en_dl1']],
                               [[], ['Reset']]],
                     'CLines': [[None, '382:C', '384:C'], [None, '382:C']],
                     'Clocked': True,
                     'DDeps': [['Fifo_data_dl1'], []],
                     'DLines': ['385:D', '383:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb12c690>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb12c210>]},
 'Fifo_data_byte3': {'CDeps': [[[], ['Reset']],
                               [[],
                                ['Reset'],
                                ['Current_state',
                                 'State_byte3',
                                 'Fifo_data_en_dl1']]],
                     'CLines': [[None, '376:C'], [None, '376:C', '378:C']],
                     'Clocked': True,
                     'DDeps': [[], ['Fifo_data_dl1']],
                     'DLines': ['377:D', '379:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb130a90>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb130f10>]},
 'Fifo_data_count': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                     'CLines': [[None, '581:C'], [None, '581:C']],
                     'Clocked': False,
                     'DDeps': [['Add_wr_ungray', 'Add_rd'], []],
                     'DLines': ['584:D', '582:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb2a10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb2510>]},
 'Fifo_data_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                   'CLines': [[None, '370:C'], [None, '370:C']],
                   'Clocked': True,
                   'DDeps': [[], ['Fifo_data']],
                   'DLines': ['371:D', '373:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb130590>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb130750>]},
 'Fifo_data_en_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                      'CLines': [[None, '364:C'], [None, '364:C']],
                      'Clocked': True,
                      'DDeps': [['Fifo_data_en'], []],
                      'DLines': ['367:D', '365:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb130250>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb130050>]},
 'Fifo_full': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['Almost_full']],
               'DLines': ['329:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfb11cc90>]},
 'Full': {'CDeps': [[[], ['Reset']],
                    [[], ['Reset'], ['Add_wr_pluse', 'Add_rd_ungray']],
                    [[], ['Reset'], ['Add_wr_pluse', 'Add_rd_ungray']]],
          'CLines': [[None, '310:C'],
                     [None, '310:C', '312:C'],
                     [None, '310:C', '312:C']],
          'Clocked': True,
          'DDeps': [[], [], []],
          'DLines': ['311:D', '313:D', '315:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae37c90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11c050>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfb11c1d0>]},
 'Next_state': {'CDeps': [[[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err']],
                          [[], ['Current_state'], [], ['Fifo_data_en']],
                          [[], ['Current_state'], []],
                          [[], ['Current_state'], []],
                          [[], ['Current_state'], []],
                          [[], ['Current_state'], []],
                          [[], ['Current_state'], []],
                          [[], ['Current_state'], [], ['Fifo_data_en']],
                          [[], ['Current_state'], [], ['Fifo_data_en']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[], ['Current_state'], [], ['Fifo_data_en']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err']],
                          [[], ['Current_state'], [], ['Fifo_data_en']],
                          [[], ['Current_state'], []],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[],
                           ['Current_state'],
                           [],
                           ['Fifo_data_en'],
                           ['Fifo_data_err'],
                           ['Fifo_data_end']],
                          [[], ['Current_state'], [], ['Fifo_data_en']]],
                'CLines': [[None, '209:C', None, '216:C', '218:C', '220:C'],
                           [None, '209:C', None, '216:C', '218:C', '220:C'],
                           [None, '209:C', None, '216:C', '218:C'],
                           [None, '209:C', None, '216:C'],
                           [None, '209:C', None],
                           [None, '209:C', None],
                           [None, '209:C', None],
                           [None, '209:C', None],
                           [None, '209:C', None],
                           [None, '209:C', None, '211:C'],
                           [None, '209:C', None, '211:C'],
                           [None, '209:C', None, '243:C', '245:C'],
                           [None, '209:C', None, '243:C', '245:C', '247:C'],
                           [None, '209:C', None, '243:C', '245:C', '247:C'],
                           [None, '209:C', None, '243:C'],
                           [None, '209:C', None, '225:C', '227:C', '229:C'],
                           [None, '209:C', None, '225:C', '227:C', '229:C'],
                           [None, '209:C', None, '225:C', '227:C'],
                           [None, '209:C', None, '225:C'],
                           [None, '209:C', None],
                           [None, '209:C', None, '234:C', '236:C'],
                           [None, '209:C', None, '234:C', '236:C', '238:C'],
                           [None, '209:C', None, '234:C', '236:C', '238:C'],
                           [None, '209:C', None, '234:C']],
                'Clocked': False,
                'DDeps': [['Current_state'],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          ['Current_state'],
                          [],
                          [],
                          ['Current_state'],
                          [],
                          [],
                          ['Current_state'],
                          [],
                          [],
                          [],
                          [],
                          ['Current_state'],
                          [],
                          []],
                'DLines': ['223:D',
                           '221:D',
                           '219:D',
                           '217:D',
                           '256:D',
                           '258:D',
                           '262:D',
                           '260:D',
                           '252:D',
                           '212:D',
                           '214:D',
                           '246:D',
                           '248:D',
                           '250:D',
                           '244:D',
                           '230:D',
                           '232:D',
                           '228:D',
                           '226:D',
                           '254:D',
                           '237:D',
                           '241:D',
                           '239:D',
                           '235:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae182d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae18110>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb24fe10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb24fb10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae0c050>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae0c250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae0c650>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae0c490>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae19910>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb24f690>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb24f850>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae197d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae19a90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae19c50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae194d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae18950>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae18b10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae18690>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae18390>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae19e10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae18f10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae193d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae19210>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae18c10>]},
 'Next_state_SYS': {'CDeps': [[[], ['Current_state_SYS'], [], ['Rx_mac_rd']],
                              [[], ['Current_state_SYS'], [], ['Rx_mac_rd']],
                              [[], ['Current_state_SYS'], []],
                              [[],
                               ['Current_state_SYS'],
                               [],
                               ['Dout'],
                               ['Rx_mac_rd']],
                              [[],
                               ['Current_state_SYS'],
                               [],
                               ['Dout'],
                               ['Rx_mac_rd'],
                               ['Empty']],
                              [[],
                               ['Current_state_SYS'],
                               [],
                               ['Dout'],
                               ['Rx_mac_rd'],
                               ['Empty']],
                              [[], ['Current_state_SYS'], [], ['Dout']],
                              [[], ['Current_state_SYS'], [], ['Empty']],
                              [[], ['Current_state_SYS'], [], ['Empty']],
                              [[], ['Current_state_SYS'], [], ['Rx_mac_rd']],
                              [[], ['Current_state_SYS'], [], ['Rx_mac_rd']],
                              [[],
                               ['Current_state_SYS'],
                               [],
                               ['Rx_mac_rd', 'Rx_mac_ra', 'Empty'],
                               ['Rx_mac_rd', 'Rx_mac_ra', 'Empty']],
                              [[],
                               ['Current_state_SYS'],
                               [],
                               ['Rx_mac_rd', 'Rx_mac_ra', 'Empty'],
                               ['Rx_mac_rd', 'Rx_mac_ra', 'Empty']],
                              [[],
                               ['Current_state_SYS'],
                               [],
                               ['Rx_mac_rd', 'Rx_mac_ra', 'Empty']]],
                    'CLines': [[None, '515:C', None, '533:C'],
                               [None, '515:C', None, '533:C'],
                               [None, '515:C', None],
                               [None, '515:C', None, '524:C', '526:C'],
                               [None,
                                '515:C',
                                None,
                                '524:C',
                                '526:C',
                                '528:C'],
                               [None,
                                '515:C',
                                None,
                                '524:C',
                                '526:C',
                                '528:C'],
                               [None, '515:C', None, '524:C'],
                               [None, '515:C', None, '538:C'],
                               [None, '515:C', None, '538:C'],
                               [None, '515:C', None, '543:C'],
                               [None, '515:C', None, '543:C'],
                               [None, '515:C', None, '517:C', '519:C'],
                               [None, '515:C', None, '517:C', '519:C'],
                               [None, '515:C', None, '517:C']],
                    'Clocked': False,
                    'DDeps': [[],
                              ['Current_state_SYS'],
                              [],
                              [],
                              ['Current_state_SYS'],
                              [],
                              [],
                              ['Current_state_SYS'],
                              [],
                              ['Current_state_SYS'],
                              [],
                              [],
                              ['Current_state_SYS'],
                              []],
                    'DLines': ['534:D',
                               '536:D',
                               '548:D',
                               '527:D',
                               '531:D',
                               '529:D',
                               '525:D',
                               '541:D',
                               '539:D',
                               '546:D',
                               '544:D',
                               '520:D',
                               '522:D',
                               '518:D'],
                    'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7a350>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7a550>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae880d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae80d50>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7a290>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7a090>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae80a50>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7aa50>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7a850>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7af50>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7ad50>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae805d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae807d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae801d0>]},
 'Packet_number_add': {'CDeps': [[[],
                                  ['Reset'],
                                  ['Packet_number_add_tmp_dl1',
                                   'Packet_number_add_tmp_dl2']],
                                 [[],
                                  ['Reset'],
                                  ['Packet_number_add_tmp_dl1',
                                   'Packet_number_add_tmp_dl2']],
                                 [[], ['Reset']]],
                       'CLines': [[None, '473:C', '475:C'],
                                  [None, '473:C', '475:C'],
                                  [None, '473:C']],
                       'Clocked': True,
                       'DDeps': [[], [], []],
                       'DLines': ['478:D', '476:D', '474:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea7510>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea7350>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb4f50>]},
 'Packet_number_add_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                           'CLines': [[None, '554:C'], [None, '554:C']],
                           'Clocked': False,
                           'DDeps': [['Packet_number_add'], []],
                           'DLines': ['561:D', '556:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae88850>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae88490>]},
 'Packet_number_add_dl2': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                           'CLines': [[None, '554:C'], [None, '554:C']],
                           'Clocked': False,
                           'DDeps': [['Packet_number_add_dl1'], []],
                           'DLines': ['562:D', '557:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae88a10>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae88610>]},
 'Packet_number_add_edge': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['Packet_number_add_dl1',
                                       'Packet_number_add_dl2']],
                            'DLines': ['564:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfae88c50>]},
 'Packet_number_add_tmp': {'CDeps': [[[], ['Reset']],
                                     [[],
                                      ['Reset'],
                                      ['Current_state',
                                       'State_be0',
                                       'Current_state',
                                       'State_be1',
                                       'Current_state',
                                       'State_be2',
                                       'Current_state',
                                       'State_be3']],
                                     [[],
                                      ['Reset'],
                                      ['Current_state',
                                       'State_be0',
                                       'Current_state',
                                       'State_be1',
                                       'Current_state',
                                       'State_be2',
                                       'Current_state',
                                       'State_be3']]],
                           'CLines': [[None, '449:C'],
                                      [None, '449:C', '451:C'],
                                      [None, '449:C', '451:C']],
                           'Clocked': True,
                           'DDeps': [[], [], []],
                           'DLines': ['450:D', '453:D', '455:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea0a90>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb4210>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb43d0>]},
 'Packet_number_add_tmp_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                               'CLines': [[None, '458:C'], [None, '458:C']],
                               'Clocked': True,
                               'DDeps': [[], ['Packet_number_add_tmp']],
                               'DLines': ['460:D', '465:D'],
                               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb4690>,
                                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb4a50>]},
 'Packet_number_add_tmp_dl2': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                               'CLines': [[None, '458:C'], [None, '458:C']],
                               'Clocked': True,
                               'DDeps': [[], ['Packet_number_add_tmp_dl1']],
                               'DLines': ['461:D', '466:D'],
                               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb4810>,
                                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb4c10>]},
 'Packet_number_inFF': {'CDeps': [[[], ['Reset']],
                                  [[],
                                   ['Reset'],
                                   ['Packet_number_add_edge',
                                    'Packet_number_sub'],
                                   ['Packet_number_add_edge',
                                    'Packet_number_sub',
                                    'Packet_number_inFF']],
                                  [[],
                                   ['Reset'],
                                   ['Packet_number_add_edge',
                                    'Packet_number_sub']]],
                        'CLines': [[None, '573:C'],
                                   [None, '573:C', '575:C', '577:C'],
                                   [None, '573:C', '575:C']],
                        'Clocked': False,
                        'DDeps': [[],
                                  ['Packet_number_inFF'],
                                  ['Packet_number_inFF']],
                        'DLines': ['574:D', '578:D', '576:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae7c810>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb2310>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae7ccd0>]},
 'Packet_number_sub': {'CDeps': [[[],
                                  ['Current_state_SYS',
                                   'SYS_read',
                                   'Next_state_SYS',
                                   'SYS_wait_end']],
                                 [[],
                                  ['Current_state_SYS',
                                   'SYS_read',
                                   'Next_state_SYS',
                                   'SYS_wait_end']]],
                       'CLines': [[None, '567:C'], [None, '567:C']],
                       'Clocked': False,
                       'DDeps': [[], []],
                       'DLines': ['570:D', '568:D'],
                       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7c4d0>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfae7c310>]},
 'Rx_Hwmark_pl': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                  'CLines': [[None, '587:C'], [None, '587:C']],
                  'Clocked': False,
                  'DDeps': [['Rx_Hwmark'], []],
                  'DLines': ['594:D', '589:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae7e250>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaeb2e90>]},
 'Rx_Lwmark_pl': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                  'CLines': [[None, '587:C'], [None, '587:C']],
                  'Clocked': False,
                  'DDeps': [['Rx_Lwmark'], []],
                  'DLines': ['595:D', '590:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae7e3d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae7e050>]},
 'Rx_mac_BE': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['Dout_dl1']],
               'DLines': ['677:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfa9b3b50>]},
 'Rx_mac_data': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Dout_dl1']],
                 'DLines': ['676:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfa9b3950>]},
 'Rx_mac_eop': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['Dout_dl1']],
                'DLines': ['678:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbcfa9b3d50>]},
 'Rx_mac_pa': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
               'CLines': [[None, '692:C'], [None, '692:C']],
               'Clocked': False,
               'DDeps': [['Rx_mac_pa_tmp'], []],
               'DLines': ['695:D', '693:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9a1c90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9a1ad0>]},
 'Rx_mac_pa_tmp': {'CDeps': [[[], ['Reset']],
                             [[],
                              ['Reset'],
                              ['Current_state_SYS',
                               'SYS_read',
                               'Dout',
                               'Addr_freshed_ptr']],
                             [[],
                              ['Reset'],
                              ['Current_state_SYS',
                               'SYS_read',
                               'Dout',
                               'Addr_freshed_ptr']]],
                   'CLines': [[None, '682:C'],
                              [None, '682:C', '684:C'],
                              [None, '682:C', '684:C']],
                   'Clocked': False,
                   'DDeps': [[], [], []],
                   'DLines': ['683:D', '685:D', '687:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9a1150>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9a16d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9a1890>]},
 'Rx_mac_ra': {'CDeps': [[[],
                          ['Reset'],
                          ['Packet_number_inFF',
                           'Fifo_data_count',
                           'Rx_Lwmark_pl']],
                         [[],
                          ['Reset'],
                          ['Packet_number_inFF',
                           'Fifo_data_count',
                           'Rx_Lwmark_pl'],
                          ['Packet_number_inFF',
                           'Fifo_data_count',
                           'Rx_Hwmark_pl']],
                         [[], ['Reset']]],
               'CLines': [[None, '599:C', '601:C'],
                          [None, '599:C', '601:C', '603:C'],
                          [None, '599:C']],
               'Clocked': False,
               'DDeps': [[], [], []],
               'DLines': ['602:D', '604:D', '600:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae7eb90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea2090>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae7e6d0>]},
 'Rx_mac_sop': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                'CLines': [[None, '710:C'], [None, '710:C']],
                'Clocked': False,
                'DDeps': [['Rx_mac_sop_tmp_dl1'], []],
                'DLines': ['718:D', '713:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9aee50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9aea90>]},
 'Rx_mac_sop_tmp': {'CDeps': [[[],
                               ['Reset'],
                               ['Current_state_SYS',
                                'SYS_idle',
                                'Next_state_SYS',
                                'SYS_read']],
                              [[],
                               ['Reset'],
                               ['Current_state_SYS',
                                'SYS_idle',
                                'Next_state_SYS',
                                'SYS_read']],
                              [[], ['Reset']]],
                    'CLines': [[None, '700:C', '702:C'],
                               [None, '700:C', '702:C'],
                               [None, '700:C']],
                    'Clocked': False,
                    'DDeps': [[], [], []],
                    'DLines': ['703:D', '705:D', '701:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9ae4d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9ae690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9a1fd0>]},
 'Rx_mac_sop_tmp_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                        'CLines': [[None, '710:C'], [None, '710:C']],
                        'Clocked': False,
                        'DDeps': [['Rx_mac_sop_tmp'], []],
                        'DLines': ['717:D', '712:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9aecd0>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfa9ae950>]},
 'Wr_en': {'CDeps': [[[], ['Reset'], ['RX_APPEND_CRC']],
                     [[], ['Reset'], ['RX_APPEND_CRC']],
                     [[], ['Reset']]],
           'CLines': [[None, '431:C', '436:C'],
                      [None, '431:C', '436:C'],
                      [None, '431:C']],
           'Clocked': True,
           'DDeps': [['Wr_en_tmp'], ['Wr_en_tmp', 'Wr_en_ptr'], []],
           'DLines': ['438:D', '443:D', '433:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea0110>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfaea0490>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae92c90>]},
 'Wr_en_ptr': {'CDeps': [[[], ['Reset']],
                         [[],
                          ['Reset'],
                          ['Current_state', 'State_idle'],
                          ['Wr_en_tmp']],
                         [[], ['Reset'], ['Current_state', 'State_idle']]],
               'CLines': [[None, '422:C'],
                          [None, '422:C', '424:C', '426:C'],
                          [None, '422:C', '424:C']],
               'Clocked': True,
               'DDeps': [[], [], []],
               'DLines': ['423:D', '427:D', '425:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae924d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae92a90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbcfae92810>]},
 'Wr_en_tmp': {'CDeps': [[[],
                          ['Current_state',
                           'State_be0',
                           'Current_state',
                           'State_be1',
                           'Current_state',
                           'State_be2',
                           'Current_state',
                           'State_be3',
                           'Current_state',
                           'State_byte0',
                           'Fifo_data_en']],
                         [[],
                          ['Current_state',
                           'State_be0',
                           'Current_state',
                           'State_be1',
                           'Current_state',
                           'State_be2',
                           'Current_state',
                           'State_be3',
                           'Current_state',
                           'State_byte0',
                           'Fifo_data_en']]],
               'CLines': [[None, '408:C'], [None, '408:C']],
               'Clocked': False,
               'DDeps': [[], []],
               'DLines': ['411:D', '413:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb123ad0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbcfb123c50>]}}
