
FreeRTOS_3_LEDs_TaskDelay_Copy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a238  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  0800a4d8  0800a4d8  0001a4d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a70c  0800a70c  0001a70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a714  0800a714  0001a714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a718  0800a718  0001a718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000024  24000000  0800a71c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0007f874  24000024  0800a740  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2407f898  0800a740  0002f898  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023bfb  00000000  00000000  00020052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003e68  00000000  00000000  00043c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d58  00000000  00000000  00047ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001bb0  00000000  00000000  00049810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038f3a  00000000  00000000  0004b3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000217ba  00000000  00000000  000842fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017a651  00000000  00000000  000a5ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00220105  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007ed0  00000000  00000000  00220158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000024 	.word	0x24000024
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a4c0 	.word	0x0800a4c0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000028 	.word	0x24000028
 80002dc:	0800a4c0 	.word	0x0800a4c0

080002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80002e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002e6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000370 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80002ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80002ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80002f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80002f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80002f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80002f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80002fa:	d332      	bcc.n	8000362 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80002fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80002fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000300:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000302:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000304:	d314      	bcc.n	8000330 <_CheckCase2>

08000306 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000306:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000308:	19d0      	adds	r0, r2, r7
 800030a:	bf00      	nop

0800030c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800030c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000310:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000314:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000316:	d005      	beq.n	8000324 <_CSDone>
        LDRB     R3,[R1], #+1
 8000318:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800031c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000320:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000322:	d1f3      	bne.n	800030c <_LoopCopyStraight>

08000324 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000324:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000328:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800032a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800032c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800032e:	4770      	bx	lr

08000330 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000330:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000332:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000334:	d319      	bcc.n	800036a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000336:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000338:	1b12      	subs	r2, r2, r4

0800033a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800033a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800033e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000342:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000344:	d1f9      	bne.n	800033a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000346:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000348:	d005      	beq.n	8000356 <_No2ChunkNeeded>

0800034a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800034a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800034e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000352:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000354:	d1f9      	bne.n	800034a <_LoopCopyAfterWrapAround>

08000356 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000356:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800035a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800035c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800035e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000360:	4770      	bx	lr

08000362 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000362:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000364:	3801      	subs	r0, #1
        CMP      R0,R2
 8000366:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000368:	d2cd      	bcs.n	8000306 <_Case4>

0800036a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800036a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800036c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800036e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000370:	24007240 	.word	0x24007240

08000374 <strlen>:
 8000374:	4603      	mov	r3, r0
 8000376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800037a:	2a00      	cmp	r2, #0
 800037c:	d1fb      	bne.n	8000376 <strlen+0x2>
 800037e:	1a18      	subs	r0, r3, r0
 8000380:	3801      	subs	r0, #1
 8000382:	4770      	bx	lr

08000384 <__aeabi_uldivmod>:
 8000384:	b953      	cbnz	r3, 800039c <__aeabi_uldivmod+0x18>
 8000386:	b94a      	cbnz	r2, 800039c <__aeabi_uldivmod+0x18>
 8000388:	2900      	cmp	r1, #0
 800038a:	bf08      	it	eq
 800038c:	2800      	cmpeq	r0, #0
 800038e:	bf1c      	itt	ne
 8000390:	f04f 31ff 	movne.w	r1, #4294967295
 8000394:	f04f 30ff 	movne.w	r0, #4294967295
 8000398:	f000 b974 	b.w	8000684 <__aeabi_idiv0>
 800039c:	f1ad 0c08 	sub.w	ip, sp, #8
 80003a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a4:	f000 f806 	bl	80003b4 <__udivmoddi4>
 80003a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003b0:	b004      	add	sp, #16
 80003b2:	4770      	bx	lr

080003b4 <__udivmoddi4>:
 80003b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b8:	9d08      	ldr	r5, [sp, #32]
 80003ba:	4604      	mov	r4, r0
 80003bc:	468e      	mov	lr, r1
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d14d      	bne.n	800045e <__udivmoddi4+0xaa>
 80003c2:	428a      	cmp	r2, r1
 80003c4:	4694      	mov	ip, r2
 80003c6:	d969      	bls.n	800049c <__udivmoddi4+0xe8>
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	b152      	cbz	r2, 80003e4 <__udivmoddi4+0x30>
 80003ce:	fa01 f302 	lsl.w	r3, r1, r2
 80003d2:	f1c2 0120 	rsb	r1, r2, #32
 80003d6:	fa20 f101 	lsr.w	r1, r0, r1
 80003da:	fa0c fc02 	lsl.w	ip, ip, r2
 80003de:	ea41 0e03 	orr.w	lr, r1, r3
 80003e2:	4094      	lsls	r4, r2
 80003e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e8:	0c21      	lsrs	r1, r4, #16
 80003ea:	fbbe f6f8 	udiv	r6, lr, r8
 80003ee:	fa1f f78c 	uxth.w	r7, ip
 80003f2:	fb08 e316 	mls	r3, r8, r6, lr
 80003f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003fa:	fb06 f107 	mul.w	r1, r6, r7
 80003fe:	4299      	cmp	r1, r3
 8000400:	d90a      	bls.n	8000418 <__udivmoddi4+0x64>
 8000402:	eb1c 0303 	adds.w	r3, ip, r3
 8000406:	f106 30ff 	add.w	r0, r6, #4294967295
 800040a:	f080 811f 	bcs.w	800064c <__udivmoddi4+0x298>
 800040e:	4299      	cmp	r1, r3
 8000410:	f240 811c 	bls.w	800064c <__udivmoddi4+0x298>
 8000414:	3e02      	subs	r6, #2
 8000416:	4463      	add	r3, ip
 8000418:	1a5b      	subs	r3, r3, r1
 800041a:	b2a4      	uxth	r4, r4
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3310 	mls	r3, r8, r0, r3
 8000424:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000428:	fb00 f707 	mul.w	r7, r0, r7
 800042c:	42a7      	cmp	r7, r4
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x92>
 8000430:	eb1c 0404 	adds.w	r4, ip, r4
 8000434:	f100 33ff 	add.w	r3, r0, #4294967295
 8000438:	f080 810a 	bcs.w	8000650 <__udivmoddi4+0x29c>
 800043c:	42a7      	cmp	r7, r4
 800043e:	f240 8107 	bls.w	8000650 <__udivmoddi4+0x29c>
 8000442:	4464      	add	r4, ip
 8000444:	3802      	subs	r0, #2
 8000446:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044a:	1be4      	subs	r4, r4, r7
 800044c:	2600      	movs	r6, #0
 800044e:	b11d      	cbz	r5, 8000458 <__udivmoddi4+0xa4>
 8000450:	40d4      	lsrs	r4, r2
 8000452:	2300      	movs	r3, #0
 8000454:	e9c5 4300 	strd	r4, r3, [r5]
 8000458:	4631      	mov	r1, r6
 800045a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045e:	428b      	cmp	r3, r1
 8000460:	d909      	bls.n	8000476 <__udivmoddi4+0xc2>
 8000462:	2d00      	cmp	r5, #0
 8000464:	f000 80ef 	beq.w	8000646 <__udivmoddi4+0x292>
 8000468:	2600      	movs	r6, #0
 800046a:	e9c5 0100 	strd	r0, r1, [r5]
 800046e:	4630      	mov	r0, r6
 8000470:	4631      	mov	r1, r6
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	fab3 f683 	clz	r6, r3
 800047a:	2e00      	cmp	r6, #0
 800047c:	d14a      	bne.n	8000514 <__udivmoddi4+0x160>
 800047e:	428b      	cmp	r3, r1
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xd4>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 80f9 	bhi.w	800067a <__udivmoddi4+0x2c6>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb61 0303 	sbc.w	r3, r1, r3
 800048e:	2001      	movs	r0, #1
 8000490:	469e      	mov	lr, r3
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e0      	beq.n	8000458 <__udivmoddi4+0xa4>
 8000496:	e9c5 4e00 	strd	r4, lr, [r5]
 800049a:	e7dd      	b.n	8000458 <__udivmoddi4+0xa4>
 800049c:	b902      	cbnz	r2, 80004a0 <__udivmoddi4+0xec>
 800049e:	deff      	udf	#255	; 0xff
 80004a0:	fab2 f282 	clz	r2, r2
 80004a4:	2a00      	cmp	r2, #0
 80004a6:	f040 8092 	bne.w	80005ce <__udivmoddi4+0x21a>
 80004aa:	eba1 010c 	sub.w	r1, r1, ip
 80004ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b2:	fa1f fe8c 	uxth.w	lr, ip
 80004b6:	2601      	movs	r6, #1
 80004b8:	0c20      	lsrs	r0, r4, #16
 80004ba:	fbb1 f3f7 	udiv	r3, r1, r7
 80004be:	fb07 1113 	mls	r1, r7, r3, r1
 80004c2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c6:	fb0e f003 	mul.w	r0, lr, r3
 80004ca:	4288      	cmp	r0, r1
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x12c>
 80004ce:	eb1c 0101 	adds.w	r1, ip, r1
 80004d2:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d6:	d202      	bcs.n	80004de <__udivmoddi4+0x12a>
 80004d8:	4288      	cmp	r0, r1
 80004da:	f200 80cb 	bhi.w	8000674 <__udivmoddi4+0x2c0>
 80004de:	4643      	mov	r3, r8
 80004e0:	1a09      	subs	r1, r1, r0
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e8:	fb07 1110 	mls	r1, r7, r0, r1
 80004ec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004f0:	fb0e fe00 	mul.w	lr, lr, r0
 80004f4:	45a6      	cmp	lr, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x156>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d202      	bcs.n	8000508 <__udivmoddi4+0x154>
 8000502:	45a6      	cmp	lr, r4
 8000504:	f200 80bb 	bhi.w	800067e <__udivmoddi4+0x2ca>
 8000508:	4608      	mov	r0, r1
 800050a:	eba4 040e 	sub.w	r4, r4, lr
 800050e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x9a>
 8000514:	f1c6 0720 	rsb	r7, r6, #32
 8000518:	40b3      	lsls	r3, r6
 800051a:	fa22 fc07 	lsr.w	ip, r2, r7
 800051e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000522:	fa20 f407 	lsr.w	r4, r0, r7
 8000526:	fa01 f306 	lsl.w	r3, r1, r6
 800052a:	431c      	orrs	r4, r3
 800052c:	40f9      	lsrs	r1, r7
 800052e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000532:	fa00 f306 	lsl.w	r3, r0, r6
 8000536:	fbb1 f8f9 	udiv	r8, r1, r9
 800053a:	0c20      	lsrs	r0, r4, #16
 800053c:	fa1f fe8c 	uxth.w	lr, ip
 8000540:	fb09 1118 	mls	r1, r9, r8, r1
 8000544:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000548:	fb08 f00e 	mul.w	r0, r8, lr
 800054c:	4288      	cmp	r0, r1
 800054e:	fa02 f206 	lsl.w	r2, r2, r6
 8000552:	d90b      	bls.n	800056c <__udivmoddi4+0x1b8>
 8000554:	eb1c 0101 	adds.w	r1, ip, r1
 8000558:	f108 3aff 	add.w	sl, r8, #4294967295
 800055c:	f080 8088 	bcs.w	8000670 <__udivmoddi4+0x2bc>
 8000560:	4288      	cmp	r0, r1
 8000562:	f240 8085 	bls.w	8000670 <__udivmoddi4+0x2bc>
 8000566:	f1a8 0802 	sub.w	r8, r8, #2
 800056a:	4461      	add	r1, ip
 800056c:	1a09      	subs	r1, r1, r0
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb1 f0f9 	udiv	r0, r1, r9
 8000574:	fb09 1110 	mls	r1, r9, r0, r1
 8000578:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800057c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000580:	458e      	cmp	lr, r1
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x1e2>
 8000584:	eb1c 0101 	adds.w	r1, ip, r1
 8000588:	f100 34ff 	add.w	r4, r0, #4294967295
 800058c:	d26c      	bcs.n	8000668 <__udivmoddi4+0x2b4>
 800058e:	458e      	cmp	lr, r1
 8000590:	d96a      	bls.n	8000668 <__udivmoddi4+0x2b4>
 8000592:	3802      	subs	r0, #2
 8000594:	4461      	add	r1, ip
 8000596:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800059a:	fba0 9402 	umull	r9, r4, r0, r2
 800059e:	eba1 010e 	sub.w	r1, r1, lr
 80005a2:	42a1      	cmp	r1, r4
 80005a4:	46c8      	mov	r8, r9
 80005a6:	46a6      	mov	lr, r4
 80005a8:	d356      	bcc.n	8000658 <__udivmoddi4+0x2a4>
 80005aa:	d053      	beq.n	8000654 <__udivmoddi4+0x2a0>
 80005ac:	b15d      	cbz	r5, 80005c6 <__udivmoddi4+0x212>
 80005ae:	ebb3 0208 	subs.w	r2, r3, r8
 80005b2:	eb61 010e 	sbc.w	r1, r1, lr
 80005b6:	fa01 f707 	lsl.w	r7, r1, r7
 80005ba:	fa22 f306 	lsr.w	r3, r2, r6
 80005be:	40f1      	lsrs	r1, r6
 80005c0:	431f      	orrs	r7, r3
 80005c2:	e9c5 7100 	strd	r7, r1, [r5]
 80005c6:	2600      	movs	r6, #0
 80005c8:	4631      	mov	r1, r6
 80005ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ce:	f1c2 0320 	rsb	r3, r2, #32
 80005d2:	40d8      	lsrs	r0, r3
 80005d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d8:	fa21 f303 	lsr.w	r3, r1, r3
 80005dc:	4091      	lsls	r1, r2
 80005de:	4301      	orrs	r1, r0
 80005e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e4:	fa1f fe8c 	uxth.w	lr, ip
 80005e8:	fbb3 f0f7 	udiv	r0, r3, r7
 80005ec:	fb07 3610 	mls	r6, r7, r0, r3
 80005f0:	0c0b      	lsrs	r3, r1, #16
 80005f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f6:	fb00 f60e 	mul.w	r6, r0, lr
 80005fa:	429e      	cmp	r6, r3
 80005fc:	fa04 f402 	lsl.w	r4, r4, r2
 8000600:	d908      	bls.n	8000614 <__udivmoddi4+0x260>
 8000602:	eb1c 0303 	adds.w	r3, ip, r3
 8000606:	f100 38ff 	add.w	r8, r0, #4294967295
 800060a:	d22f      	bcs.n	800066c <__udivmoddi4+0x2b8>
 800060c:	429e      	cmp	r6, r3
 800060e:	d92d      	bls.n	800066c <__udivmoddi4+0x2b8>
 8000610:	3802      	subs	r0, #2
 8000612:	4463      	add	r3, ip
 8000614:	1b9b      	subs	r3, r3, r6
 8000616:	b289      	uxth	r1, r1
 8000618:	fbb3 f6f7 	udiv	r6, r3, r7
 800061c:	fb07 3316 	mls	r3, r7, r6, r3
 8000620:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000624:	fb06 f30e 	mul.w	r3, r6, lr
 8000628:	428b      	cmp	r3, r1
 800062a:	d908      	bls.n	800063e <__udivmoddi4+0x28a>
 800062c:	eb1c 0101 	adds.w	r1, ip, r1
 8000630:	f106 38ff 	add.w	r8, r6, #4294967295
 8000634:	d216      	bcs.n	8000664 <__udivmoddi4+0x2b0>
 8000636:	428b      	cmp	r3, r1
 8000638:	d914      	bls.n	8000664 <__udivmoddi4+0x2b0>
 800063a:	3e02      	subs	r6, #2
 800063c:	4461      	add	r1, ip
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000644:	e738      	b.n	80004b8 <__udivmoddi4+0x104>
 8000646:	462e      	mov	r6, r5
 8000648:	4628      	mov	r0, r5
 800064a:	e705      	b.n	8000458 <__udivmoddi4+0xa4>
 800064c:	4606      	mov	r6, r0
 800064e:	e6e3      	b.n	8000418 <__udivmoddi4+0x64>
 8000650:	4618      	mov	r0, r3
 8000652:	e6f8      	b.n	8000446 <__udivmoddi4+0x92>
 8000654:	454b      	cmp	r3, r9
 8000656:	d2a9      	bcs.n	80005ac <__udivmoddi4+0x1f8>
 8000658:	ebb9 0802 	subs.w	r8, r9, r2
 800065c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000660:	3801      	subs	r0, #1
 8000662:	e7a3      	b.n	80005ac <__udivmoddi4+0x1f8>
 8000664:	4646      	mov	r6, r8
 8000666:	e7ea      	b.n	800063e <__udivmoddi4+0x28a>
 8000668:	4620      	mov	r0, r4
 800066a:	e794      	b.n	8000596 <__udivmoddi4+0x1e2>
 800066c:	4640      	mov	r0, r8
 800066e:	e7d1      	b.n	8000614 <__udivmoddi4+0x260>
 8000670:	46d0      	mov	r8, sl
 8000672:	e77b      	b.n	800056c <__udivmoddi4+0x1b8>
 8000674:	3b02      	subs	r3, #2
 8000676:	4461      	add	r1, ip
 8000678:	e732      	b.n	80004e0 <__udivmoddi4+0x12c>
 800067a:	4630      	mov	r0, r6
 800067c:	e709      	b.n	8000492 <__udivmoddi4+0xde>
 800067e:	4464      	add	r4, ip
 8000680:	3802      	subs	r0, #2
 8000682:	e742      	b.n	800050a <__udivmoddi4+0x156>

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f103 0208 	add.w	r2, r3, #8
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	f04f 32ff 	mov.w	r2, #4294967295
 80006a0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	f103 0208 	add.w	r2, r3, #8
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f103 0208 	add.w	r2, r3, #8
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2200      	movs	r2, #0
 80006d4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80006e2:	b480      	push	{r7}
 80006e4:	b085      	sub	sp, #20
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
 80006ea:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	689a      	ldr	r2, [r3, #8]
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	683a      	ldr	r2, [r7, #0]
 8000706:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	683a      	ldr	r2, [r7, #0]
 800070c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	1c5a      	adds	r2, r3, #1
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	601a      	str	r2, [r3, #0]
}
 800071e:	bf00      	nop
 8000720:	3714      	adds	r7, #20
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800072a:	b480      	push	{r7}
 800072c:	b085      	sub	sp, #20
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
 8000732:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000740:	d103      	bne.n	800074a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	691b      	ldr	r3, [r3, #16]
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	e00c      	b.n	8000764 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3308      	adds	r3, #8
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	e002      	b.n	8000758 <vListInsert+0x2e>
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	60fb      	str	r3, [r7, #12]
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	68ba      	ldr	r2, [r7, #8]
 8000760:	429a      	cmp	r2, r3
 8000762:	d2f6      	bcs.n	8000752 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	685a      	ldr	r2, [r3, #4]
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	683a      	ldr	r2, [r7, #0]
 8000772:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	68fa      	ldr	r2, [r7, #12]
 8000778:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	683a      	ldr	r2, [r7, #0]
 800077e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	1c5a      	adds	r2, r3, #1
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	601a      	str	r2, [r3, #0]
}
 8000790:	bf00      	nop
 8000792:	3714      	adds	r7, #20
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	691b      	ldr	r3, [r3, #16]
 80007a8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	6892      	ldr	r2, [r2, #8]
 80007b2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	689b      	ldr	r3, [r3, #8]
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	6852      	ldr	r2, [r2, #4]
 80007bc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d103      	bne.n	80007d0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	689a      	ldr	r2, [r3, #8]
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2200      	movs	r2, #0
 80007d4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	1e5a      	subs	r2, r3, #1
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	681b      	ldr	r3, [r3, #0]
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08c      	sub	sp, #48	; 0x30
 80007f4:	af04      	add	r7, sp, #16
 80007f6:	60f8      	str	r0, [r7, #12]
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	4613      	mov	r3, r2
 80007fe:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000800:	88fb      	ldrh	r3, [r7, #6]
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	4618      	mov	r0, r3
 8000806:	f000 ff67 	bl	80016d8 <pvPortMalloc>
 800080a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d00e      	beq.n	8000830 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000812:	205c      	movs	r0, #92	; 0x5c
 8000814:	f000 ff60 	bl	80016d8 <pvPortMalloc>
 8000818:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d003      	beq.n	8000828 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8000820:	69fb      	ldr	r3, [r7, #28]
 8000822:	697a      	ldr	r2, [r7, #20]
 8000824:	631a      	str	r2, [r3, #48]	; 0x30
 8000826:	e005      	b.n	8000834 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8000828:	6978      	ldr	r0, [r7, #20]
 800082a:	f001 f83b 	bl	80018a4 <vPortFree>
 800082e:	e001      	b.n	8000834 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d013      	beq.n	8000862 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800083a:	88fa      	ldrh	r2, [r7, #6]
 800083c:	2300      	movs	r3, #0
 800083e:	9303      	str	r3, [sp, #12]
 8000840:	69fb      	ldr	r3, [r7, #28]
 8000842:	9302      	str	r3, [sp, #8]
 8000844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800084a:	9300      	str	r3, [sp, #0]
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	68b9      	ldr	r1, [r7, #8]
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f000 f80e 	bl	8000872 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8000856:	69f8      	ldr	r0, [r7, #28]
 8000858:	f000 f8a4 	bl	80009a4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800085c:	2301      	movs	r3, #1
 800085e:	61bb      	str	r3, [r7, #24]
 8000860:	e002      	b.n	8000868 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000862:	f04f 33ff 	mov.w	r3, #4294967295
 8000866:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8000868:	69bb      	ldr	r3, [r7, #24]
    }
 800086a:	4618      	mov	r0, r3
 800086c:	3720      	adds	r7, #32
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b088      	sub	sp, #32
 8000876:	af00      	add	r7, sp, #0
 8000878:	60f8      	str	r0, [r7, #12]
 800087a:	60b9      	str	r1, [r7, #8]
 800087c:	607a      	str	r2, [r7, #4]
 800087e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8000880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000882:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	461a      	mov	r2, r3
 800088a:	21a5      	movs	r1, #165	; 0xa5
 800088c:	f009 fe10 	bl	800a4b0 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000892:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000894:	6879      	ldr	r1, [r7, #4]
 8000896:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800089a:	440b      	add	r3, r1
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	4413      	add	r3, r2
 80008a0:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80008a2:	69bb      	ldr	r3, [r7, #24]
 80008a4:	f023 0307 	bic.w	r3, r3, #7
 80008a8:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80008aa:	69bb      	ldr	r3, [r7, #24]
 80008ac:	f003 0307 	and.w	r3, r3, #7
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d00c      	beq.n	80008ce <prvInitialiseNewTask+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80008b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008b8:	b672      	cpsid	i
 80008ba:	f383 8811 	msr	BASEPRI, r3
 80008be:	f3bf 8f6f 	isb	sy
 80008c2:	f3bf 8f4f 	dsb	sy
 80008c6:	b662      	cpsie	i
 80008c8:	617b      	str	r3, [r7, #20]
            "	isb														\n"\
            "	dsb														\n"\
            "	cpsie i													\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80008ca:	bf00      	nop
 80008cc:	e7fe      	b.n	80008cc <prvInitialiseNewTask+0x5a>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d01f      	beq.n	8000914 <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80008d4:	2300      	movs	r3, #0
 80008d6:	61fb      	str	r3, [r7, #28]
 80008d8:	e012      	b.n	8000900 <prvInitialiseNewTask+0x8e>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80008da:	68ba      	ldr	r2, [r7, #8]
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	4413      	add	r3, r2
 80008e0:	7819      	ldrb	r1, [r3, #0]
 80008e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80008e4:	69fb      	ldr	r3, [r7, #28]
 80008e6:	4413      	add	r3, r2
 80008e8:	3334      	adds	r3, #52	; 0x34
 80008ea:	460a      	mov	r2, r1
 80008ec:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	69fb      	ldr	r3, [r7, #28]
 80008f2:	4413      	add	r3, r2
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d006      	beq.n	8000908 <prvInitialiseNewTask+0x96>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	3301      	adds	r3, #1
 80008fe:	61fb      	str	r3, [r7, #28]
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	2b0f      	cmp	r3, #15
 8000904:	d9e9      	bls.n	80008da <prvInitialiseNewTask+0x68>
 8000906:	e000      	b.n	800090a <prvInitialiseNewTask+0x98>
            {
                break;
 8000908:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800090a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800090c:	2200      	movs	r2, #0
 800090e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8000912:	e003      	b.n	800091c <prvInitialiseNewTask+0xaa>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8000914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000916:	2200      	movs	r2, #0
 8000918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800091c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800091e:	2b06      	cmp	r3, #6
 8000920:	d901      	bls.n	8000926 <prvInitialiseNewTask+0xb4>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000922:	2306      	movs	r3, #6
 8000924:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000928:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800092a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800092c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800092e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000930:	64da      	str	r2, [r3, #76]	; 0x4c
            pxNewTCB->uxMutexesHeld = 0;
 8000932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000934:	2200      	movs	r2, #0
 8000936:	651a      	str	r2, [r3, #80]	; 0x50
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800093a:	3304      	adds	r3, #4
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff fec3 	bl	80006c8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000944:	3318      	adds	r3, #24
 8000946:	4618      	mov	r0, r3
 8000948:	f7ff febe 	bl	80006c8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800094c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800094e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000950:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000954:	f1c3 0207 	rsb	r2, r3, #7
 8000958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800095a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800095c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800095e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000960:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8000962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000964:	3354      	adds	r3, #84	; 0x54
 8000966:	2204      	movs	r2, #4
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f009 fda0 	bl	800a4b0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8000970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000972:	3358      	adds	r3, #88	; 0x58
 8000974:	2201      	movs	r2, #1
 8000976:	2100      	movs	r1, #0
 8000978:	4618      	mov	r0, r3
 800097a:	f009 fd99 	bl	800a4b0 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800097e:	683a      	ldr	r2, [r7, #0]
 8000980:	68f9      	ldr	r1, [r7, #12]
 8000982:	69b8      	ldr	r0, [r7, #24]
 8000984:	f000 fc64 	bl	8001250 <pxPortInitialiseStack>
 8000988:	4602      	mov	r2, r0
 800098a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800098c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800098e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <prvInitialiseNewTask+0x128>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000996:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000998:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800099a:	bf00      	nop
 800099c:	3720      	adds	r7, #32
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80009a4:	b5b0      	push	{r4, r5, r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af02      	add	r7, sp, #8
 80009aa:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80009ac:	f000 fd60 	bl	8001470 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80009b0:	4b35      	ldr	r3, [pc, #212]	; (8000a88 <prvAddNewTaskToReadyList+0xe4>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	3301      	adds	r3, #1
 80009b6:	4a34      	ldr	r2, [pc, #208]	; (8000a88 <prvAddNewTaskToReadyList+0xe4>)
 80009b8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80009ba:	4b34      	ldr	r3, [pc, #208]	; (8000a8c <prvAddNewTaskToReadyList+0xe8>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d109      	bne.n	80009d6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80009c2:	4a32      	ldr	r2, [pc, #200]	; (8000a8c <prvAddNewTaskToReadyList+0xe8>)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80009c8:	4b2f      	ldr	r3, [pc, #188]	; (8000a88 <prvAddNewTaskToReadyList+0xe4>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d110      	bne.n	80009f2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80009d0:	f000 fb2c 	bl	800102c <prvInitialiseTaskLists>
 80009d4:	e00d      	b.n	80009f2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80009d6:	4b2e      	ldr	r3, [pc, #184]	; (8000a90 <prvAddNewTaskToReadyList+0xec>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d109      	bne.n	80009f2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80009de:	4b2b      	ldr	r3, [pc, #172]	; (8000a8c <prvAddNewTaskToReadyList+0xe8>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d802      	bhi.n	80009f2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80009ec:	4a27      	ldr	r2, [pc, #156]	; (8000a8c <prvAddNewTaskToReadyList+0xe8>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80009f2:	4b28      	ldr	r3, [pc, #160]	; (8000a94 <prvAddNewTaskToReadyList+0xf0>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	3301      	adds	r3, #1
 80009f8:	4a26      	ldr	r2, [pc, #152]	; (8000a94 <prvAddNewTaskToReadyList+0xf0>)
 80009fa:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80009fc:	4b25      	ldr	r3, [pc, #148]	; (8000a94 <prvAddNewTaskToReadyList+0xf0>)
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	645a      	str	r2, [r3, #68]	; 0x44
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d016      	beq.n	8000a38 <prvAddNewTaskToReadyList+0x94>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f003 f95f 	bl	8003cd0 <SEGGER_SYSVIEW_OnTaskCreate>
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	461d      	mov	r5, r3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	461c      	mov	r4, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	1ae3      	subs	r3, r4, r3
 8000a30:	9300      	str	r3, [sp, #0]
 8000a32:	462b      	mov	r3, r5
 8000a34:	f001 f908 	bl	8001c48 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f003 f9cc 	bl	8003dd8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a44:	2201      	movs	r2, #1
 8000a46:	409a      	lsls	r2, r3
 8000a48:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <prvAddNewTaskToReadyList+0xf4>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	4a12      	ldr	r2, [pc, #72]	; (8000a98 <prvAddNewTaskToReadyList+0xf4>)
 8000a50:	6013      	str	r3, [r2, #0]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a56:	4613      	mov	r3, r2
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	4413      	add	r3, r2
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	4a0f      	ldr	r2, [pc, #60]	; (8000a9c <prvAddNewTaskToReadyList+0xf8>)
 8000a60:	441a      	add	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	3304      	adds	r3, #4
 8000a66:	4619      	mov	r1, r3
 8000a68:	4610      	mov	r0, r2
 8000a6a:	f7ff fe3a 	bl	80006e2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000a6e:	f000 fd33 	bl	80014d8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000a72:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <prvAddNewTaskToReadyList+0xec>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000a7a:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <prvAddNewTaskToReadyList+0xe8>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bdb0      	pop	{r4, r5, r7, pc}
 8000a86:	bf00      	nop
 8000a88:	24000140 	.word	0x24000140
 8000a8c:	24000040 	.word	0x24000040
 8000a90:	2400014c 	.word	0x2400014c
 8000a94:	2400015c 	.word	0x2400015c
 8000a98:	24000148 	.word	0x24000148
 8000a9c:	24000044 	.word	0x24000044

08000aa0 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	; 0x28
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24

        configASSERT( pxPreviousWakeTime );
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d10c      	bne.n	8000ace <xTaskDelayUntil+0x2e>
        __asm volatile
 8000ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ab8:	b672      	cpsid	i
 8000aba:	f383 8811 	msr	BASEPRI, r3
 8000abe:	f3bf 8f6f 	isb	sy
 8000ac2:	f3bf 8f4f 	dsb	sy
 8000ac6:	b662      	cpsie	i
 8000ac8:	617b      	str	r3, [r7, #20]
    }
 8000aca:	bf00      	nop
 8000acc:	e7fe      	b.n	8000acc <xTaskDelayUntil+0x2c>
        configASSERT( ( xTimeIncrement > 0U ) );
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d10c      	bne.n	8000aee <xTaskDelayUntil+0x4e>
        __asm volatile
 8000ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ad8:	b672      	cpsid	i
 8000ada:	f383 8811 	msr	BASEPRI, r3
 8000ade:	f3bf 8f6f 	isb	sy
 8000ae2:	f3bf 8f4f 	dsb	sy
 8000ae6:	b662      	cpsie	i
 8000ae8:	613b      	str	r3, [r7, #16]
    }
 8000aea:	bf00      	nop
 8000aec:	e7fe      	b.n	8000aec <xTaskDelayUntil+0x4c>
        configASSERT( uxSchedulerSuspended == 0 );
 8000aee:	4b2d      	ldr	r3, [pc, #180]	; (8000ba4 <xTaskDelayUntil+0x104>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d00c      	beq.n	8000b10 <xTaskDelayUntil+0x70>
        __asm volatile
 8000af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000afa:	b672      	cpsid	i
 8000afc:	f383 8811 	msr	BASEPRI, r3
 8000b00:	f3bf 8f6f 	isb	sy
 8000b04:	f3bf 8f4f 	dsb	sy
 8000b08:	b662      	cpsie	i
 8000b0a:	60fb      	str	r3, [r7, #12]
    }
 8000b0c:	bf00      	nop
 8000b0e:	e7fe      	b.n	8000b0e <xTaskDelayUntil+0x6e>

        vTaskSuspendAll();
 8000b10:	f000 f8ae 	bl	8000c70 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8000b14:	4b24      	ldr	r3, [pc, #144]	; (8000ba8 <xTaskDelayUntil+0x108>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	683a      	ldr	r2, [r7, #0]
 8000b20:	4413      	add	r3, r2
 8000b22:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	6a3a      	ldr	r2, [r7, #32]
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d20b      	bcs.n	8000b46 <xTaskDelayUntil+0xa6>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	69fa      	ldr	r2, [r7, #28]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d211      	bcs.n	8000b5c <xTaskDelayUntil+0xbc>
 8000b38:	69fa      	ldr	r2, [r7, #28]
 8000b3a:	6a3b      	ldr	r3, [r7, #32]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d90d      	bls.n	8000b5c <xTaskDelayUntil+0xbc>
                {
                    xShouldDelay = pdTRUE;
 8000b40:	2301      	movs	r3, #1
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
 8000b44:	e00a      	b.n	8000b5c <xTaskDelayUntil+0xbc>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	69fa      	ldr	r2, [r7, #28]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d303      	bcc.n	8000b58 <xTaskDelayUntil+0xb8>
 8000b50:	69fa      	ldr	r2, [r7, #28]
 8000b52:	6a3b      	ldr	r3, [r7, #32]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d901      	bls.n	8000b5c <xTaskDelayUntil+0xbc>
                {
                    xShouldDelay = pdTRUE;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	69fa      	ldr	r2, [r7, #28]
 8000b60:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8000b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d009      	beq.n	8000b7c <xTaskDelayUntil+0xdc>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );
 8000b68:	2024      	movs	r0, #36	; 0x24
 8000b6a:	f002 fc9d 	bl	80034a8 <SEGGER_SYSVIEW_RecordVoid>

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8000b6e:	69fa      	ldr	r2, [r7, #28]
 8000b70:	6a3b      	ldr	r3, [r7, #32]
 8000b72:	1ad3      	subs	r3, r2, r3
 8000b74:	2100      	movs	r1, #0
 8000b76:	4618      	mov	r0, r3
 8000b78:	f000 faf2 	bl	8001160 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8000b7c:	f000 f886 	bl	8000c8c <xTaskResumeAll>
 8000b80:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d107      	bne.n	8000b98 <xTaskDelayUntil+0xf8>
        {
            portYIELD_WITHIN_API();
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <xTaskDelayUntil+0x10c>)
 8000b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	f3bf 8f4f 	dsb	sy
 8000b94:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 8000b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3728      	adds	r7, #40	; 0x28
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	24000168 	.word	0x24000168
 8000ba8:	24000144 	.word	0x24000144
 8000bac:	e000ed04 	.word	0xe000ed04

08000bb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8000bb6:	4b26      	ldr	r3, [pc, #152]	; (8000c50 <vTaskStartScheduler+0xa0>)
 8000bb8:	9301      	str	r3, [sp, #4]
 8000bba:	2300      	movs	r3, #0
 8000bbc:	9300      	str	r3, [sp, #0]
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	2280      	movs	r2, #128	; 0x80
 8000bc2:	4924      	ldr	r1, [pc, #144]	; (8000c54 <vTaskStartScheduler+0xa4>)
 8000bc4:	4824      	ldr	r0, [pc, #144]	; (8000c58 <vTaskStartScheduler+0xa8>)
 8000bc6:	f7ff fe13 	bl	80007f0 <xTaskCreate>
 8000bca:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d126      	bne.n	8000c20 <vTaskStartScheduler+0x70>
        __asm volatile
 8000bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bd6:	b672      	cpsid	i
 8000bd8:	f383 8811 	msr	BASEPRI, r3
 8000bdc:	f3bf 8f6f 	isb	sy
 8000be0:	f3bf 8f4f 	dsb	sy
 8000be4:	b662      	cpsie	i
 8000be6:	60bb      	str	r3, [r7, #8]
    }
 8000be8:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8000bea:	4b1c      	ldr	r3, [pc, #112]	; (8000c5c <vTaskStartScheduler+0xac>)
 8000bec:	f04f 32ff 	mov.w	r2, #4294967295
 8000bf0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000bf2:	4b1b      	ldr	r3, [pc, #108]	; (8000c60 <vTaskStartScheduler+0xb0>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <vTaskStartScheduler+0xb4>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8000bfe:	4b1a      	ldr	r3, [pc, #104]	; (8000c68 <vTaskStartScheduler+0xb8>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	4b13      	ldr	r3, [pc, #76]	; (8000c50 <vTaskStartScheduler+0xa0>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d102      	bne.n	8000c10 <vTaskStartScheduler+0x60>
 8000c0a:	f003 f845 	bl	8003c98 <SEGGER_SYSVIEW_OnIdle>
 8000c0e:	e004      	b.n	8000c1a <vTaskStartScheduler+0x6a>
 8000c10:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <vTaskStartScheduler+0xb8>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f003 f89d 	bl	8003d54 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8000c1a:	f000 fbab 	bl	8001374 <xPortStartScheduler>
 8000c1e:	e010      	b.n	8000c42 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c26:	d10c      	bne.n	8000c42 <vTaskStartScheduler+0x92>
        __asm volatile
 8000c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c2c:	b672      	cpsid	i
 8000c2e:	f383 8811 	msr	BASEPRI, r3
 8000c32:	f3bf 8f6f 	isb	sy
 8000c36:	f3bf 8f4f 	dsb	sy
 8000c3a:	b662      	cpsie	i
 8000c3c:	607b      	str	r3, [r7, #4]
    }
 8000c3e:	bf00      	nop
 8000c40:	e7fe      	b.n	8000c40 <vTaskStartScheduler+0x90>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000c42:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <vTaskStartScheduler+0xbc>)
 8000c44:	681b      	ldr	r3, [r3, #0]
}
 8000c46:	bf00      	nop
 8000c48:	3710      	adds	r7, #16
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	24000164 	.word	0x24000164
 8000c54:	0800a4d8 	.word	0x0800a4d8
 8000c58:	08001009 	.word	0x08001009
 8000c5c:	24000160 	.word	0x24000160
 8000c60:	2400014c 	.word	0x2400014c
 8000c64:	24000144 	.word	0x24000144
 8000c68:	24000040 	.word	0x24000040
 8000c6c:	24000000 	.word	0x24000000

08000c70 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000c74:	4b04      	ldr	r3, [pc, #16]	; (8000c88 <vTaskSuspendAll+0x18>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	4a03      	ldr	r2, [pc, #12]	; (8000c88 <vTaskSuspendAll+0x18>)
 8000c7c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	24000168 	.word	0x24000168

08000c8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000c96:	2300      	movs	r3, #0
 8000c98:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000c9a:	4b3e      	ldr	r3, [pc, #248]	; (8000d94 <xTaskResumeAll+0x108>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d10c      	bne.n	8000cbc <xTaskResumeAll+0x30>
        __asm volatile
 8000ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ca6:	b672      	cpsid	i
 8000ca8:	f383 8811 	msr	BASEPRI, r3
 8000cac:	f3bf 8f6f 	isb	sy
 8000cb0:	f3bf 8f4f 	dsb	sy
 8000cb4:	b662      	cpsie	i
 8000cb6:	603b      	str	r3, [r7, #0]
    }
 8000cb8:	bf00      	nop
 8000cba:	e7fe      	b.n	8000cba <xTaskResumeAll+0x2e>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000cbc:	f000 fbd8 	bl	8001470 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000cc0:	4b34      	ldr	r3, [pc, #208]	; (8000d94 <xTaskResumeAll+0x108>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	3b01      	subs	r3, #1
 8000cc6:	4a33      	ldr	r2, [pc, #204]	; (8000d94 <xTaskResumeAll+0x108>)
 8000cc8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000cca:	4b32      	ldr	r3, [pc, #200]	; (8000d94 <xTaskResumeAll+0x108>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d159      	bne.n	8000d86 <xTaskResumeAll+0xfa>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000cd2:	4b31      	ldr	r3, [pc, #196]	; (8000d98 <xTaskResumeAll+0x10c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d055      	beq.n	8000d86 <xTaskResumeAll+0xfa>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000cda:	e032      	b.n	8000d42 <xTaskResumeAll+0xb6>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000cdc:	4b2f      	ldr	r3, [pc, #188]	; (8000d9c <xTaskResumeAll+0x110>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	3318      	adds	r3, #24
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fd57 	bl	800079c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	3304      	adds	r3, #4
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fd52 	bl	800079c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f003 f86c 	bl	8003dd8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d04:	2201      	movs	r2, #1
 8000d06:	409a      	lsls	r2, r3
 8000d08:	4b25      	ldr	r3, [pc, #148]	; (8000da0 <xTaskResumeAll+0x114>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	4a24      	ldr	r2, [pc, #144]	; (8000da0 <xTaskResumeAll+0x114>)
 8000d10:	6013      	str	r3, [r2, #0]
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d16:	4613      	mov	r3, r2
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	4413      	add	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4a21      	ldr	r2, [pc, #132]	; (8000da4 <xTaskResumeAll+0x118>)
 8000d20:	441a      	add	r2, r3
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	3304      	adds	r3, #4
 8000d26:	4619      	mov	r1, r3
 8000d28:	4610      	mov	r0, r2
 8000d2a:	f7ff fcda 	bl	80006e2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <xTaskResumeAll+0x11c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d302      	bcc.n	8000d42 <xTaskResumeAll+0xb6>
                    {
                        xYieldPending = pdTRUE;
 8000d3c:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <xTaskResumeAll+0x120>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <xTaskResumeAll+0x110>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1c8      	bne.n	8000cdc <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <xTaskResumeAll+0xc8>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000d50:	f000 f9ea 	bl	8001128 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000d54:	4b16      	ldr	r3, [pc, #88]	; (8000db0 <xTaskResumeAll+0x124>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d010      	beq.n	8000d82 <xTaskResumeAll+0xf6>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000d60:	f000 f84a 	bl	8000df8 <xTaskIncrementTick>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d002      	beq.n	8000d70 <xTaskResumeAll+0xe4>
                            {
                                xYieldPending = pdTRUE;
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <xTaskResumeAll+0x120>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d1f1      	bne.n	8000d60 <xTaskResumeAll+0xd4>

                        xPendedTicks = 0;
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <xTaskResumeAll+0x124>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000d82:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <xTaskResumeAll+0x120>)
 8000d84:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8000d86:	f000 fba7 	bl	80014d8 <vPortExitCritical>

    return xAlreadyYielded;
 8000d8a:	687b      	ldr	r3, [r7, #4]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3710      	adds	r7, #16
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	24000168 	.word	0x24000168
 8000d98:	24000140 	.word	0x24000140
 8000d9c:	24000100 	.word	0x24000100
 8000da0:	24000148 	.word	0x24000148
 8000da4:	24000044 	.word	0x24000044
 8000da8:	24000040 	.word	0x24000040
 8000dac:	24000154 	.word	0x24000154
 8000db0:	24000150 	.word	0x24000150

08000db4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8000dba:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <xTaskGetTickCount+0x1c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8000dc0:	687b      	ldr	r3, [r7, #4]
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	24000144 	.word	0x24000144

08000dd4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000dda:	f000 fc39 	bl	8001650 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8000dde:	2300      	movs	r3, #0
 8000de0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8000de2:	4b04      	ldr	r3, [pc, #16]	; (8000df4 <xTaskGetTickCountFromISR+0x20>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000de8:	683b      	ldr	r3, [r7, #0]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	24000144 	.word	0x24000144

08000df8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b086      	sub	sp, #24
 8000dfc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000e02:	4b42      	ldr	r3, [pc, #264]	; (8000f0c <xTaskIncrementTick+0x114>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d175      	bne.n	8000ef6 <xTaskIncrementTick+0xfe>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000e0a:	4b41      	ldr	r3, [pc, #260]	; (8000f10 <xTaskIncrementTick+0x118>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8000e12:	4a3f      	ldr	r2, [pc, #252]	; (8000f10 <xTaskIncrementTick+0x118>)
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d122      	bne.n	8000e64 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8000e1e:	4b3d      	ldr	r3, [pc, #244]	; (8000f14 <xTaskIncrementTick+0x11c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d00c      	beq.n	8000e42 <xTaskIncrementTick+0x4a>
        __asm volatile
 8000e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e2c:	b672      	cpsid	i
 8000e2e:	f383 8811 	msr	BASEPRI, r3
 8000e32:	f3bf 8f6f 	isb	sy
 8000e36:	f3bf 8f4f 	dsb	sy
 8000e3a:	b662      	cpsie	i
 8000e3c:	603b      	str	r3, [r7, #0]
    }
 8000e3e:	bf00      	nop
 8000e40:	e7fe      	b.n	8000e40 <xTaskIncrementTick+0x48>
 8000e42:	4b34      	ldr	r3, [pc, #208]	; (8000f14 <xTaskIncrementTick+0x11c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <xTaskIncrementTick+0x120>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a31      	ldr	r2, [pc, #196]	; (8000f14 <xTaskIncrementTick+0x11c>)
 8000e4e:	6013      	str	r3, [r2, #0]
 8000e50:	4a31      	ldr	r2, [pc, #196]	; (8000f18 <xTaskIncrementTick+0x120>)
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	6013      	str	r3, [r2, #0]
 8000e56:	4b31      	ldr	r3, [pc, #196]	; (8000f1c <xTaskIncrementTick+0x124>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	4a2f      	ldr	r2, [pc, #188]	; (8000f1c <xTaskIncrementTick+0x124>)
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	f000 f962 	bl	8001128 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8000e64:	4b2e      	ldr	r3, [pc, #184]	; (8000f20 <xTaskIncrementTick+0x128>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d348      	bcc.n	8000f00 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000e6e:	4b29      	ldr	r3, [pc, #164]	; (8000f14 <xTaskIncrementTick+0x11c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d104      	bne.n	8000e82 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000e78:	4b29      	ldr	r3, [pc, #164]	; (8000f20 <xTaskIncrementTick+0x128>)
 8000e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e7e:	601a      	str	r2, [r3, #0]
                    break;
 8000e80:	e03e      	b.n	8000f00 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000e82:	4b24      	ldr	r3, [pc, #144]	; (8000f14 <xTaskIncrementTick+0x11c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d203      	bcs.n	8000ea2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8000e9a:	4a21      	ldr	r2, [pc, #132]	; (8000f20 <xTaskIncrementTick+0x128>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8000ea0:	e02e      	b.n	8000f00 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	3304      	adds	r3, #4
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fc78 	bl	800079c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d004      	beq.n	8000ebe <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	3318      	adds	r3, #24
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff fc6f 	bl	800079c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f002 ff89 	bl	8003dd8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eca:	2201      	movs	r2, #1
 8000ecc:	409a      	lsls	r2, r3
 8000ece:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <xTaskIncrementTick+0x12c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	4a13      	ldr	r2, [pc, #76]	; (8000f24 <xTaskIncrementTick+0x12c>)
 8000ed6:	6013      	str	r3, [r2, #0]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000edc:	4613      	mov	r3, r2
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	4413      	add	r3, r2
 8000ee2:	009b      	lsls	r3, r3, #2
 8000ee4:	4a10      	ldr	r2, [pc, #64]	; (8000f28 <xTaskIncrementTick+0x130>)
 8000ee6:	441a      	add	r2, r3
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	3304      	adds	r3, #4
 8000eec:	4619      	mov	r1, r3
 8000eee:	4610      	mov	r0, r2
 8000ef0:	f7ff fbf7 	bl	80006e2 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000ef4:	e7bb      	b.n	8000e6e <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8000ef6:	4b0d      	ldr	r3, [pc, #52]	; (8000f2c <xTaskIncrementTick+0x134>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3301      	adds	r3, #1
 8000efc:	4a0b      	ldr	r2, [pc, #44]	; (8000f2c <xTaskIncrementTick+0x134>)
 8000efe:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8000f00:	697b      	ldr	r3, [r7, #20]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	24000168 	.word	0x24000168
 8000f10:	24000144 	.word	0x24000144
 8000f14:	240000f8 	.word	0x240000f8
 8000f18:	240000fc 	.word	0x240000fc
 8000f1c:	24000158 	.word	0x24000158
 8000f20:	24000160 	.word	0x24000160
 8000f24:	24000148 	.word	0x24000148
 8000f28:	24000044 	.word	0x24000044
 8000f2c:	24000150 	.word	0x24000150

08000f30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000f36:	4b2e      	ldr	r3, [pc, #184]	; (8000ff0 <vTaskSwitchContext+0xc0>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8000f3e:	4b2d      	ldr	r3, [pc, #180]	; (8000ff4 <vTaskSwitchContext+0xc4>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8000f44:	e04f      	b.n	8000fe6 <vTaskSwitchContext+0xb6>
        xYieldPending = pdFALSE;
 8000f46:	4b2b      	ldr	r3, [pc, #172]	; (8000ff4 <vTaskSwitchContext+0xc4>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000f4c:	4b2a      	ldr	r3, [pc, #168]	; (8000ff8 <vTaskSwitchContext+0xc8>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	fab3 f383 	clz	r3, r3
 8000f58:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8000f5a:	7afb      	ldrb	r3, [r7, #11]
 8000f5c:	f1c3 031f 	rsb	r3, r3, #31
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	4926      	ldr	r1, [pc, #152]	; (8000ffc <vTaskSwitchContext+0xcc>)
 8000f64:	697a      	ldr	r2, [r7, #20]
 8000f66:	4613      	mov	r3, r2
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	4413      	add	r3, r2
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	440b      	add	r3, r1
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d10c      	bne.n	8000f90 <vTaskSwitchContext+0x60>
        __asm volatile
 8000f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f7a:	b672      	cpsid	i
 8000f7c:	f383 8811 	msr	BASEPRI, r3
 8000f80:	f3bf 8f6f 	isb	sy
 8000f84:	f3bf 8f4f 	dsb	sy
 8000f88:	b662      	cpsie	i
 8000f8a:	607b      	str	r3, [r7, #4]
    }
 8000f8c:	bf00      	nop
 8000f8e:	e7fe      	b.n	8000f8e <vTaskSwitchContext+0x5e>
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	4613      	mov	r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	4413      	add	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4a18      	ldr	r2, [pc, #96]	; (8000ffc <vTaskSwitchContext+0xcc>)
 8000f9c:	4413      	add	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	685a      	ldr	r2, [r3, #4]
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	3308      	adds	r3, #8
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d104      	bne.n	8000fc0 <vTaskSwitchContext+0x90>
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	4a0e      	ldr	r2, [pc, #56]	; (8001000 <vTaskSwitchContext+0xd0>)
 8000fc8:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8000fca:	4b0d      	ldr	r3, [pc, #52]	; (8001000 <vTaskSwitchContext+0xd0>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	4b0d      	ldr	r3, [pc, #52]	; (8001004 <vTaskSwitchContext+0xd4>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d102      	bne.n	8000fdc <vTaskSwitchContext+0xac>
 8000fd6:	f002 fe5f 	bl	8003c98 <SEGGER_SYSVIEW_OnIdle>
}
 8000fda:	e004      	b.n	8000fe6 <vTaskSwitchContext+0xb6>
        traceTASK_SWITCHED_IN();
 8000fdc:	4b08      	ldr	r3, [pc, #32]	; (8001000 <vTaskSwitchContext+0xd0>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 feb7 	bl	8003d54 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8000fe6:	bf00      	nop
 8000fe8:	3718      	adds	r7, #24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	24000168 	.word	0x24000168
 8000ff4:	24000154 	.word	0x24000154
 8000ff8:	24000148 	.word	0x24000148
 8000ffc:	24000044 	.word	0x24000044
 8001000:	24000040 	.word	0x24000040
 8001004:	24000164 	.word	0x24000164

08001008 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001010:	f000 f84c 	bl	80010ac <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <prvIdleTask+0x20>)
 8001016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	f3bf 8f4f 	dsb	sy
 8001020:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001024:	e7f4      	b.n	8001010 <prvIdleTask+0x8>
 8001026:	bf00      	nop
 8001028:	e000ed04 	.word	0xe000ed04

0800102c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001032:	2300      	movs	r3, #0
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	e00c      	b.n	8001052 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	4613      	mov	r3, r2
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4a12      	ldr	r2, [pc, #72]	; (800108c <prvInitialiseTaskLists+0x60>)
 8001044:	4413      	add	r3, r2
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fb1e 	bl	8000688 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3301      	adds	r3, #1
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b06      	cmp	r3, #6
 8001056:	d9ef      	bls.n	8001038 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001058:	480d      	ldr	r0, [pc, #52]	; (8001090 <prvInitialiseTaskLists+0x64>)
 800105a:	f7ff fb15 	bl	8000688 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800105e:	480d      	ldr	r0, [pc, #52]	; (8001094 <prvInitialiseTaskLists+0x68>)
 8001060:	f7ff fb12 	bl	8000688 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001064:	480c      	ldr	r0, [pc, #48]	; (8001098 <prvInitialiseTaskLists+0x6c>)
 8001066:	f7ff fb0f 	bl	8000688 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800106a:	480c      	ldr	r0, [pc, #48]	; (800109c <prvInitialiseTaskLists+0x70>)
 800106c:	f7ff fb0c 	bl	8000688 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8001070:	480b      	ldr	r0, [pc, #44]	; (80010a0 <prvInitialiseTaskLists+0x74>)
 8001072:	f7ff fb09 	bl	8000688 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <prvInitialiseTaskLists+0x78>)
 8001078:	4a05      	ldr	r2, [pc, #20]	; (8001090 <prvInitialiseTaskLists+0x64>)
 800107a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <prvInitialiseTaskLists+0x7c>)
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <prvInitialiseTaskLists+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	24000044 	.word	0x24000044
 8001090:	240000d0 	.word	0x240000d0
 8001094:	240000e4 	.word	0x240000e4
 8001098:	24000100 	.word	0x24000100
 800109c:	24000114 	.word	0x24000114
 80010a0:	2400012c 	.word	0x2400012c
 80010a4:	240000f8 	.word	0x240000f8
 80010a8:	240000fc 	.word	0x240000fc

080010ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80010b2:	e019      	b.n	80010e8 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80010b4:	f000 f9dc 	bl	8001470 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80010b8:	4b10      	ldr	r3, [pc, #64]	; (80010fc <prvCheckTasksWaitingTermination+0x50>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3304      	adds	r3, #4
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fb69 	bl	800079c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80010ca:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <prvCheckTasksWaitingTermination+0x54>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	4a0b      	ldr	r2, [pc, #44]	; (8001100 <prvCheckTasksWaitingTermination+0x54>)
 80010d2:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80010d4:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <prvCheckTasksWaitingTermination+0x58>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	3b01      	subs	r3, #1
 80010da:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <prvCheckTasksWaitingTermination+0x58>)
 80010dc:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80010de:	f000 f9fb 	bl	80014d8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f000 f810 	bl	8001108 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <prvCheckTasksWaitingTermination+0x58>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d1e1      	bne.n	80010b4 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	24000114 	.word	0x24000114
 8001100:	24000140 	.word	0x24000140
 8001104:	24000128 	.word	0x24000128

08001108 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001114:	4618      	mov	r0, r3
 8001116:	f000 fbc5 	bl	80018a4 <vPortFree>
                vPortFree( pxTCB );
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f000 fbc2 	bl	80018a4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800112c:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <prvResetNextTaskUnblockTime+0x30>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d104      	bne.n	8001140 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <prvResetNextTaskUnblockTime+0x34>)
 8001138:	f04f 32ff 	mov.w	r2, #4294967295
 800113c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800113e:	e005      	b.n	800114c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001140:	4b05      	ldr	r3, [pc, #20]	; (8001158 <prvResetNextTaskUnblockTime+0x30>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a04      	ldr	r2, [pc, #16]	; (800115c <prvResetNextTaskUnblockTime+0x34>)
 800114a:	6013      	str	r3, [r2, #0]
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	240000f8 	.word	0x240000f8
 800115c:	24000160 	.word	0x24000160

08001160 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800116a:	4b32      	ldr	r3, [pc, #200]	; (8001234 <prvAddCurrentTaskToDelayedList+0xd4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001170:	4b31      	ldr	r3, [pc, #196]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	3304      	adds	r3, #4
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fb10 	bl	800079c <uxListRemove>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10b      	bne.n	800119a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001182:	4b2d      	ldr	r3, [pc, #180]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001188:	2201      	movs	r2, #1
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43da      	mvns	r2, r3
 8001190:	4b2a      	ldr	r3, [pc, #168]	; (800123c <prvAddCurrentTaskToDelayedList+0xdc>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4013      	ands	r3, r2
 8001196:	4a29      	ldr	r2, [pc, #164]	; (800123c <prvAddCurrentTaskToDelayedList+0xdc>)
 8001198:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a0:	d110      	bne.n	80011c4 <prvAddCurrentTaskToDelayedList+0x64>
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00d      	beq.n	80011c4 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80011a8:	4b23      	ldr	r3, [pc, #140]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	211b      	movs	r1, #27
 80011ae:	4618      	mov	r0, r3
 80011b0:	f002 fe54 	bl	8003e5c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80011b4:	4b20      	ldr	r3, [pc, #128]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	3304      	adds	r3, #4
 80011ba:	4619      	mov	r1, r3
 80011bc:	4820      	ldr	r0, [pc, #128]	; (8001240 <prvAddCurrentTaskToDelayedList+0xe0>)
 80011be:	f7ff fa90 	bl	80006e2 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80011c2:	e032      	b.n	800122a <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4413      	add	r3, r2
 80011ca:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80011cc:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	68ba      	ldr	r2, [r7, #8]
 80011d2:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80011d4:	68ba      	ldr	r2, [r7, #8]
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d20f      	bcs.n	80011fc <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80011dc:	4b16      	ldr	r3, [pc, #88]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2104      	movs	r1, #4
 80011e2:	4618      	mov	r0, r3
 80011e4:	f002 fe3a 	bl	8003e5c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80011e8:	4b16      	ldr	r3, [pc, #88]	; (8001244 <prvAddCurrentTaskToDelayedList+0xe4>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b12      	ldr	r3, [pc, #72]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	3304      	adds	r3, #4
 80011f2:	4619      	mov	r1, r3
 80011f4:	4610      	mov	r0, r2
 80011f6:	f7ff fa98 	bl	800072a <vListInsert>
}
 80011fa:	e016      	b.n	800122a <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80011fc:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2104      	movs	r1, #4
 8001202:	4618      	mov	r0, r3
 8001204:	f002 fe2a 	bl	8003e5c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <prvAddCurrentTaskToDelayedList+0xe8>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <prvAddCurrentTaskToDelayedList+0xd8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	3304      	adds	r3, #4
 8001212:	4619      	mov	r1, r3
 8001214:	4610      	mov	r0, r2
 8001216:	f7ff fa88 	bl	800072a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800121a:	4b0c      	ldr	r3, [pc, #48]	; (800124c <prvAddCurrentTaskToDelayedList+0xec>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	429a      	cmp	r2, r3
 8001222:	d202      	bcs.n	800122a <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8001224:	4a09      	ldr	r2, [pc, #36]	; (800124c <prvAddCurrentTaskToDelayedList+0xec>)
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	6013      	str	r3, [r2, #0]
}
 800122a:	bf00      	nop
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	24000144 	.word	0x24000144
 8001238:	24000040 	.word	0x24000040
 800123c:	24000148 	.word	0x24000148
 8001240:	2400012c 	.word	0x2400012c
 8001244:	240000fc 	.word	0x240000fc
 8001248:	240000f8 	.word	0x240000f8
 800124c:	24000160 	.word	0x24000160

08001250 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	3b04      	subs	r3, #4
 8001260:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001268:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	3b04      	subs	r3, #4
 800126e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	f023 0201 	bic.w	r2, r3, #1
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	3b04      	subs	r3, #4
 800127e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001280:	4a0c      	ldr	r2, [pc, #48]	; (80012b4 <pxPortInitialiseStack+0x64>)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	3b14      	subs	r3, #20
 800128a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	3b04      	subs	r3, #4
 8001296:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	f06f 0202 	mvn.w	r2, #2
 800129e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	3b20      	subs	r3, #32
 80012a4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	080012b9 	.word	0x080012b9

080012b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80012c2:	4b14      	ldr	r3, [pc, #80]	; (8001314 <prvTaskExitError+0x5c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012ca:	d00c      	beq.n	80012e6 <prvTaskExitError+0x2e>
        __asm volatile
 80012cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012d0:	b672      	cpsid	i
 80012d2:	f383 8811 	msr	BASEPRI, r3
 80012d6:	f3bf 8f6f 	isb	sy
 80012da:	f3bf 8f4f 	dsb	sy
 80012de:	b662      	cpsie	i
 80012e0:	60fb      	str	r3, [r7, #12]
    }
 80012e2:	bf00      	nop
 80012e4:	e7fe      	b.n	80012e4 <prvTaskExitError+0x2c>
        __asm volatile
 80012e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012ea:	b672      	cpsid	i
 80012ec:	f383 8811 	msr	BASEPRI, r3
 80012f0:	f3bf 8f6f 	isb	sy
 80012f4:	f3bf 8f4f 	dsb	sy
 80012f8:	b662      	cpsie	i
 80012fa:	60bb      	str	r3, [r7, #8]
    }
 80012fc:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80012fe:	bf00      	nop
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0fc      	beq.n	8001300 <prvTaskExitError+0x48>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001306:	bf00      	nop
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	24000004 	.word	0x24000004
	...

08001320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <pxCurrentTCBConst2>)
 8001322:	6819      	ldr	r1, [r3, #0]
 8001324:	6808      	ldr	r0, [r1, #0]
 8001326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800132a:	f380 8809 	msr	PSP, r0
 800132e:	f3bf 8f6f 	isb	sy
 8001332:	f04f 0000 	mov.w	r0, #0
 8001336:	f380 8811 	msr	BASEPRI, r0
 800133a:	4770      	bx	lr
 800133c:	f3af 8000 	nop.w

08001340 <pxCurrentTCBConst2>:
 8001340:	24000040 	.word	0x24000040
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001344:	bf00      	nop
 8001346:	bf00      	nop

08001348 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001348:	4808      	ldr	r0, [pc, #32]	; (800136c <prvPortStartFirstTask+0x24>)
 800134a:	6800      	ldr	r0, [r0, #0]
 800134c:	6800      	ldr	r0, [r0, #0]
 800134e:	f380 8808 	msr	MSP, r0
 8001352:	f04f 0000 	mov.w	r0, #0
 8001356:	f380 8814 	msr	CONTROL, r0
 800135a:	b662      	cpsie	i
 800135c:	b661      	cpsie	f
 800135e:	f3bf 8f4f 	dsb	sy
 8001362:	f3bf 8f6f 	isb	sy
 8001366:	df00      	svc	0
 8001368:	bf00      	nop
 800136a:	0000      	.short	0x0000
 800136c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8001370:	bf00      	nop
 8001372:	bf00      	nop

08001374 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800137a:	4b37      	ldr	r3, [pc, #220]	; (8001458 <xPortStartScheduler+0xe4>)
 800137c:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	b2db      	uxtb	r3, r3
 8001384:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	22ff      	movs	r2, #255	; 0xff
 800138a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001394:	78fb      	ldrb	r3, [r7, #3]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4b2f      	ldr	r3, [pc, #188]	; (800145c <xPortStartScheduler+0xe8>)
 80013a0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80013a2:	4b2f      	ldr	r3, [pc, #188]	; (8001460 <xPortStartScheduler+0xec>)
 80013a4:	2207      	movs	r2, #7
 80013a6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80013a8:	e009      	b.n	80013be <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 80013aa:	4b2d      	ldr	r3, [pc, #180]	; (8001460 <xPortStartScheduler+0xec>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	4a2b      	ldr	r2, [pc, #172]	; (8001460 <xPortStartScheduler+0xec>)
 80013b2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80013b4:	78fb      	ldrb	r3, [r7, #3]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80013be:	78fb      	ldrb	r3, [r7, #3]
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c6:	2b80      	cmp	r3, #128	; 0x80
 80013c8:	d0ef      	beq.n	80013aa <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80013ca:	4b25      	ldr	r3, [pc, #148]	; (8001460 <xPortStartScheduler+0xec>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f1c3 0307 	rsb	r3, r3, #7
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	d00c      	beq.n	80013f0 <xPortStartScheduler+0x7c>
        __asm volatile
 80013d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013da:	b672      	cpsid	i
 80013dc:	f383 8811 	msr	BASEPRI, r3
 80013e0:	f3bf 8f6f 	isb	sy
 80013e4:	f3bf 8f4f 	dsb	sy
 80013e8:	b662      	cpsie	i
 80013ea:	60bb      	str	r3, [r7, #8]
    }
 80013ec:	bf00      	nop
 80013ee:	e7fe      	b.n	80013ee <xPortStartScheduler+0x7a>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80013f0:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <xPortStartScheduler+0xec>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	4a1a      	ldr	r2, [pc, #104]	; (8001460 <xPortStartScheduler+0xec>)
 80013f8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80013fa:	4b19      	ldr	r3, [pc, #100]	; (8001460 <xPortStartScheduler+0xec>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001402:	4a17      	ldr	r2, [pc, #92]	; (8001460 <xPortStartScheduler+0xec>)
 8001404:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	b2da      	uxtb	r2, r3
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800140e:	4b15      	ldr	r3, [pc, #84]	; (8001464 <xPortStartScheduler+0xf0>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a14      	ldr	r2, [pc, #80]	; (8001464 <xPortStartScheduler+0xf0>)
 8001414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001418:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800141a:	4b12      	ldr	r3, [pc, #72]	; (8001464 <xPortStartScheduler+0xf0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a11      	ldr	r2, [pc, #68]	; (8001464 <xPortStartScheduler+0xf0>)
 8001420:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001424:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001426:	f000 f8e3 	bl	80015f0 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <xPortStartScheduler+0xf4>)
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001430:	f000 f902 	bl	8001638 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001434:	4b0d      	ldr	r3, [pc, #52]	; (800146c <xPortStartScheduler+0xf8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0c      	ldr	r2, [pc, #48]	; (800146c <xPortStartScheduler+0xf8>)
 800143a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800143e:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001440:	f7ff ff82 	bl	8001348 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001444:	f7ff fd74 	bl	8000f30 <vTaskSwitchContext>
    prvTaskExitError();
 8001448:	f7ff ff36 	bl	80012b8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	e000e400 	.word	0xe000e400
 800145c:	2400016c 	.word	0x2400016c
 8001460:	24000170 	.word	0x24000170
 8001464:	e000ed20 	.word	0xe000ed20
 8001468:	24000004 	.word	0x24000004
 800146c:	e000ef34 	.word	0xe000ef34

08001470 <vPortEnterCritical>:




void vPortEnterCritical( void )
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
        __asm volatile
 8001476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800147a:	b672      	cpsid	i
 800147c:	f383 8811 	msr	BASEPRI, r3
 8001480:	f3bf 8f6f 	isb	sy
 8001484:	f3bf 8f4f 	dsb	sy
 8001488:	b662      	cpsie	i
 800148a:	607b      	str	r3, [r7, #4]
    }
 800148c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <vPortEnterCritical+0x60>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	3301      	adds	r3, #1
 8001494:	4a0e      	ldr	r2, [pc, #56]	; (80014d0 <vPortEnterCritical+0x60>)
 8001496:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8001498:	4b0d      	ldr	r3, [pc, #52]	; (80014d0 <vPortEnterCritical+0x60>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d111      	bne.n	80014c4 <vPortEnterCritical+0x54>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80014a0:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <vPortEnterCritical+0x64>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d00c      	beq.n	80014c4 <vPortEnterCritical+0x54>
        __asm volatile
 80014aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014ae:	b672      	cpsid	i
 80014b0:	f383 8811 	msr	BASEPRI, r3
 80014b4:	f3bf 8f6f 	isb	sy
 80014b8:	f3bf 8f4f 	dsb	sy
 80014bc:	b662      	cpsie	i
 80014be:	603b      	str	r3, [r7, #0]
    }
 80014c0:	bf00      	nop
 80014c2:	e7fe      	b.n	80014c2 <vPortEnterCritical+0x52>
    }
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	24000004 	.word	0x24000004
 80014d4:	e000ed04 	.word	0xe000ed04

080014d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80014de:	4b13      	ldr	r3, [pc, #76]	; (800152c <vPortExitCritical+0x54>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d10c      	bne.n	8001500 <vPortExitCritical+0x28>
        __asm volatile
 80014e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014ea:	b672      	cpsid	i
 80014ec:	f383 8811 	msr	BASEPRI, r3
 80014f0:	f3bf 8f6f 	isb	sy
 80014f4:	f3bf 8f4f 	dsb	sy
 80014f8:	b662      	cpsie	i
 80014fa:	607b      	str	r3, [r7, #4]
    }
 80014fc:	bf00      	nop
 80014fe:	e7fe      	b.n	80014fe <vPortExitCritical+0x26>
    uxCriticalNesting--;
 8001500:	4b0a      	ldr	r3, [pc, #40]	; (800152c <vPortExitCritical+0x54>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	3b01      	subs	r3, #1
 8001506:	4a09      	ldr	r2, [pc, #36]	; (800152c <vPortExitCritical+0x54>)
 8001508:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800150a:	4b08      	ldr	r3, [pc, #32]	; (800152c <vPortExitCritical+0x54>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d105      	bne.n	800151e <vPortExitCritical+0x46>
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800151c:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	24000004 	.word	0x24000004

08001530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001530:	f3ef 8009 	mrs	r0, PSP
 8001534:	f3bf 8f6f 	isb	sy
 8001538:	4b15      	ldr	r3, [pc, #84]	; (8001590 <pxCurrentTCBConst>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	f01e 0f10 	tst.w	lr, #16
 8001540:	bf08      	it	eq
 8001542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800154a:	6010      	str	r0, [r2, #0]
 800154c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001550:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001554:	b672      	cpsid	i
 8001556:	f380 8811 	msr	BASEPRI, r0
 800155a:	f3bf 8f4f 	dsb	sy
 800155e:	f3bf 8f6f 	isb	sy
 8001562:	b662      	cpsie	i
 8001564:	f7ff fce4 	bl	8000f30 <vTaskSwitchContext>
 8001568:	f04f 0000 	mov.w	r0, #0
 800156c:	f380 8811 	msr	BASEPRI, r0
 8001570:	bc09      	pop	{r0, r3}
 8001572:	6819      	ldr	r1, [r3, #0]
 8001574:	6808      	ldr	r0, [r1, #0]
 8001576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800157a:	f01e 0f10 	tst.w	lr, #16
 800157e:	bf08      	it	eq
 8001580:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001584:	f380 8809 	msr	PSP, r0
 8001588:	f3bf 8f6f 	isb	sy
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop

08001590 <pxCurrentTCBConst>:
 8001590:	24000040 	.word	0x24000040
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001594:	bf00      	nop
 8001596:	bf00      	nop

08001598 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
        __asm volatile
 800159e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015a2:	b672      	cpsid	i
 80015a4:	f383 8811 	msr	BASEPRI, r3
 80015a8:	f3bf 8f6f 	isb	sy
 80015ac:	f3bf 8f4f 	dsb	sy
 80015b0:	b662      	cpsie	i
 80015b2:	607b      	str	r3, [r7, #4]
    }
 80015b4:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80015b6:	f002 faf5 	bl	8003ba4 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80015ba:	f7ff fc1d 	bl	8000df8 <xTaskIncrementTick>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <SysTick_Handler+0x3a>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80015c4:	f002 fb4c 	bl	8003c60 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <SysTick_Handler+0x54>)
 80015ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	e001      	b.n	80015d6 <SysTick_Handler+0x3e>
        }
		else
		{
			traceISR_EXIT();
 80015d2:	f002 fb29 	bl	8003c28 <SEGGER_SYSVIEW_RecordExitISR>
 80015d6:	2300      	movs	r3, #0
 80015d8:	603b      	str	r3, [r7, #0]
        __asm volatile
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	f383 8811 	msr	BASEPRI, r3
    }
 80015e0:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	e000ed04 	.word	0xe000ed04

080015f0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80015f4:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <vPortSetupTimerInterrupt+0x34>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80015fa:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <vPortSetupTimerInterrupt+0x38>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001600:	4b0a      	ldr	r3, [pc, #40]	; (800162c <vPortSetupTimerInterrupt+0x3c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <vPortSetupTimerInterrupt+0x40>)
 8001606:	fba2 2303 	umull	r2, r3, r2, r3
 800160a:	099b      	lsrs	r3, r3, #6
 800160c:	4a09      	ldr	r2, [pc, #36]	; (8001634 <vPortSetupTimerInterrupt+0x44>)
 800160e:	3b01      	subs	r3, #1
 8001610:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001612:	4b04      	ldr	r3, [pc, #16]	; (8001624 <vPortSetupTimerInterrupt+0x34>)
 8001614:	2207      	movs	r2, #7
 8001616:	601a      	str	r2, [r3, #0]
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000e010 	.word	0xe000e010
 8001628:	e000e018 	.word	0xe000e018
 800162c:	24000014 	.word	0x24000014
 8001630:	10624dd3 	.word	0x10624dd3
 8001634:	e000e014 	.word	0xe000e014

08001638 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001638:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001648 <vPortEnableVFP+0x10>
 800163c:	6801      	ldr	r1, [r0, #0]
 800163e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001642:	6001      	str	r1, [r0, #0]
 8001644:	4770      	bx	lr
 8001646:	0000      	.short	0x0000
 8001648:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800164c:	bf00      	nop
 800164e:	bf00      	nop

08001650 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8001656:	f3ef 8305 	mrs	r3, IPSR
 800165a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2b0f      	cmp	r3, #15
 8001660:	d916      	bls.n	8001690 <vPortValidateInterruptPriority+0x40>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001662:	4a19      	ldr	r2, [pc, #100]	; (80016c8 <vPortValidateInterruptPriority+0x78>)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800166c:	4b17      	ldr	r3, [pc, #92]	; (80016cc <vPortValidateInterruptPriority+0x7c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	7afa      	ldrb	r2, [r7, #11]
 8001672:	429a      	cmp	r2, r3
 8001674:	d20c      	bcs.n	8001690 <vPortValidateInterruptPriority+0x40>
        __asm volatile
 8001676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800167a:	b672      	cpsid	i
 800167c:	f383 8811 	msr	BASEPRI, r3
 8001680:	f3bf 8f6f 	isb	sy
 8001684:	f3bf 8f4f 	dsb	sy
 8001688:	b662      	cpsie	i
 800168a:	607b      	str	r3, [r7, #4]
    }
 800168c:	bf00      	nop
 800168e:	e7fe      	b.n	800168e <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001690:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <vPortValidateInterruptPriority+0x80>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001698:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <vPortValidateInterruptPriority+0x84>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	429a      	cmp	r2, r3
 800169e:	d90c      	bls.n	80016ba <vPortValidateInterruptPriority+0x6a>
        __asm volatile
 80016a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016a4:	b672      	cpsid	i
 80016a6:	f383 8811 	msr	BASEPRI, r3
 80016aa:	f3bf 8f6f 	isb	sy
 80016ae:	f3bf 8f4f 	dsb	sy
 80016b2:	b662      	cpsie	i
 80016b4:	603b      	str	r3, [r7, #0]
    }
 80016b6:	bf00      	nop
 80016b8:	e7fe      	b.n	80016b8 <vPortValidateInterruptPriority+0x68>
    }
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000e3f0 	.word	0xe000e3f0
 80016cc:	2400016c 	.word	0x2400016c
 80016d0:	e000ed0c 	.word	0xe000ed0c
 80016d4:	24000170 	.word	0x24000170

080016d8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80016e4:	f7ff fac4 	bl	8000c70 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80016e8:	4b68      	ldr	r3, [pc, #416]	; (800188c <pvPortMalloc+0x1b4>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80016f0:	f000 f93e 	bl	8001970 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80016f4:	4b66      	ldr	r3, [pc, #408]	; (8001890 <pvPortMalloc+0x1b8>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4013      	ands	r3, r2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f040 80ab 	bne.w	8001858 <pvPortMalloc+0x180>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d02f      	beq.n	8001768 <pvPortMalloc+0x90>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8001708:	2208      	movs	r2, #8
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	429a      	cmp	r2, r3
 8001712:	d229      	bcs.n	8001768 <pvPortMalloc+0x90>
            {
                xWantedSize += xHeapStructSize;
 8001714:	2208      	movs	r2, #8
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f003 0307 	and.w	r3, r3, #7
 8001722:	2b00      	cmp	r3, #0
 8001724:	d023      	beq.n	800176e <pvPortMalloc+0x96>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f023 0307 	bic.w	r3, r3, #7
 800172c:	3308      	adds	r3, #8
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	429a      	cmp	r2, r3
 8001732:	d216      	bcs.n	8001762 <pvPortMalloc+0x8a>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f023 0307 	bic.w	r3, r3, #7
 800173a:	3308      	adds	r3, #8
 800173c:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f003 0307 	and.w	r3, r3, #7
 8001744:	2b00      	cmp	r3, #0
 8001746:	d012      	beq.n	800176e <pvPortMalloc+0x96>
        __asm volatile
 8001748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800174c:	b672      	cpsid	i
 800174e:	f383 8811 	msr	BASEPRI, r3
 8001752:	f3bf 8f6f 	isb	sy
 8001756:	f3bf 8f4f 	dsb	sy
 800175a:	b662      	cpsie	i
 800175c:	617b      	str	r3, [r7, #20]
    }
 800175e:	bf00      	nop
 8001760:	e7fe      	b.n	8001760 <pvPortMalloc+0x88>
                    }
                    else
                    {
                        xWantedSize = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001766:	e002      	b.n	800176e <pvPortMalloc+0x96>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	e000      	b.n	8001770 <pvPortMalloc+0x98>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800176e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d070      	beq.n	8001858 <pvPortMalloc+0x180>
 8001776:	4b47      	ldr	r3, [pc, #284]	; (8001894 <pvPortMalloc+0x1bc>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	429a      	cmp	r2, r3
 800177e:	d86b      	bhi.n	8001858 <pvPortMalloc+0x180>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001780:	4b45      	ldr	r3, [pc, #276]	; (8001898 <pvPortMalloc+0x1c0>)
 8001782:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8001784:	4b44      	ldr	r3, [pc, #272]	; (8001898 <pvPortMalloc+0x1c0>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800178a:	e004      	b.n	8001796 <pvPortMalloc+0xbe>
                {
                    pxPreviousBlock = pxBlock;
 800178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8001790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	429a      	cmp	r2, r3
 800179e:	d903      	bls.n	80017a8 <pvPortMalloc+0xd0>
 80017a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d1f1      	bne.n	800178c <pvPortMalloc+0xb4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80017a8:	4b38      	ldr	r3, [pc, #224]	; (800188c <pvPortMalloc+0x1b4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d052      	beq.n	8001858 <pvPortMalloc+0x180>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2208      	movs	r2, #8
 80017b8:	4413      	add	r3, r2
 80017ba:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80017bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	6a3b      	ldr	r3, [r7, #32]
 80017c2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80017c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	1ad2      	subs	r2, r2, r3
 80017cc:	2308      	movs	r3, #8
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d921      	bls.n	8001818 <pvPortMalloc+0x140>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80017d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4413      	add	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d00c      	beq.n	8001800 <pvPortMalloc+0x128>
        __asm volatile
 80017e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ea:	b672      	cpsid	i
 80017ec:	f383 8811 	msr	BASEPRI, r3
 80017f0:	f3bf 8f6f 	isb	sy
 80017f4:	f3bf 8f4f 	dsb	sy
 80017f8:	b662      	cpsie	i
 80017fa:	613b      	str	r3, [r7, #16]
    }
 80017fc:	bf00      	nop
 80017fe:	e7fe      	b.n	80017fe <pvPortMalloc+0x126>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	1ad2      	subs	r2, r2, r3
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001812:	69b8      	ldr	r0, [r7, #24]
 8001814:	f000 f90e 	bl	8001a34 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001818:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <pvPortMalloc+0x1bc>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	4a1c      	ldr	r2, [pc, #112]	; (8001894 <pvPortMalloc+0x1bc>)
 8001824:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001826:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <pvPortMalloc+0x1bc>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	4b1c      	ldr	r3, [pc, #112]	; (800189c <pvPortMalloc+0x1c4>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	429a      	cmp	r2, r3
 8001830:	d203      	bcs.n	800183a <pvPortMalloc+0x162>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <pvPortMalloc+0x1bc>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a19      	ldr	r2, [pc, #100]	; (800189c <pvPortMalloc+0x1c4>)
 8001838:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800183a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	4b14      	ldr	r3, [pc, #80]	; (8001890 <pvPortMalloc+0x1b8>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	431a      	orrs	r2, r3
 8001844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001846:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8001848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800184e:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <pvPortMalloc+0x1c8>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <pvPortMalloc+0x1c8>)
 8001856:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8001858:	f7ff fa18 	bl	8000c8c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00c      	beq.n	8001880 <pvPortMalloc+0x1a8>
        __asm volatile
 8001866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800186a:	b672      	cpsid	i
 800186c:	f383 8811 	msr	BASEPRI, r3
 8001870:	f3bf 8f6f 	isb	sy
 8001874:	f3bf 8f4f 	dsb	sy
 8001878:	b662      	cpsie	i
 800187a:	60fb      	str	r3, [r7, #12]
    }
 800187c:	bf00      	nop
 800187e:	e7fe      	b.n	800187e <pvPortMalloc+0x1a6>
    return pvReturn;
 8001880:	69fb      	ldr	r3, [r7, #28]
}
 8001882:	4618      	mov	r0, r3
 8001884:	3728      	adds	r7, #40	; 0x28
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	2400717c 	.word	0x2400717c
 8001890:	24007190 	.word	0x24007190
 8001894:	24007180 	.word	0x24007180
 8001898:	24007174 	.word	0x24007174
 800189c:	24007184 	.word	0x24007184
 80018a0:	24007188 	.word	0x24007188

080018a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d051      	beq.n	800195a <vPortFree+0xb6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80018b6:	2308      	movs	r3, #8
 80018b8:	425b      	negs	r3, r3
 80018ba:	697a      	ldr	r2, [r7, #20]
 80018bc:	4413      	add	r3, r2
 80018be:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	4b26      	ldr	r3, [pc, #152]	; (8001964 <vPortFree+0xc0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4013      	ands	r3, r2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d10c      	bne.n	80018ec <vPortFree+0x48>
        __asm volatile
 80018d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d6:	b672      	cpsid	i
 80018d8:	f383 8811 	msr	BASEPRI, r3
 80018dc:	f3bf 8f6f 	isb	sy
 80018e0:	f3bf 8f4f 	dsb	sy
 80018e4:	b662      	cpsie	i
 80018e6:	60fb      	str	r3, [r7, #12]
    }
 80018e8:	bf00      	nop
 80018ea:	e7fe      	b.n	80018ea <vPortFree+0x46>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d00c      	beq.n	800190e <vPortFree+0x6a>
        __asm volatile
 80018f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018f8:	b672      	cpsid	i
 80018fa:	f383 8811 	msr	BASEPRI, r3
 80018fe:	f3bf 8f6f 	isb	sy
 8001902:	f3bf 8f4f 	dsb	sy
 8001906:	b662      	cpsie	i
 8001908:	60bb      	str	r3, [r7, #8]
    }
 800190a:	bf00      	nop
 800190c:	e7fe      	b.n	800190c <vPortFree+0x68>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	685a      	ldr	r2, [r3, #4]
 8001912:	4b14      	ldr	r3, [pc, #80]	; (8001964 <vPortFree+0xc0>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4013      	ands	r3, r2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d01e      	beq.n	800195a <vPortFree+0xb6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d11a      	bne.n	800195a <vPortFree+0xb6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	685a      	ldr	r2, [r3, #4]
 8001928:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <vPortFree+0xc0>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	43db      	mvns	r3, r3
 800192e:	401a      	ands	r2, r3
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8001934:	f7ff f99c 	bl	8000c70 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <vPortFree+0xc4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4413      	add	r3, r2
 8001942:	4a09      	ldr	r2, [pc, #36]	; (8001968 <vPortFree+0xc4>)
 8001944:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001946:	6938      	ldr	r0, [r7, #16]
 8001948:	f000 f874 	bl	8001a34 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800194c:	4b07      	ldr	r3, [pc, #28]	; (800196c <vPortFree+0xc8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	3301      	adds	r3, #1
 8001952:	4a06      	ldr	r2, [pc, #24]	; (800196c <vPortFree+0xc8>)
 8001954:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001956:	f7ff f999 	bl	8000c8c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800195a:	bf00      	nop
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	24007190 	.word	0x24007190
 8001968:	24007180 	.word	0x24007180
 800196c:	2400718c 	.word	0x2400718c

08001970 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001976:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800197a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800197c:	4b27      	ldr	r3, [pc, #156]	; (8001a1c <prvHeapInit+0xac>)
 800197e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	2b00      	cmp	r3, #0
 8001988:	d00c      	beq.n	80019a4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	3307      	adds	r3, #7
 800198e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f023 0307 	bic.w	r3, r3, #7
 8001996:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	4a1f      	ldr	r2, [pc, #124]	; (8001a1c <prvHeapInit+0xac>)
 80019a0:	4413      	add	r3, r2
 80019a2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019a8:	4a1d      	ldr	r2, [pc, #116]	; (8001a20 <prvHeapInit+0xb0>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80019ae:	4b1c      	ldr	r3, [pc, #112]	; (8001a20 <prvHeapInit+0xb0>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68ba      	ldr	r2, [r7, #8]
 80019b8:	4413      	add	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80019bc:	2208      	movs	r2, #8
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	1a9b      	subs	r3, r3, r2
 80019c2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f023 0307 	bic.w	r3, r3, #7
 80019ca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	4a15      	ldr	r2, [pc, #84]	; (8001a24 <prvHeapInit+0xb4>)
 80019d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80019d2:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <prvHeapInit+0xb4>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2200      	movs	r2, #0
 80019d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80019da:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <prvHeapInit+0xb4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	1ad2      	subs	r2, r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <prvHeapInit+0xb4>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	4a0a      	ldr	r2, [pc, #40]	; (8001a28 <prvHeapInit+0xb8>)
 80019fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	4a09      	ldr	r2, [pc, #36]	; (8001a2c <prvHeapInit+0xbc>)
 8001a06:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001a08:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <prvHeapInit+0xc0>)
 8001a0a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001a0e:	601a      	str	r2, [r3, #0]
}
 8001a10:	bf00      	nop
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	24000174 	.word	0x24000174
 8001a20:	24007174 	.word	0x24007174
 8001a24:	2400717c 	.word	0x2400717c
 8001a28:	24007184 	.word	0x24007184
 8001a2c:	24007180 	.word	0x24007180
 8001a30:	24007190 	.word	0x24007190

08001a34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001a3c:	4b28      	ldr	r3, [pc, #160]	; (8001ae0 <prvInsertBlockIntoFreeList+0xac>)
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	e002      	b.n	8001a48 <prvInsertBlockIntoFreeList+0x14>
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d8f7      	bhi.n	8001a42 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	68ba      	ldr	r2, [r7, #8]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d108      	bne.n	8001a76 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	441a      	add	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	441a      	add	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d118      	bne.n	8001abc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <prvInsertBlockIntoFreeList+0xb0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d00d      	beq.n	8001ab2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	441a      	add	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	e008      	b.n	8001ac4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <prvInsertBlockIntoFreeList+0xb0>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	e003      	b.n	8001ac4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001ac4:	68fa      	ldr	r2, [r7, #12]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d002      	beq.n	8001ad2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	24007174 	.word	0x24007174
 8001ae4:	2400717c 	.word	0x2400717c

08001ae8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8001aec:	4803      	ldr	r0, [pc, #12]	; (8001afc <_cbSendSystemDesc+0x14>)
 8001aee:	f002 f803 	bl	8003af8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8001af2:	4803      	ldr	r0, [pc, #12]	; (8001b00 <_cbSendSystemDesc+0x18>)
 8001af4:	f002 f800 	bl	8003af8 <SEGGER_SYSVIEW_SendSysDesc>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	0800a4e0 	.word	0x0800a4e0
 8001b00:	0800a510 	.word	0x0800a510

08001b04 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8001b08:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <SEGGER_SYSVIEW_Conf+0x20>)
 8001b0a:	6818      	ldr	r0, [r3, #0]
 8001b0c:	4b05      	ldr	r3, [pc, #20]	; (8001b24 <SEGGER_SYSVIEW_Conf+0x20>)
 8001b0e:	6819      	ldr	r1, [r3, #0]
 8001b10:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <SEGGER_SYSVIEW_Conf+0x24>)
 8001b12:	4a06      	ldr	r2, [pc, #24]	; (8001b2c <SEGGER_SYSVIEW_Conf+0x28>)
 8001b14:	f001 fc72 	bl	80033fc <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8001b18:	f04f 5010 	mov.w	r0, #603979776	; 0x24000000
 8001b1c:	f001 fcb4 	bl	8003488 <SEGGER_SYSVIEW_SetRAMBase>
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	24000014 	.word	0x24000014
 8001b28:	08001ae9 	.word	0x08001ae9
 8001b2c:	0800a698 	.word	0x0800a698

08001b30 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8001b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8001b36:	2300      	movs	r3, #0
 8001b38:	607b      	str	r3, [r7, #4]
 8001b3a:	e033      	b.n	8001ba4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8001b3c:	491e      	ldr	r1, [pc, #120]	; (8001bb8 <_cbSendTaskList+0x88>)
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	440b      	add	r3, r1
 8001b4a:	6818      	ldr	r0, [r3, #0]
 8001b4c:	491a      	ldr	r1, [pc, #104]	; (8001bb8 <_cbSendTaskList+0x88>)
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	4613      	mov	r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4413      	add	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	440b      	add	r3, r1
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	6819      	ldr	r1, [r3, #0]
 8001b5e:	4c16      	ldr	r4, [pc, #88]	; (8001bb8 <_cbSendTaskList+0x88>)
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4423      	add	r3, r4
 8001b6c:	3308      	adds	r3, #8
 8001b6e:	681c      	ldr	r4, [r3, #0]
 8001b70:	4d11      	ldr	r5, [pc, #68]	; (8001bb8 <_cbSendTaskList+0x88>)
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	4613      	mov	r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4413      	add	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	442b      	add	r3, r5
 8001b7e:	330c      	adds	r3, #12
 8001b80:	681d      	ldr	r5, [r3, #0]
 8001b82:	4e0d      	ldr	r6, [pc, #52]	; (8001bb8 <_cbSendTaskList+0x88>)
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	4613      	mov	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4413      	add	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	4433      	add	r3, r6
 8001b90:	3310      	adds	r3, #16
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	462b      	mov	r3, r5
 8001b98:	4622      	mov	r2, r4
 8001b9a:	f000 f8bd 	bl	8001d18 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <_cbSendTaskList+0x8c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d3c6      	bcc.n	8001b3c <_cbSendTaskList+0xc>
  }
}
 8001bae:	bf00      	nop
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bb8:	24007194 	.word	0x24007194
 8001bbc:	24007234 	.word	0x24007234

08001bc0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8001bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8001bc8:	f7ff f904 	bl	8000dd4 <xTaskGetTickCountFromISR>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2200      	movs	r2, #0
 8001bd0:	469a      	mov	sl, r3
 8001bd2:	4693      	mov	fp, r2
 8001bd4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8001bd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	f04f 0a00 	mov.w	sl, #0
 8001be4:	f04f 0b00 	mov.w	fp, #0
 8001be8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8001bec:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8001bf0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8001bf4:	4652      	mov	r2, sl
 8001bf6:	465b      	mov	r3, fp
 8001bf8:	1a14      	subs	r4, r2, r0
 8001bfa:	eb63 0501 	sbc.w	r5, r3, r1
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	00ab      	lsls	r3, r5, #2
 8001c08:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001c0c:	00a2      	lsls	r2, r4, #2
 8001c0e:	4614      	mov	r4, r2
 8001c10:	461d      	mov	r5, r3
 8001c12:	eb14 0800 	adds.w	r8, r4, r0
 8001c16:	eb45 0901 	adc.w	r9, r5, r1
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	f04f 0300 	mov.w	r3, #0
 8001c22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c2e:	4690      	mov	r8, r2
 8001c30:	4699      	mov	r9, r3
 8001c32:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8001c36:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001c48 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af02      	add	r7, sp, #8
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
 8001c54:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8001c56:	2205      	movs	r2, #5
 8001c58:	492b      	ldr	r1, [pc, #172]	; (8001d08 <SYSVIEW_AddTask+0xc0>)
 8001c5a:	68b8      	ldr	r0, [r7, #8]
 8001c5c:	f008 fc0a 	bl	800a474 <memcmp>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d04b      	beq.n	8001cfe <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8001c66:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2b07      	cmp	r3, #7
 8001c6c:	d903      	bls.n	8001c76 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8001c6e:	4828      	ldr	r0, [pc, #160]	; (8001d10 <SYSVIEW_AddTask+0xc8>)
 8001c70:	f002 fa44 	bl	80040fc <SEGGER_SYSVIEW_Warn>
    return;
 8001c74:	e044      	b.n	8001d00 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8001c76:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4926      	ldr	r1, [pc, #152]	; (8001d14 <SYSVIEW_AddTask+0xcc>)
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	4413      	add	r3, r2
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	440b      	add	r3, r1
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8001c8a:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	4921      	ldr	r1, [pc, #132]	; (8001d14 <SYSVIEW_AddTask+0xcc>)
 8001c90:	4613      	mov	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	440b      	add	r3, r1
 8001c9a:	3304      	adds	r3, #4
 8001c9c:	68ba      	ldr	r2, [r7, #8]
 8001c9e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	491b      	ldr	r1, [pc, #108]	; (8001d14 <SYSVIEW_AddTask+0xcc>)
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	440b      	add	r3, r1
 8001cb0:	3308      	adds	r3, #8
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8001cb6:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	4916      	ldr	r1, [pc, #88]	; (8001d14 <SYSVIEW_AddTask+0xcc>)
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	330c      	adds	r3, #12
 8001cc8:	683a      	ldr	r2, [r7, #0]
 8001cca:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4910      	ldr	r1, [pc, #64]	; (8001d14 <SYSVIEW_AddTask+0xcc>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	440b      	add	r3, r1
 8001cdc:	3310      	adds	r3, #16
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	4a08      	ldr	r2, [pc, #32]	; (8001d0c <SYSVIEW_AddTask+0xc4>)
 8001cea:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	68b9      	ldr	r1, [r7, #8]
 8001cf6:	68f8      	ldr	r0, [r7, #12]
 8001cf8:	f000 f80e 	bl	8001d18 <SYSVIEW_SendTaskInfo>
 8001cfc:	e000      	b.n	8001d00 <SYSVIEW_AddTask+0xb8>
    return;
 8001cfe:	bf00      	nop

}
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	0800a520 	.word	0x0800a520
 8001d0c:	24007234 	.word	0x24007234
 8001d10:	0800a528 	.word	0x0800a528
 8001d14:	24007194 	.word	0x24007194

08001d18 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08a      	sub	sp, #40	; 0x28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
 8001d24:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	2214      	movs	r2, #20
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f008 fbbe 	bl	800a4b0 <memset>
  TaskInfo.TaskID     = TaskID;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8001d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f001 fddb 	bl	8003908 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8001d52:	bf00      	nop
 8001d54:	3728      	adds	r7, #40	; 0x28
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	db0b      	blt.n	8001d86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	f003 021f 	and.w	r2, r3, #31
 8001d74:	4907      	ldr	r1, [pc, #28]	; (8001d94 <__NVIC_EnableIRQ+0x38>)
 8001d76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000e100 	.word	0xe000e100

08001d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	6039      	str	r1, [r7, #0]
 8001da2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001da4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	db0a      	blt.n	8001dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	490c      	ldr	r1, [pc, #48]	; (8001de4 <__NVIC_SetPriority+0x4c>)
 8001db2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db6:	0112      	lsls	r2, r2, #4
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	440b      	add	r3, r1
 8001dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc0:	e00a      	b.n	8001dd8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4908      	ldr	r1, [pc, #32]	; (8001de8 <__NVIC_SetPriority+0x50>)
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	3b04      	subs	r3, #4
 8001dd0:	0112      	lsls	r2, r2, #4
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	761a      	strb	r2, [r3, #24]
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	e000e100 	.word	0xe000e100
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8001df2:	f002 f9df 	bl	80041b4 <SEGGER_SYSVIEW_IsStarted>
 8001df6:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8001dfe:	f001 fc07 	bl	8003610 <SEGGER_SYSVIEW_Start>
  }
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8001e16:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <_cbOnUARTRx+0x3c>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b03      	cmp	r3, #3
 8001e1c:	d806      	bhi.n	8001e2c <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <_cbOnUARTRx+0x3c>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	3301      	adds	r3, #1
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <_cbOnUARTRx+0x3c>)
 8001e28:	701a      	strb	r2, [r3, #0]
    goto Done;
 8001e2a:	e009      	b.n	8001e40 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8001e2c:	f7ff ffde 	bl	8001dec <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8001e30:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <_cbOnUARTRx+0x3c>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	4618      	mov	r0, r3
 8001e36:	1dfb      	adds	r3, r7, #7
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f000 fb9e 	bl	800257c <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8001e40:	bf00      	nop
}
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	24000008 	.word	0x24000008

08001e4c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8001e54:	4b14      	ldr	r3, [pc, #80]	; (8001ea8 <_cbOnUARTTx+0x5c>)
 8001e56:	785b      	ldrb	r3, [r3, #1]
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	d80f      	bhi.n	8001e7c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8001e5c:	4b12      	ldr	r3, [pc, #72]	; (8001ea8 <_cbOnUARTTx+0x5c>)
 8001e5e:	785b      	ldrb	r3, [r3, #1]
 8001e60:	461a      	mov	r2, r3
 8001e62:	4b12      	ldr	r3, [pc, #72]	; (8001eac <_cbOnUARTTx+0x60>)
 8001e64:	5c9a      	ldrb	r2, [r3, r2]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8001e6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ea8 <_cbOnUARTTx+0x5c>)
 8001e6c:	785b      	ldrb	r3, [r3, #1]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	4b0d      	ldr	r3, [pc, #52]	; (8001ea8 <_cbOnUARTTx+0x5c>)
 8001e74:	705a      	strb	r2, [r3, #1]
    r = 1;
 8001e76:	2301      	movs	r3, #1
 8001e78:	60fb      	str	r3, [r7, #12]
    goto Done;
 8001e7a:	e00f      	b.n	8001e9c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8001e7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ea8 <_cbOnUARTTx+0x5c>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	6879      	ldr	r1, [r7, #4]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f000 fa1d 	bl	80022c4 <SEGGER_RTT_ReadUpBufferNoLock>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	da02      	bge.n	8001e9a <_cbOnUARTTx+0x4e>
    r = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	e000      	b.n	8001e9c <_cbOnUARTTx+0x50>
  }
Done:
 8001e9a:	bf00      	nop
  return r;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	24000008 	.word	0x24000008
 8001eac:	0800a6a0 	.word	0x0800a6a0

08001eb0 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8001eb8:	4a04      	ldr	r2, [pc, #16]	; (8001ecc <SEGGER_UART_init+0x1c>)
 8001eba:	4905      	ldr	r1, [pc, #20]	; (8001ed0 <SEGGER_UART_init+0x20>)
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f865 	bl	8001f8c <HIF_UART_Init>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	08001e0d 	.word	0x08001e0d
 8001ed0:	08001e4d 	.word	0x08001e4d

08001ed4 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8001eda:	4b1e      	ldr	r3, [pc, #120]	; (8001f54 <USART2_IRQHandler+0x80>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f003 0320 	and.w	r3, r3, #32
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d011      	beq.n	8001f0e <USART2_IRQHandler+0x3a>
    v = USART_RDR;                                      // Read data
 8001eea:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <USART2_IRQHandler+0x84>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f003 030b 	and.w	r3, r3, #11
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d108      	bne.n	8001f0e <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8001efc:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <USART2_IRQHandler+0x88>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d004      	beq.n	8001f0e <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8001f04:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <USART2_IRQHandler+0x88>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	79fa      	ldrb	r2, [r7, #7]
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d01a      	beq.n	8001f4e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8001f18:	4b11      	ldr	r3, [pc, #68]	; (8001f60 <USART2_IRQHandler+0x8c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d015      	beq.n	8001f4c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8001f20:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <USART2_IRQHandler+0x8c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	1dfa      	adds	r2, r7, #7
 8001f26:	4610      	mov	r0, r2
 8001f28:	4798      	blx	r3
 8001f2a:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d106      	bne.n	8001f40 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8001f32:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <USART2_IRQHandler+0x90>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a0b      	ldr	r2, [pc, #44]	; (8001f64 <USART2_IRQHandler+0x90>)
 8001f38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e006      	b.n	8001f4e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8001f40:	4b04      	ldr	r3, [pc, #16]	; (8001f54 <USART2_IRQHandler+0x80>)
 8001f42:	681b      	ldr	r3, [r3, #0]
      USART_TDR = v;  // Start transmission by writing to data register
 8001f44:	79fa      	ldrb	r2, [r7, #7]
 8001f46:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <USART2_IRQHandler+0x94>)
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	e000      	b.n	8001f4e <USART2_IRQHandler+0x7a>
      return;
 8001f4c:	bf00      	nop
    }
  }
}
 8001f4e:	3710      	adds	r7, #16
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	4000441c 	.word	0x4000441c
 8001f58:	40004424 	.word	0x40004424
 8001f5c:	24007238 	.word	0x24007238
 8001f60:	2400723c 	.word	0x2400723c
 8001f64:	40004400 	.word	0x40004400
 8001f68:	40004428 	.word	0x40004428

08001f6c <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a04      	ldr	r2, [pc, #16]	; (8001f88 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8001f76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f7a:	6013      	str	r3, [r2, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40004400 	.word	0x40004400

08001f8c <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8001f98:	4b2e      	ldr	r3, [pc, #184]	; (8002054 <HIF_UART_Init+0xc8>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a2d      	ldr	r2, [pc, #180]	; (8002054 <HIF_UART_Init+0xc8>)
 8001f9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa2:	6013      	str	r3, [r2, #0]
  RCC_AHB4ENR |= (1 <<  0);        // Enable IO port A clock
 8001fa4:	4b2c      	ldr	r3, [pc, #176]	; (8002058 <HIF_UART_Init+0xcc>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a2b      	ldr	r2, [pc, #172]	; (8002058 <HIF_UART_Init+0xcc>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8001fb0:	4b2a      	ldr	r3, [pc, #168]	; (800205c <HIF_UART_Init+0xd0>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fbc:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8001fc4:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8001fc6:	4a25      	ldr	r2, [pc, #148]	; (800205c <HIF_UART_Init+0xd0>)
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8001fcc:	4b24      	ldr	r3, [pc, #144]	; (8002060 <HIF_UART_Init+0xd4>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fd8:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA2: alternate function
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001fe0:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8001fe2:	4a1f      	ldr	r2, [pc, #124]	; (8002060 <HIF_UART_Init+0xd4>)
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8001fe8:	4b1e      	ldr	r3, [pc, #120]	; (8002064 <HIF_UART_Init+0xd8>)
 8001fea:	f248 022d 	movw	r2, #32813	; 0x802d
 8001fee:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8001ff0:	4b1d      	ldr	r3, [pc, #116]	; (8002068 <HIF_UART_Init+0xdc>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
			| (0 << 13)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	; (800206c <HIF_UART_Init+0xe0>)
 8001ff8:	2280      	movs	r2, #128	; 0x80
 8001ffa:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8002002:	4a1b      	ldr	r2, [pc, #108]	; (8002070 <HIF_UART_Init+0xe4>)
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	fbb2 f3f3 	udiv	r3, r2, r3
 800200a:	3301      	adds	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	085b      	lsrs	r3, r3, #1
 8002012:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800201a:	d302      	bcc.n	8002022 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 800201c:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002020:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d004      	beq.n	8002032 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	011b      	lsls	r3, r3, #4
 800202c:	4a11      	ldr	r2, [pc, #68]	; (8002074 <HIF_UART_Init+0xe8>)
 800202e:	b29b      	uxth	r3, r3
 8002030:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8002032:	4a11      	ldr	r2, [pc, #68]	; (8002078 <HIF_UART_Init+0xec>)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8002038:	4a10      	ldr	r2, [pc, #64]	; (800207c <HIF_UART_Init+0xf0>)
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 800203e:	2106      	movs	r1, #6
 8002040:	2026      	movs	r0, #38	; 0x26
 8002042:	f7ff fea9 	bl	8001d98 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8002046:	2026      	movs	r0, #38	; 0x26
 8002048:	f7ff fe88 	bl	8001d5c <__NVIC_EnableIRQ>
}
 800204c:	bf00      	nop
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	580244e8 	.word	0x580244e8
 8002058:	580244e0 	.word	0x580244e0
 800205c:	58020020 	.word	0x58020020
 8002060:	58020000 	.word	0x58020000
 8002064:	40004400 	.word	0x40004400
 8002068:	40004404 	.word	0x40004404
 800206c:	40004408 	.word	0x40004408
 8002070:	0e4e1c00 	.word	0x0e4e1c00
 8002074:	4000440c 	.word	0x4000440c
 8002078:	24007238 	.word	0x24007238
 800207c:	2400723c 	.word	0x2400723c

08002080 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8002086:	4b26      	ldr	r3, [pc, #152]	; (8002120 <_DoInit+0xa0>)
 8002088:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800208a:	22a8      	movs	r2, #168	; 0xa8
 800208c:	2100      	movs	r1, #0
 800208e:	6838      	ldr	r0, [r7, #0]
 8002090:	f008 fa0e 	bl	800a4b0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	2203      	movs	r2, #3
 8002098:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	2203      	movs	r2, #3
 800209e:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	4a20      	ldr	r2, [pc, #128]	; (8002124 <_DoInit+0xa4>)
 80020a4:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	4a1f      	ldr	r2, [pc, #124]	; (8002128 <_DoInit+0xa8>)
 80020aa:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020b2:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	2200      	movs	r2, #0
 80020b8:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	2200      	movs	r2, #0
 80020be:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	2200      	movs	r2, #0
 80020c4:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	4a16      	ldr	r2, [pc, #88]	; (8002124 <_DoInit+0xa4>)
 80020ca:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	4a17      	ldr	r2, [pc, #92]	; (800212c <_DoInit+0xac>)
 80020d0:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2210      	movs	r2, #16
 80020d6:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	2200      	movs	r2, #0
 80020dc:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	2200      	movs	r2, #0
 80020e2:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	2200      	movs	r2, #0
 80020e8:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80020ea:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80020ee:	2300      	movs	r3, #0
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	e00c      	b.n	800210e <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f1c3 030f 	rsb	r3, r3, #15
 80020fa:	4a0d      	ldr	r2, [pc, #52]	; (8002130 <_DoInit+0xb0>)
 80020fc:	5cd1      	ldrb	r1, [r2, r3]
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4413      	add	r3, r2
 8002104:	460a      	mov	r2, r1
 8002106:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3301      	adds	r3, #1
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b0f      	cmp	r3, #15
 8002112:	d9ef      	bls.n	80020f4 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8002114:	f3bf 8f5f 	dmb	sy
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	24007240 	.word	0x24007240
 8002124:	0800a578 	.word	0x0800a578
 8002128:	240072e8 	.word	0x240072e8
 800212c:	240076e8 	.word	0x240076e8
 8002130:	0800a6a4 	.word	0x0800a6a4

08002134 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8002134:	b580      	push	{r7, lr}
 8002136:	b08a      	sub	sp, #40	; 0x28
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8002140:	2300      	movs	r3, #0
 8002142:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	429a      	cmp	r2, r3
 8002156:	d905      	bls.n	8002164 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	3b01      	subs	r3, #1
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
 8002162:	e007      	b.n	8002174 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	69b9      	ldr	r1, [r7, #24]
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	1acb      	subs	r3, r1, r3
 800216e:	4413      	add	r3, r2
 8002170:	3b01      	subs	r3, #1
 8002172:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800217e:	4293      	cmp	r3, r2
 8002180:	bf28      	it	cs
 8002182:	4613      	movcs	r3, r2
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8002186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4293      	cmp	r3, r2
 800218c:	bf28      	it	cs
 800218e:	4613      	movcs	r3, r2
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	4413      	add	r3, r2
 800219a:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800219c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800219e:	68b9      	ldr	r1, [r7, #8]
 80021a0:	6978      	ldr	r0, [r7, #20]
 80021a2:	f008 f977 	bl	800a494 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80021a6:	6a3a      	ldr	r2, [r7, #32]
 80021a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021aa:	4413      	add	r3, r2
 80021ac:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80021ae:	68ba      	ldr	r2, [r7, #8]
 80021b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b2:	4413      	add	r3, r2
 80021b4:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80021be:	69fa      	ldr	r2, [r7, #28]
 80021c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c2:	4413      	add	r3, r2
 80021c4:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	69fa      	ldr	r2, [r7, #28]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d101      	bne.n	80021d4 <_WriteBlocking+0xa0>
      WrOff = 0u;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80021d4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	69fa      	ldr	r2, [r7, #28]
 80021dc:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1b2      	bne.n	800214a <_WriteBlocking+0x16>
  return NumBytesWritten;
 80021e4:	6a3b      	ldr	r3, [r7, #32]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3728      	adds	r7, #40	; 0x28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b088      	sub	sp, #32
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	60f8      	str	r0, [r7, #12]
 80021f6:	60b9      	str	r1, [r7, #8]
 80021f8:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	429a      	cmp	r2, r3
 8002210:	d911      	bls.n	8002236 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	4413      	add	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	68b9      	ldr	r1, [r7, #8]
 8002220:	6938      	ldr	r0, [r7, #16]
 8002222:	f008 f937 	bl	800a494 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8002226:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800222a:	69fa      	ldr	r2, [r7, #28]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	441a      	add	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8002234:	e01f      	b.n	8002276 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	4413      	add	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8002244:	697a      	ldr	r2, [r7, #20]
 8002246:	68b9      	ldr	r1, [r7, #8]
 8002248:	6938      	ldr	r0, [r7, #16]
 800224a:	f008 f923 	bl	800a494 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	4413      	add	r3, r2
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	4619      	mov	r1, r3
 8002266:	6938      	ldr	r0, [r7, #16]
 8002268:	f008 f914 	bl	800a494 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800226c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	60da      	str	r2, [r3, #12]
}
 8002276:	bf00      	nop
 8002278:	3720      	adds	r7, #32
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800227e:	b480      	push	{r7}
 8002280:	b087      	sub	sp, #28
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	429a      	cmp	r2, r3
 8002298:	d808      	bhi.n	80022ac <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	1ad2      	subs	r2, r2, r3
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	4413      	add	r3, r2
 80022a6:	3b01      	subs	r3, #1
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	e004      	b.n	80022b6 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	3b01      	subs	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
  }
  return r;
 80022b6:	697b      	ldr	r3, [r7, #20]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	371c      	adds	r7, #28
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08c      	sub	sp, #48	; 0x30
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 80022d0:	4b3e      	ldr	r3, [pc, #248]	; (80023cc <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80022d2:	623b      	str	r3, [r7, #32]
 80022d4:	6a3b      	ldr	r3, [r7, #32]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 80022de:	f7ff fecf 	bl	8002080 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	1c5a      	adds	r2, r3, #1
 80022e6:	4613      	mov	r3, r2
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	4413      	add	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	4a37      	ldr	r2, [pc, #220]	; (80023cc <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80022f0:	4413      	add	r3, r2
 80022f2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8002304:	2300      	movs	r3, #0
 8002306:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8002308:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	429a      	cmp	r2, r3
 800230e:	d92b      	bls.n	8002368 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4293      	cmp	r3, r2
 8002320:	bf28      	it	cs
 8002322:	4613      	movcs	r3, r2
 8002324:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800232c:	4413      	add	r3, r2
 800232e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	6939      	ldr	r1, [r7, #16]
 8002334:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002336:	f008 f8ad 	bl	800a494 <memcpy>
    NumBytesRead += NumBytesRem;
 800233a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	4413      	add	r3, r2
 8002340:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8002342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	4413      	add	r3, r2
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8002352:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	4413      	add	r3, r2
 8002358:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002360:	429a      	cmp	r2, r3
 8002362:	d101      	bne.n	8002368 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8002364:	2300      	movs	r3, #0
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4293      	cmp	r3, r2
 8002376:	bf28      	it	cs
 8002378:	4613      	movcs	r3, r2
 800237a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d019      	beq.n	80023b6 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002388:	4413      	add	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800238c:	697a      	ldr	r2, [r7, #20]
 800238e:	6939      	ldr	r1, [r7, #16]
 8002390:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002392:	f008 f87f 	bl	800a494 <memcpy>
    NumBytesRead += NumBytesRem;
 8002396:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	4413      	add	r3, r2
 800239c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800239e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	4413      	add	r3, r2
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80023ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	4413      	add	r3, r2
 80023b4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80023b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d002      	beq.n	80023c2 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023c0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80023c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3730      	adds	r7, #48	; 0x30
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	24007240 	.word	0x24007240

080023d0 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08c      	sub	sp, #48	; 0x30
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80023dc:	4b3e      	ldr	r3, [pc, #248]	; (80024d8 <SEGGER_RTT_ReadNoLock+0x108>)
 80023de:	623b      	str	r3, [r7, #32]
 80023e0:	6a3b      	ldr	r3, [r7, #32]
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <SEGGER_RTT_ReadNoLock+0x1e>
 80023ea:	f7ff fe49 	bl	8002080 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80023ee:	68fa      	ldr	r2, [r7, #12]
 80023f0:	4613      	mov	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4413      	add	r3, r2
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	3360      	adds	r3, #96	; 0x60
 80023fa:	4a37      	ldr	r2, [pc, #220]	; (80024d8 <SEGGER_RTT_ReadNoLock+0x108>)
 80023fc:	4413      	add	r3, r2
 80023fe:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8002410:	2300      	movs	r3, #0
 8002412:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8002414:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	429a      	cmp	r2, r3
 800241a:	d92b      	bls.n	8002474 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	689a      	ldr	r2, [r3, #8]
 8002420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4293      	cmp	r3, r2
 800242c:	bf28      	it	cs
 800242e:	4613      	movcs	r3, r2
 8002430:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002438:	4413      	add	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	6939      	ldr	r1, [r7, #16]
 8002440:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002442:	f008 f827 	bl	800a494 <memcpy>
    NumBytesRead += NumBytesRem;
 8002446:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	4413      	add	r3, r2
 800244c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800244e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	4413      	add	r3, r2
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800245e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	4413      	add	r3, r2
 8002464:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800246c:	429a      	cmp	r2, r3
 800246e:	d101      	bne.n	8002474 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8002470:	2300      	movs	r3, #0
 8002472:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4293      	cmp	r3, r2
 8002482:	bf28      	it	cs
 8002484:	4613      	movcs	r3, r2
 8002486:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d019      	beq.n	80024c2 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002494:	4413      	add	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	6939      	ldr	r1, [r7, #16]
 800249c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800249e:	f007 fff9 	bl	800a494 <memcpy>
    NumBytesRead += NumBytesRem;
 80024a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	4413      	add	r3, r2
 80024a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80024aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	4413      	add	r3, r2
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80024ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	4413      	add	r3, r2
 80024c0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80024c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d002      	beq.n	80024ce <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024cc:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80024ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3730      	adds	r7, #48	; 0x30
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	24007240 	.word	0x24007240

080024dc <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	4613      	mov	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4413      	add	r3, r2
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	3360      	adds	r3, #96	; 0x60
 80024f8:	4a1f      	ldr	r2, [pc, #124]	; (8002578 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80024fa:	4413      	add	r3, r2
 80024fc:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	2b02      	cmp	r3, #2
 8002504:	d029      	beq.n	800255a <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8002506:	2b02      	cmp	r3, #2
 8002508:	d82e      	bhi.n	8002568 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 800250e:	2b01      	cmp	r3, #1
 8002510:	d013      	beq.n	800253a <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8002512:	e029      	b.n	8002568 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8002514:	6978      	ldr	r0, [r7, #20]
 8002516:	f7ff feb2 	bl	800227e <_GetAvailWriteSpace>
 800251a:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	429a      	cmp	r2, r3
 8002522:	d202      	bcs.n	800252a <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8002524:	2300      	movs	r3, #0
 8002526:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8002528:	e021      	b.n	800256e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	69b9      	ldr	r1, [r7, #24]
 8002532:	6978      	ldr	r0, [r7, #20]
 8002534:	f7ff fe5b 	bl	80021ee <_WriteNoCheck>
    break;
 8002538:	e019      	b.n	800256e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800253a:	6978      	ldr	r0, [r7, #20]
 800253c:	f7ff fe9f 	bl	800227e <_GetAvailWriteSpace>
 8002540:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4293      	cmp	r3, r2
 8002548:	bf28      	it	cs
 800254a:	4613      	movcs	r3, r2
 800254c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800254e:	69fa      	ldr	r2, [r7, #28]
 8002550:	69b9      	ldr	r1, [r7, #24]
 8002552:	6978      	ldr	r0, [r7, #20]
 8002554:	f7ff fe4b 	bl	80021ee <_WriteNoCheck>
    break;
 8002558:	e009      	b.n	800256e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	69b9      	ldr	r1, [r7, #24]
 800255e:	6978      	ldr	r0, [r7, #20]
 8002560:	f7ff fde8 	bl	8002134 <_WriteBlocking>
 8002564:	61f8      	str	r0, [r7, #28]
    break;
 8002566:	e002      	b.n	800256e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8002568:	2300      	movs	r3, #0
 800256a:	61fb      	str	r3, [r7, #28]
    break;
 800256c:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800256e:	69fb      	ldr	r3, [r7, #28]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3720      	adds	r7, #32
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	24007240 	.word	0x24007240

0800257c <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8002588:	4b0e      	ldr	r3, [pc, #56]	; (80025c4 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <SEGGER_RTT_WriteDownBuffer+0x1e>
 8002596:	f7ff fd73 	bl	8002080 <_DoInit>
  SEGGER_RTT_LOCK();
 800259a:	f3ef 8311 	mrs	r3, BASEPRI
 800259e:	f04f 0120 	mov.w	r1, #32
 80025a2:	f381 8811 	msr	BASEPRI, r1
 80025a6:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	68b9      	ldr	r1, [r7, #8]
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f7ff ff95 	bl	80024dc <SEGGER_RTT_WriteDownBufferNoLock>
 80025b2:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80025ba:	697b      	ldr	r3, [r7, #20]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3720      	adds	r7, #32
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	24007240 	.word	0x24007240

080025c8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
 80025d4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80025d6:	4b3d      	ldr	r3, [pc, #244]	; (80026cc <SEGGER_RTT_AllocUpBuffer+0x104>)
 80025d8:	61bb      	str	r3, [r7, #24]
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <SEGGER_RTT_AllocUpBuffer+0x20>
 80025e4:	f7ff fd4c 	bl	8002080 <_DoInit>
  SEGGER_RTT_LOCK();
 80025e8:	f3ef 8311 	mrs	r3, BASEPRI
 80025ec:	f04f 0120 	mov.w	r1, #32
 80025f0:	f381 8811 	msr	BASEPRI, r1
 80025f4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80025f6:	4b35      	ldr	r3, [pc, #212]	; (80026cc <SEGGER_RTT_AllocUpBuffer+0x104>)
 80025f8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80025fe:	6939      	ldr	r1, [r7, #16]
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	1c5a      	adds	r2, r3, #1
 8002604:	4613      	mov	r3, r2
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	4413      	add	r3, r2
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	440b      	add	r3, r1
 800260e:	3304      	adds	r3, #4
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d008      	beq.n	8002628 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3301      	adds	r3, #1
 800261a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	429a      	cmp	r2, r3
 8002624:	dbeb      	blt.n	80025fe <SEGGER_RTT_AllocUpBuffer+0x36>
 8002626:	e000      	b.n	800262a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8002628:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	69fa      	ldr	r2, [r7, #28]
 8002630:	429a      	cmp	r2, r3
 8002632:	da3f      	bge.n	80026b4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8002634:	6939      	ldr	r1, [r7, #16]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	1c5a      	adds	r2, r3, #1
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	440b      	add	r3, r1
 8002644:	68fa      	ldr	r2, [r7, #12]
 8002646:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8002648:	6939      	ldr	r1, [r7, #16]
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	1c5a      	adds	r2, r3, #1
 800264e:	4613      	mov	r3, r2
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	4413      	add	r3, r2
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	440b      	add	r3, r1
 8002658:	3304      	adds	r3, #4
 800265a:	68ba      	ldr	r2, [r7, #8]
 800265c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800265e:	6939      	ldr	r1, [r7, #16]
 8002660:	69fa      	ldr	r2, [r7, #28]
 8002662:	4613      	mov	r3, r2
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	4413      	add	r3, r2
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	440b      	add	r3, r1
 800266c:	3320      	adds	r3, #32
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8002672:	6939      	ldr	r1, [r7, #16]
 8002674:	69fa      	ldr	r2, [r7, #28]
 8002676:	4613      	mov	r3, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	4413      	add	r3, r2
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	440b      	add	r3, r1
 8002680:	3328      	adds	r3, #40	; 0x28
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8002686:	6939      	ldr	r1, [r7, #16]
 8002688:	69fa      	ldr	r2, [r7, #28]
 800268a:	4613      	mov	r3, r2
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	4413      	add	r3, r2
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	440b      	add	r3, r1
 8002694:	3324      	adds	r3, #36	; 0x24
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800269a:	6939      	ldr	r1, [r7, #16]
 800269c:	69fa      	ldr	r2, [r7, #28]
 800269e:	4613      	mov	r3, r2
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	4413      	add	r3, r2
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	440b      	add	r3, r1
 80026a8:	332c      	adds	r3, #44	; 0x2c
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80026ae:	f3bf 8f5f 	dmb	sy
 80026b2:	e002      	b.n	80026ba <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80026b4:	f04f 33ff 	mov.w	r3, #4294967295
 80026b8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80026c0:	69fb      	ldr	r3, [r7, #28]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3720      	adds	r7, #32
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	24007240 	.word	0x24007240

080026d0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08a      	sub	sp, #40	; 0x28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
 80026dc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80026de:	4b21      	ldr	r3, [pc, #132]	; (8002764 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80026e0:	623b      	str	r3, [r7, #32]
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d101      	bne.n	80026f0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80026ec:	f7ff fcc8 	bl	8002080 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80026f0:	4b1c      	ldr	r3, [pc, #112]	; (8002764 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80026f2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d82c      	bhi.n	8002754 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80026fa:	f3ef 8311 	mrs	r3, BASEPRI
 80026fe:	f04f 0120 	mov.w	r1, #32
 8002702:	f381 8811 	msr	BASEPRI, r1
 8002706:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	4613      	mov	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	4413      	add	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	3360      	adds	r3, #96	; 0x60
 8002714:	69fa      	ldr	r2, [r7, #28]
 8002716:	4413      	add	r3, r2
 8002718:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00e      	beq.n	800273e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	2200      	movs	r2, #0
 8002736:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	2200      	movs	r2, #0
 800273c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002742:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8002744:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800274e:	2300      	movs	r3, #0
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
 8002752:	e002      	b.n	800275a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8002754:	f04f 33ff 	mov.w	r3, #4294967295
 8002758:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800275a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800275c:	4618      	mov	r0, r3
 800275e:	3728      	adds	r7, #40	; 0x28
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	24007240 	.word	0x24007240

08002768 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8002774:	2300      	movs	r3, #0
 8002776:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00f      	beq.n	800279e <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 800277e:	e002      	b.n	8002786 <_EncodeStr+0x1e>
      Len++;
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	3301      	adds	r3, #1
 8002784:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	4413      	add	r3, r2
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1f6      	bne.n	8002780 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	429a      	cmp	r2, r3
 8002798:	d901      	bls.n	800279e <_EncodeStr+0x36>
      Len = Limit;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	2bfe      	cmp	r3, #254	; 0xfe
 80027a2:	d806      	bhi.n	80027b2 <_EncodeStr+0x4a>
    *pPayload++ = (U8)Len;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	1c5a      	adds	r2, r3, #1
 80027a8:	60fa      	str	r2, [r7, #12]
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	b2d2      	uxtb	r2, r2
 80027ae:	701a      	strb	r2, [r3, #0]
 80027b0:	e011      	b.n	80027d6 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	1c5a      	adds	r2, r3, #1
 80027b6:	60fa      	str	r2, [r7, #12]
 80027b8:	22ff      	movs	r2, #255	; 0xff
 80027ba:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	1c5a      	adds	r2, r3, #1
 80027c0:	60fa      	str	r2, [r7, #12]
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	0a19      	lsrs	r1, r3, #8
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	1c5a      	adds	r2, r3, #1
 80027d0:	60fa      	str	r2, [r7, #12]
 80027d2:	b2ca      	uxtb	r2, r1
 80027d4:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80027da:	e00a      	b.n	80027f2 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	1c53      	adds	r3, r2, #1
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	1c59      	adds	r1, r3, #1
 80027e6:	60f9      	str	r1, [r7, #12]
 80027e8:	7812      	ldrb	r2, [r2, #0]
 80027ea:	701a      	strb	r2, [r3, #0]
    n++;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3301      	adds	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d3f0      	bcc.n	80027dc <_EncodeStr+0x74>
  }
  return pPayload;
 80027fa:	68fb      	ldr	r3, [r7, #12]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	371c      	adds	r7, #28
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	3307      	adds	r3, #7
}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8002826:	4b35      	ldr	r3, [pc, #212]	; (80028fc <_HandleIncomingPacket+0xdc>)
 8002828:	7e1b      	ldrb	r3, [r3, #24]
 800282a:	4618      	mov	r0, r3
 800282c:	1cfb      	adds	r3, r7, #3
 800282e:	2201      	movs	r2, #1
 8002830:	4619      	mov	r1, r3
 8002832:	f7ff fdcd 	bl	80023d0 <SEGGER_RTT_ReadNoLock>
 8002836:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d052      	beq.n	80028e4 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 800283e:	78fb      	ldrb	r3, [r7, #3]
 8002840:	2b80      	cmp	r3, #128	; 0x80
 8002842:	d031      	beq.n	80028a8 <_HandleIncomingPacket+0x88>
 8002844:	2b80      	cmp	r3, #128	; 0x80
 8002846:	dc40      	bgt.n	80028ca <_HandleIncomingPacket+0xaa>
 8002848:	2b07      	cmp	r3, #7
 800284a:	dc15      	bgt.n	8002878 <_HandleIncomingPacket+0x58>
 800284c:	2b00      	cmp	r3, #0
 800284e:	dd3c      	ble.n	80028ca <_HandleIncomingPacket+0xaa>
 8002850:	3b01      	subs	r3, #1
 8002852:	2b06      	cmp	r3, #6
 8002854:	d839      	bhi.n	80028ca <_HandleIncomingPacket+0xaa>
 8002856:	a201      	add	r2, pc, #4	; (adr r2, 800285c <_HandleIncomingPacket+0x3c>)
 8002858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285c:	0800287f 	.word	0x0800287f
 8002860:	08002885 	.word	0x08002885
 8002864:	0800288b 	.word	0x0800288b
 8002868:	08002891 	.word	0x08002891
 800286c:	08002897 	.word	0x08002897
 8002870:	0800289d 	.word	0x0800289d
 8002874:	080028a3 	.word	0x080028a3
 8002878:	2b7f      	cmp	r3, #127	; 0x7f
 800287a:	d035      	beq.n	80028e8 <_HandleIncomingPacket+0xc8>
 800287c:	e025      	b.n	80028ca <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800287e:	f000 fec7 	bl	8003610 <SEGGER_SYSVIEW_Start>
      break;
 8002882:	e036      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8002884:	f000 ff80 	bl	8003788 <SEGGER_SYSVIEW_Stop>
      break;
 8002888:	e033      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800288a:	f001 f959 	bl	8003b40 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800288e:	e030      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8002890:	f001 f91e 	bl	8003ad0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8002894:	e02d      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8002896:	f000 ff9d 	bl	80037d4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800289a:	e02a      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800289c:	f001 fbdc 	bl	8004058 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80028a0:	e027      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80028a2:	f001 fbbb 	bl	800401c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80028a6:	e024      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80028a8:	4b14      	ldr	r3, [pc, #80]	; (80028fc <_HandleIncomingPacket+0xdc>)
 80028aa:	7e1b      	ldrb	r3, [r3, #24]
 80028ac:	4618      	mov	r0, r3
 80028ae:	1cfb      	adds	r3, r7, #3
 80028b0:	2201      	movs	r2, #1
 80028b2:	4619      	mov	r1, r3
 80028b4:	f7ff fd8c 	bl	80023d0 <SEGGER_RTT_ReadNoLock>
 80028b8:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d015      	beq.n	80028ec <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f001 fb2a 	bl	8003f1c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80028c8:	e010      	b.n	80028ec <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80028ca:	78fb      	ldrb	r3, [r7, #3]
 80028cc:	b25b      	sxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	da0e      	bge.n	80028f0 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80028d2:	4b0a      	ldr	r3, [pc, #40]	; (80028fc <_HandleIncomingPacket+0xdc>)
 80028d4:	7e1b      	ldrb	r3, [r3, #24]
 80028d6:	4618      	mov	r0, r3
 80028d8:	1cfb      	adds	r3, r7, #3
 80028da:	2201      	movs	r2, #1
 80028dc:	4619      	mov	r1, r3
 80028de:	f7ff fd77 	bl	80023d0 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80028e2:	e005      	b.n	80028f0 <_HandleIncomingPacket+0xd0>
    }
  }
 80028e4:	bf00      	nop
 80028e6:	e004      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
      break;
 80028e8:	bf00      	nop
 80028ea:	e002      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
      break;
 80028ec:	bf00      	nop
 80028ee:	e000      	b.n	80028f2 <_HandleIncomingPacket+0xd2>
      break;
 80028f0:	bf00      	nop
}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	2407f300 	.word	0x2407f300

08002900 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8002900:	b580      	push	{r7, lr}
 8002902:	b08c      	sub	sp, #48	; 0x30
 8002904:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8002906:	2301      	movs	r3, #1
 8002908:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800290a:	1d3b      	adds	r3, r7, #4
 800290c:	3301      	adds	r3, #1
 800290e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002914:	4b32      	ldr	r3, [pc, #200]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 8002916:	695b      	ldr	r3, [r3, #20]
 8002918:	62bb      	str	r3, [r7, #40]	; 0x28
 800291a:	e00b      	b.n	8002934 <_TrySendOverflowPacket+0x34>
 800291c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800291e:	b2da      	uxtb	r2, r3
 8002920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002922:	1c59      	adds	r1, r3, #1
 8002924:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002926:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002930:	09db      	lsrs	r3, r3, #7
 8002932:	62bb      	str	r3, [r7, #40]	; 0x28
 8002934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002936:	2b7f      	cmp	r3, #127	; 0x7f
 8002938:	d8f0      	bhi.n	800291c <_TrySendOverflowPacket+0x1c>
 800293a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293c:	1c5a      	adds	r2, r3, #1
 800293e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002940:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	701a      	strb	r2, [r3, #0]
 8002946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002948:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800294a:	4b26      	ldr	r3, [pc, #152]	; (80029e4 <_TrySendOverflowPacket+0xe4>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8002950:	4b23      	ldr	r3, [pc, #140]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	627b      	str	r3, [r7, #36]	; 0x24
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	623b      	str	r3, [r7, #32]
 8002962:	e00b      	b.n	800297c <_TrySendOverflowPacket+0x7c>
 8002964:	6a3b      	ldr	r3, [r7, #32]
 8002966:	b2da      	uxtb	r2, r3
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	1c59      	adds	r1, r3, #1
 800296c:	6279      	str	r1, [r7, #36]	; 0x24
 800296e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	701a      	strb	r2, [r3, #0]
 8002976:	6a3b      	ldr	r3, [r7, #32]
 8002978:	09db      	lsrs	r3, r3, #7
 800297a:	623b      	str	r3, [r7, #32]
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	2b7f      	cmp	r3, #127	; 0x7f
 8002980:	d8f0      	bhi.n	8002964 <_TrySendOverflowPacket+0x64>
 8002982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	627a      	str	r2, [r7, #36]	; 0x24
 8002988:	6a3a      	ldr	r2, [r7, #32]
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	701a      	strb	r2, [r3, #0]
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8002992:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 8002994:	785b      	ldrb	r3, [r3, #1]
 8002996:	4618      	mov	r0, r3
 8002998:	1d3b      	adds	r3, r7, #4
 800299a:	69fa      	ldr	r2, [r7, #28]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	461a      	mov	r2, r3
 80029a0:	1d3b      	adds	r3, r7, #4
 80029a2:	4619      	mov	r1, r3
 80029a4:	f7fd fc9c 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80029a8:	4603      	mov	r3, r0
 80029aa:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 80029ac:	f7ff fade 	bl	8001f6c <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d009      	beq.n	80029ca <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80029b6:	4a0a      	ldr	r2, [pc, #40]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80029bc:	4b08      	ldr	r3, [pc, #32]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	3b01      	subs	r3, #1
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 80029c6:	701a      	strb	r2, [r3, #0]
 80029c8:	e004      	b.n	80029d4 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80029ca:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	3301      	adds	r3, #1
 80029d0:	4a03      	ldr	r2, [pc, #12]	; (80029e0 <_TrySendOverflowPacket+0xe0>)
 80029d2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80029d4:	693b      	ldr	r3, [r7, #16]
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3730      	adds	r7, #48	; 0x30
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	2407f300 	.word	0x2407f300
 80029e4:	e0001004 	.word	0xe0001004

080029e8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	; 0x28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80029f4:	4b96      	ldr	r3, [pc, #600]	; (8002c50 <_SendPacket+0x268>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d010      	beq.n	8002a1e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80029fc:	4b94      	ldr	r3, [pc, #592]	; (8002c50 <_SendPacket+0x268>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 8130 	beq.w	8002c66 <_SendPacket+0x27e>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8002a06:	4b92      	ldr	r3, [pc, #584]	; (8002c50 <_SendPacket+0x268>)
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d109      	bne.n	8002a22 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8002a0e:	f7ff ff77 	bl	8002900 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8002a12:	4b8f      	ldr	r3, [pc, #572]	; (8002c50 <_SendPacket+0x268>)
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	f040 8127 	bne.w	8002c6a <_SendPacket+0x282>
      goto SendDone;
    }
  }
Send:
 8002a1c:	e001      	b.n	8002a22 <_SendPacket+0x3a>
    goto Send;
 8002a1e:	bf00      	nop
 8002a20:	e000      	b.n	8002a24 <_SendPacket+0x3c>
Send:
 8002a22:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b1f      	cmp	r3, #31
 8002a28:	d809      	bhi.n	8002a3e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8002a2a:	4b89      	ldr	r3, [pc, #548]	; (8002c50 <_SendPacket+0x268>)
 8002a2c:	69da      	ldr	r2, [r3, #28]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	fa22 f303 	lsr.w	r3, r2, r3
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f040 8118 	bne.w	8002c6e <_SendPacket+0x286>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b17      	cmp	r3, #23
 8002a42:	d807      	bhi.n	8002a54 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3b01      	subs	r3, #1
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	701a      	strb	r2, [r3, #0]
 8002a52:	e0c4      	b.n	8002bde <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	2b7f      	cmp	r3, #127	; 0x7f
 8002a60:	d912      	bls.n	8002a88 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	09da      	lsrs	r2, r3, #7
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	3a01      	subs	r2, #1
 8002a7a:	60fa      	str	r2, [r7, #12]
 8002a7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	701a      	strb	r2, [r3, #0]
 8002a86:	e006      	b.n	8002a96 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b7e      	cmp	r3, #126	; 0x7e
 8002a9a:	d807      	bhi.n	8002aac <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	701a      	strb	r2, [r3, #0]
 8002aaa:	e098      	b.n	8002bde <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ab2:	d212      	bcs.n	8002ada <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	09da      	lsrs	r2, r3, #7
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	3a01      	subs	r2, #1
 8002acc:	60fa      	str	r2, [r7, #12]
 8002ace:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e081      	b.n	8002bde <_SendPacket+0x1f6>
      } else if (EventId < (1u << 21)) {    // Encodes in 3 bytes
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ae0:	d21d      	bcs.n	8002b1e <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	0b9a      	lsrs	r2, r3, #14
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	b2d2      	uxtb	r2, r2
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	09db      	lsrs	r3, r3, #7
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	3a01      	subs	r2, #1
 8002afc:	60fa      	str	r2, [r7, #12]
 8002afe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	3a01      	subs	r2, #1
 8002b10:	60fa      	str	r2, [r7, #12]
 8002b12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b16:	b2da      	uxtb	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	701a      	strb	r2, [r3, #0]
 8002b1c:	e05f      	b.n	8002bde <_SendPacket+0x1f6>
      } else if (EventId < (1u << 28)) {    // Encodes in 4 bytes
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b24:	d228      	bcs.n	8002b78 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	0d5a      	lsrs	r2, r3, #21
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	0b9b      	lsrs	r3, r3, #14
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	3a01      	subs	r2, #1
 8002b40:	60fa      	str	r2, [r7, #12]
 8002b42:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	09db      	lsrs	r3, r3, #7
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	3a01      	subs	r2, #1
 8002b56:	60fa      	str	r2, [r7, #12]
 8002b58:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	3a01      	subs	r2, #1
 8002b6a:	60fa      	str	r2, [r7, #12]
 8002b6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	701a      	strb	r2, [r3, #0]
 8002b76:	e032      	b.n	8002bde <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	0f1a      	lsrs	r2, r3, #28
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	60fb      	str	r3, [r7, #12]
 8002b82:	b2d2      	uxtb	r2, r2
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	0d5b      	lsrs	r3, r3, #21
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	3a01      	subs	r2, #1
 8002b92:	60fa      	str	r2, [r7, #12]
 8002b94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	0b9b      	lsrs	r3, r3, #14
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	68fa      	ldr	r2, [r7, #12]
 8002ba6:	3a01      	subs	r2, #1
 8002ba8:	60fa      	str	r2, [r7, #12]
 8002baa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	09db      	lsrs	r3, r3, #7
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	3a01      	subs	r2, #1
 8002bbe:	60fa      	str	r2, [r7, #12]
 8002bc0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	3a01      	subs	r2, #1
 8002bd2:	60fa      	str	r2, [r7, #12]
 8002bd4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002bd8:	b2da      	uxtb	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8002bde:	4b1d      	ldr	r3, [pc, #116]	; (8002c54 <_SendPacket+0x26c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8002be4:	4b1a      	ldr	r3, [pc, #104]	; (8002c50 <_SendPacket+0x268>)
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	623b      	str	r3, [r7, #32]
 8002bf6:	e00b      	b.n	8002c10 <_SendPacket+0x228>
 8002bf8:	6a3b      	ldr	r3, [r7, #32]
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfe:	1c59      	adds	r1, r3, #1
 8002c00:	6279      	str	r1, [r7, #36]	; 0x24
 8002c02:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	701a      	strb	r2, [r3, #0]
 8002c0a:	6a3b      	ldr	r3, [r7, #32]
 8002c0c:	09db      	lsrs	r3, r3, #7
 8002c0e:	623b      	str	r3, [r7, #32]
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	2b7f      	cmp	r3, #127	; 0x7f
 8002c14:	d8f0      	bhi.n	8002bf8 <_SendPacket+0x210>
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	627a      	str	r2, [r7, #36]	; 0x24
 8002c1c:	6a3a      	ldr	r2, [r7, #32]
 8002c1e:	b2d2      	uxtb	r2, r2
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8002c26:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <_SendPacket+0x268>)
 8002c28:	785b      	ldrb	r3, [r3, #1]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	68ba      	ldr	r2, [r7, #8]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	461a      	mov	r2, r3
 8002c34:	68f9      	ldr	r1, [r7, #12]
 8002c36:	f7fd fb53 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8002c3a:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8002c3c:	f7ff f996 	bl	8001f6c <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d008      	beq.n	8002c58 <_SendPacket+0x270>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8002c46:	4a02      	ldr	r2, [pc, #8]	; (8002c50 <_SendPacket+0x268>)
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	60d3      	str	r3, [r2, #12]
 8002c4c:	e010      	b.n	8002c70 <_SendPacket+0x288>
 8002c4e:	bf00      	nop
 8002c50:	2407f300 	.word	0x2407f300
 8002c54:	e0001004 	.word	0xe0001004
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8002c58:	4b19      	ldr	r3, [pc, #100]	; (8002cc0 <_SendPacket+0x2d8>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	4b17      	ldr	r3, [pc, #92]	; (8002cc0 <_SendPacket+0x2d8>)
 8002c62:	701a      	strb	r2, [r3, #0]
 8002c64:	e004      	b.n	8002c70 <_SendPacket+0x288>
    goto SendDone;
 8002c66:	bf00      	nop
 8002c68:	e002      	b.n	8002c70 <_SendPacket+0x288>
      goto SendDone;
 8002c6a:	bf00      	nop
 8002c6c:	e000      	b.n	8002c70 <_SendPacket+0x288>
      goto SendDone;
 8002c6e:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8002c70:	4b13      	ldr	r3, [pc, #76]	; (8002cc0 <_SendPacket+0x2d8>)
 8002c72:	7e1b      	ldrb	r3, [r3, #24]
 8002c74:	4619      	mov	r1, r3
 8002c76:	4a13      	ldr	r2, [pc, #76]	; (8002cc4 <_SendPacket+0x2dc>)
 8002c78:	460b      	mov	r3, r1
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	440b      	add	r3, r1
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4413      	add	r3, r2
 8002c82:	336c      	adds	r3, #108	; 0x6c
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	4b0e      	ldr	r3, [pc, #56]	; (8002cc0 <_SendPacket+0x2d8>)
 8002c88:	7e1b      	ldrb	r3, [r3, #24]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	490d      	ldr	r1, [pc, #52]	; (8002cc4 <_SendPacket+0x2dc>)
 8002c8e:	4603      	mov	r3, r0
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4403      	add	r3, r0
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	440b      	add	r3, r1
 8002c98:	3370      	adds	r3, #112	; 0x70
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d00b      	beq.n	8002cb8 <_SendPacket+0x2d0>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8002ca0:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <_SendPacket+0x2d8>)
 8002ca2:	789b      	ldrb	r3, [r3, #2]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d107      	bne.n	8002cb8 <_SendPacket+0x2d0>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8002ca8:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <_SendPacket+0x2d8>)
 8002caa:	2201      	movs	r2, #1
 8002cac:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8002cae:	f7ff fdb7 	bl	8002820 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8002cb2:	4b03      	ldr	r3, [pc, #12]	; (8002cc0 <_SendPacket+0x2d8>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8002cb8:	bf00      	nop
 8002cba:	3728      	adds	r7, #40	; 0x28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	2407f300 	.word	0x2407f300
 8002cc4:	24007240 	.word	0x24007240

08002cc8 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	; 0x28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	2b80      	cmp	r3, #128	; 0x80
 8002ce0:	d80a      	bhi.n	8002cf8 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	1c59      	adds	r1, r3, #1
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6051      	str	r1, [r2, #4]
 8002cec:	78fa      	ldrb	r2, [r7, #3]
 8002cee:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	2b80      	cmp	r3, #128	; 0x80
 8002cfe:	d15a      	bne.n	8002db6 <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	b2d2      	uxtb	r2, r2
 8002d0a:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	623b      	str	r3, [r7, #32]
 8002d20:	e00b      	b.n	8002d3a <_StoreChar+0x72>
 8002d22:	6a3b      	ldr	r3, [r7, #32]
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	1c59      	adds	r1, r3, #1
 8002d2a:	6279      	str	r1, [r7, #36]	; 0x24
 8002d2c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002d30:	b2d2      	uxtb	r2, r2
 8002d32:	701a      	strb	r2, [r3, #0]
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	09db      	lsrs	r3, r3, #7
 8002d38:	623b      	str	r3, [r7, #32]
 8002d3a:	6a3b      	ldr	r3, [r7, #32]
 8002d3c:	2b7f      	cmp	r3, #127	; 0x7f
 8002d3e:	d8f0      	bhi.n	8002d22 <_StoreChar+0x5a>
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	627a      	str	r2, [r7, #36]	; 0x24
 8002d46:	6a3a      	ldr	r2, [r7, #32]
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4e:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	61fb      	str	r3, [r7, #28]
 8002d54:	2300      	movs	r3, #0
 8002d56:	61bb      	str	r3, [r7, #24]
 8002d58:	e00b      	b.n	8002d72 <_StoreChar+0xaa>
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	1c59      	adds	r1, r3, #1
 8002d62:	61f9      	str	r1, [r7, #28]
 8002d64:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	701a      	strb	r2, [r3, #0]
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	09db      	lsrs	r3, r3, #7
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	2b7f      	cmp	r3, #127	; 0x7f
 8002d76:	d8f0      	bhi.n	8002d5a <_StoreChar+0x92>
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	61fa      	str	r2, [r7, #28]
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	221a      	movs	r2, #26
 8002d8e:	6939      	ldr	r1, [r7, #16]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff fe29 	bl	80029e8 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fd34 	bl	8002808 <_PreparePacket>
 8002da0:	4602      	mov	r2, r0
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	1c5a      	adds	r2, r3, #1
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	611a      	str	r2, [r3, #16]
  }
}
 8002db6:	bf00      	nop
 8002db8:	3728      	adds	r7, #40	; 0x28
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
	...

08002dc0 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08a      	sub	sp, #40	; 0x28
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
 8002dcc:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8002dda:	e007      	b.n	8002dec <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8002ddc:	6a3a      	ldr	r2, [r7, #32]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de4:	623b      	str	r3, [r7, #32]
    Width++;
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3301      	adds	r3, #1
 8002dea:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8002dec:	6a3a      	ldr	r2, [r7, #32]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d2f3      	bcs.n	8002ddc <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d901      	bls.n	8002e00 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8002e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d11f      	bne.n	8002e4a <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d01c      	beq.n	8002e4a <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8002e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d005      	beq.n	8002e26 <_PrintUnsigned+0x66>
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d102      	bne.n	8002e26 <_PrintUnsigned+0x66>
        c = '0';
 8002e20:	2330      	movs	r3, #48	; 0x30
 8002e22:	76fb      	strb	r3, [r7, #27]
 8002e24:	e001      	b.n	8002e2a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8002e26:	2320      	movs	r3, #32
 8002e28:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002e2a:	e007      	b.n	8002e3c <_PrintUnsigned+0x7c>
        FieldWidth--;
 8002e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8002e32:	7efb      	ldrb	r3, [r7, #27]
 8002e34:	4619      	mov	r1, r3
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f7ff ff46 	bl	8002cc8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <_PrintUnsigned+0x8a>
 8002e42:	69fa      	ldr	r2, [r7, #28]
 8002e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d3f0      	bcc.n	8002e2c <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d903      	bls.n	8002e58 <_PrintUnsigned+0x98>
      NumDigits--;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	e009      	b.n	8002e6c <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8002e58:	68ba      	ldr	r2, [r7, #8]
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e60:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d200      	bcs.n	8002e6c <_PrintUnsigned+0xac>
        break;
 8002e6a:	e005      	b.n	8002e78 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8002e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	fb02 f303 	mul.w	r3, r2, r3
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8002e76:	e7e8      	b.n	8002e4a <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e80:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e86:	fb02 f303 	mul.w	r3, r2, r3
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8002e90:	4a15      	ldr	r2, [pc, #84]	; (8002ee8 <_PrintUnsigned+0x128>)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	4413      	add	r3, r2
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	4619      	mov	r1, r3
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f7ff ff14 	bl	8002cc8 <_StoreChar>
    Digit /= Base;
 8002ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea8:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1e3      	bne.n	8002e78 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8002eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d011      	beq.n	8002ede <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8002eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00e      	beq.n	8002ede <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002ec0:	e006      	b.n	8002ed0 <_PrintUnsigned+0x110>
        FieldWidth--;
 8002ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8002ec8:	2120      	movs	r1, #32
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f7ff fefc 	bl	8002cc8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <_PrintUnsigned+0x11e>
 8002ed6:	69fa      	ldr	r2, [r7, #28]
 8002ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d3f1      	bcc.n	8002ec2 <_PrintUnsigned+0x102>
      }
    }
  }
}
 8002ede:	bf00      	nop
 8002ee0:	3728      	adds	r7, #40	; 0x28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	0800a6c4 	.word	0x0800a6c4

08002eec <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
 8002ef8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	bfb8      	it	lt
 8002f00:	425b      	neglt	r3, r3
 8002f02:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8002f04:	2301      	movs	r3, #1
 8002f06:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8002f08:	e007      	b.n	8002f1a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002f12:	613b      	str	r3, [r7, #16]
    Width++;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	3301      	adds	r3, #1
 8002f18:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	daf3      	bge.n	8002f0a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d901      	bls.n	8002f2e <_PrintInt+0x42>
    Width = NumDigits;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00a      	beq.n	8002f4a <_PrintInt+0x5e>
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	db04      	blt.n	8002f44 <_PrintInt+0x58>
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <_PrintInt+0x5e>
    FieldWidth--;
 8002f44:	6a3b      	ldr	r3, [r7, #32]
 8002f46:	3b01      	subs	r3, #1
 8002f48:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d002      	beq.n	8002f5a <_PrintInt+0x6e>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d016      	beq.n	8002f88 <_PrintInt+0x9c>
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d111      	bne.n	8002f88 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8002f64:	6a3b      	ldr	r3, [r7, #32]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00e      	beq.n	8002f88 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002f6a:	e006      	b.n	8002f7a <_PrintInt+0x8e>
        FieldWidth--;
 8002f6c:	6a3b      	ldr	r3, [r7, #32]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8002f72:	2120      	movs	r1, #32
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f7ff fea7 	bl	8002cc8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <_PrintInt+0x9c>
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d3f1      	bcc.n	8002f6c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	da07      	bge.n	8002f9e <_PrintInt+0xb2>
    v = -v;
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	425b      	negs	r3, r3
 8002f92:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8002f94:	212d      	movs	r1, #45	; 0x2d
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f7ff fe96 	bl	8002cc8 <_StoreChar>
 8002f9c:	e008      	b.n	8002fb0 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d003      	beq.n	8002fb0 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8002fa8:	212b      	movs	r1, #43	; 0x2b
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f7ff fe8c 	bl	8002cc8 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8002fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d019      	beq.n	8002fee <_PrintInt+0x102>
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d114      	bne.n	8002fee <_PrintInt+0x102>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d111      	bne.n	8002fee <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00e      	beq.n	8002fee <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002fd0:	e006      	b.n	8002fe0 <_PrintInt+0xf4>
        FieldWidth--;
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	3b01      	subs	r3, #1
 8002fd6:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8002fd8:	2130      	movs	r1, #48	; 0x30
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f7ff fe74 	bl	8002cc8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <_PrintInt+0x102>
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d3f1      	bcc.n	8002fd2 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8002fee:	68b9      	ldr	r1, [r7, #8]
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff2:	9301      	str	r3, [sp, #4]
 8002ff4:	6a3b      	ldr	r3, [r7, #32]
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f7ff fedf 	bl	8002dc0 <_PrintUnsigned>
}
 8003002:	bf00      	nop
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800300c:	b580      	push	{r7, lr}
 800300e:	b098      	sub	sp, #96	; 0x60
 8003010:	af02      	add	r7, sp, #8
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003018:	f3ef 8311 	mrs	r3, BASEPRI
 800301c:	f04f 0120 	mov.w	r1, #32
 8003020:	f381 8811 	msr	BASEPRI, r1
 8003024:	633b      	str	r3, [r7, #48]	; 0x30
 8003026:	48b7      	ldr	r0, [pc, #732]	; (8003304 <_VPrintTarget+0x2f8>)
 8003028:	f7ff fbee 	bl	8002808 <_PreparePacket>
 800302c:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800302e:	4bb5      	ldr	r3, [pc, #724]	; (8003304 <_VPrintTarget+0x2f8>)
 8003030:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8003032:	2300      	movs	r3, #0
 8003034:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8003036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003038:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	3301      	adds	r3, #1
 800303e:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	3301      	adds	r3, #1
 8003050:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8003052:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003056:	2b00      	cmp	r3, #0
 8003058:	f000 8183 	beq.w	8003362 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 800305c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003060:	2b25      	cmp	r3, #37	; 0x25
 8003062:	f040 8170 	bne.w	8003346 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8003066:	2300      	movs	r3, #0
 8003068:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 800306a:	2301      	movs	r3, #1
 800306c:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8003076:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800307a:	3b23      	subs	r3, #35	; 0x23
 800307c:	2b0d      	cmp	r3, #13
 800307e:	d83f      	bhi.n	8003100 <_VPrintTarget+0xf4>
 8003080:	a201      	add	r2, pc, #4	; (adr r2, 8003088 <_VPrintTarget+0x7c>)
 8003082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003086:	bf00      	nop
 8003088:	080030f1 	.word	0x080030f1
 800308c:	08003101 	.word	0x08003101
 8003090:	08003101 	.word	0x08003101
 8003094:	08003101 	.word	0x08003101
 8003098:	08003101 	.word	0x08003101
 800309c:	08003101 	.word	0x08003101
 80030a0:	08003101 	.word	0x08003101
 80030a4:	08003101 	.word	0x08003101
 80030a8:	080030e1 	.word	0x080030e1
 80030ac:	08003101 	.word	0x08003101
 80030b0:	080030c1 	.word	0x080030c1
 80030b4:	08003101 	.word	0x08003101
 80030b8:	08003101 	.word	0x08003101
 80030bc:	080030d1 	.word	0x080030d1
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80030c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030c2:	f043 0301 	orr.w	r3, r3, #1
 80030c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	3301      	adds	r3, #1
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	e01a      	b.n	8003106 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80030d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030d2:	f043 0302 	orr.w	r3, r3, #2
 80030d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	3301      	adds	r3, #1
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	e012      	b.n	8003106 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80030e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030e2:	f043 0304 	orr.w	r3, r3, #4
 80030e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	3301      	adds	r3, #1
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	e00a      	b.n	8003106 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80030f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030f2:	f043 0308 	orr.w	r3, r3, #8
 80030f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	3301      	adds	r3, #1
 80030fc:	60fb      	str	r3, [r7, #12]
 80030fe:	e002      	b.n	8003106 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8003100:	2300      	movs	r3, #0
 8003102:	653b      	str	r3, [r7, #80]	; 0x50
 8003104:	bf00      	nop
        }
      } while (v);
 8003106:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1b0      	bne.n	800306e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800310c:	2300      	movs	r3, #0
 800310e:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8003118:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800311c:	2b2f      	cmp	r3, #47	; 0x2f
 800311e:	d912      	bls.n	8003146 <_VPrintTarget+0x13a>
 8003120:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003124:	2b39      	cmp	r3, #57	; 0x39
 8003126:	d80e      	bhi.n	8003146 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	3301      	adds	r3, #1
 800312c:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800312e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	461a      	mov	r2, r3
 800313a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800313e:	4413      	add	r3, r2
 8003140:	3b30      	subs	r3, #48	; 0x30
 8003142:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8003144:	e7e4      	b.n	8003110 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8003146:	2300      	movs	r3, #0
 8003148:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8003152:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003156:	2b2e      	cmp	r3, #46	; 0x2e
 8003158:	d11d      	bne.n	8003196 <_VPrintTarget+0x18a>
        sFormat++;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	3301      	adds	r3, #1
 800315e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8003168:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800316c:	2b2f      	cmp	r3, #47	; 0x2f
 800316e:	d912      	bls.n	8003196 <_VPrintTarget+0x18a>
 8003170:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003174:	2b39      	cmp	r3, #57	; 0x39
 8003176:	d80e      	bhi.n	8003196 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	3301      	adds	r3, #1
 800317c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800317e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	461a      	mov	r2, r3
 800318a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800318e:	4413      	add	r3, r2
 8003190:	3b30      	subs	r3, #48	; 0x30
 8003192:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8003194:	e7e4      	b.n	8003160 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800319e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80031a2:	2b6c      	cmp	r3, #108	; 0x6c
 80031a4:	d003      	beq.n	80031ae <_VPrintTarget+0x1a2>
 80031a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80031aa:	2b68      	cmp	r3, #104	; 0x68
 80031ac:	d107      	bne.n	80031be <_VPrintTarget+0x1b2>
          c = *sFormat;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	3301      	adds	r3, #1
 80031ba:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 80031bc:	e7ef      	b.n	800319e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 80031be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80031c2:	2b25      	cmp	r3, #37	; 0x25
 80031c4:	f000 80b3 	beq.w	800332e <_VPrintTarget+0x322>
 80031c8:	2b25      	cmp	r3, #37	; 0x25
 80031ca:	f2c0 80b7 	blt.w	800333c <_VPrintTarget+0x330>
 80031ce:	2b78      	cmp	r3, #120	; 0x78
 80031d0:	f300 80b4 	bgt.w	800333c <_VPrintTarget+0x330>
 80031d4:	2b58      	cmp	r3, #88	; 0x58
 80031d6:	f2c0 80b1 	blt.w	800333c <_VPrintTarget+0x330>
 80031da:	3b58      	subs	r3, #88	; 0x58
 80031dc:	2b20      	cmp	r3, #32
 80031de:	f200 80ad 	bhi.w	800333c <_VPrintTarget+0x330>
 80031e2:	a201      	add	r2, pc, #4	; (adr r2, 80031e8 <_VPrintTarget+0x1dc>)
 80031e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e8:	080032df 	.word	0x080032df
 80031ec:	0800333d 	.word	0x0800333d
 80031f0:	0800333d 	.word	0x0800333d
 80031f4:	0800333d 	.word	0x0800333d
 80031f8:	0800333d 	.word	0x0800333d
 80031fc:	0800333d 	.word	0x0800333d
 8003200:	0800333d 	.word	0x0800333d
 8003204:	0800333d 	.word	0x0800333d
 8003208:	0800333d 	.word	0x0800333d
 800320c:	0800333d 	.word	0x0800333d
 8003210:	0800333d 	.word	0x0800333d
 8003214:	0800326d 	.word	0x0800326d
 8003218:	08003293 	.word	0x08003293
 800321c:	0800333d 	.word	0x0800333d
 8003220:	0800333d 	.word	0x0800333d
 8003224:	0800333d 	.word	0x0800333d
 8003228:	0800333d 	.word	0x0800333d
 800322c:	0800333d 	.word	0x0800333d
 8003230:	0800333d 	.word	0x0800333d
 8003234:	0800333d 	.word	0x0800333d
 8003238:	0800333d 	.word	0x0800333d
 800323c:	0800333d 	.word	0x0800333d
 8003240:	0800333d 	.word	0x0800333d
 8003244:	0800333d 	.word	0x0800333d
 8003248:	08003309 	.word	0x08003309
 800324c:	0800333d 	.word	0x0800333d
 8003250:	0800333d 	.word	0x0800333d
 8003254:	0800333d 	.word	0x0800333d
 8003258:	0800333d 	.word	0x0800333d
 800325c:	080032b9 	.word	0x080032b9
 8003260:	0800333d 	.word	0x0800333d
 8003264:	0800333d 	.word	0x0800333d
 8003268:	080032df 	.word	0x080032df
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	1d19      	adds	r1, r3, #4
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	6011      	str	r1, [r2, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 800327a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800327c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8003280:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003284:	f107 0314 	add.w	r3, r7, #20
 8003288:	4611      	mov	r1, r2
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff fd1c 	bl	8002cc8 <_StoreChar>
        break;
 8003290:	e055      	b.n	800333e <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	1d19      	adds	r1, r3, #4
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6011      	str	r1, [r2, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 80032a0:	f107 0014 	add.w	r0, r7, #20
 80032a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032a6:	9301      	str	r3, [sp, #4]
 80032a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032ae:	220a      	movs	r2, #10
 80032b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80032b2:	f7ff fe1b 	bl	8002eec <_PrintInt>
        break;
 80032b6:	e042      	b.n	800333e <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	1d19      	adds	r1, r3, #4
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6011      	str	r1, [r2, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 80032c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80032c8:	f107 0014 	add.w	r0, r7, #20
 80032cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032ce:	9301      	str	r3, [sp, #4]
 80032d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032d6:	220a      	movs	r2, #10
 80032d8:	f7ff fd72 	bl	8002dc0 <_PrintUnsigned>
        break;
 80032dc:	e02f      	b.n	800333e <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	1d19      	adds	r1, r3, #4
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6011      	str	r1, [r2, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 80032ec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80032ee:	f107 0014 	add.w	r0, r7, #20
 80032f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032fc:	2210      	movs	r2, #16
 80032fe:	f7ff fd5f 	bl	8002dc0 <_PrintUnsigned>
        break;
 8003302:	e01c      	b.n	800333e <_VPrintTarget+0x332>
 8003304:	2407f330 	.word	0x2407f330
      case 'p':
        v = va_arg(*pParamList, int);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	1d19      	adds	r1, r3, #4
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6011      	str	r1, [r2, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8003316:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003318:	f107 0014 	add.w	r0, r7, #20
 800331c:	2300      	movs	r3, #0
 800331e:	9301      	str	r3, [sp, #4]
 8003320:	2308      	movs	r3, #8
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2308      	movs	r3, #8
 8003326:	2210      	movs	r2, #16
 8003328:	f7ff fd4a 	bl	8002dc0 <_PrintUnsigned>
        break;
 800332c:	e007      	b.n	800333e <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800332e:	f107 0314 	add.w	r3, r7, #20
 8003332:	2125      	movs	r1, #37	; 0x25
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff fcc7 	bl	8002cc8 <_StoreChar>
        break;
 800333a:	e000      	b.n	800333e <_VPrintTarget+0x332>
      default:
        break;
 800333c:	bf00      	nop
      }
      sFormat++;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	3301      	adds	r3, #1
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	e007      	b.n	8003356 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8003346:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800334a:	f107 0314 	add.w	r3, r7, #20
 800334e:	4611      	mov	r1, r2
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff fcb9 	bl	8002cc8 <_StoreChar>
    }
  } while (*sFormat);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	f47f ae72 	bne.w	8003044 <_VPrintTarget+0x38>
 8003360:	e000      	b.n	8003364 <_VPrintTarget+0x358>
      break;
 8003362:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	2b00      	cmp	r3, #0
 8003368:	d041      	beq.n	80033ee <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 800336a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	643b      	str	r3, [r7, #64]	; 0x40
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	63fb      	str	r3, [r7, #60]	; 0x3c
 800337a:	e00b      	b.n	8003394 <_VPrintTarget+0x388>
 800337c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800337e:	b2da      	uxtb	r2, r3
 8003380:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003382:	1c59      	adds	r1, r3, #1
 8003384:	6439      	str	r1, [r7, #64]	; 0x40
 8003386:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	701a      	strb	r2, [r3, #0]
 800338e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003390:	09db      	lsrs	r3, r3, #7
 8003392:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003394:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003396:	2b7f      	cmp	r3, #127	; 0x7f
 8003398:	d8f0      	bhi.n	800337c <_VPrintTarget+0x370>
 800339a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	643a      	str	r2, [r7, #64]	; 0x40
 80033a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80033a2:	b2d2      	uxtb	r2, r2
 80033a4:	701a      	strb	r2, [r3, #0]
 80033a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a8:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80033ae:	2300      	movs	r3, #0
 80033b0:	637b      	str	r3, [r7, #52]	; 0x34
 80033b2:	e00b      	b.n	80033cc <_VPrintTarget+0x3c0>
 80033b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ba:	1c59      	adds	r1, r3, #1
 80033bc:	63b9      	str	r1, [r7, #56]	; 0x38
 80033be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80033c2:	b2d2      	uxtb	r2, r2
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033c8:	09db      	lsrs	r3, r3, #7
 80033ca:	637b      	str	r3, [r7, #52]	; 0x34
 80033cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033ce:	2b7f      	cmp	r3, #127	; 0x7f
 80033d0:	d8f0      	bhi.n	80033b4 <_VPrintTarget+0x3a8>
 80033d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d4:	1c5a      	adds	r2, r3, #1
 80033d6:	63ba      	str	r2, [r7, #56]	; 0x38
 80033d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	701a      	strb	r2, [r3, #0]
 80033de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033e0:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	69b9      	ldr	r1, [r7, #24]
 80033e6:	221a      	movs	r2, #26
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff fafd 	bl	80029e8 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 80033ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f0:	f383 8811 	msr	BASEPRI, r3
#endif
}
 80033f4:	bf00      	nop
 80033f6:	3758      	adds	r7, #88	; 0x58
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af02      	add	r7, sp, #8
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800340a:	2300      	movs	r3, #0
 800340c:	4a18      	ldr	r2, [pc, #96]	; (8003470 <SEGGER_SYSVIEW_Init+0x74>)
 800340e:	4919      	ldr	r1, [pc, #100]	; (8003474 <SEGGER_SYSVIEW_Init+0x78>)
 8003410:	4819      	ldr	r0, [pc, #100]	; (8003478 <SEGGER_SYSVIEW_Init+0x7c>)
 8003412:	f7ff f8d9 	bl	80025c8 <SEGGER_RTT_AllocUpBuffer>
 8003416:	4603      	mov	r3, r0
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4b18      	ldr	r3, [pc, #96]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 800341c:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800341e:	4b17      	ldr	r3, [pc, #92]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 8003420:	785a      	ldrb	r2, [r3, #1]
 8003422:	4b16      	ldr	r3, [pc, #88]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 8003424:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8003426:	4b15      	ldr	r3, [pc, #84]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 8003428:	7e1b      	ldrb	r3, [r3, #24]
 800342a:	4618      	mov	r0, r3
 800342c:	2300      	movs	r3, #0
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	2308      	movs	r3, #8
 8003432:	4a13      	ldr	r2, [pc, #76]	; (8003480 <SEGGER_SYSVIEW_Init+0x84>)
 8003434:	4910      	ldr	r1, [pc, #64]	; (8003478 <SEGGER_SYSVIEW_Init+0x7c>)
 8003436:	f7ff f94b 	bl	80026d0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800343a:	4b10      	ldr	r3, [pc, #64]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 800343c:	2200      	movs	r2, #0
 800343e:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003440:	4b10      	ldr	r3, [pc, #64]	; (8003484 <SEGGER_SYSVIEW_Init+0x88>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a0d      	ldr	r2, [pc, #52]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 8003446:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8003448:	4a0c      	ldr	r2, [pc, #48]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800344e:	4a0b      	ldr	r2, [pc, #44]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8003454:	4a09      	ldr	r2, [pc, #36]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800345a:	4a08      	ldr	r2, [pc, #32]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8003460:	4b06      	ldr	r3, [pc, #24]	; (800347c <SEGGER_SYSVIEW_Init+0x80>)
 8003462:	2200      	movs	r2, #0
 8003464:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8003466:	bf00      	nop
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	00077c00 	.word	0x00077c00
 8003474:	240076f8 	.word	0x240076f8
 8003478:	0800a584 	.word	0x0800a584
 800347c:	2407f300 	.word	0x2407f300
 8003480:	2407f2f8 	.word	0x2407f2f8
 8003484:	e0001004 	.word	0xe0001004

08003488 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8003490:	4a04      	ldr	r2, [pc, #16]	; (80034a4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6113      	str	r3, [r2, #16]
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	2407f300 	.word	0x2407f300

080034a8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80034b0:	f3ef 8311 	mrs	r3, BASEPRI
 80034b4:	f04f 0120 	mov.w	r1, #32
 80034b8:	f381 8811 	msr	BASEPRI, r1
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	4808      	ldr	r0, [pc, #32]	; (80034e0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80034c0:	f7ff f9a2 	bl	8002808 <_PreparePacket>
 80034c4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	68b9      	ldr	r1, [r7, #8]
 80034ca:	68b8      	ldr	r0, [r7, #8]
 80034cc:	f7ff fa8c 	bl	80029e8 <_SendPacket>
  RECORD_END();
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f383 8811 	msr	BASEPRI, r3
}
 80034d6:	bf00      	nop
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	2407f330 	.word	0x2407f330

080034e4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80034ee:	f3ef 8311 	mrs	r3, BASEPRI
 80034f2:	f04f 0120 	mov.w	r1, #32
 80034f6:	f381 8811 	msr	BASEPRI, r1
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	4816      	ldr	r0, [pc, #88]	; (8003558 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80034fe:	f7ff f983 	bl	8002808 <_PreparePacket>
 8003502:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	61fb      	str	r3, [r7, #28]
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	61bb      	str	r3, [r7, #24]
 8003510:	e00b      	b.n	800352a <SEGGER_SYSVIEW_RecordU32+0x46>
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	b2da      	uxtb	r2, r3
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	1c59      	adds	r1, r3, #1
 800351a:	61f9      	str	r1, [r7, #28]
 800351c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	701a      	strb	r2, [r3, #0]
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	09db      	lsrs	r3, r3, #7
 8003528:	61bb      	str	r3, [r7, #24]
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	2b7f      	cmp	r3, #127	; 0x7f
 800352e:	d8f0      	bhi.n	8003512 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	1c5a      	adds	r2, r3, #1
 8003534:	61fa      	str	r2, [r7, #28]
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	b2d2      	uxtb	r2, r2
 800353a:	701a      	strb	r2, [r3, #0]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	68f9      	ldr	r1, [r7, #12]
 8003544:	6938      	ldr	r0, [r7, #16]
 8003546:	f7ff fa4f 	bl	80029e8 <_SendPacket>
  RECORD_END();
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f383 8811 	msr	BASEPRI, r3
}
 8003550:	bf00      	nop
 8003552:	3720      	adds	r7, #32
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	2407f330 	.word	0x2407f330

0800355c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800355c:	b580      	push	{r7, lr}
 800355e:	b08c      	sub	sp, #48	; 0x30
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003568:	f3ef 8311 	mrs	r3, BASEPRI
 800356c:	f04f 0120 	mov.w	r1, #32
 8003570:	f381 8811 	msr	BASEPRI, r1
 8003574:	61fb      	str	r3, [r7, #28]
 8003576:	4825      	ldr	r0, [pc, #148]	; (800360c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8003578:	f7ff f946 	bl	8002808 <_PreparePacket>
 800357c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	62bb      	str	r3, [r7, #40]	; 0x28
 800358a:	e00b      	b.n	80035a4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800358c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800358e:	b2da      	uxtb	r2, r3
 8003590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003592:	1c59      	adds	r1, r3, #1
 8003594:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003596:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a0:	09db      	lsrs	r3, r3, #7
 80035a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80035a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a6:	2b7f      	cmp	r3, #127	; 0x7f
 80035a8:	d8f0      	bhi.n	800358c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80035aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]
 80035b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	627b      	str	r3, [r7, #36]	; 0x24
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	623b      	str	r3, [r7, #32]
 80035c2:	e00b      	b.n	80035dc <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80035c4:	6a3b      	ldr	r3, [r7, #32]
 80035c6:	b2da      	uxtb	r2, r3
 80035c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ca:	1c59      	adds	r1, r3, #1
 80035cc:	6279      	str	r1, [r7, #36]	; 0x24
 80035ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	701a      	strb	r2, [r3, #0]
 80035d6:	6a3b      	ldr	r3, [r7, #32]
 80035d8:	09db      	lsrs	r3, r3, #7
 80035da:	623b      	str	r3, [r7, #32]
 80035dc:	6a3b      	ldr	r3, [r7, #32]
 80035de:	2b7f      	cmp	r3, #127	; 0x7f
 80035e0:	d8f0      	bhi.n	80035c4 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	1c5a      	adds	r2, r3, #1
 80035e6:	627a      	str	r2, [r7, #36]	; 0x24
 80035e8:	6a3a      	ldr	r2, [r7, #32]
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	701a      	strb	r2, [r3, #0]
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	6979      	ldr	r1, [r7, #20]
 80035f6:	69b8      	ldr	r0, [r7, #24]
 80035f8:	f7ff f9f6 	bl	80029e8 <_SendPacket>
  RECORD_END();
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	f383 8811 	msr	BASEPRI, r3
}
 8003602:	bf00      	nop
 8003604:	3730      	adds	r7, #48	; 0x30
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	2407f330 	.word	0x2407f330

08003610 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8003610:	b580      	push	{r7, lr}
 8003612:	b08c      	sub	sp, #48	; 0x30
 8003614:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8003616:	4b59      	ldr	r3, [pc, #356]	; (800377c <SEGGER_SYSVIEW_Start+0x16c>)
 8003618:	2201      	movs	r2, #1
 800361a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800361c:	f3ef 8311 	mrs	r3, BASEPRI
 8003620:	f04f 0120 	mov.w	r1, #32
 8003624:	f381 8811 	msr	BASEPRI, r1
 8003628:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800362a:	4b54      	ldr	r3, [pc, #336]	; (800377c <SEGGER_SYSVIEW_Start+0x16c>)
 800362c:	785b      	ldrb	r3, [r3, #1]
 800362e:	220a      	movs	r2, #10
 8003630:	4953      	ldr	r1, [pc, #332]	; (8003780 <SEGGER_SYSVIEW_Start+0x170>)
 8003632:	4618      	mov	r0, r3
 8003634:	f7fc fe54 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 800363e:	f7fe fc95 	bl	8001f6c <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8003642:	200a      	movs	r0, #10
 8003644:	f7ff ff30 	bl	80034a8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8003648:	f3ef 8311 	mrs	r3, BASEPRI
 800364c:	f04f 0120 	mov.w	r1, #32
 8003650:	f381 8811 	msr	BASEPRI, r1
 8003654:	60bb      	str	r3, [r7, #8]
 8003656:	484b      	ldr	r0, [pc, #300]	; (8003784 <SEGGER_SYSVIEW_Start+0x174>)
 8003658:	f7ff f8d6 	bl	8002808 <_PreparePacket>
 800365c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003666:	4b45      	ldr	r3, [pc, #276]	; (800377c <SEGGER_SYSVIEW_Start+0x16c>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	62bb      	str	r3, [r7, #40]	; 0x28
 800366c:	e00b      	b.n	8003686 <SEGGER_SYSVIEW_Start+0x76>
 800366e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003670:	b2da      	uxtb	r2, r3
 8003672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003674:	1c59      	adds	r1, r3, #1
 8003676:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003678:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800367c:	b2d2      	uxtb	r2, r2
 800367e:	701a      	strb	r2, [r3, #0]
 8003680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003682:	09db      	lsrs	r3, r3, #7
 8003684:	62bb      	str	r3, [r7, #40]	; 0x28
 8003686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003688:	2b7f      	cmp	r3, #127	; 0x7f
 800368a:	d8f0      	bhi.n	800366e <SEGGER_SYSVIEW_Start+0x5e>
 800368c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368e:	1c5a      	adds	r2, r3, #1
 8003690:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003692:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	701a      	strb	r2, [r3, #0]
 8003698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	627b      	str	r3, [r7, #36]	; 0x24
 80036a0:	4b36      	ldr	r3, [pc, #216]	; (800377c <SEGGER_SYSVIEW_Start+0x16c>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	623b      	str	r3, [r7, #32]
 80036a6:	e00b      	b.n	80036c0 <SEGGER_SYSVIEW_Start+0xb0>
 80036a8:	6a3b      	ldr	r3, [r7, #32]
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	1c59      	adds	r1, r3, #1
 80036b0:	6279      	str	r1, [r7, #36]	; 0x24
 80036b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80036b6:	b2d2      	uxtb	r2, r2
 80036b8:	701a      	strb	r2, [r3, #0]
 80036ba:	6a3b      	ldr	r3, [r7, #32]
 80036bc:	09db      	lsrs	r3, r3, #7
 80036be:	623b      	str	r3, [r7, #32]
 80036c0:	6a3b      	ldr	r3, [r7, #32]
 80036c2:	2b7f      	cmp	r3, #127	; 0x7f
 80036c4:	d8f0      	bhi.n	80036a8 <SEGGER_SYSVIEW_Start+0x98>
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	627a      	str	r2, [r7, #36]	; 0x24
 80036cc:	6a3a      	ldr	r2, [r7, #32]
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	701a      	strb	r2, [r3, #0]
 80036d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	4b28      	ldr	r3, [pc, #160]	; (800377c <SEGGER_SYSVIEW_Start+0x16c>)
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	61bb      	str	r3, [r7, #24]
 80036e0:	e00b      	b.n	80036fa <SEGGER_SYSVIEW_Start+0xea>
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	1c59      	adds	r1, r3, #1
 80036ea:	61f9      	str	r1, [r7, #28]
 80036ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	701a      	strb	r2, [r3, #0]
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	09db      	lsrs	r3, r3, #7
 80036f8:	61bb      	str	r3, [r7, #24]
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	2b7f      	cmp	r3, #127	; 0x7f
 80036fe:	d8f0      	bhi.n	80036e2 <SEGGER_SYSVIEW_Start+0xd2>
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	1c5a      	adds	r2, r3, #1
 8003704:	61fa      	str	r2, [r7, #28]
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	b2d2      	uxtb	r2, r2
 800370a:	701a      	strb	r2, [r3, #0]
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	2300      	movs	r3, #0
 8003716:	613b      	str	r3, [r7, #16]
 8003718:	e00b      	b.n	8003732 <SEGGER_SYSVIEW_Start+0x122>
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	b2da      	uxtb	r2, r3
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	1c59      	adds	r1, r3, #1
 8003722:	6179      	str	r1, [r7, #20]
 8003724:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003728:	b2d2      	uxtb	r2, r2
 800372a:	701a      	strb	r2, [r3, #0]
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	09db      	lsrs	r3, r3, #7
 8003730:	613b      	str	r3, [r7, #16]
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b7f      	cmp	r3, #127	; 0x7f
 8003736:	d8f0      	bhi.n	800371a <SEGGER_SYSVIEW_Start+0x10a>
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	1c5a      	adds	r2, r3, #1
 800373c:	617a      	str	r2, [r7, #20]
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	701a      	strb	r2, [r3, #0]
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8003748:	2218      	movs	r2, #24
 800374a:	6839      	ldr	r1, [r7, #0]
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7ff f94b 	bl	80029e8 <_SendPacket>
      RECORD_END();
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8003758:	4b08      	ldr	r3, [pc, #32]	; (800377c <SEGGER_SYSVIEW_Start+0x16c>)
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8003760:	4b06      	ldr	r3, [pc, #24]	; (800377c <SEGGER_SYSVIEW_Start+0x16c>)
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8003766:	f000 f9eb 	bl	8003b40 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800376a:	f000 f9b1 	bl	8003ad0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800376e:	f000 fc73 	bl	8004058 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8003772:	bf00      	nop
 8003774:	3730      	adds	r7, #48	; 0x30
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	2407f300 	.word	0x2407f300
 8003780:	0800a6b8 	.word	0x0800a6b8
 8003784:	2407f330 	.word	0x2407f330

08003788 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800378e:	f3ef 8311 	mrs	r3, BASEPRI
 8003792:	f04f 0120 	mov.w	r1, #32
 8003796:	f381 8811 	msr	BASEPRI, r1
 800379a:	607b      	str	r3, [r7, #4]
 800379c:	480b      	ldr	r0, [pc, #44]	; (80037cc <SEGGER_SYSVIEW_Stop+0x44>)
 800379e:	f7ff f833 	bl	8002808 <_PreparePacket>
 80037a2:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80037a4:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <SEGGER_SYSVIEW_Stop+0x48>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d007      	beq.n	80037bc <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80037ac:	220b      	movs	r2, #11
 80037ae:	6839      	ldr	r1, [r7, #0]
 80037b0:	6838      	ldr	r0, [r7, #0]
 80037b2:	f7ff f919 	bl	80029e8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80037b6:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <SEGGER_SYSVIEW_Stop+0x48>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f383 8811 	msr	BASEPRI, r3
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	2407f330 	.word	0x2407f330
 80037d0:	2407f300 	.word	0x2407f300

080037d4 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08c      	sub	sp, #48	; 0x30
 80037d8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80037da:	f3ef 8311 	mrs	r3, BASEPRI
 80037de:	f04f 0120 	mov.w	r1, #32
 80037e2:	f381 8811 	msr	BASEPRI, r1
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	4845      	ldr	r0, [pc, #276]	; (8003900 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80037ea:	f7ff f80d 	bl	8002808 <_PreparePacket>
 80037ee:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037f8:	4b42      	ldr	r3, [pc, #264]	; (8003904 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80037fe:	e00b      	b.n	8003818 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8003800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003802:	b2da      	uxtb	r2, r3
 8003804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003806:	1c59      	adds	r1, r3, #1
 8003808:	62f9      	str	r1, [r7, #44]	; 0x2c
 800380a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]
 8003812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003814:	09db      	lsrs	r3, r3, #7
 8003816:	62bb      	str	r3, [r7, #40]	; 0x28
 8003818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381a:	2b7f      	cmp	r3, #127	; 0x7f
 800381c:	d8f0      	bhi.n	8003800 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800381e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	701a      	strb	r2, [r3, #0]
 800382a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	627b      	str	r3, [r7, #36]	; 0x24
 8003832:	4b34      	ldr	r3, [pc, #208]	; (8003904 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	623b      	str	r3, [r7, #32]
 8003838:	e00b      	b.n	8003852 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800383a:	6a3b      	ldr	r3, [r7, #32]
 800383c:	b2da      	uxtb	r2, r3
 800383e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003840:	1c59      	adds	r1, r3, #1
 8003842:	6279      	str	r1, [r7, #36]	; 0x24
 8003844:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	701a      	strb	r2, [r3, #0]
 800384c:	6a3b      	ldr	r3, [r7, #32]
 800384e:	09db      	lsrs	r3, r3, #7
 8003850:	623b      	str	r3, [r7, #32]
 8003852:	6a3b      	ldr	r3, [r7, #32]
 8003854:	2b7f      	cmp	r3, #127	; 0x7f
 8003856:	d8f0      	bhi.n	800383a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	627a      	str	r2, [r7, #36]	; 0x24
 800385e:	6a3a      	ldr	r2, [r7, #32]
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	701a      	strb	r2, [r3, #0]
 8003864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003866:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	4b25      	ldr	r3, [pc, #148]	; (8003904 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	61bb      	str	r3, [r7, #24]
 8003872:	e00b      	b.n	800388c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	b2da      	uxtb	r2, r3
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	1c59      	adds	r1, r3, #1
 800387c:	61f9      	str	r1, [r7, #28]
 800387e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	09db      	lsrs	r3, r3, #7
 800388a:	61bb      	str	r3, [r7, #24]
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	2b7f      	cmp	r3, #127	; 0x7f
 8003890:	d8f0      	bhi.n	8003874 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	1c5a      	adds	r2, r3, #1
 8003896:	61fa      	str	r2, [r7, #28]
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	701a      	strb	r2, [r3, #0]
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	617b      	str	r3, [r7, #20]
 80038a6:	2300      	movs	r3, #0
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	e00b      	b.n	80038c4 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	1c59      	adds	r1, r3, #1
 80038b4:	6179      	str	r1, [r7, #20]
 80038b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	701a      	strb	r2, [r3, #0]
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	09db      	lsrs	r3, r3, #7
 80038c2:	613b      	str	r3, [r7, #16]
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	2b7f      	cmp	r3, #127	; 0x7f
 80038c8:	d8f0      	bhi.n	80038ac <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	1c5a      	adds	r2, r3, #1
 80038ce:	617a      	str	r2, [r7, #20]
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	b2d2      	uxtb	r2, r2
 80038d4:	701a      	strb	r2, [r3, #0]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80038da:	2218      	movs	r2, #24
 80038dc:	6879      	ldr	r1, [r7, #4]
 80038de:	68b8      	ldr	r0, [r7, #8]
 80038e0:	f7ff f882 	bl	80029e8 <_SendPacket>
  RECORD_END();
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80038ea:	4b06      	ldr	r3, [pc, #24]	; (8003904 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80038ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d002      	beq.n	80038f8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80038f2:	4b04      	ldr	r3, [pc, #16]	; (8003904 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80038f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f6:	4798      	blx	r3
  }
}
 80038f8:	bf00      	nop
 80038fa:	3730      	adds	r7, #48	; 0x30
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	2407f330 	.word	0x2407f330
 8003904:	2407f300 	.word	0x2407f300

08003908 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8003908:	b580      	push	{r7, lr}
 800390a:	b092      	sub	sp, #72	; 0x48
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8003910:	f3ef 8311 	mrs	r3, BASEPRI
 8003914:	f04f 0120 	mov.w	r1, #32
 8003918:	f381 8811 	msr	BASEPRI, r1
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	486a      	ldr	r0, [pc, #424]	; (8003ac8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8003920:	f7fe ff72 	bl	8002808 <_PreparePacket>
 8003924:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	647b      	str	r3, [r7, #68]	; 0x44
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4b66      	ldr	r3, [pc, #408]	; (8003acc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	643b      	str	r3, [r7, #64]	; 0x40
 800393a:	e00b      	b.n	8003954 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800393c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800393e:	b2da      	uxtb	r2, r3
 8003940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003942:	1c59      	adds	r1, r3, #1
 8003944:	6479      	str	r1, [r7, #68]	; 0x44
 8003946:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800394a:	b2d2      	uxtb	r2, r2
 800394c:	701a      	strb	r2, [r3, #0]
 800394e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003950:	09db      	lsrs	r3, r3, #7
 8003952:	643b      	str	r3, [r7, #64]	; 0x40
 8003954:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003956:	2b7f      	cmp	r3, #127	; 0x7f
 8003958:	d8f0      	bhi.n	800393c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800395a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800395c:	1c5a      	adds	r2, r3, #1
 800395e:	647a      	str	r2, [r7, #68]	; 0x44
 8003960:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003962:	b2d2      	uxtb	r2, r2
 8003964:	701a      	strb	r2, [r3, #0]
 8003966:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003968:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	63bb      	str	r3, [r7, #56]	; 0x38
 8003974:	e00b      	b.n	800398e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8003976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003978:	b2da      	uxtb	r2, r3
 800397a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800397c:	1c59      	adds	r1, r3, #1
 800397e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8003980:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	701a      	strb	r2, [r3, #0]
 8003988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800398a:	09db      	lsrs	r3, r3, #7
 800398c:	63bb      	str	r3, [r7, #56]	; 0x38
 800398e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003990:	2b7f      	cmp	r3, #127	; 0x7f
 8003992:	d8f0      	bhi.n	8003976 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8003994:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	63fa      	str	r2, [r7, #60]	; 0x3c
 800399a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	701a      	strb	r2, [r3, #0]
 80039a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039a2:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2220      	movs	r2, #32
 80039aa:	4619      	mov	r1, r3
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f7fe fedb 	bl	8002768 <_EncodeStr>
 80039b2:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80039b4:	2209      	movs	r2, #9
 80039b6:	68f9      	ldr	r1, [r7, #12]
 80039b8:	6938      	ldr	r0, [r7, #16]
 80039ba:	f7ff f815 	bl	80029e8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	637b      	str	r3, [r7, #52]	; 0x34
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	4b40      	ldr	r3, [pc, #256]	; (8003acc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	633b      	str	r3, [r7, #48]	; 0x30
 80039d2:	e00b      	b.n	80039ec <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80039d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039da:	1c59      	adds	r1, r3, #1
 80039dc:	6379      	str	r1, [r7, #52]	; 0x34
 80039de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	701a      	strb	r2, [r3, #0]
 80039e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e8:	09db      	lsrs	r3, r3, #7
 80039ea:	633b      	str	r3, [r7, #48]	; 0x30
 80039ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ee:	2b7f      	cmp	r3, #127	; 0x7f
 80039f0:	d8f0      	bhi.n	80039d4 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80039f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	637a      	str	r2, [r7, #52]	; 0x34
 80039f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039fa:	b2d2      	uxtb	r2, r2
 80039fc:	701a      	strb	r2, [r3, #0]
 80039fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a00:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a0c:	e00b      	b.n	8003a26 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8003a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a10:	b2da      	uxtb	r2, r3
 8003a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a14:	1c59      	adds	r1, r3, #1
 8003a16:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003a18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003a1c:	b2d2      	uxtb	r2, r2
 8003a1e:	701a      	strb	r2, [r3, #0]
 8003a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a22:	09db      	lsrs	r3, r3, #7
 8003a24:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a28:	2b7f      	cmp	r3, #127	; 0x7f
 8003a2a:	d8f0      	bhi.n	8003a0e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8003a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a34:	b2d2      	uxtb	r2, r2
 8003a36:	701a      	strb	r2, [r3, #0]
 8003a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a3a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	623b      	str	r3, [r7, #32]
 8003a46:	e00b      	b.n	8003a60 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8003a48:	6a3b      	ldr	r3, [r7, #32]
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	1c59      	adds	r1, r3, #1
 8003a50:	6279      	str	r1, [r7, #36]	; 0x24
 8003a52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003a56:	b2d2      	uxtb	r2, r2
 8003a58:	701a      	strb	r2, [r3, #0]
 8003a5a:	6a3b      	ldr	r3, [r7, #32]
 8003a5c:	09db      	lsrs	r3, r3, #7
 8003a5e:	623b      	str	r3, [r7, #32]
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	2b7f      	cmp	r3, #127	; 0x7f
 8003a64:	d8f0      	bhi.n	8003a48 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8003a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	627a      	str	r2, [r7, #36]	; 0x24
 8003a6c:	6a3a      	ldr	r2, [r7, #32]
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	701a      	strb	r2, [r3, #0]
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a74:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	61fb      	str	r3, [r7, #28]
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61bb      	str	r3, [r7, #24]
 8003a7e:	e00b      	b.n	8003a98 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	1c59      	adds	r1, r3, #1
 8003a88:	61f9      	str	r1, [r7, #28]
 8003a8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003a8e:	b2d2      	uxtb	r2, r2
 8003a90:	701a      	strb	r2, [r3, #0]
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	09db      	lsrs	r3, r3, #7
 8003a96:	61bb      	str	r3, [r7, #24]
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	2b7f      	cmp	r3, #127	; 0x7f
 8003a9c:	d8f0      	bhi.n	8003a80 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	1c5a      	adds	r2, r3, #1
 8003aa2:	61fa      	str	r2, [r7, #28]
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	701a      	strb	r2, [r3, #0]
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8003aae:	2215      	movs	r2, #21
 8003ab0:	68f9      	ldr	r1, [r7, #12]
 8003ab2:	6938      	ldr	r0, [r7, #16]
 8003ab4:	f7fe ff98 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f383 8811 	msr	BASEPRI, r3
}
 8003abe:	bf00      	nop
 8003ac0:	3748      	adds	r7, #72	; 0x48
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	2407f330 	.word	0x2407f330
 8003acc:	2407f300 	.word	0x2407f300

08003ad0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8003ad4:	4b07      	ldr	r3, [pc, #28]	; (8003af4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d008      	beq.n	8003aee <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8003adc:	4b05      	ldr	r3, [pc, #20]	; (8003af4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8003ae6:	4b03      	ldr	r3, [pc, #12]	; (8003af4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	4798      	blx	r3
  }
}
 8003aee:	bf00      	nop
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	2407f300 	.word	0x2407f300

08003af8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8003b00:	f3ef 8311 	mrs	r3, BASEPRI
 8003b04:	f04f 0120 	mov.w	r1, #32
 8003b08:	f381 8811 	msr	BASEPRI, r1
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	480b      	ldr	r0, [pc, #44]	; (8003b3c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8003b10:	f7fe fe7a 	bl	8002808 <_PreparePacket>
 8003b14:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8003b16:	2280      	movs	r2, #128	; 0x80
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	6938      	ldr	r0, [r7, #16]
 8003b1c:	f7fe fe24 	bl	8002768 <_EncodeStr>
 8003b20:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8003b22:	220e      	movs	r2, #14
 8003b24:	68f9      	ldr	r1, [r7, #12]
 8003b26:	6938      	ldr	r0, [r7, #16]
 8003b28:	f7fe ff5e 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f383 8811 	msr	BASEPRI, r3
}
 8003b32:	bf00      	nop
 8003b34:	3718      	adds	r7, #24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	2407f330 	.word	0x2407f330

08003b40 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8003b40:	b590      	push	{r4, r7, lr}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8003b46:	4b15      	ldr	r3, [pc, #84]	; (8003b9c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d01a      	beq.n	8003b84 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8003b4e:	4b13      	ldr	r3, [pc, #76]	; (8003b9c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d015      	beq.n	8003b84 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8003b58:	4b10      	ldr	r3, [pc, #64]	; (8003b9c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4798      	blx	r3
 8003b60:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8003b64:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8003b66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	f04f 0300 	mov.w	r3, #0
 8003b72:	000a      	movs	r2, r1
 8003b74:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8003b76:	4613      	mov	r3, r2
 8003b78:	461a      	mov	r2, r3
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	200d      	movs	r0, #13
 8003b7e:	f7ff fced 	bl	800355c <SEGGER_SYSVIEW_RecordU32x2>
 8003b82:	e006      	b.n	8003b92 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8003b84:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	200c      	movs	r0, #12
 8003b8c:	f7ff fcaa 	bl	80034e4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd90      	pop	{r4, r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	2407f300 	.word	0x2407f300
 8003ba0:	e0001004 	.word	0xe0001004

08003ba4 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003baa:	f3ef 8311 	mrs	r3, BASEPRI
 8003bae:	f04f 0120 	mov.w	r1, #32
 8003bb2:	f381 8811 	msr	BASEPRI, r1
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	4819      	ldr	r0, [pc, #100]	; (8003c20 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8003bba:	f7fe fe25 	bl	8002808 <_PreparePacket>
 8003bbe:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8003bc4:	4b17      	ldr	r3, [pc, #92]	; (8003c24 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bcc:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	617b      	str	r3, [r7, #20]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	613b      	str	r3, [r7, #16]
 8003bd6:	e00b      	b.n	8003bf0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	b2da      	uxtb	r2, r3
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	1c59      	adds	r1, r3, #1
 8003be0:	6179      	str	r1, [r7, #20]
 8003be2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003be6:	b2d2      	uxtb	r2, r2
 8003be8:	701a      	strb	r2, [r3, #0]
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	09db      	lsrs	r3, r3, #7
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	2b7f      	cmp	r3, #127	; 0x7f
 8003bf4:	d8f0      	bhi.n	8003bd8 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	617a      	str	r2, [r7, #20]
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	b2d2      	uxtb	r2, r2
 8003c00:	701a      	strb	r2, [r3, #0]
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8003c06:	2202      	movs	r2, #2
 8003c08:	6879      	ldr	r1, [r7, #4]
 8003c0a:	68b8      	ldr	r0, [r7, #8]
 8003c0c:	f7fe feec 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f383 8811 	msr	BASEPRI, r3
}
 8003c16:	bf00      	nop
 8003c18:	3718      	adds	r7, #24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	2407f330 	.word	0x2407f330
 8003c24:	e000ed04 	.word	0xe000ed04

08003c28 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003c2e:	f3ef 8311 	mrs	r3, BASEPRI
 8003c32:	f04f 0120 	mov.w	r1, #32
 8003c36:	f381 8811 	msr	BASEPRI, r1
 8003c3a:	607b      	str	r3, [r7, #4]
 8003c3c:	4807      	ldr	r0, [pc, #28]	; (8003c5c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8003c3e:	f7fe fde3 	bl	8002808 <_PreparePacket>
 8003c42:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8003c44:	2203      	movs	r2, #3
 8003c46:	6839      	ldr	r1, [r7, #0]
 8003c48:	6838      	ldr	r0, [r7, #0]
 8003c4a:	f7fe fecd 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f383 8811 	msr	BASEPRI, r3
}
 8003c54:	bf00      	nop
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	2407f330 	.word	0x2407f330

08003c60 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003c66:	f3ef 8311 	mrs	r3, BASEPRI
 8003c6a:	f04f 0120 	mov.w	r1, #32
 8003c6e:	f381 8811 	msr	BASEPRI, r1
 8003c72:	607b      	str	r3, [r7, #4]
 8003c74:	4807      	ldr	r0, [pc, #28]	; (8003c94 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8003c76:	f7fe fdc7 	bl	8002808 <_PreparePacket>
 8003c7a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8003c7c:	2212      	movs	r2, #18
 8003c7e:	6839      	ldr	r1, [r7, #0]
 8003c80:	6838      	ldr	r0, [r7, #0]
 8003c82:	f7fe feb1 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f383 8811 	msr	BASEPRI, r3
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	2407f330 	.word	0x2407f330

08003c98 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003c9e:	f3ef 8311 	mrs	r3, BASEPRI
 8003ca2:	f04f 0120 	mov.w	r1, #32
 8003ca6:	f381 8811 	msr	BASEPRI, r1
 8003caa:	607b      	str	r3, [r7, #4]
 8003cac:	4807      	ldr	r0, [pc, #28]	; (8003ccc <SEGGER_SYSVIEW_OnIdle+0x34>)
 8003cae:	f7fe fdab 	bl	8002808 <_PreparePacket>
 8003cb2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8003cb4:	2211      	movs	r2, #17
 8003cb6:	6839      	ldr	r1, [r7, #0]
 8003cb8:	6838      	ldr	r0, [r7, #0]
 8003cba:	f7fe fe95 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f383 8811 	msr	BASEPRI, r3
}
 8003cc4:	bf00      	nop
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	2407f330 	.word	0x2407f330

08003cd0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b088      	sub	sp, #32
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003cd8:	f3ef 8311 	mrs	r3, BASEPRI
 8003cdc:	f04f 0120 	mov.w	r1, #32
 8003ce0:	f381 8811 	msr	BASEPRI, r1
 8003ce4:	617b      	str	r3, [r7, #20]
 8003ce6:	4819      	ldr	r0, [pc, #100]	; (8003d4c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8003ce8:	f7fe fd8e 	bl	8002808 <_PreparePacket>
 8003cec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8003cf2:	4b17      	ldr	r3, [pc, #92]	; (8003d50 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	61fb      	str	r3, [r7, #28]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	61bb      	str	r3, [r7, #24]
 8003d04:	e00b      	b.n	8003d1e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	1c59      	adds	r1, r3, #1
 8003d0e:	61f9      	str	r1, [r7, #28]
 8003d10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d14:	b2d2      	uxtb	r2, r2
 8003d16:	701a      	strb	r2, [r3, #0]
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	09db      	lsrs	r3, r3, #7
 8003d1c:	61bb      	str	r3, [r7, #24]
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	2b7f      	cmp	r3, #127	; 0x7f
 8003d22:	d8f0      	bhi.n	8003d06 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	1c5a      	adds	r2, r3, #1
 8003d28:	61fa      	str	r2, [r7, #28]
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	701a      	strb	r2, [r3, #0]
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8003d34:	2208      	movs	r2, #8
 8003d36:	68f9      	ldr	r1, [r7, #12]
 8003d38:	6938      	ldr	r0, [r7, #16]
 8003d3a:	f7fe fe55 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f383 8811 	msr	BASEPRI, r3
}
 8003d44:	bf00      	nop
 8003d46:	3720      	adds	r7, #32
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	2407f330 	.word	0x2407f330
 8003d50:	2407f300 	.word	0x2407f300

08003d54 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b088      	sub	sp, #32
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003d5c:	f3ef 8311 	mrs	r3, BASEPRI
 8003d60:	f04f 0120 	mov.w	r1, #32
 8003d64:	f381 8811 	msr	BASEPRI, r1
 8003d68:	617b      	str	r3, [r7, #20]
 8003d6a:	4819      	ldr	r0, [pc, #100]	; (8003dd0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8003d6c:	f7fe fd4c 	bl	8002808 <_PreparePacket>
 8003d70:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8003d76:	4b17      	ldr	r3, [pc, #92]	; (8003dd4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	61fb      	str	r3, [r7, #28]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	61bb      	str	r3, [r7, #24]
 8003d88:	e00b      	b.n	8003da2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	1c59      	adds	r1, r3, #1
 8003d92:	61f9      	str	r1, [r7, #28]
 8003d94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	701a      	strb	r2, [r3, #0]
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	09db      	lsrs	r3, r3, #7
 8003da0:	61bb      	str	r3, [r7, #24]
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	2b7f      	cmp	r3, #127	; 0x7f
 8003da6:	d8f0      	bhi.n	8003d8a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	1c5a      	adds	r2, r3, #1
 8003dac:	61fa      	str	r2, [r7, #28]
 8003dae:	69ba      	ldr	r2, [r7, #24]
 8003db0:	b2d2      	uxtb	r2, r2
 8003db2:	701a      	strb	r2, [r3, #0]
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8003db8:	2204      	movs	r2, #4
 8003dba:	68f9      	ldr	r1, [r7, #12]
 8003dbc:	6938      	ldr	r0, [r7, #16]
 8003dbe:	f7fe fe13 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f383 8811 	msr	BASEPRI, r3
}
 8003dc8:	bf00      	nop
 8003dca:	3720      	adds	r7, #32
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	2407f330 	.word	0x2407f330
 8003dd4:	2407f300 	.word	0x2407f300

08003dd8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b088      	sub	sp, #32
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003de0:	f3ef 8311 	mrs	r3, BASEPRI
 8003de4:	f04f 0120 	mov.w	r1, #32
 8003de8:	f381 8811 	msr	BASEPRI, r1
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	4819      	ldr	r0, [pc, #100]	; (8003e54 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8003df0:	f7fe fd0a 	bl	8002808 <_PreparePacket>
 8003df4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8003dfa:	4b17      	ldr	r3, [pc, #92]	; (8003e58 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	61fb      	str	r3, [r7, #28]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	61bb      	str	r3, [r7, #24]
 8003e0c:	e00b      	b.n	8003e26 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	b2da      	uxtb	r2, r3
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	1c59      	adds	r1, r3, #1
 8003e16:	61f9      	str	r1, [r7, #28]
 8003e18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003e1c:	b2d2      	uxtb	r2, r2
 8003e1e:	701a      	strb	r2, [r3, #0]
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	09db      	lsrs	r3, r3, #7
 8003e24:	61bb      	str	r3, [r7, #24]
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	2b7f      	cmp	r3, #127	; 0x7f
 8003e2a:	d8f0      	bhi.n	8003e0e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	1c5a      	adds	r2, r3, #1
 8003e30:	61fa      	str	r2, [r7, #28]
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	b2d2      	uxtb	r2, r2
 8003e36:	701a      	strb	r2, [r3, #0]
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8003e3c:	2206      	movs	r2, #6
 8003e3e:	68f9      	ldr	r1, [r7, #12]
 8003e40:	6938      	ldr	r0, [r7, #16]
 8003e42:	f7fe fdd1 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f383 8811 	msr	BASEPRI, r3
}
 8003e4c:	bf00      	nop
 8003e4e:	3720      	adds	r7, #32
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	2407f330 	.word	0x2407f330
 8003e58:	2407f300 	.word	0x2407f300

08003e5c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	; 0x28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003e66:	f3ef 8311 	mrs	r3, BASEPRI
 8003e6a:	f04f 0120 	mov.w	r1, #32
 8003e6e:	f381 8811 	msr	BASEPRI, r1
 8003e72:	617b      	str	r3, [r7, #20]
 8003e74:	4827      	ldr	r0, [pc, #156]	; (8003f14 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8003e76:	f7fe fcc7 	bl	8002808 <_PreparePacket>
 8003e7a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8003e80:	4b25      	ldr	r3, [pc, #148]	; (8003f18 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	623b      	str	r3, [r7, #32]
 8003e92:	e00b      	b.n	8003eac <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8003e94:	6a3b      	ldr	r3, [r7, #32]
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	1c59      	adds	r1, r3, #1
 8003e9c:	6279      	str	r1, [r7, #36]	; 0x24
 8003e9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	701a      	strb	r2, [r3, #0]
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	09db      	lsrs	r3, r3, #7
 8003eaa:	623b      	str	r3, [r7, #32]
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	2b7f      	cmp	r3, #127	; 0x7f
 8003eb0:	d8f0      	bhi.n	8003e94 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	627a      	str	r2, [r7, #36]	; 0x24
 8003eb8:	6a3a      	ldr	r2, [r7, #32]
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	701a      	strb	r2, [r3, #0]
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	61fb      	str	r3, [r7, #28]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	61bb      	str	r3, [r7, #24]
 8003eca:	e00b      	b.n	8003ee4 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	1c59      	adds	r1, r3, #1
 8003ed4:	61f9      	str	r1, [r7, #28]
 8003ed6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	701a      	strb	r2, [r3, #0]
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	09db      	lsrs	r3, r3, #7
 8003ee2:	61bb      	str	r3, [r7, #24]
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8003ee8:	d8f0      	bhi.n	8003ecc <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	61fa      	str	r2, [r7, #28]
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	701a      	strb	r2, [r3, #0]
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8003efa:	2207      	movs	r2, #7
 8003efc:	68f9      	ldr	r1, [r7, #12]
 8003efe:	6938      	ldr	r0, [r7, #16]
 8003f00:	f7fe fd72 	bl	80029e8 <_SendPacket>
  RECORD_END();
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f383 8811 	msr	BASEPRI, r3
}
 8003f0a:	bf00      	nop
 8003f0c:	3728      	adds	r7, #40	; 0x28
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	2407f330 	.word	0x2407f330
 8003f18:	2407f300 	.word	0x2407f300

08003f1c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08c      	sub	sp, #48	; 0x30
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8003f26:	4b3b      	ldr	r3, [pc, #236]	; (8004014 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d06d      	beq.n	800400a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8003f2e:	4b39      	ldr	r3, [pc, #228]	; (8004014 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8003f34:	2300      	movs	r3, #0
 8003f36:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f38:	e008      	b.n	8003f4c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8003f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8003f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d007      	beq.n	8003f56 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8003f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f48:	3301      	adds	r3, #1
 8003f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f4c:	79fb      	ldrb	r3, [r7, #7]
 8003f4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d3f2      	bcc.n	8003f3a <SEGGER_SYSVIEW_SendModule+0x1e>
 8003f54:	e000      	b.n	8003f58 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8003f56:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8003f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d055      	beq.n	800400a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8003f5e:	f3ef 8311 	mrs	r3, BASEPRI
 8003f62:	f04f 0120 	mov.w	r1, #32
 8003f66:	f381 8811 	msr	BASEPRI, r1
 8003f6a:	617b      	str	r3, [r7, #20]
 8003f6c:	482a      	ldr	r0, [pc, #168]	; (8004018 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8003f6e:	f7fe fc4b 	bl	8002808 <_PreparePacket>
 8003f72:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	623b      	str	r3, [r7, #32]
 8003f80:	e00b      	b.n	8003f9a <SEGGER_SYSVIEW_SendModule+0x7e>
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f88:	1c59      	adds	r1, r3, #1
 8003f8a:	6279      	str	r1, [r7, #36]	; 0x24
 8003f8c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003f90:	b2d2      	uxtb	r2, r2
 8003f92:	701a      	strb	r2, [r3, #0]
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	09db      	lsrs	r3, r3, #7
 8003f98:	623b      	str	r3, [r7, #32]
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	2b7f      	cmp	r3, #127	; 0x7f
 8003f9e:	d8f0      	bhi.n	8003f82 <SEGGER_SYSVIEW_SendModule+0x66>
 8003fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	627a      	str	r2, [r7, #36]	; 0x24
 8003fa6:	6a3a      	ldr	r2, [r7, #32]
 8003fa8:	b2d2      	uxtb	r2, r2
 8003faa:	701a      	strb	r2, [r3, #0]
 8003fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fae:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	61fb      	str	r3, [r7, #28]
 8003fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	61bb      	str	r3, [r7, #24]
 8003fba:	e00b      	b.n	8003fd4 <SEGGER_SYSVIEW_SendModule+0xb8>
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	1c59      	adds	r1, r3, #1
 8003fc4:	61f9      	str	r1, [r7, #28]
 8003fc6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003fca:	b2d2      	uxtb	r2, r2
 8003fcc:	701a      	strb	r2, [r3, #0]
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	09db      	lsrs	r3, r3, #7
 8003fd2:	61bb      	str	r3, [r7, #24]
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	2b7f      	cmp	r3, #127	; 0x7f
 8003fd8:	d8f0      	bhi.n	8003fbc <SEGGER_SYSVIEW_SendModule+0xa0>
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	61fa      	str	r2, [r7, #28]
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8003fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2280      	movs	r2, #128	; 0x80
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f7fe fbb8 	bl	8002768 <_EncodeStr>
 8003ff8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8003ffa:	2216      	movs	r2, #22
 8003ffc:	68f9      	ldr	r1, [r7, #12]
 8003ffe:	6938      	ldr	r0, [r7, #16]
 8004000:	f7fe fcf2 	bl	80029e8 <_SendPacket>
      RECORD_END();
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800400a:	bf00      	nop
 800400c:	3730      	adds	r7, #48	; 0x30
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	2407f328 	.word	0x2407f328
 8004018:	2407f330 	.word	0x2407f330

0800401c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8004022:	4b0c      	ldr	r3, [pc, #48]	; (8004054 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00f      	beq.n	800404a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800402a:	4b0a      	ldr	r3, [pc, #40]	; (8004054 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d002      	beq.n	800403e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f2      	bne.n	8004030 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	2407f328 	.word	0x2407f328

08004058 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800405e:	f3ef 8311 	mrs	r3, BASEPRI
 8004062:	f04f 0120 	mov.w	r1, #32
 8004066:	f381 8811 	msr	BASEPRI, r1
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	4817      	ldr	r0, [pc, #92]	; (80040cc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800406e:	f7fe fbcb 	bl	8002808 <_PreparePacket>
 8004072:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	617b      	str	r3, [r7, #20]
 800407c:	4b14      	ldr	r3, [pc, #80]	; (80040d0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	613b      	str	r3, [r7, #16]
 8004082:	e00b      	b.n	800409c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	b2da      	uxtb	r2, r3
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	1c59      	adds	r1, r3, #1
 800408c:	6179      	str	r1, [r7, #20]
 800408e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	701a      	strb	r2, [r3, #0]
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	09db      	lsrs	r3, r3, #7
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	2b7f      	cmp	r3, #127	; 0x7f
 80040a0:	d8f0      	bhi.n	8004084 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	1c5a      	adds	r2, r3, #1
 80040a6:	617a      	str	r2, [r7, #20]
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	b2d2      	uxtb	r2, r2
 80040ac:	701a      	strb	r2, [r3, #0]
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80040b2:	221b      	movs	r2, #27
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	68b8      	ldr	r0, [r7, #8]
 80040b8:	f7fe fc96 	bl	80029e8 <_SendPacket>
  RECORD_END();
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f383 8811 	msr	BASEPRI, r3
}
 80040c2:	bf00      	nop
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	2407f330 	.word	0x2407f330
 80040d0:	2407f32c 	.word	0x2407f32c

080040d4 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 80040d4:	b40f      	push	{r0, r1, r2, r3}
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b082      	sub	sp, #8
 80040da:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 80040dc:	f107 0314 	add.w	r3, r7, #20
 80040e0:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80040e2:	1d3b      	adds	r3, r7, #4
 80040e4:	461a      	mov	r2, r3
 80040e6:	2100      	movs	r1, #0
 80040e8:	6938      	ldr	r0, [r7, #16]
 80040ea:	f7fe ff8f 	bl	800300c <_VPrintTarget>
  va_end(ParamList);
}
 80040ee:	bf00      	nop
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040f8:	b004      	add	sp, #16
 80040fa:	4770      	bx	lr

080040fc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08a      	sub	sp, #40	; 0x28
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004104:	f3ef 8311 	mrs	r3, BASEPRI
 8004108:	f04f 0120 	mov.w	r1, #32
 800410c:	f381 8811 	msr	BASEPRI, r1
 8004110:	617b      	str	r3, [r7, #20]
 8004112:	4827      	ldr	r0, [pc, #156]	; (80041b0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8004114:	f7fe fb78 	bl	8002808 <_PreparePacket>
 8004118:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800411a:	2280      	movs	r2, #128	; 0x80
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	6938      	ldr	r0, [r7, #16]
 8004120:	f7fe fb22 	bl	8002768 <_EncodeStr>
 8004124:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
 800412a:	2301      	movs	r3, #1
 800412c:	623b      	str	r3, [r7, #32]
 800412e:	e00b      	b.n	8004148 <SEGGER_SYSVIEW_Warn+0x4c>
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	b2da      	uxtb	r2, r3
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	1c59      	adds	r1, r3, #1
 8004138:	6279      	str	r1, [r7, #36]	; 0x24
 800413a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800413e:	b2d2      	uxtb	r2, r2
 8004140:	701a      	strb	r2, [r3, #0]
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	09db      	lsrs	r3, r3, #7
 8004146:	623b      	str	r3, [r7, #32]
 8004148:	6a3b      	ldr	r3, [r7, #32]
 800414a:	2b7f      	cmp	r3, #127	; 0x7f
 800414c:	d8f0      	bhi.n	8004130 <SEGGER_SYSVIEW_Warn+0x34>
 800414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	627a      	str	r2, [r7, #36]	; 0x24
 8004154:	6a3a      	ldr	r2, [r7, #32]
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	701a      	strb	r2, [r3, #0]
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	61fb      	str	r3, [r7, #28]
 8004162:	2300      	movs	r3, #0
 8004164:	61bb      	str	r3, [r7, #24]
 8004166:	e00b      	b.n	8004180 <SEGGER_SYSVIEW_Warn+0x84>
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	b2da      	uxtb	r2, r3
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	1c59      	adds	r1, r3, #1
 8004170:	61f9      	str	r1, [r7, #28]
 8004172:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004176:	b2d2      	uxtb	r2, r2
 8004178:	701a      	strb	r2, [r3, #0]
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	09db      	lsrs	r3, r3, #7
 800417e:	61bb      	str	r3, [r7, #24]
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	2b7f      	cmp	r3, #127	; 0x7f
 8004184:	d8f0      	bhi.n	8004168 <SEGGER_SYSVIEW_Warn+0x6c>
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	1c5a      	adds	r2, r3, #1
 800418a:	61fa      	str	r2, [r7, #28]
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004196:	221a      	movs	r2, #26
 8004198:	68f9      	ldr	r1, [r7, #12]
 800419a:	6938      	ldr	r0, [r7, #16]
 800419c:	f7fe fc24 	bl	80029e8 <_SendPacket>
  RECORD_END();
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f383 8811 	msr	BASEPRI, r3
}
 80041a6:	bf00      	nop
 80041a8:	3728      	adds	r7, #40	; 0x28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	2407f330 	.word	0x2407f330

080041b4 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80041b8:	4b13      	ldr	r3, [pc, #76]	; (8004208 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80041ba:	7e1b      	ldrb	r3, [r3, #24]
 80041bc:	4619      	mov	r1, r3
 80041be:	4a13      	ldr	r2, [pc, #76]	; (800420c <SEGGER_SYSVIEW_IsStarted+0x58>)
 80041c0:	460b      	mov	r3, r1
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	440b      	add	r3, r1
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	4413      	add	r3, r2
 80041ca:	336c      	adds	r3, #108	; 0x6c
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	4b0e      	ldr	r3, [pc, #56]	; (8004208 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80041d0:	7e1b      	ldrb	r3, [r3, #24]
 80041d2:	4618      	mov	r0, r3
 80041d4:	490d      	ldr	r1, [pc, #52]	; (800420c <SEGGER_SYSVIEW_IsStarted+0x58>)
 80041d6:	4603      	mov	r3, r0
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	4403      	add	r3, r0
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	440b      	add	r3, r1
 80041e0:	3370      	adds	r3, #112	; 0x70
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d00b      	beq.n	8004200 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80041e8:	4b07      	ldr	r3, [pc, #28]	; (8004208 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80041ea:	789b      	ldrb	r3, [r3, #2]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d107      	bne.n	8004200 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80041f0:	4b05      	ldr	r3, [pc, #20]	; (8004208 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80041f2:	2201      	movs	r2, #1
 80041f4:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80041f6:	f7fe fb13 	bl	8002820 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80041fa:	4b03      	ldr	r3, [pc, #12]	; (8004208 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8004200:	4b01      	ldr	r3, [pc, #4]	; (8004208 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8004202:	781b      	ldrb	r3, [r3, #0]
}
 8004204:	4618      	mov	r0, r3
 8004206:	bd80      	pop	{r7, pc}
 8004208:	2407f300 	.word	0x2407f300
 800420c:	24007240 	.word	0x24007240

08004210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004210:	b590      	push	{r4, r7, lr}
 8004212:	b08b      	sub	sp, #44	; 0x2c
 8004214:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004216:	f000 fda9 	bl	8004d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800421a:	f000 f8ad 	bl	8004378 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800421e:	f000 f9f9 	bl	8004614 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8004222:	f000 f925 	bl	8004470 <MX_FDCAN2_Init>
  MX_USART2_UART_Init();
 8004226:	f000 f987 	bl	8004538 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 800422a:	f000 f9d1 	bl	80045d0 <MX_USB_OTG_FS_HCD_Init>
  /* USER CODE BEGIN 2 */
	user_data = "Start of program\r\n";
 800422e:	4b44      	ldr	r3, [pc, #272]	; (8004340 <main+0x130>)
 8004230:	4a44      	ldr	r2, [pc, #272]	; (8004344 <main+0x134>)
 8004232:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
 8004234:	4b42      	ldr	r3, [pc, #264]	; (8004340 <main+0x130>)
 8004236:	681c      	ldr	r4, [r3, #0]
 8004238:	4b41      	ldr	r3, [pc, #260]	; (8004340 <main+0x130>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f7fc f899 	bl	8000374 <strlen>
 8004242:	4603      	mov	r3, r0
 8004244:	b29a      	uxth	r2, r3
 8004246:	f04f 33ff 	mov.w	r3, #4294967295
 800424a:	4621      	mov	r1, r4
 800424c:	483e      	ldr	r0, [pc, #248]	; (8004348 <main+0x138>)
 800424e:	f004 fe67 	bl	8008f20 <HAL_UART_Transmit>

	// Enable CCYCCNT Counter
	DWT->CTRL |= (1 << 0);
 8004252:	4b3e      	ldr	r3, [pc, #248]	; (800434c <main+0x13c>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a3d      	ldr	r2, [pc, #244]	; (800434c <main+0x13c>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6013      	str	r3, [r2, #0]

	// Used for SEGGER UART
	SEGGER_UART_init(115200);
 800425e:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8004262:	f7fd fe25 	bl	8001eb0 <SEGGER_UART_init>

	//Starting SEGGER SYSVIEW
	  SEGGER_SYSVIEW_Conf();
 8004266:	f7fd fc4d 	bl	8001b04 <SEGGER_SYSVIEW_Conf>
	  SEGGER_SYSVIEW_Start();
 800426a:	f7ff f9d1 	bl	8003610 <SEGGER_SYSVIEW_Start>

	  TaskStatus = xTaskCreate(Task_GreenLED_Handler, "GreenLED", 100, "Green LED TASK", 1, &Task_GreenLED_Handle);
 800426e:	f107 030c 	add.w	r3, r7, #12
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	2301      	movs	r3, #1
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	4b35      	ldr	r3, [pc, #212]	; (8004350 <main+0x140>)
 800427a:	2264      	movs	r2, #100	; 0x64
 800427c:	4935      	ldr	r1, [pc, #212]	; (8004354 <main+0x144>)
 800427e:	4836      	ldr	r0, [pc, #216]	; (8004358 <main+0x148>)
 8004280:	f7fc fab6 	bl	80007f0 <xTaskCreate>
 8004284:	61f8      	str	r0, [r7, #28]
	  configASSERT(TaskStatus == pdPASS);
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d00c      	beq.n	80042a6 <main+0x96>
        __asm volatile
 800428c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004290:	b672      	cpsid	i
 8004292:	f383 8811 	msr	BASEPRI, r3
 8004296:	f3bf 8f6f 	isb	sy
 800429a:	f3bf 8f4f 	dsb	sy
 800429e:	b662      	cpsie	i
 80042a0:	61bb      	str	r3, [r7, #24]
    }
 80042a2:	bf00      	nop
 80042a4:	e7fe      	b.n	80042a4 <main+0x94>

	  TaskStatus = xTaskCreate(Task_RedLED_Handler, "RedLED", 100, "Red LED TASK", 1, &Task_RedLED_Handle);
 80042a6:	f107 0308 	add.w	r3, r7, #8
 80042aa:	9301      	str	r3, [sp, #4]
 80042ac:	2301      	movs	r3, #1
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	4b2a      	ldr	r3, [pc, #168]	; (800435c <main+0x14c>)
 80042b2:	2264      	movs	r2, #100	; 0x64
 80042b4:	492a      	ldr	r1, [pc, #168]	; (8004360 <main+0x150>)
 80042b6:	482b      	ldr	r0, [pc, #172]	; (8004364 <main+0x154>)
 80042b8:	f7fc fa9a 	bl	80007f0 <xTaskCreate>
 80042bc:	61f8      	str	r0, [r7, #28]
	  configASSERT(TaskStatus == pdPASS);
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d00c      	beq.n	80042de <main+0xce>
        __asm volatile
 80042c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c8:	b672      	cpsid	i
 80042ca:	f383 8811 	msr	BASEPRI, r3
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	f3bf 8f4f 	dsb	sy
 80042d6:	b662      	cpsie	i
 80042d8:	617b      	str	r3, [r7, #20]
    }
 80042da:	bf00      	nop
 80042dc:	e7fe      	b.n	80042dc <main+0xcc>

	  TaskStatus = xTaskCreate(Task_BlueLED_Handler, "BlueLED", 100, "Blue LED TASK", 1, &Task_BlueLED_Handle);
 80042de:	1d3b      	adds	r3, r7, #4
 80042e0:	9301      	str	r3, [sp, #4]
 80042e2:	2301      	movs	r3, #1
 80042e4:	9300      	str	r3, [sp, #0]
 80042e6:	4b20      	ldr	r3, [pc, #128]	; (8004368 <main+0x158>)
 80042e8:	2264      	movs	r2, #100	; 0x64
 80042ea:	4920      	ldr	r1, [pc, #128]	; (800436c <main+0x15c>)
 80042ec:	4820      	ldr	r0, [pc, #128]	; (8004370 <main+0x160>)
 80042ee:	f7fc fa7f 	bl	80007f0 <xTaskCreate>
 80042f2:	61f8      	str	r0, [r7, #28]
	  configASSERT(TaskStatus == pdPASS);
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d00c      	beq.n	8004314 <main+0x104>
        __asm volatile
 80042fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fe:	b672      	cpsid	i
 8004300:	f383 8811 	msr	BASEPRI, r3
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	f3bf 8f4f 	dsb	sy
 800430c:	b662      	cpsie	i
 800430e:	613b      	str	r3, [r7, #16]
    }
 8004310:	bf00      	nop
 8004312:	e7fe      	b.n	8004312 <main+0x102>


	  // Start FreeRTOS scheduler
	  vTaskStartScheduler();
 8004314:	f7fc fc4c 	bl	8000bb0 <vTaskStartScheduler>

		user_data = "Scheduler called \r\n";
 8004318:	4b09      	ldr	r3, [pc, #36]	; (8004340 <main+0x130>)
 800431a:	4a16      	ldr	r2, [pc, #88]	; (8004374 <main+0x164>)
 800431c:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
 800431e:	4b08      	ldr	r3, [pc, #32]	; (8004340 <main+0x130>)
 8004320:	681c      	ldr	r4, [r3, #0]
 8004322:	4b07      	ldr	r3, [pc, #28]	; (8004340 <main+0x130>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f7fc f824 	bl	8000374 <strlen>
 800432c:	4603      	mov	r3, r0
 800432e:	b29a      	uxth	r2, r3
 8004330:	f04f 33ff 	mov.w	r3, #4294967295
 8004334:	4621      	mov	r1, r4
 8004336:	4804      	ldr	r0, [pc, #16]	; (8004348 <main+0x138>)
 8004338:	f004 fdf2 	bl	8008f20 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800433c:	e7fe      	b.n	800433c <main+0x12c>
 800433e:	bf00      	nop
 8004340:	24000010 	.word	0x24000010
 8004344:	0800a59c 	.word	0x0800a59c
 8004348:	2407f4b4 	.word	0x2407f4b4
 800434c:	e0001000 	.word	0xe0001000
 8004350:	0800a5b0 	.word	0x0800a5b0
 8004354:	0800a5c0 	.word	0x0800a5c0
 8004358:	080046d9 	.word	0x080046d9
 800435c:	0800a5cc 	.word	0x0800a5cc
 8004360:	0800a5dc 	.word	0x0800a5dc
 8004364:	08004739 	.word	0x08004739
 8004368:	0800a5e4 	.word	0x0800a5e4
 800436c:	0800a5f4 	.word	0x0800a5f4
 8004370:	08004799 	.word	0x08004799
 8004374:	0800a5fc 	.word	0x0800a5fc

08004378 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b09c      	sub	sp, #112	; 0x70
 800437c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800437e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004382:	224c      	movs	r2, #76	; 0x4c
 8004384:	2100      	movs	r1, #0
 8004386:	4618      	mov	r0, r3
 8004388:	f006 f892 	bl	800a4b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800438c:	1d3b      	adds	r3, r7, #4
 800438e:	2220      	movs	r2, #32
 8004390:	2100      	movs	r1, #0
 8004392:	4618      	mov	r0, r3
 8004394:	f006 f88c 	bl	800a4b0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004398:	2002      	movs	r0, #2
 800439a:	f001 ff11 	bl	80061c0 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800439e:	2300      	movs	r3, #0
 80043a0:	603b      	str	r3, [r7, #0]
 80043a2:	4b31      	ldr	r3, [pc, #196]	; (8004468 <SystemClock_Config+0xf0>)
 80043a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a6:	4a30      	ldr	r2, [pc, #192]	; (8004468 <SystemClock_Config+0xf0>)
 80043a8:	f023 0301 	bic.w	r3, r3, #1
 80043ac:	62d3      	str	r3, [r2, #44]	; 0x2c
 80043ae:	4b2e      	ldr	r3, [pc, #184]	; (8004468 <SystemClock_Config+0xf0>)
 80043b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	603b      	str	r3, [r7, #0]
 80043b8:	4b2c      	ldr	r3, [pc, #176]	; (800446c <SystemClock_Config+0xf4>)
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80043c0:	4a2a      	ldr	r2, [pc, #168]	; (800446c <SystemClock_Config+0xf4>)
 80043c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043c6:	6193      	str	r3, [r2, #24]
 80043c8:	4b28      	ldr	r3, [pc, #160]	; (800446c <SystemClock_Config+0xf4>)
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80043d0:	603b      	str	r3, [r7, #0]
 80043d2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80043d4:	bf00      	nop
 80043d6:	4b25      	ldr	r3, [pc, #148]	; (800446c <SystemClock_Config+0xf4>)
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80043de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e2:	d1f8      	bne.n	80043d6 <SystemClock_Config+0x5e>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80043e4:	2301      	movs	r3, #1
 80043e6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80043e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043ee:	2302      	movs	r3, #2
 80043f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80043f2:	2302      	movs	r3, #2
 80043f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80043f6:	2301      	movs	r3, #1
 80043f8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 18;
 80043fa:	2312      	movs	r3, #18
 80043fc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80043fe:	2302      	movs	r3, #2
 8004400:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8004402:	2303      	movs	r3, #3
 8004404:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004406:	2302      	movs	r3, #2
 8004408:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800440a:	230c      	movs	r3, #12
 800440c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800440e:	2302      	movs	r3, #2
 8004410:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 8004412:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004416:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004418:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800441c:	4618      	mov	r0, r3
 800441e:	f001 ff19 	bl	8006254 <HAL_RCC_OscConfig>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004428:	f000 f9f8 	bl	800481c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800442c:	233f      	movs	r3, #63	; 0x3f
 800442e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8004430:	2302      	movs	r3, #2
 8004432:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004434:	2300      	movs	r3, #0
 8004436:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8004438:	2300      	movs	r3, #0
 800443a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800443c:	2300      	movs	r3, #0
 800443e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004440:	2340      	movs	r3, #64	; 0x40
 8004442:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8004444:	2300      	movs	r3, #0
 8004446:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8004448:	2300      	movs	r3, #0
 800444a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800444c:	1d3b      	adds	r3, r7, #4
 800444e:	2100      	movs	r1, #0
 8004450:	4618      	mov	r0, r3
 8004452:	f002 fb0d 	bl	8006a70 <HAL_RCC_ClockConfig>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800445c:	f000 f9de 	bl	800481c <Error_Handler>
  }
}
 8004460:	bf00      	nop
 8004462:	3770      	adds	r7, #112	; 0x70
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	58000400 	.word	0x58000400
 800446c:	58024800 	.word	0x58024800

08004470 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8004474:	4b2e      	ldr	r3, [pc, #184]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004476:	4a2f      	ldr	r2, [pc, #188]	; (8004534 <MX_FDCAN2_Init+0xc4>)
 8004478:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800447a:	4b2d      	ldr	r3, [pc, #180]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 800447c:	2200      	movs	r2, #0
 800447e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8004480:	4b2b      	ldr	r3, [pc, #172]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004482:	2200      	movs	r2, #0
 8004484:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8004486:	4b2a      	ldr	r3, [pc, #168]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004488:	2200      	movs	r2, #0
 800448a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800448c:	4b28      	ldr	r3, [pc, #160]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 800448e:	2200      	movs	r2, #0
 8004490:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8004492:	4b27      	ldr	r3, [pc, #156]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004494:	2200      	movs	r2, #0
 8004496:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8004498:	4b25      	ldr	r3, [pc, #148]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 800449a:	2201      	movs	r2, #1
 800449c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800449e:	4b24      	ldr	r3, [pc, #144]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044a0:	2201      	movs	r2, #1
 80044a2:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 80044a4:	4b22      	ldr	r3, [pc, #136]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044a6:	2202      	movs	r2, #2
 80044a8:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80044aa:	4b21      	ldr	r3, [pc, #132]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044ac:	2202      	movs	r2, #2
 80044ae:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80044b0:	4b1f      	ldr	r3, [pc, #124]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044b2:	2201      	movs	r2, #1
 80044b4:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80044b6:	4b1e      	ldr	r3, [pc, #120]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044b8:	2201      	movs	r2, #1
 80044ba:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80044bc:	4b1c      	ldr	r3, [pc, #112]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044be:	2201      	movs	r2, #1
 80044c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80044c2:	4b1b      	ldr	r3, [pc, #108]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044c4:	2201      	movs	r2, #1
 80044c6:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 80044c8:	4b19      	ldr	r3, [pc, #100]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 80044ce:	4b18      	ldr	r3, [pc, #96]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80044d4:	4b16      	ldr	r3, [pc, #88]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80044da:	4b15      	ldr	r3, [pc, #84]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044dc:	2200      	movs	r2, #0
 80044de:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80044e0:	4b13      	ldr	r3, [pc, #76]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044e2:	2204      	movs	r2, #4
 80044e4:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80044e6:	4b12      	ldr	r3, [pc, #72]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80044ec:	4b10      	ldr	r3, [pc, #64]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044ee:	2204      	movs	r2, #4
 80044f0:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80044f2:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80044f8:	4b0d      	ldr	r3, [pc, #52]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 80044fa:	2204      	movs	r2, #4
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80044fe:	4b0c      	ldr	r3, [pc, #48]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004500:	2200      	movs	r2, #0
 8004502:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8004504:	4b0a      	ldr	r3, [pc, #40]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004506:	2200      	movs	r2, #0
 8004508:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 800450a:	4b09      	ldr	r3, [pc, #36]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 800450c:	2200      	movs	r2, #0
 800450e:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8004510:	4b07      	ldr	r3, [pc, #28]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004512:	2200      	movs	r2, #0
 8004514:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8004516:	4b06      	ldr	r3, [pc, #24]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 8004518:	2204      	movs	r2, #4
 800451a:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800451c:	4804      	ldr	r0, [pc, #16]	; (8004530 <MX_FDCAN2_Init+0xc0>)
 800451e:	f000 fd91 	bl	8005044 <HAL_FDCAN_Init>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d001      	beq.n	800452c <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8004528:	f000 f978 	bl	800481c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800452c:	bf00      	nop
 800452e:	bd80      	pop	{r7, pc}
 8004530:	2407f414 	.word	0x2407f414
 8004534:	4000a400 	.word	0x4000a400

08004538 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800453c:	4b22      	ldr	r3, [pc, #136]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 800453e:	4a23      	ldr	r2, [pc, #140]	; (80045cc <MX_USART2_UART_Init+0x94>)
 8004540:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004542:	4b21      	ldr	r3, [pc, #132]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004544:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004548:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800454a:	4b1f      	ldr	r3, [pc, #124]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 800454c:	2200      	movs	r2, #0
 800454e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004550:	4b1d      	ldr	r3, [pc, #116]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004552:	2200      	movs	r2, #0
 8004554:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004556:	4b1c      	ldr	r3, [pc, #112]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004558:	2200      	movs	r2, #0
 800455a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800455c:	4b1a      	ldr	r3, [pc, #104]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 800455e:	220c      	movs	r2, #12
 8004560:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004562:	4b19      	ldr	r3, [pc, #100]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004564:	2200      	movs	r2, #0
 8004566:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004568:	4b17      	ldr	r3, [pc, #92]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 800456a:	2200      	movs	r2, #0
 800456c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800456e:	4b16      	ldr	r3, [pc, #88]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004570:	2200      	movs	r2, #0
 8004572:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004574:	4b14      	ldr	r3, [pc, #80]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004576:	2200      	movs	r2, #0
 8004578:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800457a:	4b13      	ldr	r3, [pc, #76]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 800457c:	2200      	movs	r2, #0
 800457e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004580:	4811      	ldr	r0, [pc, #68]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004582:	f004 fc7d 	bl	8008e80 <HAL_UART_Init>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800458c:	f000 f946 	bl	800481c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004590:	2100      	movs	r1, #0
 8004592:	480d      	ldr	r0, [pc, #52]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 8004594:	f005 fc6a 	bl	8009e6c <HAL_UARTEx_SetTxFifoThreshold>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800459e:	f000 f93d 	bl	800481c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045a2:	2100      	movs	r1, #0
 80045a4:	4808      	ldr	r0, [pc, #32]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 80045a6:	f005 fc9f 	bl	8009ee8 <HAL_UARTEx_SetRxFifoThreshold>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80045b0:	f000 f934 	bl	800481c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80045b4:	4804      	ldr	r0, [pc, #16]	; (80045c8 <MX_USART2_UART_Init+0x90>)
 80045b6:	f005 fc20 	bl	8009dfa <HAL_UARTEx_DisableFifoMode>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80045c0:	f000 f92c 	bl	800481c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80045c4:	bf00      	nop
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	2407f4b4 	.word	0x2407f4b4
 80045cc:	40004400 	.word	0x40004400

080045d0 <MX_USB_OTG_FS_HCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_HCD_Init(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80045d4:	4b0d      	ldr	r3, [pc, #52]	; (800460c <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80045d6:	4a0e      	ldr	r2, [pc, #56]	; (8004610 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80045d8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 16;
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80045dc:	2210      	movs	r2, #16
 80045de:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80045e0:	4b0a      	ldr	r3, [pc, #40]	; (800460c <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80045e2:	2201      	movs	r2, #1
 80045e4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80045e6:	4b09      	ldr	r3, [pc, #36]	; (800460c <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80045ec:	4b07      	ldr	r3, [pc, #28]	; (800460c <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80045ee:	2202      	movs	r2, #2
 80045f0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80045f2:	4b06      	ldr	r3, [pc, #24]	; (800460c <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80045f8:	4804      	ldr	r0, [pc, #16]	; (800460c <MX_USB_OTG_FS_HCD_Init+0x3c>)
 80045fa:	f001 fd7e 	bl	80060fa <HAL_HCD_Init>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <MX_USB_OTG_FS_HCD_Init+0x38>
  {
    Error_Handler();
 8004604:	f000 f90a 	bl	800481c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8004608:	bf00      	nop
 800460a:	bd80      	pop	{r7, pc}
 800460c:	2407f544 	.word	0x2407f544
 8004610:	40080000 	.word	0x40080000

08004614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	; 0x28
 8004618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461a:	f107 0314 	add.w	r3, r7, #20
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	605a      	str	r2, [r3, #4]
 8004624:	609a      	str	r2, [r3, #8]
 8004626:	60da      	str	r2, [r3, #12]
 8004628:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800462a:	4b29      	ldr	r3, [pc, #164]	; (80046d0 <MX_GPIO_Init+0xbc>)
 800462c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004630:	4a27      	ldr	r2, [pc, #156]	; (80046d0 <MX_GPIO_Init+0xbc>)
 8004632:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004636:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800463a:	4b25      	ldr	r3, [pc, #148]	; (80046d0 <MX_GPIO_Init+0xbc>)
 800463c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004644:	613b      	str	r3, [r7, #16]
 8004646:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004648:	4b21      	ldr	r3, [pc, #132]	; (80046d0 <MX_GPIO_Init+0xbc>)
 800464a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800464e:	4a20      	ldr	r2, [pc, #128]	; (80046d0 <MX_GPIO_Init+0xbc>)
 8004650:	f043 0304 	orr.w	r3, r3, #4
 8004654:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004658:	4b1d      	ldr	r3, [pc, #116]	; (80046d0 <MX_GPIO_Init+0xbc>)
 800465a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800465e:	f003 0304 	and.w	r3, r3, #4
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004666:	4b1a      	ldr	r3, [pc, #104]	; (80046d0 <MX_GPIO_Init+0xbc>)
 8004668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800466c:	4a18      	ldr	r2, [pc, #96]	; (80046d0 <MX_GPIO_Init+0xbc>)
 800466e:	f043 0301 	orr.w	r3, r3, #1
 8004672:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004676:	4b16      	ldr	r3, [pc, #88]	; (80046d0 <MX_GPIO_Init+0xbc>)
 8004678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	60bb      	str	r3, [r7, #8]
 8004682:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004684:	4b12      	ldr	r3, [pc, #72]	; (80046d0 <MX_GPIO_Init+0xbc>)
 8004686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800468a:	4a11      	ldr	r2, [pc, #68]	; (80046d0 <MX_GPIO_Init+0xbc>)
 800468c:	f043 0302 	orr.w	r3, r3, #2
 8004690:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004694:	4b0e      	ldr	r3, [pc, #56]	; (80046d0 <MX_GPIO_Init+0xbc>)
 8004696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	607b      	str	r3, [r7, #4]
 80046a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_SET);
 80046a2:	2201      	movs	r2, #1
 80046a4:	2107      	movs	r1, #7
 80046a6:	480b      	ldr	r0, [pc, #44]	; (80046d4 <MX_GPIO_Init+0xc0>)
 80046a8:	f001 fcf4 	bl	8006094 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80046ac:	2307      	movs	r3, #7
 80046ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046b0:	2301      	movs	r3, #1
 80046b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046b8:	2300      	movs	r3, #0
 80046ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046bc:	f107 0314 	add.w	r3, r7, #20
 80046c0:	4619      	mov	r1, r3
 80046c2:	4804      	ldr	r0, [pc, #16]	; (80046d4 <MX_GPIO_Init+0xc0>)
 80046c4:	f001 fb36 	bl	8005d34 <HAL_GPIO_Init>

}
 80046c8:	bf00      	nop
 80046ca:	3728      	adds	r7, #40	; 0x28
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	58024400 	.word	0x58024400
 80046d4:	58020800 	.word	0x58020800

080046d8 <Task_GreenLED_Handler>:

/* USER CODE BEGIN 4 */
static void Task_GreenLED_Handler(void* parameters)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
	TickType_t LastWakeUpTime = xTaskGetTickCount();
 80046e0:	f7fc fb68 	bl	8000db4 <xTaskGetTickCount>
 80046e4:	4603      	mov	r3, r0
 80046e6:	60fb      	str	r3, [r7, #12]
	{
//		user_data = "Green -\r\n";
//		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
//		printf("%s\n", (char*)parameters);

		SEGGER_SYSVIEW_PrintfTarget("Toggling Green LED");
 80046e8:	4810      	ldr	r0, [pc, #64]	; (800472c <Task_GreenLED_Handler+0x54>)
 80046ea:	f7ff fcf3 	bl	80040d4 <SEGGER_SYSVIEW_PrintfTarget>


		// 1000 system tickes -> needs to be converted to ms
		HAL_GPIO_TogglePin(GPIOC, LED_Green_PIN);
 80046ee:	2102      	movs	r1, #2
 80046f0:	480f      	ldr	r0, [pc, #60]	; (8004730 <Task_GreenLED_Handler+0x58>)
 80046f2:	f001 fce8 	bl	80060c6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(1000));
 80046f6:	f107 030c 	add.w	r3, r7, #12
 80046fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fc f9ce 	bl	8000aa0 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOC, LED_Green_PIN);
 8004704:	2102      	movs	r1, #2
 8004706:	480a      	ldr	r0, [pc, #40]	; (8004730 <Task_GreenLED_Handler+0x58>)
 8004708:	f001 fcdd 	bl	80060c6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(1000));
 800470c:	f107 030c 	add.w	r3, r7, #12
 8004710:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004714:	4618      	mov	r0, r3
 8004716:	f7fc f9c3 	bl	8000aa0 <xTaskDelayUntil>
		taskYIELD();
 800471a:	4b06      	ldr	r3, [pc, #24]	; (8004734 <Task_GreenLED_Handler+0x5c>)
 800471c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling Green LED");
 800472a:	e7dd      	b.n	80046e8 <Task_GreenLED_Handler+0x10>
 800472c:	0800a610 	.word	0x0800a610
 8004730:	58020800 	.word	0x58020800
 8004734:	e000ed04 	.word	0xe000ed04

08004738 <Task_RedLED_Handler>:
	}
}


static void Task_RedLED_Handler(void* parameters)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
	TickType_t LastWakeUpTime = xTaskGetTickCount();
 8004740:	f7fc fb38 	bl	8000db4 <xTaskGetTickCount>
 8004744:	4603      	mov	r3, r0
 8004746:	60fb      	str	r3, [r7, #12]
	{
//		user_data = "Red -\r\n";
//		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
//		printf("%s\n", (char*)parameters);

		SEGGER_SYSVIEW_PrintfTarget("Toggling Red LED");
 8004748:	4810      	ldr	r0, [pc, #64]	; (800478c <Task_RedLED_Handler+0x54>)
 800474a:	f7ff fcc3 	bl	80040d4 <SEGGER_SYSVIEW_PrintfTarget>


		// 800 system tickes -> needs to be converted to ms
		HAL_GPIO_TogglePin(GPIOC, LED_Red_PIN);
 800474e:	2101      	movs	r1, #1
 8004750:	480f      	ldr	r0, [pc, #60]	; (8004790 <Task_RedLED_Handler+0x58>)
 8004752:	f001 fcb8 	bl	80060c6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(800));
 8004756:	f107 030c 	add.w	r3, r7, #12
 800475a:	f44f 7148 	mov.w	r1, #800	; 0x320
 800475e:	4618      	mov	r0, r3
 8004760:	f7fc f99e 	bl	8000aa0 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOC, LED_Red_PIN);
 8004764:	2101      	movs	r1, #1
 8004766:	480a      	ldr	r0, [pc, #40]	; (8004790 <Task_RedLED_Handler+0x58>)
 8004768:	f001 fcad 	bl	80060c6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(800));
 800476c:	f107 030c 	add.w	r3, r7, #12
 8004770:	f44f 7148 	mov.w	r1, #800	; 0x320
 8004774:	4618      	mov	r0, r3
 8004776:	f7fc f993 	bl	8000aa0 <xTaskDelayUntil>
		taskYIELD();
 800477a:	4b06      	ldr	r3, [pc, #24]	; (8004794 <Task_RedLED_Handler+0x5c>)
 800477c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	f3bf 8f4f 	dsb	sy
 8004786:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling Red LED");
 800478a:	e7dd      	b.n	8004748 <Task_RedLED_Handler+0x10>
 800478c:	0800a624 	.word	0x0800a624
 8004790:	58020800 	.word	0x58020800
 8004794:	e000ed04 	.word	0xe000ed04

08004798 <Task_BlueLED_Handler>:
	}
}


static void Task_BlueLED_Handler(void* parameters)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
	TickType_t LastWakeUpTime = xTaskGetTickCount();
 80047a0:	f7fc fb08 	bl	8000db4 <xTaskGetTickCount>
 80047a4:	4603      	mov	r3, r0
 80047a6:	60fb      	str	r3, [r7, #12]
	{
//		user_data = "Blue -\r\n";
//		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
//		printf("%s\n", (char*)parameters);

		SEGGER_SYSVIEW_PrintfTarget("Toggling Blue LED");
 80047a8:	4810      	ldr	r0, [pc, #64]	; (80047ec <Task_BlueLED_Handler+0x54>)
 80047aa:	f7ff fc93 	bl	80040d4 <SEGGER_SYSVIEW_PrintfTarget>


		// 400 system tickes -> needs to be converted to ms
		HAL_GPIO_TogglePin(GPIOC, LED_Blue_PIN);
 80047ae:	2104      	movs	r1, #4
 80047b0:	480f      	ldr	r0, [pc, #60]	; (80047f0 <Task_BlueLED_Handler+0x58>)
 80047b2:	f001 fc88 	bl	80060c6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(400));
 80047b6:	f107 030c 	add.w	r3, r7, #12
 80047ba:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fc f96e 	bl	8000aa0 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOC, LED_Blue_PIN);
 80047c4:	2104      	movs	r1, #4
 80047c6:	480a      	ldr	r0, [pc, #40]	; (80047f0 <Task_BlueLED_Handler+0x58>)
 80047c8:	f001 fc7d 	bl	80060c6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&LastWakeUpTime, pdMS_TO_TICKS(400));
 80047cc:	f107 030c 	add.w	r3, r7, #12
 80047d0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fc f963 	bl	8000aa0 <xTaskDelayUntil>
		taskYIELD();
 80047da:	4b06      	ldr	r3, [pc, #24]	; (80047f4 <Task_BlueLED_Handler+0x5c>)
 80047dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling Blue LED");
 80047ea:	e7dd      	b.n	80047a8 <Task_BlueLED_Handler+0x10>
 80047ec:	0800a638 	.word	0x0800a638
 80047f0:	58020800 	.word	0x58020800
 80047f4:	e000ed04 	.word	0xe000ed04

080047f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a04      	ldr	r2, [pc, #16]	; (8004818 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d101      	bne.n	800480e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800480a:	f000 faeb 	bl	8004de4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800480e:	bf00      	nop
 8004810:	3708      	adds	r7, #8
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40001000 	.word	0x40001000

0800481c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004820:	b672      	cpsid	i
}
 8004822:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004824:	e7fe      	b.n	8004824 <Error_Handler+0x8>
	...

08004828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800482e:	4b0a      	ldr	r3, [pc, #40]	; (8004858 <HAL_MspInit+0x30>)
 8004830:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004834:	4a08      	ldr	r2, [pc, #32]	; (8004858 <HAL_MspInit+0x30>)
 8004836:	f043 0302 	orr.w	r3, r3, #2
 800483a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800483e:	4b06      	ldr	r3, [pc, #24]	; (8004858 <HAL_MspInit+0x30>)
 8004840:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	607b      	str	r3, [r7, #4]
 800484a:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MspInit 1 */
  //vInitPrioGroupValue();

  /* USER CODE END MspInit 1 */
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	58024400 	.word	0x58024400

0800485c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b0b8      	sub	sp, #224	; 0xe0
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004864:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	605a      	str	r2, [r3, #4]
 800486e:	609a      	str	r2, [r3, #8]
 8004870:	60da      	str	r2, [r3, #12]
 8004872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004874:	f107 0310 	add.w	r3, r7, #16
 8004878:	22bc      	movs	r2, #188	; 0xbc
 800487a:	2100      	movs	r1, #0
 800487c:	4618      	mov	r0, r3
 800487e:	f005 fe17 	bl	800a4b0 <memset>
  if(hfdcan->Instance==FDCAN2)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a29      	ldr	r2, [pc, #164]	; (800492c <HAL_FDCAN_MspInit+0xd0>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d14b      	bne.n	8004924 <HAL_FDCAN_MspInit+0xc8>
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800488c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004890:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8004892:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004896:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004898:	f107 0310 	add.w	r3, r7, #16
 800489c:	4618      	mov	r0, r3
 800489e:	f002 fcb5 	bl	800720c <HAL_RCCEx_PeriphCLKConfig>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d001      	beq.n	80048ac <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80048a8:	f7ff ffb8 	bl	800481c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80048ac:	4b20      	ldr	r3, [pc, #128]	; (8004930 <HAL_FDCAN_MspInit+0xd4>)
 80048ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80048b2:	4a1f      	ldr	r2, [pc, #124]	; (8004930 <HAL_FDCAN_MspInit+0xd4>)
 80048b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048b8:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80048bc:	4b1c      	ldr	r3, [pc, #112]	; (8004930 <HAL_FDCAN_MspInit+0xd4>)
 80048be:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80048c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ca:	4b19      	ldr	r3, [pc, #100]	; (8004930 <HAL_FDCAN_MspInit+0xd4>)
 80048cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80048d0:	4a17      	ldr	r2, [pc, #92]	; (8004930 <HAL_FDCAN_MspInit+0xd4>)
 80048d2:	f043 0302 	orr.w	r3, r3, #2
 80048d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80048da:	4b15      	ldr	r3, [pc, #84]	; (8004930 <HAL_FDCAN_MspInit+0xd4>)
 80048dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	60bb      	str	r3, [r7, #8]
 80048e6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80048e8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80048ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048f0:	2302      	movs	r3, #2
 80048f2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f6:	2300      	movs	r3, #0
 80048f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048fc:	2300      	movs	r3, #0
 80048fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8004902:	2309      	movs	r3, #9
 8004904:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004908:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800490c:	4619      	mov	r1, r3
 800490e:	4809      	ldr	r0, [pc, #36]	; (8004934 <HAL_FDCAN_MspInit+0xd8>)
 8004910:	f001 fa10 	bl	8005d34 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 0, 0);
 8004914:	2200      	movs	r2, #0
 8004916:	2100      	movs	r1, #0
 8004918:	2016      	movs	r0, #22
 800491a:	f000 fb6b 	bl	8004ff4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 800491e:	2016      	movs	r0, #22
 8004920:	f000 fb82 	bl	8005028 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8004924:	bf00      	nop
 8004926:	37e0      	adds	r7, #224	; 0xe0
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	4000a400 	.word	0x4000a400
 8004930:	58024400 	.word	0x58024400
 8004934:	58020400 	.word	0x58020400

08004938 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b0b8      	sub	sp, #224	; 0xe0
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004940:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	609a      	str	r2, [r3, #8]
 800494c:	60da      	str	r2, [r3, #12]
 800494e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004950:	f107 0310 	add.w	r3, r7, #16
 8004954:	22bc      	movs	r2, #188	; 0xbc
 8004956:	2100      	movs	r1, #0
 8004958:	4618      	mov	r0, r3
 800495a:	f005 fda9 	bl	800a4b0 <memset>
  if(huart->Instance==USART2)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a24      	ldr	r2, [pc, #144]	; (80049f4 <HAL_UART_MspInit+0xbc>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d141      	bne.n	80049ec <HAL_UART_MspInit+0xb4>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004968:	2302      	movs	r3, #2
 800496a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800496c:	2300      	movs	r3, #0
 800496e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004972:	f107 0310 	add.w	r3, r7, #16
 8004976:	4618      	mov	r0, r3
 8004978:	f002 fc48 	bl	800720c <HAL_RCCEx_PeriphCLKConfig>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004982:	f7ff ff4b 	bl	800481c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004986:	4b1c      	ldr	r3, [pc, #112]	; (80049f8 <HAL_UART_MspInit+0xc0>)
 8004988:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800498c:	4a1a      	ldr	r2, [pc, #104]	; (80049f8 <HAL_UART_MspInit+0xc0>)
 800498e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004992:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004996:	4b18      	ldr	r3, [pc, #96]	; (80049f8 <HAL_UART_MspInit+0xc0>)
 8004998:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800499c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a0:	60fb      	str	r3, [r7, #12]
 80049a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049a4:	4b14      	ldr	r3, [pc, #80]	; (80049f8 <HAL_UART_MspInit+0xc0>)
 80049a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80049aa:	4a13      	ldr	r2, [pc, #76]	; (80049f8 <HAL_UART_MspInit+0xc0>)
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80049b4:	4b10      	ldr	r3, [pc, #64]	; (80049f8 <HAL_UART_MspInit+0xc0>)
 80049b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	60bb      	str	r3, [r7, #8]
 80049c0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80049c2:	230c      	movs	r3, #12
 80049c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049c8:	2302      	movs	r3, #2
 80049ca:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ce:	2300      	movs	r3, #0
 80049d0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049d4:	2300      	movs	r3, #0
 80049d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049da:	2307      	movs	r3, #7
 80049dc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049e0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80049e4:	4619      	mov	r1, r3
 80049e6:	4805      	ldr	r0, [pc, #20]	; (80049fc <HAL_UART_MspInit+0xc4>)
 80049e8:	f001 f9a4 	bl	8005d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80049ec:	bf00      	nop
 80049ee:	37e0      	adds	r7, #224	; 0xe0
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40004400 	.word	0x40004400
 80049f8:	58024400 	.word	0x58024400
 80049fc:	58020000 	.word	0x58020000

08004a00 <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b0b8      	sub	sp, #224	; 0xe0
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a08:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	601a      	str	r2, [r3, #0]
 8004a10:	605a      	str	r2, [r3, #4]
 8004a12:	609a      	str	r2, [r3, #8]
 8004a14:	60da      	str	r2, [r3, #12]
 8004a16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a18:	f107 0310 	add.w	r3, r7, #16
 8004a1c:	22bc      	movs	r2, #188	; 0xbc
 8004a1e:	2100      	movs	r1, #0
 8004a20:	4618      	mov	r0, r3
 8004a22:	f005 fd45 	bl	800a4b0 <memset>
  if(hhcd->Instance==USB_OTG_FS)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a27      	ldr	r2, [pc, #156]	; (8004ac8 <HAL_HCD_MspInit+0xc8>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d146      	bne.n	8004abe <HAL_HCD_MspInit+0xbe>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004a30:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004a34:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8004a36:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004a3a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a3e:	f107 0310 	add.w	r3, r7, #16
 8004a42:	4618      	mov	r0, r3
 8004a44:	f002 fbe2 	bl	800720c <HAL_RCCEx_PeriphCLKConfig>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <HAL_HCD_MspInit+0x52>
    {
      Error_Handler();
 8004a4e:	f7ff fee5 	bl	800481c <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8004a52:	f001 fbef 	bl	8006234 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a56:	4b1d      	ldr	r3, [pc, #116]	; (8004acc <HAL_HCD_MspInit+0xcc>)
 8004a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004a5c:	4a1b      	ldr	r2, [pc, #108]	; (8004acc <HAL_HCD_MspInit+0xcc>)
 8004a5e:	f043 0301 	orr.w	r3, r3, #1
 8004a62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004a66:	4b19      	ldr	r3, [pc, #100]	; (8004acc <HAL_HCD_MspInit+0xcc>)
 8004a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	60fb      	str	r3, [r7, #12]
 8004a72:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004a74:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004a78:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8004a8e:	230a      	movs	r3, #10
 8004a90:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a94:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004a98:	4619      	mov	r1, r3
 8004a9a:	480d      	ldr	r0, [pc, #52]	; (8004ad0 <HAL_HCD_MspInit+0xd0>)
 8004a9c:	f001 f94a 	bl	8005d34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004aa0:	4b0a      	ldr	r3, [pc, #40]	; (8004acc <HAL_HCD_MspInit+0xcc>)
 8004aa2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004aa6:	4a09      	ldr	r2, [pc, #36]	; (8004acc <HAL_HCD_MspInit+0xcc>)
 8004aa8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004aac:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8004ab0:	4b06      	ldr	r3, [pc, #24]	; (8004acc <HAL_HCD_MspInit+0xcc>)
 8004ab2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004ab6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004aba:	60bb      	str	r3, [r7, #8]
 8004abc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8004abe:	bf00      	nop
 8004ac0:	37e0      	adds	r7, #224	; 0xe0
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	40080000 	.word	0x40080000
 8004acc:	58024400 	.word	0x58024400
 8004ad0:	58020000 	.word	0x58020000

08004ad4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b090      	sub	sp, #64	; 0x40
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b0f      	cmp	r3, #15
 8004ae0:	d827      	bhi.n	8004b32 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	6879      	ldr	r1, [r7, #4]
 8004ae6:	2036      	movs	r0, #54	; 0x36
 8004ae8:	f000 fa84 	bl	8004ff4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004aec:	2036      	movs	r0, #54	; 0x36
 8004aee:	f000 fa9b 	bl	8005028 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8004af2:	4a29      	ldr	r2, [pc, #164]	; (8004b98 <HAL_InitTick+0xc4>)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004af8:	4b28      	ldr	r3, [pc, #160]	; (8004b9c <HAL_InitTick+0xc8>)
 8004afa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004afe:	4a27      	ldr	r2, [pc, #156]	; (8004b9c <HAL_InitTick+0xc8>)
 8004b00:	f043 0310 	orr.w	r3, r3, #16
 8004b04:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004b08:	4b24      	ldr	r3, [pc, #144]	; (8004b9c <HAL_InitTick+0xc8>)
 8004b0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004b0e:	f003 0310 	and.w	r3, r3, #16
 8004b12:	60fb      	str	r3, [r7, #12]
 8004b14:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b16:	f107 0210 	add.w	r2, r7, #16
 8004b1a:	f107 0314 	add.w	r3, r7, #20
 8004b1e:	4611      	mov	r1, r2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f002 fb31 	bl	8007188 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b28:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d106      	bne.n	8004b3e <HAL_InitTick+0x6a>
 8004b30:	e001      	b.n	8004b36 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e02b      	b.n	8004b8e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004b36:	f002 fafb 	bl	8007130 <HAL_RCC_GetPCLK1Freq>
 8004b3a:	63f8      	str	r0, [r7, #60]	; 0x3c
 8004b3c:	e004      	b.n	8004b48 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004b3e:	f002 faf7 	bl	8007130 <HAL_RCC_GetPCLK1Freq>
 8004b42:	4603      	mov	r3, r0
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4a:	4a15      	ldr	r2, [pc, #84]	; (8004ba0 <HAL_InitTick+0xcc>)
 8004b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b50:	0c9b      	lsrs	r3, r3, #18
 8004b52:	3b01      	subs	r3, #1
 8004b54:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004b56:	4b13      	ldr	r3, [pc, #76]	; (8004ba4 <HAL_InitTick+0xd0>)
 8004b58:	4a13      	ldr	r2, [pc, #76]	; (8004ba8 <HAL_InitTick+0xd4>)
 8004b5a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004b5c:	4b11      	ldr	r3, [pc, #68]	; (8004ba4 <HAL_InitTick+0xd0>)
 8004b5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004b62:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004b64:	4a0f      	ldr	r2, [pc, #60]	; (8004ba4 <HAL_InitTick+0xd0>)
 8004b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b68:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004b6a:	4b0e      	ldr	r3, [pc, #56]	; (8004ba4 <HAL_InitTick+0xd0>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b70:	4b0c      	ldr	r3, [pc, #48]	; (8004ba4 <HAL_InitTick+0xd0>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004b76:	480b      	ldr	r0, [pc, #44]	; (8004ba4 <HAL_InitTick+0xd0>)
 8004b78:	f003 feb0 	bl	80088dc <HAL_TIM_Base_Init>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d104      	bne.n	8004b8c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004b82:	4808      	ldr	r0, [pc, #32]	; (8004ba4 <HAL_InitTick+0xd0>)
 8004b84:	f003 ff0c 	bl	80089a0 <HAL_TIM_Base_Start_IT>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	e000      	b.n	8004b8e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3740      	adds	r7, #64	; 0x40
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	2400001c 	.word	0x2400001c
 8004b9c:	58024400 	.word	0x58024400
 8004ba0:	431bde83 	.word	0x431bde83
 8004ba4:	2407f848 	.word	0x2407f848
 8004ba8:	40001000 	.word	0x40001000

08004bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bac:	b480      	push	{r7}
 8004bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004bb0:	e7fe      	b.n	8004bb0 <NMI_Handler+0x4>

08004bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bb6:	e7fe      	b.n	8004bb6 <HardFault_Handler+0x4>

08004bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bbc:	e7fe      	b.n	8004bbc <MemManage_Handler+0x4>

08004bbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bc2:	e7fe      	b.n	8004bc2 <BusFault_Handler+0x4>

08004bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bc8:	e7fe      	b.n	8004bc8 <UsageFault_Handler+0x4>

08004bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bce:	bf00      	nop
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004bdc:	4802      	ldr	r0, [pc, #8]	; (8004be8 <FDCAN2_IT1_IRQHandler+0x10>)
 8004bde:	f000 fc0f 	bl	8005400 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8004be2:	bf00      	nop
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	2407f414 	.word	0x2407f414

08004bec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004bf0:	4802      	ldr	r0, [pc, #8]	; (8004bfc <TIM6_DAC_IRQHandler+0x10>)
 8004bf2:	f003 ff45 	bl	8008a80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004bf6:	bf00      	nop
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	2407f848 	.word	0x2407f848

08004c00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004c04:	4b39      	ldr	r3, [pc, #228]	; (8004cec <SystemInit+0xec>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c0a:	4a38      	ldr	r2, [pc, #224]	; (8004cec <SystemInit+0xec>)
 8004c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004c14:	4b36      	ldr	r3, [pc, #216]	; (8004cf0 <SystemInit+0xf0>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 030f 	and.w	r3, r3, #15
 8004c1c:	2b06      	cmp	r3, #6
 8004c1e:	d807      	bhi.n	8004c30 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004c20:	4b33      	ldr	r3, [pc, #204]	; (8004cf0 <SystemInit+0xf0>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f023 030f 	bic.w	r3, r3, #15
 8004c28:	4a31      	ldr	r2, [pc, #196]	; (8004cf0 <SystemInit+0xf0>)
 8004c2a:	f043 0307 	orr.w	r3, r3, #7
 8004c2e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004c30:	4b30      	ldr	r3, [pc, #192]	; (8004cf4 <SystemInit+0xf4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a2f      	ldr	r2, [pc, #188]	; (8004cf4 <SystemInit+0xf4>)
 8004c36:	f043 0301 	orr.w	r3, r3, #1
 8004c3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004c3c:	4b2d      	ldr	r3, [pc, #180]	; (8004cf4 <SystemInit+0xf4>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004c42:	4b2c      	ldr	r3, [pc, #176]	; (8004cf4 <SystemInit+0xf4>)
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	492b      	ldr	r1, [pc, #172]	; (8004cf4 <SystemInit+0xf4>)
 8004c48:	4b2b      	ldr	r3, [pc, #172]	; (8004cf8 <SystemInit+0xf8>)
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004c4e:	4b28      	ldr	r3, [pc, #160]	; (8004cf0 <SystemInit+0xf0>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0308 	and.w	r3, r3, #8
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d007      	beq.n	8004c6a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004c5a:	4b25      	ldr	r3, [pc, #148]	; (8004cf0 <SystemInit+0xf0>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f023 030f 	bic.w	r3, r3, #15
 8004c62:	4a23      	ldr	r2, [pc, #140]	; (8004cf0 <SystemInit+0xf0>)
 8004c64:	f043 0307 	orr.w	r3, r3, #7
 8004c68:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004c6a:	4b22      	ldr	r3, [pc, #136]	; (8004cf4 <SystemInit+0xf4>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004c70:	4b20      	ldr	r3, [pc, #128]	; (8004cf4 <SystemInit+0xf4>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004c76:	4b1f      	ldr	r3, [pc, #124]	; (8004cf4 <SystemInit+0xf4>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004c7c:	4b1d      	ldr	r3, [pc, #116]	; (8004cf4 <SystemInit+0xf4>)
 8004c7e:	4a1f      	ldr	r2, [pc, #124]	; (8004cfc <SystemInit+0xfc>)
 8004c80:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004c82:	4b1c      	ldr	r3, [pc, #112]	; (8004cf4 <SystemInit+0xf4>)
 8004c84:	4a1e      	ldr	r2, [pc, #120]	; (8004d00 <SystemInit+0x100>)
 8004c86:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004c88:	4b1a      	ldr	r3, [pc, #104]	; (8004cf4 <SystemInit+0xf4>)
 8004c8a:	4a1e      	ldr	r2, [pc, #120]	; (8004d04 <SystemInit+0x104>)
 8004c8c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004c8e:	4b19      	ldr	r3, [pc, #100]	; (8004cf4 <SystemInit+0xf4>)
 8004c90:	2200      	movs	r2, #0
 8004c92:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004c94:	4b17      	ldr	r3, [pc, #92]	; (8004cf4 <SystemInit+0xf4>)
 8004c96:	4a1b      	ldr	r2, [pc, #108]	; (8004d04 <SystemInit+0x104>)
 8004c98:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004c9a:	4b16      	ldr	r3, [pc, #88]	; (8004cf4 <SystemInit+0xf4>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004ca0:	4b14      	ldr	r3, [pc, #80]	; (8004cf4 <SystemInit+0xf4>)
 8004ca2:	4a18      	ldr	r2, [pc, #96]	; (8004d04 <SystemInit+0x104>)
 8004ca4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004ca6:	4b13      	ldr	r3, [pc, #76]	; (8004cf4 <SystemInit+0xf4>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004cac:	4b11      	ldr	r3, [pc, #68]	; (8004cf4 <SystemInit+0xf4>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a10      	ldr	r2, [pc, #64]	; (8004cf4 <SystemInit+0xf4>)
 8004cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cb6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004cb8:	4b0e      	ldr	r3, [pc, #56]	; (8004cf4 <SystemInit+0xf4>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004cbe:	4b12      	ldr	r3, [pc, #72]	; (8004d08 <SystemInit+0x108>)
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	4b12      	ldr	r3, [pc, #72]	; (8004d0c <SystemInit+0x10c>)
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cca:	d202      	bcs.n	8004cd2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004ccc:	4b10      	ldr	r3, [pc, #64]	; (8004d10 <SystemInit+0x110>)
 8004cce:	2201      	movs	r2, #1
 8004cd0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004cd2:	4b10      	ldr	r3, [pc, #64]	; (8004d14 <SystemInit+0x114>)
 8004cd4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004cd8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004cda:	4b04      	ldr	r3, [pc, #16]	; (8004cec <SystemInit+0xec>)
 8004cdc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004ce0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8004ce2:	bf00      	nop
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr
 8004cec:	e000ed00 	.word	0xe000ed00
 8004cf0:	52002000 	.word	0x52002000
 8004cf4:	58024400 	.word	0x58024400
 8004cf8:	eaf6ed7f 	.word	0xeaf6ed7f
 8004cfc:	02020200 	.word	0x02020200
 8004d00:	01ff0000 	.word	0x01ff0000
 8004d04:	01010280 	.word	0x01010280
 8004d08:	5c001000 	.word	0x5c001000
 8004d0c:	ffff0000 	.word	0xffff0000
 8004d10:	51008108 	.word	0x51008108
 8004d14:	52004000 	.word	0x52004000

08004d18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004d18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004d1c:	f7ff ff70 	bl	8004c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d20:	480c      	ldr	r0, [pc, #48]	; (8004d54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004d22:	490d      	ldr	r1, [pc, #52]	; (8004d58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004d24:	4a0d      	ldr	r2, [pc, #52]	; (8004d5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d28:	e002      	b.n	8004d30 <LoopCopyDataInit>

08004d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d2e:	3304      	adds	r3, #4

08004d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d34:	d3f9      	bcc.n	8004d2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d36:	4a0a      	ldr	r2, [pc, #40]	; (8004d60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004d38:	4c0a      	ldr	r4, [pc, #40]	; (8004d64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d3c:	e001      	b.n	8004d42 <LoopFillZerobss>

08004d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d40:	3204      	adds	r2, #4

08004d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d44:	d3fb      	bcc.n	8004d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d46:	f005 fb71 	bl	800a42c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d4a:	f7ff fa61 	bl	8004210 <main>
  bx  lr
 8004d4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004d50:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004d54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004d58:	24000024 	.word	0x24000024
  ldr r2, =_sidata
 8004d5c:	0800a71c 	.word	0x0800a71c
  ldr r2, =_sbss
 8004d60:	24000024 	.word	0x24000024
  ldr r4, =_ebss
 8004d64:	2407f898 	.word	0x2407f898

08004d68 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d68:	e7fe      	b.n	8004d68 <ADC3_IRQHandler>
	...

08004d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d72:	2003      	movs	r0, #3
 8004d74:	f000 f933 	bl	8004fde <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004d78:	f002 f830 	bl	8006ddc <HAL_RCC_GetSysClockFreq>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	4b15      	ldr	r3, [pc, #84]	; (8004dd4 <HAL_Init+0x68>)
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	0a1b      	lsrs	r3, r3, #8
 8004d84:	f003 030f 	and.w	r3, r3, #15
 8004d88:	4913      	ldr	r1, [pc, #76]	; (8004dd8 <HAL_Init+0x6c>)
 8004d8a:	5ccb      	ldrb	r3, [r1, r3]
 8004d8c:	f003 031f 	and.w	r3, r3, #31
 8004d90:	fa22 f303 	lsr.w	r3, r2, r3
 8004d94:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d96:	4b0f      	ldr	r3, [pc, #60]	; (8004dd4 <HAL_Init+0x68>)
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	4a0e      	ldr	r2, [pc, #56]	; (8004dd8 <HAL_Init+0x6c>)
 8004da0:	5cd3      	ldrb	r3, [r2, r3]
 8004da2:	f003 031f 	and.w	r3, r3, #31
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dac:	4a0b      	ldr	r2, [pc, #44]	; (8004ddc <HAL_Init+0x70>)
 8004dae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004db0:	4a0b      	ldr	r2, [pc, #44]	; (8004de0 <HAL_Init+0x74>)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004db6:	200f      	movs	r0, #15
 8004db8:	f7ff fe8c 	bl	8004ad4 <HAL_InitTick>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e002      	b.n	8004dcc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004dc6:	f7ff fd2f 	bl	8004828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3708      	adds	r7, #8
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	58024400 	.word	0x58024400
 8004dd8:	0800a6d4 	.word	0x0800a6d4
 8004ddc:	24000018 	.word	0x24000018
 8004de0:	24000014 	.word	0x24000014

08004de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004de8:	4b06      	ldr	r3, [pc, #24]	; (8004e04 <HAL_IncTick+0x20>)
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	461a      	mov	r2, r3
 8004dee:	4b06      	ldr	r3, [pc, #24]	; (8004e08 <HAL_IncTick+0x24>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4413      	add	r3, r2
 8004df4:	4a04      	ldr	r2, [pc, #16]	; (8004e08 <HAL_IncTick+0x24>)
 8004df6:	6013      	str	r3, [r2, #0]
}
 8004df8:	bf00      	nop
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	24000020 	.word	0x24000020
 8004e08:	2407f894 	.word	0x2407f894

08004e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8004e10:	4b03      	ldr	r3, [pc, #12]	; (8004e20 <HAL_GetTick+0x14>)
 8004e12:	681b      	ldr	r3, [r3, #0]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
 8004e1e:	bf00      	nop
 8004e20:	2407f894 	.word	0x2407f894

08004e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e2c:	f7ff ffee 	bl	8004e0c <HAL_GetTick>
 8004e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3c:	d005      	beq.n	8004e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e3e:	4b0a      	ldr	r3, [pc, #40]	; (8004e68 <HAL_Delay+0x44>)
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	461a      	mov	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	4413      	add	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e4a:	bf00      	nop
 8004e4c:	f7ff ffde 	bl	8004e0c <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d8f7      	bhi.n	8004e4c <HAL_Delay+0x28>
  {
  }
}
 8004e5c:	bf00      	nop
 8004e5e:	bf00      	nop
 8004e60:	3710      	adds	r7, #16
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	24000020 	.word	0x24000020

08004e6c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004e70:	4b03      	ldr	r3, [pc, #12]	; (8004e80 <HAL_GetREVID+0x14>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	0c1b      	lsrs	r3, r3, #16
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr
 8004e80:	5c001000 	.word	0x5c001000

08004e84 <__NVIC_SetPriorityGrouping>:
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f003 0307 	and.w	r3, r3, #7
 8004e92:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e94:	4b0b      	ldr	r3, [pc, #44]	; (8004ec4 <__NVIC_SetPriorityGrouping+0x40>)
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004eac:	4b06      	ldr	r3, [pc, #24]	; (8004ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004eb2:	4a04      	ldr	r2, [pc, #16]	; (8004ec4 <__NVIC_SetPriorityGrouping+0x40>)
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	60d3      	str	r3, [r2, #12]
}
 8004eb8:	bf00      	nop
 8004eba:	3714      	adds	r7, #20
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr
 8004ec4:	e000ed00 	.word	0xe000ed00
 8004ec8:	05fa0000 	.word	0x05fa0000

08004ecc <__NVIC_GetPriorityGrouping>:
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ed0:	4b04      	ldr	r3, [pc, #16]	; (8004ee4 <__NVIC_GetPriorityGrouping+0x18>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	0a1b      	lsrs	r3, r3, #8
 8004ed6:	f003 0307 	and.w	r3, r3, #7
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	e000ed00 	.word	0xe000ed00

08004ee8 <__NVIC_EnableIRQ>:
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	4603      	mov	r3, r0
 8004ef0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004ef2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	db0b      	blt.n	8004f12 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004efa:	88fb      	ldrh	r3, [r7, #6]
 8004efc:	f003 021f 	and.w	r2, r3, #31
 8004f00:	4907      	ldr	r1, [pc, #28]	; (8004f20 <__NVIC_EnableIRQ+0x38>)
 8004f02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f06:	095b      	lsrs	r3, r3, #5
 8004f08:	2001      	movs	r0, #1
 8004f0a:	fa00 f202 	lsl.w	r2, r0, r2
 8004f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	e000e100 	.word	0xe000e100

08004f24 <__NVIC_SetPriority>:
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	6039      	str	r1, [r7, #0]
 8004f2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004f30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	db0a      	blt.n	8004f4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	490c      	ldr	r1, [pc, #48]	; (8004f70 <__NVIC_SetPriority+0x4c>)
 8004f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f42:	0112      	lsls	r2, r2, #4
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	440b      	add	r3, r1
 8004f48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004f4c:	e00a      	b.n	8004f64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	b2da      	uxtb	r2, r3
 8004f52:	4908      	ldr	r1, [pc, #32]	; (8004f74 <__NVIC_SetPriority+0x50>)
 8004f54:	88fb      	ldrh	r3, [r7, #6]
 8004f56:	f003 030f 	and.w	r3, r3, #15
 8004f5a:	3b04      	subs	r3, #4
 8004f5c:	0112      	lsls	r2, r2, #4
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	440b      	add	r3, r1
 8004f62:	761a      	strb	r2, [r3, #24]
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr
 8004f70:	e000e100 	.word	0xe000e100
 8004f74:	e000ed00 	.word	0xe000ed00

08004f78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b089      	sub	sp, #36	; 0x24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	f1c3 0307 	rsb	r3, r3, #7
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	bf28      	it	cs
 8004f96:	2304      	movcs	r3, #4
 8004f98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	2b06      	cmp	r3, #6
 8004fa0:	d902      	bls.n	8004fa8 <NVIC_EncodePriority+0x30>
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	3b03      	subs	r3, #3
 8004fa6:	e000      	b.n	8004faa <NVIC_EncodePriority+0x32>
 8004fa8:	2300      	movs	r3, #0
 8004faa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fac:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb0:	69bb      	ldr	r3, [r7, #24]
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	43da      	mvns	r2, r3
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	401a      	ands	r2, r3
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004fca:	43d9      	mvns	r1, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fd0:	4313      	orrs	r3, r2
         );
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3724      	adds	r7, #36	; 0x24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr

08004fde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b082      	sub	sp, #8
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7ff ff4c 	bl	8004e84 <__NVIC_SetPriorityGrouping>
}
 8004fec:	bf00      	nop
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005002:	f7ff ff63 	bl	8004ecc <__NVIC_GetPriorityGrouping>
 8005006:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	68b9      	ldr	r1, [r7, #8]
 800500c:	6978      	ldr	r0, [r7, #20]
 800500e:	f7ff ffb3 	bl	8004f78 <NVIC_EncodePriority>
 8005012:	4602      	mov	r2, r0
 8005014:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005018:	4611      	mov	r1, r2
 800501a:	4618      	mov	r0, r3
 800501c:	f7ff ff82 	bl	8004f24 <__NVIC_SetPriority>
}
 8005020:	bf00      	nop
 8005022:	3718      	adds	r7, #24
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	4603      	mov	r3, r0
 8005030:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005032:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff ff56 	bl	8004ee8 <__NVIC_EnableIRQ>
}
 800503c:	bf00      	nop
 800503e:	3708      	adds	r7, #8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b098      	sub	sp, #96	; 0x60
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800504c:	4a84      	ldr	r2, [pc, #528]	; (8005260 <HAL_FDCAN_Init+0x21c>)
 800504e:	f107 030c 	add.w	r3, r7, #12
 8005052:	4611      	mov	r1, r2
 8005054:	224c      	movs	r2, #76	; 0x4c
 8005056:	4618      	mov	r0, r3
 8005058:	f005 fa1c 	bl	800a494 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d101      	bne.n	8005066 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e1c6      	b.n	80053f4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a7e      	ldr	r2, [pc, #504]	; (8005264 <HAL_FDCAN_Init+0x220>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d106      	bne.n	800507e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005078:	461a      	mov	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d106      	bne.n	8005098 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7ff fbe2 	bl	800485c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699a      	ldr	r2, [r3, #24]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0210 	bic.w	r2, r2, #16
 80050a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80050a8:	f7ff feb0 	bl	8004e0c <HAL_GetTick>
 80050ac:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80050ae:	e014      	b.n	80050da <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80050b0:	f7ff feac 	bl	8004e0c <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b0a      	cmp	r3, #10
 80050bc:	d90d      	bls.n	80050da <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050c4:	f043 0201 	orr.w	r2, r3, #1
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2203      	movs	r2, #3
 80050d2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e18c      	b.n	80053f4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f003 0308 	and.w	r3, r3, #8
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d0e3      	beq.n	80050b0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699a      	ldr	r2, [r3, #24]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f042 0201 	orr.w	r2, r2, #1
 80050f6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80050f8:	f7ff fe88 	bl	8004e0c <HAL_GetTick>
 80050fc:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80050fe:	e014      	b.n	800512a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005100:	f7ff fe84 	bl	8004e0c <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2b0a      	cmp	r3, #10
 800510c:	d90d      	bls.n	800512a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005114:	f043 0201 	orr.w	r2, r3, #1
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2203      	movs	r2, #3
 8005122:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e164      	b.n	80053f4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	2b00      	cmp	r3, #0
 8005136:	d0e3      	beq.n	8005100 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	699a      	ldr	r2, [r3, #24]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 0202 	orr.w	r2, r2, #2
 8005146:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	7c1b      	ldrb	r3, [r3, #16]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d108      	bne.n	8005162 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699a      	ldr	r2, [r3, #24]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800515e:	619a      	str	r2, [r3, #24]
 8005160:	e007      	b.n	8005172 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	699a      	ldr	r2, [r3, #24]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005170:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	7c5b      	ldrb	r3, [r3, #17]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d108      	bne.n	800518c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	699a      	ldr	r2, [r3, #24]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005188:	619a      	str	r2, [r3, #24]
 800518a:	e007      	b.n	800519c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	699a      	ldr	r2, [r3, #24]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800519a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	7c9b      	ldrb	r3, [r3, #18]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d108      	bne.n	80051b6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	699a      	ldr	r2, [r3, #24]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051b2:	619a      	str	r2, [r3, #24]
 80051b4:	e007      	b.n	80051c6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	699a      	ldr	r2, [r3, #24]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051c4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	699a      	ldr	r2, [r3, #24]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80051ea:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691a      	ldr	r2, [r3, #16]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 0210 	bic.w	r2, r2, #16
 80051fa:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d108      	bne.n	8005216 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	699a      	ldr	r2, [r3, #24]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0204 	orr.w	r2, r2, #4
 8005212:	619a      	str	r2, [r3, #24]
 8005214:	e030      	b.n	8005278 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d02c      	beq.n	8005278 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	2b02      	cmp	r3, #2
 8005224:	d020      	beq.n	8005268 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	699a      	ldr	r2, [r3, #24]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005234:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	691a      	ldr	r2, [r3, #16]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f042 0210 	orr.w	r2, r2, #16
 8005244:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	2b03      	cmp	r3, #3
 800524c:	d114      	bne.n	8005278 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	699a      	ldr	r2, [r3, #24]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f042 0220 	orr.w	r2, r2, #32
 800525c:	619a      	str	r2, [r3, #24]
 800525e:	e00b      	b.n	8005278 <HAL_FDCAN_Init+0x234>
 8005260:	0800a64c 	.word	0x0800a64c
 8005264:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	699a      	ldr	r2, [r3, #24]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f042 0220 	orr.w	r2, r2, #32
 8005276:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	3b01      	subs	r3, #1
 800527e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	69db      	ldr	r3, [r3, #28]
 8005284:	3b01      	subs	r3, #1
 8005286:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005288:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005290:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	3b01      	subs	r3, #1
 800529a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80052a0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80052a2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052ac:	d115      	bne.n	80052da <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052b2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b8:	3b01      	subs	r3, #1
 80052ba:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80052bc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c2:	3b01      	subs	r3, #1
 80052c4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80052c6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ce:	3b01      	subs	r3, #1
 80052d0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80052d6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80052d8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00a      	beq.n	80052f8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	430a      	orrs	r2, r1
 80052f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005300:	4413      	add	r3, r2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d011      	beq.n	800532a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800530e:	f023 0107 	bic.w	r1, r3, #7
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	3360      	adds	r3, #96	; 0x60
 800531a:	443b      	add	r3, r7
 800531c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532e:	2b00      	cmp	r3, #0
 8005330:	d011      	beq.n	8005356 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800533a:	f023 0107 	bic.w	r1, r3, #7
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	3360      	adds	r3, #96	; 0x60
 8005346:	443b      	add	r3, r7
 8005348:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	430a      	orrs	r2, r1
 8005352:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800535a:	2b00      	cmp	r3, #0
 800535c:	d012      	beq.n	8005384 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005366:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	3360      	adds	r3, #96	; 0x60
 8005372:	443b      	add	r3, r7
 8005374:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005378:	011a      	lsls	r2, r3, #4
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	430a      	orrs	r2, r1
 8005380:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005388:	2b00      	cmp	r3, #0
 800538a:	d012      	beq.n	80053b2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005394:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	3360      	adds	r3, #96	; 0x60
 80053a0:	443b      	add	r3, r7
 80053a2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80053a6:	021a      	lsls	r2, r3, #8
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a11      	ldr	r2, [pc, #68]	; (80053fc <HAL_FDCAN_Init+0x3b8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d107      	bne.n	80053cc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f022 0203 	bic.w	r2, r2, #3
 80053ca:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 fb1f 	bl	8005a28 <FDCAN_CalcultateRamBlockAddresses>
 80053ea:	4603      	mov	r3, r0
 80053ec:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80053f0:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3760      	adds	r7, #96	; 0x60
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	4000a000 	.word	0x4000a000

08005400 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b092      	sub	sp, #72	; 0x48
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t TTDistErrors;
  uint32_t TTFatalErrors;
  uint32_t SWTime;
  uint32_t SWCycleCount;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005408:	4b90      	ldr	r3, [pc, #576]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	079b      	lsls	r3, r3, #30
 800540e:	647b      	str	r3, [r7, #68]	; 0x44
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005410:	4b8e      	ldr	r3, [pc, #568]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	079b      	lsls	r3, r3, #30
 8005416:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005418:	4013      	ands	r3, r2
 800541a:	647b      	str	r3, [r7, #68]	; 0x44
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005422:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005426:	643b      	str	r3, [r7, #64]	; 0x40
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005430:	4013      	ands	r3, r2
 8005432:	643b      	str	r3, [r7, #64]	; 0x40
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800543a:	f003 030f 	and.w	r3, r3, #15
 800543e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005446:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005448:	4013      	ands	r3, r2
 800544a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005452:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005456:	63bb      	str	r3, [r7, #56]	; 0x38
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800545e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005460:	4013      	ands	r3, r2
 8005462:	63bb      	str	r3, [r7, #56]	; 0x38
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800546a:	f003 5371 	and.w	r3, r3, #1010827264	; 0x3c400000
 800546e:	637b      	str	r3, [r7, #52]	; 0x34
  Errors &= hfdcan->Instance->IE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005476:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005478:	4013      	ands	r3, r2
 800547a:	637b      	str	r3, [r7, #52]	; 0x34
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005482:	f003 7360 	and.w	r3, r3, #58720256	; 0x3800000
 8005486:	633b      	str	r3, [r7, #48]	; 0x30
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800548e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005490:	4013      	ands	r3, r2
 8005492:	633b      	str	r3, [r7, #48]	; 0x30

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800549a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d011      	beq.n	80054c6 <HAL_FDCAN_IRQHandler+0xc6>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <HAL_FDCAN_IRQHandler+0xc6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054b8:	651a      	str	r2, [r3, #80]	; 0x50
 80054ba:	4b64      	ldr	r3, [pc, #400]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 80054bc:	2200      	movs	r2, #0
 80054be:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 fa65 	bl	8005990 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d01e      	beq.n	8005512 <HAL_FDCAN_IRQHandler+0x112>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d017      	beq.n	8005512 <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80054ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80054f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054f6:	4013      	ands	r3, r2
 80054f8:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005502:	651a      	str	r2, [r3, #80]	; 0x50
 8005504:	4b51      	ldr	r3, [pc, #324]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 8005506:	2200      	movs	r2, #0
 8005508:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800550a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 fa16 	bl	800593e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8005512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00d      	beq.n	8005534 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800551e:	4b4c      	ldr	r3, [pc, #304]	; (8005650 <HAL_FDCAN_IRQHandler+0x250>)
 8005520:	400b      	ands	r3, r1
 8005522:	6513      	str	r3, [r2, #80]	; 0x50
 8005524:	4a49      	ldr	r2, [pc, #292]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 8005526:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005528:	0f9b      	lsrs	r3, r3, #30
 800552a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800552c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f9c4 	bl	80058bc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005534:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00d      	beq.n	8005556 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005540:	4b43      	ldr	r3, [pc, #268]	; (8005650 <HAL_FDCAN_IRQHandler+0x250>)
 8005542:	400b      	ands	r3, r1
 8005544:	6513      	str	r3, [r2, #80]	; 0x50
 8005546:	4a41      	ldr	r2, [pc, #260]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 8005548:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800554a:	0f9b      	lsrs	r3, r3, #30
 800554c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800554e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 f9be 	bl	80058d2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00d      	beq.n	8005578 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005562:	4b3b      	ldr	r3, [pc, #236]	; (8005650 <HAL_FDCAN_IRQHandler+0x250>)
 8005564:	400b      	ands	r3, r1
 8005566:	6513      	str	r3, [r2, #80]	; 0x50
 8005568:	4a38      	ldr	r2, [pc, #224]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 800556a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556c:	0f9b      	lsrs	r3, r3, #30
 800556e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005570:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f9b8 	bl	80058e8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00d      	beq.n	800559a <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005584:	4b32      	ldr	r3, [pc, #200]	; (8005650 <HAL_FDCAN_IRQHandler+0x250>)
 8005586:	400b      	ands	r3, r1
 8005588:	6513      	str	r3, [r2, #80]	; 0x50
 800558a:	4a30      	ldr	r2, [pc, #192]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 800558c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800558e:	0f9b      	lsrs	r3, r3, #30
 8005590:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005592:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 f9b2 	bl	80058fe <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d011      	beq.n	80055cc <HAL_FDCAN_IRQHandler+0x1cc>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00a      	beq.n	80055cc <HAL_FDCAN_IRQHandler+0x1cc>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055be:	651a      	str	r2, [r3, #80]	; 0x50
 80055c0:	4b22      	ldr	r3, [pc, #136]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f9a4 	bl	8005914 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d01e      	beq.n	8005618 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d017      	beq.n	8005618 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80055f0:	62bb      	str	r3, [r7, #40]	; 0x28
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055fc:	4013      	ands	r3, r2
 80055fe:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005608:	651a      	str	r2, [r3, #80]	; 0x50
 800560a:	4b10      	ldr	r3, [pc, #64]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 800560c:	2200      	movs	r2, #0
 800560e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005610:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f988 	bl	8005928 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != 0U)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800561e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d016      	beq.n	8005654 <HAL_FDCAN_IRQHandler+0x254>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != 0U)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800562c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00f      	beq.n	8005654 <HAL_FDCAN_IRQHandler+0x254>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800563c:	651a      	str	r2, [r3, #80]	; 0x50
 800563e:	4b03      	ldr	r3, [pc, #12]	; (800564c <HAL_FDCAN_IRQHandler+0x24c>)
 8005640:	2200      	movs	r2, #0
 8005642:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f985 	bl	8005954 <HAL_FDCAN_RxBufferNewMessageCallback>
 800564a:	e003      	b.n	8005654 <HAL_FDCAN_IRQHandler+0x254>
 800564c:	4000a800 	.word	0x4000a800
 8005650:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800565a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d011      	beq.n	8005686 <HAL_FDCAN_IRQHandler+0x286>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005668:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <HAL_FDCAN_IRQHandler+0x286>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005678:	651a      	str	r2, [r3, #80]	; 0x50
 800567a:	4b8d      	ldr	r3, [pc, #564]	; (80058b0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800567c:	2200      	movs	r2, #0
 800567e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 f971 	bl	8005968 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800568c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d011      	beq.n	80056b8 <HAL_FDCAN_IRQHandler+0x2b8>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800569a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d00a      	beq.n	80056b8 <HAL_FDCAN_IRQHandler+0x2b8>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80056aa:	651a      	str	r2, [r3, #80]	; 0x50
 80056ac:	4b80      	ldr	r3, [pc, #512]	; (80058b0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80056ae:	2200      	movs	r2, #0
 80056b0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f962 	bl	800597c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d016      	beq.n	80056f4 <HAL_FDCAN_IRQHandler+0x2f4>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00f      	beq.n	80056f4 <HAL_FDCAN_IRQHandler+0x2f4>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056dc:	651a      	str	r2, [r3, #80]	; 0x50
 80056de:	4b74      	ldr	r3, [pc, #464]	; (80058b0 <HAL_FDCAN_IRQHandler+0x4b0>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80056ea:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80056f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00d      	beq.n	8005716 <HAL_FDCAN_IRQHandler+0x316>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005700:	4b6c      	ldr	r3, [pc, #432]	; (80058b4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005702:	400b      	ands	r3, r1
 8005704:	6513      	str	r3, [r2, #80]	; 0x50
 8005706:	4a6a      	ldr	r2, [pc, #424]	; (80058b0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570a:	0f9b      	lsrs	r3, r3, #30
 800570c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800570e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f951 	bl	80059b8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005718:	2b00      	cmp	r3, #0
 800571a:	d011      	beq.n	8005740 <HAL_FDCAN_IRQHandler+0x340>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005722:	4b64      	ldr	r3, [pc, #400]	; (80058b4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005724:	400b      	ands	r3, r1
 8005726:	6513      	str	r3, [r2, #80]	; 0x50
 8005728:	4a61      	ldr	r2, [pc, #388]	; (80058b0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800572a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800572c:	0f9b      	lsrs	r3, r3, #30
 800572e:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8005736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005738:	431a      	orrs	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a5c      	ldr	r2, [pc, #368]	; (80058b8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8005746:	4293      	cmp	r3, r2
 8005748:	f040 80a6 	bne.w	8005898 <HAL_FDCAN_IRQHandler+0x498>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f003 0303 	and.w	r3, r3, #3
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 809e 	beq.w	8005898 <HAL_FDCAN_IRQHandler+0x498>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	f003 030f 	and.w	r3, r3, #15
 8005766:	627b      	str	r3, [r7, #36]	; 0x24
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005770:	4013      	ands	r3, r2
 8005772:	627b      	str	r3, [r7, #36]	; 0x24
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800577e:	623b      	str	r3, [r7, #32]
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005786:	6a3a      	ldr	r2, [r7, #32]
 8005788:	4013      	ands	r3, r2
 800578a:	623b      	str	r3, [r7, #32]
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8005796:	61fb      	str	r3, [r7, #28]
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579e:	69fa      	ldr	r2, [r7, #28]
 80057a0:	4013      	ands	r3, r2
 80057a2:	61fb      	str	r3, [r7, #28]
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	f403 43fc 	and.w	r3, r3, #32256	; 0x7e00
 80057ae:	61bb      	str	r3, [r7, #24]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b6:	69ba      	ldr	r2, [r7, #24]
 80057b8:	4013      	ands	r3, r2
 80057ba:	61bb      	str	r3, [r7, #24]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	f403 23f0 	and.w	r3, r3, #491520	; 0x78000
 80057c6:	617b      	str	r3, [r7, #20]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	4013      	ands	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80057d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d007      	beq.n	80057ea <HAL_FDCAN_IRQHandler+0x3ea>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057e0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80057e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f8f2 	bl	80059ce <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d007      	beq.n	8005800 <HAL_FDCAN_IRQHandler+0x400>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	6a3a      	ldr	r2, [r7, #32]
 80057f6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80057f8:	6a39      	ldr	r1, [r7, #32]
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f8f2 	bl	80059e4 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (__HAL_FDCAN_TT_GET_IT_SOURCE(hfdcan, FDCAN_TT_IT_STOP_WATCH) != 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01b      	beq.n	8005846 <HAL_FDCAN_IRQHandler+0x446>
      {
        if (__HAL_FDCAN_TT_GET_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH) != 0U)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005818:	2b00      	cmp	r3, #0
 800581a:	d014      	beq.n	8005846 <HAL_FDCAN_IRQHandler+0x446>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005822:	0c1b      	lsrs	r3, r3, #16
 8005824:	b29b      	uxth	r3, r3
 8005826:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800582e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005832:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	2240      	movs	r2, #64	; 0x40
 800583a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	6939      	ldr	r1, [r7, #16]
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 f8da 	bl	80059fa <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d007      	beq.n	800585c <HAL_FDCAN_IRQHandler+0x45c>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	69fa      	ldr	r2, [r7, #28]
 8005852:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005854:	69f9      	ldr	r1, [r7, #28]
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 f8db 	bl	8005a12 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00b      	beq.n	800587a <HAL_FDCAN_IRQHandler+0x47a>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	69ba      	ldr	r2, [r7, #24]
 8005868:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	431a      	orrs	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00b      	beq.n	8005898 <HAL_FDCAN_IRQHandler+0x498>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	697a      	ldr	r2, [r7, #20]
 8005886:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	431a      	orrs	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <HAL_FDCAN_IRQHandler+0x4a8>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f87e 	bl	80059a4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80058a8:	bf00      	nop
 80058aa:	3748      	adds	r7, #72	; 0x48
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	4000a800 	.word	0x4000a800
 80058b4:	3fcfffff 	.word	0x3fcfffff
 80058b8:	4000a000 	.word	0x4000a000

080058bc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b083      	sub	sp, #12
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
 80058da:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80058f2:	bf00      	nop
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr

080058fe <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80058fe:	b480      	push	{r7}
 8005900:	b083      	sub	sp, #12
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
 8005906:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005908:	bf00      	nop
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005932:	bf00      	nop
 8005934:	370c      	adds	r7, #12
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005984:	bf00      	nop
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr

080059ce <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b083      	sub	sp, #12
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
 80059d6:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr

080059fa <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b085      	sub	sp, #20
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	60f8      	str	r0, [r7, #12]
 8005a02:	60b9      	str	r1, [r7, #8]
 8005a04:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005a06:	bf00      	nop
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b083      	sub	sp, #12
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a34:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005a3e:	4ba7      	ldr	r3, [pc, #668]	; (8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a40:	4013      	ands	r3, r2
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	0091      	lsls	r1, r2, #2
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	6812      	ldr	r2, [r2, #0]
 8005a4a:	430b      	orrs	r3, r1
 8005a4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a58:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a60:	041a      	lsls	r2, r3, #16
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	4413      	add	r3, r2
 8005a74:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005a7e:	4b97      	ldr	r3, [pc, #604]	; (8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a80:	4013      	ands	r3, r2
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	0091      	lsls	r1, r2, #2
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	6812      	ldr	r2, [r2, #0]
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a98:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aa0:	041a      	lsls	r2, r3, #16
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ab0:	005b      	lsls	r3, r3, #1
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	4413      	add	r3, r2
 8005ab6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005ac0:	4b86      	ldr	r3, [pc, #536]	; (8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	0091      	lsls	r1, r2, #2
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6812      	ldr	r2, [r2, #0]
 8005acc:	430b      	orrs	r3, r1
 8005ace:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005ada:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	041a      	lsls	r2, r3, #16
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005af6:	fb02 f303 	mul.w	r3, r2, r3
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	4413      	add	r3, r2
 8005afe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005b08:	4b74      	ldr	r3, [pc, #464]	; (8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	0091      	lsls	r1, r2, #2
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	6812      	ldr	r2, [r2, #0]
 8005b14:	430b      	orrs	r3, r1
 8005b16:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005b22:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b2a:	041a      	lsls	r2, r3, #16
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	430a      	orrs	r2, r1
 8005b32:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005b3e:	fb02 f303 	mul.w	r3, r2, r3
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	4413      	add	r3, r2
 8005b46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005b50:	4b62      	ldr	r3, [pc, #392]	; (8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b52:	4013      	ands	r3, r2
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	0091      	lsls	r1, r2, #2
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	6812      	ldr	r2, [r2, #0]
 8005b5c:	430b      	orrs	r3, r1
 8005b5e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	4413      	add	r3, r2
 8005b72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005b7c:	4b57      	ldr	r3, [pc, #348]	; (8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b7e:	4013      	ands	r3, r2
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	0091      	lsls	r1, r2, #2
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005b96:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b9e:	041a      	lsls	r2, r3, #16
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bae:	005b      	lsls	r3, r3, #1
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005bbe:	4b47      	ldr	r3, [pc, #284]	; (8005cdc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	0091      	lsls	r1, r2, #2
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6812      	ldr	r2, [r2, #0]
 8005bca:	430b      	orrs	r3, r1
 8005bcc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005bd8:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005be0:	041a      	lsls	r2, r3, #16
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005bf4:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bfc:	061a      	lsls	r2, r3, #24
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c0c:	4b34      	ldr	r3, [pc, #208]	; (8005ce0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005c0e:	4413      	add	r3, r2
 8005c10:	009a      	lsls	r2, r3, #2
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	441a      	add	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	441a      	add	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3e:	6879      	ldr	r1, [r7, #4]
 8005c40:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8005c42:	fb01 f303 	mul.w	r3, r1, r3
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	441a      	add	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c56:	6879      	ldr	r1, [r7, #4]
 8005c58:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8005c5a:	fb01 f303 	mul.w	r3, r1, r3
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	441a      	add	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c6e:	6879      	ldr	r1, [r7, #4]
 8005c70:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8005c72:	fb01 f303 	mul.w	r3, r1, r3
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	441a      	add	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	441a      	add	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c9e:	6879      	ldr	r1, [r7, #4]
 8005ca0:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8005ca2:	fb01 f303 	mul.w	r3, r1, r3
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	441a      	add	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8005cbe:	fb01 f303 	mul.w	r3, r1, r3
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	441a      	add	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cd2:	4a04      	ldr	r2, [pc, #16]	; (8005ce4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d915      	bls.n	8005d04 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005cd8:	e006      	b.n	8005ce8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005cda:	bf00      	nop
 8005cdc:	ffff0003 	.word	0xffff0003
 8005ce0:	10002b00 	.word	0x10002b00
 8005ce4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cee:	f043 0220 	orr.w	r2, r3, #32
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2203      	movs	r2, #3
 8005cfc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e010      	b.n	8005d26 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d08:	60fb      	str	r3, [r7, #12]
 8005d0a:	e005      	b.n	8005d18 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	3304      	adds	r3, #4
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d3f3      	bcc.n	8005d0c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop

08005d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b089      	sub	sp, #36	; 0x24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005d42:	4b89      	ldr	r3, [pc, #548]	; (8005f68 <HAL_GPIO_Init+0x234>)
 8005d44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005d46:	e194      	b.n	8006072 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	2101      	movs	r1, #1
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	fa01 f303 	lsl.w	r3, r1, r3
 8005d54:	4013      	ands	r3, r2
 8005d56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 8186 	beq.w	800606c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d00b      	beq.n	8005d80 <HAL_GPIO_Init+0x4c>
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d007      	beq.n	8005d80 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005d74:	2b11      	cmp	r3, #17
 8005d76:	d003      	beq.n	8005d80 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	2b12      	cmp	r3, #18
 8005d7e:	d130      	bne.n	8005de2 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	2203      	movs	r2, #3
 8005d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d90:	43db      	mvns	r3, r3
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	4013      	ands	r3, r2
 8005d96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	fa02 f303 	lsl.w	r3, r2, r3
 8005da4:	69ba      	ldr	r2, [r7, #24]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005db6:	2201      	movs	r2, #1
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	43db      	mvns	r3, r3
 8005dc0:	69ba      	ldr	r2, [r7, #24]
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	f003 0201 	and.w	r2, r3, #1
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	2203      	movs	r2, #3
 8005dee:	fa02 f303 	lsl.w	r3, r2, r3
 8005df2:	43db      	mvns	r3, r3
 8005df4:	69ba      	ldr	r2, [r7, #24]
 8005df6:	4013      	ands	r3, r2
 8005df8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	689a      	ldr	r2, [r3, #8]
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	005b      	lsls	r3, r3, #1
 8005e02:	fa02 f303 	lsl.w	r3, r2, r3
 8005e06:	69ba      	ldr	r2, [r7, #24]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	69ba      	ldr	r2, [r7, #24]
 8005e10:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d003      	beq.n	8005e22 <HAL_GPIO_Init+0xee>
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	2b12      	cmp	r3, #18
 8005e20:	d123      	bne.n	8005e6a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	08da      	lsrs	r2, r3, #3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	3208      	adds	r2, #8
 8005e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	f003 0307 	and.w	r3, r3, #7
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	220f      	movs	r2, #15
 8005e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3e:	43db      	mvns	r3, r3
 8005e40:	69ba      	ldr	r2, [r7, #24]
 8005e42:	4013      	ands	r3, r2
 8005e44:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	691a      	ldr	r2, [r3, #16]
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	f003 0307 	and.w	r3, r3, #7
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	fa02 f303 	lsl.w	r3, r2, r3
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	08da      	lsrs	r2, r3, #3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	3208      	adds	r2, #8
 8005e64:	69b9      	ldr	r1, [r7, #24]
 8005e66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	005b      	lsls	r3, r3, #1
 8005e74:	2203      	movs	r2, #3
 8005e76:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7a:	43db      	mvns	r3, r3
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	4013      	ands	r3, r2
 8005e80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f003 0203 	and.w	r2, r3, #3
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	005b      	lsls	r3, r3, #1
 8005e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e92:	69ba      	ldr	r2, [r7, #24]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f000 80e0 	beq.w	800606c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eac:	4b2f      	ldr	r3, [pc, #188]	; (8005f6c <HAL_GPIO_Init+0x238>)
 8005eae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005eb2:	4a2e      	ldr	r2, [pc, #184]	; (8005f6c <HAL_GPIO_Init+0x238>)
 8005eb4:	f043 0302 	orr.w	r3, r3, #2
 8005eb8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005ebc:	4b2b      	ldr	r3, [pc, #172]	; (8005f6c <HAL_GPIO_Init+0x238>)
 8005ebe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	60fb      	str	r3, [r7, #12]
 8005ec8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005eca:	4a29      	ldr	r2, [pc, #164]	; (8005f70 <HAL_GPIO_Init+0x23c>)
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	089b      	lsrs	r3, r3, #2
 8005ed0:	3302      	adds	r3, #2
 8005ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	220f      	movs	r2, #15
 8005ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee6:	43db      	mvns	r3, r3
 8005ee8:	69ba      	ldr	r2, [r7, #24]
 8005eea:	4013      	ands	r3, r2
 8005eec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a20      	ldr	r2, [pc, #128]	; (8005f74 <HAL_GPIO_Init+0x240>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d052      	beq.n	8005f9c <HAL_GPIO_Init+0x268>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a1f      	ldr	r2, [pc, #124]	; (8005f78 <HAL_GPIO_Init+0x244>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d031      	beq.n	8005f62 <HAL_GPIO_Init+0x22e>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a1e      	ldr	r2, [pc, #120]	; (8005f7c <HAL_GPIO_Init+0x248>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d02b      	beq.n	8005f5e <HAL_GPIO_Init+0x22a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a1d      	ldr	r2, [pc, #116]	; (8005f80 <HAL_GPIO_Init+0x24c>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d025      	beq.n	8005f5a <HAL_GPIO_Init+0x226>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a1c      	ldr	r2, [pc, #112]	; (8005f84 <HAL_GPIO_Init+0x250>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d01f      	beq.n	8005f56 <HAL_GPIO_Init+0x222>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a1b      	ldr	r2, [pc, #108]	; (8005f88 <HAL_GPIO_Init+0x254>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d019      	beq.n	8005f52 <HAL_GPIO_Init+0x21e>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a1a      	ldr	r2, [pc, #104]	; (8005f8c <HAL_GPIO_Init+0x258>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d013      	beq.n	8005f4e <HAL_GPIO_Init+0x21a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a19      	ldr	r2, [pc, #100]	; (8005f90 <HAL_GPIO_Init+0x25c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00d      	beq.n	8005f4a <HAL_GPIO_Init+0x216>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a18      	ldr	r2, [pc, #96]	; (8005f94 <HAL_GPIO_Init+0x260>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d007      	beq.n	8005f46 <HAL_GPIO_Init+0x212>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a17      	ldr	r2, [pc, #92]	; (8005f98 <HAL_GPIO_Init+0x264>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d101      	bne.n	8005f42 <HAL_GPIO_Init+0x20e>
 8005f3e:	2309      	movs	r3, #9
 8005f40:	e02d      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f42:	230a      	movs	r3, #10
 8005f44:	e02b      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f46:	2308      	movs	r3, #8
 8005f48:	e029      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f4a:	2307      	movs	r3, #7
 8005f4c:	e027      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f4e:	2306      	movs	r3, #6
 8005f50:	e025      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f52:	2305      	movs	r3, #5
 8005f54:	e023      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f56:	2304      	movs	r3, #4
 8005f58:	e021      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e01f      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f5e:	2302      	movs	r3, #2
 8005f60:	e01d      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f62:	2301      	movs	r3, #1
 8005f64:	e01b      	b.n	8005f9e <HAL_GPIO_Init+0x26a>
 8005f66:	bf00      	nop
 8005f68:	58000080 	.word	0x58000080
 8005f6c:	58024400 	.word	0x58024400
 8005f70:	58000400 	.word	0x58000400
 8005f74:	58020000 	.word	0x58020000
 8005f78:	58020400 	.word	0x58020400
 8005f7c:	58020800 	.word	0x58020800
 8005f80:	58020c00 	.word	0x58020c00
 8005f84:	58021000 	.word	0x58021000
 8005f88:	58021400 	.word	0x58021400
 8005f8c:	58021800 	.word	0x58021800
 8005f90:	58021c00 	.word	0x58021c00
 8005f94:	58022000 	.word	0x58022000
 8005f98:	58022400 	.word	0x58022400
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	69fa      	ldr	r2, [r7, #28]
 8005fa0:	f002 0203 	and.w	r2, r2, #3
 8005fa4:	0092      	lsls	r2, r2, #2
 8005fa6:	4093      	lsls	r3, r2
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fae:	4938      	ldr	r1, [pc, #224]	; (8006090 <HAL_GPIO_Init+0x35c>)
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	089b      	lsrs	r3, r3, #2
 8005fb4:	3302      	adds	r3, #2
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	43db      	mvns	r3, r3
 8005fc6:	69ba      	ldr	r2, [r7, #24]
 8005fc8:	4013      	ands	r3, r2
 8005fca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d003      	beq.n	8005fe0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005fd8:	69ba      	ldr	r2, [r7, #24]
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	43db      	mvns	r3, r3
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d003      	beq.n	800600a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006002:	69ba      	ldr	r2, [r7, #24]
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	4313      	orrs	r3, r2
 8006008:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	69ba      	ldr	r2, [r7, #24]
 800600e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006010:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	43db      	mvns	r3, r3
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	4013      	ands	r3, r2
 8006020:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d003      	beq.n	8006036 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800602e:	69ba      	ldr	r2, [r7, #24]
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	4313      	orrs	r3, r2
 8006034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006036:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800603e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	43db      	mvns	r3, r3
 800604a:	69ba      	ldr	r2, [r7, #24]
 800604c:	4013      	ands	r3, r2
 800604e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	4313      	orrs	r3, r2
 8006062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006064:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	3301      	adds	r3, #1
 8006070:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	fa22 f303 	lsr.w	r3, r2, r3
 800607c:	2b00      	cmp	r3, #0
 800607e:	f47f ae63 	bne.w	8005d48 <HAL_GPIO_Init+0x14>
  }
}
 8006082:	bf00      	nop
 8006084:	bf00      	nop
 8006086:	3724      	adds	r7, #36	; 0x24
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr
 8006090:	58000400 	.word	0x58000400

08006094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	460b      	mov	r3, r1
 800609e:	807b      	strh	r3, [r7, #2]
 80060a0:	4613      	mov	r3, r2
 80060a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80060a4:	787b      	ldrb	r3, [r7, #1]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d003      	beq.n	80060b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060aa:	887a      	ldrh	r2, [r7, #2]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80060b0:	e003      	b.n	80060ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80060b2:	887b      	ldrh	r3, [r7, #2]
 80060b4:	041a      	lsls	r2, r3, #16
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	619a      	str	r2, [r3, #24]
}
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b085      	sub	sp, #20
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
 80060ce:	460b      	mov	r3, r1
 80060d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80060d8:	887a      	ldrh	r2, [r7, #2]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	4013      	ands	r3, r2
 80060de:	041a      	lsls	r2, r3, #16
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	43d9      	mvns	r1, r3
 80060e4:	887b      	ldrh	r3, [r7, #2]
 80060e6:	400b      	ands	r3, r1
 80060e8:	431a      	orrs	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	619a      	str	r2, [r3, #24]
}
 80060ee:	bf00      	nop
 80060f0:	3714      	adds	r7, #20
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80060fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060fc:	b08f      	sub	sp, #60	; 0x3c
 80060fe:	af0a      	add	r7, sp, #40	; 0x28
 8006100:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e054      	b.n	80061b6 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d106      	bne.n	800612c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f7fe fc6a 	bl	8004a00 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2203      	movs	r2, #3
 8006130:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800613c:	2b00      	cmp	r3, #0
 800613e:	d102      	bne.n	8006146 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4618      	mov	r0, r3
 800614c:	f003 ffc6 	bl	800a0dc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	603b      	str	r3, [r7, #0]
 8006156:	687e      	ldr	r6, [r7, #4]
 8006158:	466d      	mov	r5, sp
 800615a:	f106 0410 	add.w	r4, r6, #16
 800615e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006160:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006162:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006164:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006166:	e894 0003 	ldmia.w	r4, {r0, r1}
 800616a:	e885 0003 	stmia.w	r5, {r0, r1}
 800616e:	1d33      	adds	r3, r6, #4
 8006170:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006172:	6838      	ldr	r0, [r7, #0]
 8006174:	f003 ff44 	bl	800a000 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2101      	movs	r1, #1
 800617e:	4618      	mov	r0, r3
 8006180:	f003 ffbd 	bl	800a0fe <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	603b      	str	r3, [r7, #0]
 800618a:	687e      	ldr	r6, [r7, #4]
 800618c:	466d      	mov	r5, sp
 800618e:	f106 0410 	add.w	r4, r6, #16
 8006192:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006194:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006196:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006198:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800619a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800619e:	e885 0003 	stmia.w	r5, {r0, r1}
 80061a2:	1d33      	adds	r3, r6, #4
 80061a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061a6:	6838      	ldr	r0, [r7, #0]
 80061a8:	f004 f850 	bl	800a24c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3714      	adds	r7, #20
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080061c0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80061c8:	4b19      	ldr	r3, [pc, #100]	; (8006230 <HAL_PWREx_ConfigSupply+0x70>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	f003 0304 	and.w	r3, r3, #4
 80061d0:	2b04      	cmp	r3, #4
 80061d2:	d00a      	beq.n	80061ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80061d4:	4b16      	ldr	r3, [pc, #88]	; (8006230 <HAL_PWREx_ConfigSupply+0x70>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f003 0307 	and.w	r3, r3, #7
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d001      	beq.n	80061e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e01f      	b.n	8006226 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	e01d      	b.n	8006226 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80061ea:	4b11      	ldr	r3, [pc, #68]	; (8006230 <HAL_PWREx_ConfigSupply+0x70>)
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f023 0207 	bic.w	r2, r3, #7
 80061f2:	490f      	ldr	r1, [pc, #60]	; (8006230 <HAL_PWREx_ConfigSupply+0x70>)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80061fa:	f7fe fe07 	bl	8004e0c <HAL_GetTick>
 80061fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006200:	e009      	b.n	8006216 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006202:	f7fe fe03 	bl	8004e0c <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006210:	d901      	bls.n	8006216 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e007      	b.n	8006226 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006216:	4b06      	ldr	r3, [pc, #24]	; (8006230 <HAL_PWREx_ConfigSupply+0x70>)
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800621e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006222:	d1ee      	bne.n	8006202 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	58024800 	.word	0x58024800

08006234 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006234:	b480      	push	{r7}
 8006236:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006238:	4b05      	ldr	r3, [pc, #20]	; (8006250 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	4a04      	ldr	r2, [pc, #16]	; (8006250 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800623e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006242:	60d3      	str	r3, [r2, #12]
}
 8006244:	bf00      	nop
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	58024800 	.word	0x58024800

08006254 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b08c      	sub	sp, #48	; 0x30
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d101      	bne.n	8006266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e3fd      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 8087 	beq.w	8006382 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006274:	4b99      	ldr	r3, [pc, #612]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800627c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800627e:	4b97      	ldr	r3, [pc, #604]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006282:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006286:	2b10      	cmp	r3, #16
 8006288:	d007      	beq.n	800629a <HAL_RCC_OscConfig+0x46>
 800628a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800628c:	2b18      	cmp	r3, #24
 800628e:	d110      	bne.n	80062b2 <HAL_RCC_OscConfig+0x5e>
 8006290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006292:	f003 0303 	and.w	r3, r3, #3
 8006296:	2b02      	cmp	r3, #2
 8006298:	d10b      	bne.n	80062b2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800629a:	4b90      	ldr	r3, [pc, #576]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d06c      	beq.n	8006380 <HAL_RCC_OscConfig+0x12c>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d168      	bne.n	8006380 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e3d7      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ba:	d106      	bne.n	80062ca <HAL_RCC_OscConfig+0x76>
 80062bc:	4b87      	ldr	r3, [pc, #540]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a86      	ldr	r2, [pc, #536]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062c6:	6013      	str	r3, [r2, #0]
 80062c8:	e02e      	b.n	8006328 <HAL_RCC_OscConfig+0xd4>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10c      	bne.n	80062ec <HAL_RCC_OscConfig+0x98>
 80062d2:	4b82      	ldr	r3, [pc, #520]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a81      	ldr	r2, [pc, #516]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	4b7f      	ldr	r3, [pc, #508]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a7e      	ldr	r2, [pc, #504]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062e8:	6013      	str	r3, [r2, #0]
 80062ea:	e01d      	b.n	8006328 <HAL_RCC_OscConfig+0xd4>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062f4:	d10c      	bne.n	8006310 <HAL_RCC_OscConfig+0xbc>
 80062f6:	4b79      	ldr	r3, [pc, #484]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a78      	ldr	r2, [pc, #480]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80062fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006300:	6013      	str	r3, [r2, #0]
 8006302:	4b76      	ldr	r3, [pc, #472]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a75      	ldr	r2, [pc, #468]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800630c:	6013      	str	r3, [r2, #0]
 800630e:	e00b      	b.n	8006328 <HAL_RCC_OscConfig+0xd4>
 8006310:	4b72      	ldr	r3, [pc, #456]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a71      	ldr	r2, [pc, #452]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800631a:	6013      	str	r3, [r2, #0]
 800631c:	4b6f      	ldr	r3, [pc, #444]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a6e      	ldr	r2, [pc, #440]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006326:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d013      	beq.n	8006358 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006330:	f7fe fd6c 	bl	8004e0c <HAL_GetTick>
 8006334:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006336:	e008      	b.n	800634a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006338:	f7fe fd68 	bl	8004e0c <HAL_GetTick>
 800633c:	4602      	mov	r2, r0
 800633e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	2b64      	cmp	r3, #100	; 0x64
 8006344:	d901      	bls.n	800634a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e38b      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800634a:	4b64      	ldr	r3, [pc, #400]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d0f0      	beq.n	8006338 <HAL_RCC_OscConfig+0xe4>
 8006356:	e014      	b.n	8006382 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006358:	f7fe fd58 	bl	8004e0c <HAL_GetTick>
 800635c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800635e:	e008      	b.n	8006372 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006360:	f7fe fd54 	bl	8004e0c <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	2b64      	cmp	r3, #100	; 0x64
 800636c:	d901      	bls.n	8006372 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e377      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006372:	4b5a      	ldr	r3, [pc, #360]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1f0      	bne.n	8006360 <HAL_RCC_OscConfig+0x10c>
 800637e:	e000      	b.n	8006382 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006380:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 80ae 	beq.w	80064ec <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006390:	4b52      	ldr	r3, [pc, #328]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006398:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800639a:	4b50      	ldr	r3, [pc, #320]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800639c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800639e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d007      	beq.n	80063b6 <HAL_RCC_OscConfig+0x162>
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	2b18      	cmp	r3, #24
 80063aa:	d13a      	bne.n	8006422 <HAL_RCC_OscConfig+0x1ce>
 80063ac:	69fb      	ldr	r3, [r7, #28]
 80063ae:	f003 0303 	and.w	r3, r3, #3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d135      	bne.n	8006422 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063b6:	4b49      	ldr	r3, [pc, #292]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0304 	and.w	r3, r3, #4
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d005      	beq.n	80063ce <HAL_RCC_OscConfig+0x17a>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e349      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063ce:	f7fe fd4d 	bl	8004e6c <HAL_GetREVID>
 80063d2:	4603      	mov	r3, r0
 80063d4:	f241 0203 	movw	r2, #4099	; 0x1003
 80063d8:	4293      	cmp	r3, r2
 80063da:	d817      	bhi.n	800640c <HAL_RCC_OscConfig+0x1b8>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	2b40      	cmp	r3, #64	; 0x40
 80063e2:	d108      	bne.n	80063f6 <HAL_RCC_OscConfig+0x1a2>
 80063e4:	4b3d      	ldr	r3, [pc, #244]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80063ec:	4a3b      	ldr	r2, [pc, #236]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80063ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063f2:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063f4:	e07a      	b.n	80064ec <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063f6:	4b39      	ldr	r3, [pc, #228]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	031b      	lsls	r3, r3, #12
 8006404:	4935      	ldr	r1, [pc, #212]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006406:	4313      	orrs	r3, r2
 8006408:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800640a:	e06f      	b.n	80064ec <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800640c:	4b33      	ldr	r3, [pc, #204]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	691b      	ldr	r3, [r3, #16]
 8006418:	061b      	lsls	r3, r3, #24
 800641a:	4930      	ldr	r1, [pc, #192]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800641c:	4313      	orrs	r3, r2
 800641e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006420:	e064      	b.n	80064ec <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d045      	beq.n	80064b6 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800642a:	4b2c      	ldr	r3, [pc, #176]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f023 0219 	bic.w	r2, r3, #25
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	4929      	ldr	r1, [pc, #164]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006438:	4313      	orrs	r3, r2
 800643a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800643c:	f7fe fce6 	bl	8004e0c <HAL_GetTick>
 8006440:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006442:	e008      	b.n	8006456 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006444:	f7fe fce2 	bl	8004e0c <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	2b02      	cmp	r3, #2
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e305      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006456:	4b21      	ldr	r3, [pc, #132]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0304 	and.w	r3, r3, #4
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0f0      	beq.n	8006444 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006462:	f7fe fd03 	bl	8004e6c <HAL_GetREVID>
 8006466:	4603      	mov	r3, r0
 8006468:	f241 0203 	movw	r2, #4099	; 0x1003
 800646c:	4293      	cmp	r3, r2
 800646e:	d817      	bhi.n	80064a0 <HAL_RCC_OscConfig+0x24c>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	2b40      	cmp	r3, #64	; 0x40
 8006476:	d108      	bne.n	800648a <HAL_RCC_OscConfig+0x236>
 8006478:	4b18      	ldr	r3, [pc, #96]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006480:	4a16      	ldr	r2, [pc, #88]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 8006482:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006486:	6053      	str	r3, [r2, #4]
 8006488:	e030      	b.n	80064ec <HAL_RCC_OscConfig+0x298>
 800648a:	4b14      	ldr	r3, [pc, #80]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	031b      	lsls	r3, r3, #12
 8006498:	4910      	ldr	r1, [pc, #64]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 800649a:	4313      	orrs	r3, r2
 800649c:	604b      	str	r3, [r1, #4]
 800649e:	e025      	b.n	80064ec <HAL_RCC_OscConfig+0x298>
 80064a0:	4b0e      	ldr	r3, [pc, #56]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	061b      	lsls	r3, r3, #24
 80064ae:	490b      	ldr	r1, [pc, #44]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80064b0:	4313      	orrs	r3, r2
 80064b2:	604b      	str	r3, [r1, #4]
 80064b4:	e01a      	b.n	80064ec <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064b6:	4b09      	ldr	r3, [pc, #36]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a08      	ldr	r2, [pc, #32]	; (80064dc <HAL_RCC_OscConfig+0x288>)
 80064bc:	f023 0301 	bic.w	r3, r3, #1
 80064c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c2:	f7fe fca3 	bl	8004e0c <HAL_GetTick>
 80064c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064c8:	e00a      	b.n	80064e0 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064ca:	f7fe fc9f 	bl	8004e0c <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d903      	bls.n	80064e0 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e2c2      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
 80064dc:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064e0:	4b94      	ldr	r3, [pc, #592]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1ee      	bne.n	80064ca <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0310 	and.w	r3, r3, #16
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 80a9 	beq.w	800664c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064fa:	4b8e      	ldr	r3, [pc, #568]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006502:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006504:	4b8b      	ldr	r3, [pc, #556]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006508:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	2b08      	cmp	r3, #8
 800650e:	d007      	beq.n	8006520 <HAL_RCC_OscConfig+0x2cc>
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	2b18      	cmp	r3, #24
 8006514:	d13a      	bne.n	800658c <HAL_RCC_OscConfig+0x338>
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	f003 0303 	and.w	r3, r3, #3
 800651c:	2b01      	cmp	r3, #1
 800651e:	d135      	bne.n	800658c <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006520:	4b84      	ldr	r3, [pc, #528]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006528:	2b00      	cmp	r3, #0
 800652a:	d005      	beq.n	8006538 <HAL_RCC_OscConfig+0x2e4>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	69db      	ldr	r3, [r3, #28]
 8006530:	2b80      	cmp	r3, #128	; 0x80
 8006532:	d001      	beq.n	8006538 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e294      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006538:	f7fe fc98 	bl	8004e6c <HAL_GetREVID>
 800653c:	4603      	mov	r3, r0
 800653e:	f241 0203 	movw	r2, #4099	; 0x1003
 8006542:	4293      	cmp	r3, r2
 8006544:	d817      	bhi.n	8006576 <HAL_RCC_OscConfig+0x322>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a1b      	ldr	r3, [r3, #32]
 800654a:	2b20      	cmp	r3, #32
 800654c:	d108      	bne.n	8006560 <HAL_RCC_OscConfig+0x30c>
 800654e:	4b79      	ldr	r3, [pc, #484]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006556:	4a77      	ldr	r2, [pc, #476]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006558:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800655c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800655e:	e075      	b.n	800664c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006560:	4b74      	ldr	r3, [pc, #464]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	069b      	lsls	r3, r3, #26
 800656e:	4971      	ldr	r1, [pc, #452]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006570:	4313      	orrs	r3, r2
 8006572:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006574:	e06a      	b.n	800664c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006576:	4b6f      	ldr	r3, [pc, #444]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a1b      	ldr	r3, [r3, #32]
 8006582:	061b      	lsls	r3, r3, #24
 8006584:	496b      	ldr	r1, [pc, #428]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006586:	4313      	orrs	r3, r2
 8006588:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800658a:	e05f      	b.n	800664c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	69db      	ldr	r3, [r3, #28]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d042      	beq.n	800661a <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006594:	4b67      	ldr	r3, [pc, #412]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a66      	ldr	r2, [pc, #408]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 800659a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800659e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a0:	f7fe fc34 	bl	8004e0c <HAL_GetTick>
 80065a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065a6:	e008      	b.n	80065ba <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80065a8:	f7fe fc30 	bl	8004e0c <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	2b02      	cmp	r3, #2
 80065b4:	d901      	bls.n	80065ba <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e253      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065ba:	4b5e      	ldr	r3, [pc, #376]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0f0      	beq.n	80065a8 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065c6:	f7fe fc51 	bl	8004e6c <HAL_GetREVID>
 80065ca:	4603      	mov	r3, r0
 80065cc:	f241 0203 	movw	r2, #4099	; 0x1003
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d817      	bhi.n	8006604 <HAL_RCC_OscConfig+0x3b0>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a1b      	ldr	r3, [r3, #32]
 80065d8:	2b20      	cmp	r3, #32
 80065da:	d108      	bne.n	80065ee <HAL_RCC_OscConfig+0x39a>
 80065dc:	4b55      	ldr	r3, [pc, #340]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80065e4:	4a53      	ldr	r2, [pc, #332]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80065e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065ea:	6053      	str	r3, [r2, #4]
 80065ec:	e02e      	b.n	800664c <HAL_RCC_OscConfig+0x3f8>
 80065ee:	4b51      	ldr	r3, [pc, #324]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	069b      	lsls	r3, r3, #26
 80065fc:	494d      	ldr	r1, [pc, #308]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	604b      	str	r3, [r1, #4]
 8006602:	e023      	b.n	800664c <HAL_RCC_OscConfig+0x3f8>
 8006604:	4b4b      	ldr	r3, [pc, #300]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	061b      	lsls	r3, r3, #24
 8006612:	4948      	ldr	r1, [pc, #288]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006614:	4313      	orrs	r3, r2
 8006616:	60cb      	str	r3, [r1, #12]
 8006618:	e018      	b.n	800664c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800661a:	4b46      	ldr	r3, [pc, #280]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a45      	ldr	r2, [pc, #276]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006620:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006626:	f7fe fbf1 	bl	8004e0c <HAL_GetTick>
 800662a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800662c:	e008      	b.n	8006640 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800662e:	f7fe fbed 	bl	8004e0c <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	2b02      	cmp	r3, #2
 800663a:	d901      	bls.n	8006640 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 800663c:	2303      	movs	r3, #3
 800663e:	e210      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006640:	4b3c      	ldr	r3, [pc, #240]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1f0      	bne.n	800662e <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 0308 	and.w	r3, r3, #8
 8006654:	2b00      	cmp	r3, #0
 8006656:	d036      	beq.n	80066c6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d019      	beq.n	8006694 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006660:	4b34      	ldr	r3, [pc, #208]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006664:	4a33      	ldr	r2, [pc, #204]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006666:	f043 0301 	orr.w	r3, r3, #1
 800666a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800666c:	f7fe fbce 	bl	8004e0c <HAL_GetTick>
 8006670:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006674:	f7fe fbca 	bl	8004e0c <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e1ed      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006686:	4b2b      	ldr	r3, [pc, #172]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006688:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0f0      	beq.n	8006674 <HAL_RCC_OscConfig+0x420>
 8006692:	e018      	b.n	80066c6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006694:	4b27      	ldr	r3, [pc, #156]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006696:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006698:	4a26      	ldr	r2, [pc, #152]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 800669a:	f023 0301 	bic.w	r3, r3, #1
 800669e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066a0:	f7fe fbb4 	bl	8004e0c <HAL_GetTick>
 80066a4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80066a6:	e008      	b.n	80066ba <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066a8:	f7fe fbb0 	bl	8004e0c <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d901      	bls.n	80066ba <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e1d3      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80066ba:	4b1e      	ldr	r3, [pc, #120]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80066bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1f0      	bne.n	80066a8 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d038      	beq.n	8006744 <HAL_RCC_OscConfig+0x4f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d019      	beq.n	800670e <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066da:	4b16      	ldr	r3, [pc, #88]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a15      	ldr	r2, [pc, #84]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 80066e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80066e4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066e6:	f7fe fb91 	bl	8004e0c <HAL_GetTick>
 80066ea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80066ec:	e008      	b.n	8006700 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80066ee:	f7fe fb8d 	bl	8004e0c <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d901      	bls.n	8006700 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e1b0      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006700:	4b0c      	ldr	r3, [pc, #48]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d0f0      	beq.n	80066ee <HAL_RCC_OscConfig+0x49a>
 800670c:	e01a      	b.n	8006744 <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800670e:	4b09      	ldr	r3, [pc, #36]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a08      	ldr	r2, [pc, #32]	; (8006734 <HAL_RCC_OscConfig+0x4e0>)
 8006714:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006718:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800671a:	f7fe fb77 	bl	8004e0c <HAL_GetTick>
 800671e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006720:	e00a      	b.n	8006738 <HAL_RCC_OscConfig+0x4e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006722:	f7fe fb73 	bl	8004e0c <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	2b02      	cmp	r3, #2
 800672e:	d903      	bls.n	8006738 <HAL_RCC_OscConfig+0x4e4>
        {
          return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e196      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
 8006734:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006738:	4b99      	ldr	r3, [pc, #612]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1ee      	bne.n	8006722 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 8081 	beq.w	8006854 <HAL_RCC_OscConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006752:	4b94      	ldr	r3, [pc, #592]	; (80069a4 <HAL_RCC_OscConfig+0x750>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a93      	ldr	r2, [pc, #588]	; (80069a4 <HAL_RCC_OscConfig+0x750>)
 8006758:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800675c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800675e:	f7fe fb55 	bl	8004e0c <HAL_GetTick>
 8006762:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006764:	e008      	b.n	8006778 <HAL_RCC_OscConfig+0x524>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006766:	f7fe fb51 	bl	8004e0c <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	2b64      	cmp	r3, #100	; 0x64
 8006772:	d901      	bls.n	8006778 <HAL_RCC_OscConfig+0x524>
      {
        return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e174      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006778:	4b8a      	ldr	r3, [pc, #552]	; (80069a4 <HAL_RCC_OscConfig+0x750>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006780:	2b00      	cmp	r3, #0
 8006782:	d0f0      	beq.n	8006766 <HAL_RCC_OscConfig+0x512>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d106      	bne.n	800679a <HAL_RCC_OscConfig+0x546>
 800678c:	4b84      	ldr	r3, [pc, #528]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800678e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006790:	4a83      	ldr	r2, [pc, #524]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006792:	f043 0301 	orr.w	r3, r3, #1
 8006796:	6713      	str	r3, [r2, #112]	; 0x70
 8006798:	e02d      	b.n	80067f6 <HAL_RCC_OscConfig+0x5a2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10c      	bne.n	80067bc <HAL_RCC_OscConfig+0x568>
 80067a2:	4b7f      	ldr	r3, [pc, #508]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a6:	4a7e      	ldr	r2, [pc, #504]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067a8:	f023 0301 	bic.w	r3, r3, #1
 80067ac:	6713      	str	r3, [r2, #112]	; 0x70
 80067ae:	4b7c      	ldr	r3, [pc, #496]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b2:	4a7b      	ldr	r2, [pc, #492]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067b4:	f023 0304 	bic.w	r3, r3, #4
 80067b8:	6713      	str	r3, [r2, #112]	; 0x70
 80067ba:	e01c      	b.n	80067f6 <HAL_RCC_OscConfig+0x5a2>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	2b05      	cmp	r3, #5
 80067c2:	d10c      	bne.n	80067de <HAL_RCC_OscConfig+0x58a>
 80067c4:	4b76      	ldr	r3, [pc, #472]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067c8:	4a75      	ldr	r2, [pc, #468]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067ca:	f043 0304 	orr.w	r3, r3, #4
 80067ce:	6713      	str	r3, [r2, #112]	; 0x70
 80067d0:	4b73      	ldr	r3, [pc, #460]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d4:	4a72      	ldr	r2, [pc, #456]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067d6:	f043 0301 	orr.w	r3, r3, #1
 80067da:	6713      	str	r3, [r2, #112]	; 0x70
 80067dc:	e00b      	b.n	80067f6 <HAL_RCC_OscConfig+0x5a2>
 80067de:	4b70      	ldr	r3, [pc, #448]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e2:	4a6f      	ldr	r2, [pc, #444]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067e4:	f023 0301 	bic.w	r3, r3, #1
 80067e8:	6713      	str	r3, [r2, #112]	; 0x70
 80067ea:	4b6d      	ldr	r3, [pc, #436]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ee:	4a6c      	ldr	r2, [pc, #432]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80067f0:	f023 0304 	bic.w	r3, r3, #4
 80067f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d015      	beq.n	800682a <HAL_RCC_OscConfig+0x5d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067fe:	f7fe fb05 	bl	8004e0c <HAL_GetTick>
 8006802:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006804:	e00a      	b.n	800681c <HAL_RCC_OscConfig+0x5c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006806:	f7fe fb01 	bl	8004e0c <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	f241 3288 	movw	r2, #5000	; 0x1388
 8006814:	4293      	cmp	r3, r2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x5c8>
        {
          return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e122      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800681c:	4b60      	ldr	r3, [pc, #384]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800681e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0ee      	beq.n	8006806 <HAL_RCC_OscConfig+0x5b2>
 8006828:	e014      	b.n	8006854 <HAL_RCC_OscConfig+0x600>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800682a:	f7fe faef 	bl	8004e0c <HAL_GetTick>
 800682e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006830:	e00a      	b.n	8006848 <HAL_RCC_OscConfig+0x5f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006832:	f7fe faeb 	bl	8004e0c <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006840:	4293      	cmp	r3, r2
 8006842:	d901      	bls.n	8006848 <HAL_RCC_OscConfig+0x5f4>
        {
          return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e10c      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006848:	4b55      	ldr	r3, [pc, #340]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800684a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1ee      	bne.n	8006832 <HAL_RCC_OscConfig+0x5de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 8101 	beq.w	8006a60 <HAL_RCC_OscConfig+0x80c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800685e:	4b50      	ldr	r3, [pc, #320]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006866:	2b18      	cmp	r3, #24
 8006868:	f000 80bc 	beq.w	80069e4 <HAL_RCC_OscConfig+0x790>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006870:	2b02      	cmp	r3, #2
 8006872:	f040 809d 	bne.w	80069b0 <HAL_RCC_OscConfig+0x75c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006876:	4b4a      	ldr	r3, [pc, #296]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a49      	ldr	r2, [pc, #292]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800687c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006880:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006882:	f7fe fac3 	bl	8004e0c <HAL_GetTick>
 8006886:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006888:	e008      	b.n	800689c <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800688a:	f7fe fabf 	bl	8004e0c <HAL_GetTick>
 800688e:	4602      	mov	r2, r0
 8006890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	2b02      	cmp	r3, #2
 8006896:	d901      	bls.n	800689c <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 8006898:	2303      	movs	r3, #3
 800689a:	e0e2      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800689c:	4b40      	ldr	r3, [pc, #256]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d1f0      	bne.n	800688a <HAL_RCC_OscConfig+0x636>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068a8:	4b3d      	ldr	r3, [pc, #244]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80068aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068ac:	4b3e      	ldr	r3, [pc, #248]	; (80069a8 <HAL_RCC_OscConfig+0x754>)
 80068ae:	4013      	ands	r3, r2
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80068b8:	0112      	lsls	r2, r2, #4
 80068ba:	430a      	orrs	r2, r1
 80068bc:	4938      	ldr	r1, [pc, #224]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	628b      	str	r3, [r1, #40]	; 0x28
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c6:	3b01      	subs	r3, #1
 80068c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068d0:	3b01      	subs	r3, #1
 80068d2:	025b      	lsls	r3, r3, #9
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	431a      	orrs	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068dc:	3b01      	subs	r3, #1
 80068de:	041b      	lsls	r3, r3, #16
 80068e0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80068e4:	431a      	orrs	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ea:	3b01      	subs	r3, #1
 80068ec:	061b      	lsls	r3, r3, #24
 80068ee:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80068f2:	492b      	ldr	r1, [pc, #172]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80068f8:	4b29      	ldr	r3, [pc, #164]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80068fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068fc:	4a28      	ldr	r2, [pc, #160]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 80068fe:	f023 0301 	bic.w	r3, r3, #1
 8006902:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006904:	4b26      	ldr	r3, [pc, #152]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006906:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006908:	4b28      	ldr	r3, [pc, #160]	; (80069ac <HAL_RCC_OscConfig+0x758>)
 800690a:	4013      	ands	r3, r2
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006910:	00d2      	lsls	r2, r2, #3
 8006912:	4923      	ldr	r1, [pc, #140]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006914:	4313      	orrs	r3, r2
 8006916:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006918:	4b21      	ldr	r3, [pc, #132]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800691a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691c:	f023 020c 	bic.w	r2, r3, #12
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006924:	491e      	ldr	r1, [pc, #120]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006926:	4313      	orrs	r3, r2
 8006928:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800692a:	4b1d      	ldr	r3, [pc, #116]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800692c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692e:	f023 0202 	bic.w	r2, r3, #2
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006936:	491a      	ldr	r1, [pc, #104]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006938:	4313      	orrs	r3, r2
 800693a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800693c:	4b18      	ldr	r3, [pc, #96]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800693e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006940:	4a17      	ldr	r2, [pc, #92]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006946:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006948:	4b15      	ldr	r3, [pc, #84]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800694a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800694c:	4a14      	ldr	r2, [pc, #80]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800694e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006952:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006954:	4b12      	ldr	r3, [pc, #72]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006958:	4a11      	ldr	r2, [pc, #68]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800695a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800695e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006960:	4b0f      	ldr	r3, [pc, #60]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006964:	4a0e      	ldr	r2, [pc, #56]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006966:	f043 0301 	orr.w	r3, r3, #1
 800696a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800696c:	4b0c      	ldr	r3, [pc, #48]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a0b      	ldr	r2, [pc, #44]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006972:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006978:	f7fe fa48 	bl	8004e0c <HAL_GetTick>
 800697c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800697e:	e008      	b.n	8006992 <HAL_RCC_OscConfig+0x73e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006980:	f7fe fa44 	bl	8004e0c <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b02      	cmp	r3, #2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x73e>
          {
            return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e067      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006992:	4b03      	ldr	r3, [pc, #12]	; (80069a0 <HAL_RCC_OscConfig+0x74c>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d0f0      	beq.n	8006980 <HAL_RCC_OscConfig+0x72c>
 800699e:	e05f      	b.n	8006a60 <HAL_RCC_OscConfig+0x80c>
 80069a0:	58024400 	.word	0x58024400
 80069a4:	58024800 	.word	0x58024800
 80069a8:	fffffc0c 	.word	0xfffffc0c
 80069ac:	ffff0007 	.word	0xffff0007
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069b0:	4b2e      	ldr	r3, [pc, #184]	; (8006a6c <HAL_RCC_OscConfig+0x818>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a2d      	ldr	r2, [pc, #180]	; (8006a6c <HAL_RCC_OscConfig+0x818>)
 80069b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069bc:	f7fe fa26 	bl	8004e0c <HAL_GetTick>
 80069c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0x782>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069c4:	f7fe fa22 	bl	8004e0c <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0x782>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e045      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069d6:	4b25      	ldr	r3, [pc, #148]	; (8006a6c <HAL_RCC_OscConfig+0x818>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1f0      	bne.n	80069c4 <HAL_RCC_OscConfig+0x770>
 80069e2:	e03d      	b.n	8006a60 <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80069e4:	4b21      	ldr	r3, [pc, #132]	; (8006a6c <HAL_RCC_OscConfig+0x818>)
 80069e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80069ea:	4b20      	ldr	r3, [pc, #128]	; (8006a6c <HAL_RCC_OscConfig+0x818>)
 80069ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ee:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d031      	beq.n	8006a5c <HAL_RCC_OscConfig+0x808>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	f003 0203 	and.w	r2, r3, #3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d12a      	bne.n	8006a5c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	091b      	lsrs	r3, r3, #4
 8006a0a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d122      	bne.n	8006a5c <HAL_RCC_OscConfig+0x808>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a20:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d11a      	bne.n	8006a5c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	0a5b      	lsrs	r3, r3, #9
 8006a2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a32:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d111      	bne.n	8006a5c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	0c1b      	lsrs	r3, r3, #16
 8006a3c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a44:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d108      	bne.n	8006a5c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	0e1b      	lsrs	r3, r3, #24
 8006a4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a56:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d001      	beq.n	8006a60 <HAL_RCC_OscConfig+0x80c>
      {
        return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e000      	b.n	8006a62 <HAL_RCC_OscConfig+0x80e>
      }
    }
  }
  return HAL_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3730      	adds	r7, #48	; 0x30
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	58024400 	.word	0x58024400

08006a70 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e19c      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a84:	4b8a      	ldr	r3, [pc, #552]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 030f 	and.w	r3, r3, #15
 8006a8c:	683a      	ldr	r2, [r7, #0]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d910      	bls.n	8006ab4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a92:	4b87      	ldr	r3, [pc, #540]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f023 020f 	bic.w	r2, r3, #15
 8006a9a:	4985      	ldr	r1, [pc, #532]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aa2:	4b83      	ldr	r3, [pc, #524]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 030f 	and.w	r3, r3, #15
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d001      	beq.n	8006ab4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e184      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d010      	beq.n	8006ae2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691a      	ldr	r2, [r3, #16]
 8006ac4:	4b7b      	ldr	r3, [pc, #492]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d908      	bls.n	8006ae2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ad0:	4b78      	ldr	r3, [pc, #480]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ad2:	699b      	ldr	r3, [r3, #24]
 8006ad4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	4975      	ldr	r1, [pc, #468]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 0308 	and.w	r3, r3, #8
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d010      	beq.n	8006b10 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	695a      	ldr	r2, [r3, #20]
 8006af2:	4b70      	ldr	r3, [pc, #448]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d908      	bls.n	8006b10 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006afe:	4b6d      	ldr	r3, [pc, #436]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	496a      	ldr	r1, [pc, #424]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0310 	and.w	r3, r3, #16
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d010      	beq.n	8006b3e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	699a      	ldr	r2, [r3, #24]
 8006b20:	4b64      	ldr	r3, [pc, #400]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d908      	bls.n	8006b3e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b2c:	4b61      	ldr	r3, [pc, #388]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	495e      	ldr	r1, [pc, #376]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0320 	and.w	r3, r3, #32
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d010      	beq.n	8006b6c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	69da      	ldr	r2, [r3, #28]
 8006b4e:	4b59      	ldr	r3, [pc, #356]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d908      	bls.n	8006b6c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006b5a:	4b56      	ldr	r3, [pc, #344]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	4953      	ldr	r1, [pc, #332]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d010      	beq.n	8006b9a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	68da      	ldr	r2, [r3, #12]
 8006b7c:	4b4d      	ldr	r3, [pc, #308]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b7e:	699b      	ldr	r3, [r3, #24]
 8006b80:	f003 030f 	and.w	r3, r3, #15
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d908      	bls.n	8006b9a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b88:	4b4a      	ldr	r3, [pc, #296]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b8a:	699b      	ldr	r3, [r3, #24]
 8006b8c:	f023 020f 	bic.w	r2, r3, #15
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	4947      	ldr	r1, [pc, #284]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d055      	beq.n	8006c52 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006ba6:	4b43      	ldr	r3, [pc, #268]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	4940      	ldr	r1, [pc, #256]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d107      	bne.n	8006bd0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006bc0:	4b3c      	ldr	r3, [pc, #240]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d121      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e0f6      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	2b03      	cmp	r3, #3
 8006bd6:	d107      	bne.n	8006be8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006bd8:	4b36      	ldr	r3, [pc, #216]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d115      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e0ea      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d107      	bne.n	8006c00 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006bf0:	4b30      	ldr	r3, [pc, #192]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d109      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e0de      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c00:	4b2c      	ldr	r3, [pc, #176]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0304 	and.w	r3, r3, #4
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e0d6      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c10:	4b28      	ldr	r3, [pc, #160]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	f023 0207 	bic.w	r2, r3, #7
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	4925      	ldr	r1, [pc, #148]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c22:	f7fe f8f3 	bl	8004e0c <HAL_GetTick>
 8006c26:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c28:	e00a      	b.n	8006c40 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c2a:	f7fe f8ef 	bl	8004e0c <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d901      	bls.n	8006c40 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e0be      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c40:	4b1c      	ldr	r3, [pc, #112]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	00db      	lsls	r3, r3, #3
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d1eb      	bne.n	8006c2a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d010      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	4b14      	ldr	r3, [pc, #80]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	f003 030f 	and.w	r3, r3, #15
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d208      	bcs.n	8006c80 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c6e:	4b11      	ldr	r3, [pc, #68]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	f023 020f 	bic.w	r2, r3, #15
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	490e      	ldr	r1, [pc, #56]	; (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c80:	4b0b      	ldr	r3, [pc, #44]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 030f 	and.w	r3, r3, #15
 8006c88:	683a      	ldr	r2, [r7, #0]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d214      	bcs.n	8006cb8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c8e:	4b08      	ldr	r3, [pc, #32]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f023 020f 	bic.w	r2, r3, #15
 8006c96:	4906      	ldr	r1, [pc, #24]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c9e:	4b04      	ldr	r3, [pc, #16]	; (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 030f 	and.w	r3, r3, #15
 8006ca6:	683a      	ldr	r2, [r7, #0]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d005      	beq.n	8006cb8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e086      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
 8006cb0:	52002000 	.word	0x52002000
 8006cb4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0304 	and.w	r3, r3, #4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d010      	beq.n	8006ce6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	691a      	ldr	r2, [r3, #16]
 8006cc8:	4b3f      	ldr	r3, [pc, #252]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d208      	bcs.n	8006ce6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006cd4:	4b3c      	ldr	r3, [pc, #240]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006cd6:	699b      	ldr	r3, [r3, #24]
 8006cd8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	4939      	ldr	r1, [pc, #228]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0308 	and.w	r3, r3, #8
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d010      	beq.n	8006d14 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	695a      	ldr	r2, [r3, #20]
 8006cf6:	4b34      	ldr	r3, [pc, #208]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006cf8:	69db      	ldr	r3, [r3, #28]
 8006cfa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d208      	bcs.n	8006d14 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d02:	4b31      	ldr	r3, [pc, #196]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	492e      	ldr	r1, [pc, #184]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 0310 	and.w	r3, r3, #16
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d010      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	699a      	ldr	r2, [r3, #24]
 8006d24:	4b28      	ldr	r3, [pc, #160]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d26:	69db      	ldr	r3, [r3, #28]
 8006d28:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d208      	bcs.n	8006d42 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006d30:	4b25      	ldr	r3, [pc, #148]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d32:	69db      	ldr	r3, [r3, #28]
 8006d34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	699b      	ldr	r3, [r3, #24]
 8006d3c:	4922      	ldr	r1, [pc, #136]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0320 	and.w	r3, r3, #32
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d010      	beq.n	8006d70 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	69da      	ldr	r2, [r3, #28]
 8006d52:	4b1d      	ldr	r3, [pc, #116]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d208      	bcs.n	8006d70 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006d5e:	4b1a      	ldr	r3, [pc, #104]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	4917      	ldr	r1, [pc, #92]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d70:	f000 f834 	bl	8006ddc <HAL_RCC_GetSysClockFreq>
 8006d74:	4602      	mov	r2, r0
 8006d76:	4b14      	ldr	r3, [pc, #80]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	0a1b      	lsrs	r3, r3, #8
 8006d7c:	f003 030f 	and.w	r3, r3, #15
 8006d80:	4912      	ldr	r1, [pc, #72]	; (8006dcc <HAL_RCC_ClockConfig+0x35c>)
 8006d82:	5ccb      	ldrb	r3, [r1, r3]
 8006d84:	f003 031f 	and.w	r3, r3, #31
 8006d88:	fa22 f303 	lsr.w	r3, r2, r3
 8006d8c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d8e:	4b0e      	ldr	r3, [pc, #56]	; (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	f003 030f 	and.w	r3, r3, #15
 8006d96:	4a0d      	ldr	r2, [pc, #52]	; (8006dcc <HAL_RCC_ClockConfig+0x35c>)
 8006d98:	5cd3      	ldrb	r3, [r2, r3]
 8006d9a:	f003 031f 	and.w	r3, r3, #31
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	fa22 f303 	lsr.w	r3, r2, r3
 8006da4:	4a0a      	ldr	r2, [pc, #40]	; (8006dd0 <HAL_RCC_ClockConfig+0x360>)
 8006da6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006da8:	4a0a      	ldr	r2, [pc, #40]	; (8006dd4 <HAL_RCC_ClockConfig+0x364>)
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006dae:	4b0a      	ldr	r3, [pc, #40]	; (8006dd8 <HAL_RCC_ClockConfig+0x368>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7fd fe8e 	bl	8004ad4 <HAL_InitTick>
 8006db8:	4603      	mov	r3, r0
 8006dba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3718      	adds	r7, #24
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	58024400 	.word	0x58024400
 8006dcc:	0800a6d4 	.word	0x0800a6d4
 8006dd0:	24000018 	.word	0x24000018
 8006dd4:	24000014 	.word	0x24000014
 8006dd8:	2400001c 	.word	0x2400001c

08006ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b089      	sub	sp, #36	; 0x24
 8006de0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006de2:	4bb3      	ldr	r3, [pc, #716]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006dea:	2b18      	cmp	r3, #24
 8006dec:	f200 8155 	bhi.w	800709a <HAL_RCC_GetSysClockFreq+0x2be>
 8006df0:	a201      	add	r2, pc, #4	; (adr r2, 8006df8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df6:	bf00      	nop
 8006df8:	08006e5d 	.word	0x08006e5d
 8006dfc:	0800709b 	.word	0x0800709b
 8006e00:	0800709b 	.word	0x0800709b
 8006e04:	0800709b 	.word	0x0800709b
 8006e08:	0800709b 	.word	0x0800709b
 8006e0c:	0800709b 	.word	0x0800709b
 8006e10:	0800709b 	.word	0x0800709b
 8006e14:	0800709b 	.word	0x0800709b
 8006e18:	08006e83 	.word	0x08006e83
 8006e1c:	0800709b 	.word	0x0800709b
 8006e20:	0800709b 	.word	0x0800709b
 8006e24:	0800709b 	.word	0x0800709b
 8006e28:	0800709b 	.word	0x0800709b
 8006e2c:	0800709b 	.word	0x0800709b
 8006e30:	0800709b 	.word	0x0800709b
 8006e34:	0800709b 	.word	0x0800709b
 8006e38:	08006e89 	.word	0x08006e89
 8006e3c:	0800709b 	.word	0x0800709b
 8006e40:	0800709b 	.word	0x0800709b
 8006e44:	0800709b 	.word	0x0800709b
 8006e48:	0800709b 	.word	0x0800709b
 8006e4c:	0800709b 	.word	0x0800709b
 8006e50:	0800709b 	.word	0x0800709b
 8006e54:	0800709b 	.word	0x0800709b
 8006e58:	08006e8f 	.word	0x08006e8f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e5c:	4b94      	ldr	r3, [pc, #592]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0320 	and.w	r3, r3, #32
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d009      	beq.n	8006e7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006e68:	4b91      	ldr	r3, [pc, #580]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	08db      	lsrs	r3, r3, #3
 8006e6e:	f003 0303 	and.w	r3, r3, #3
 8006e72:	4a90      	ldr	r2, [pc, #576]	; (80070b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e74:	fa22 f303 	lsr.w	r3, r2, r3
 8006e78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006e7a:	e111      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e7c:	4b8d      	ldr	r3, [pc, #564]	; (80070b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e7e:	61bb      	str	r3, [r7, #24]
    break;
 8006e80:	e10e      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006e82:	4b8d      	ldr	r3, [pc, #564]	; (80070b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e84:	61bb      	str	r3, [r7, #24]
    break;
 8006e86:	e10b      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006e88:	4b8c      	ldr	r3, [pc, #560]	; (80070bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e8a:	61bb      	str	r3, [r7, #24]
    break;
 8006e8c:	e108      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e8e:	4b88      	ldr	r3, [pc, #544]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	f003 0303 	and.w	r3, r3, #3
 8006e96:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006e98:	4b85      	ldr	r3, [pc, #532]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9c:	091b      	lsrs	r3, r3, #4
 8006e9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ea2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006ea4:	4b82      	ldr	r3, [pc, #520]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006eae:	4b80      	ldr	r3, [pc, #512]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb2:	08db      	lsrs	r3, r3, #3
 8006eb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	fb02 f303 	mul.w	r3, r2, r3
 8006ebe:	ee07 3a90 	vmov	s15, r3
 8006ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ec6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 80e1 	beq.w	8007094 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	f000 8083 	beq.w	8006fe0 <HAL_RCC_GetSysClockFreq+0x204>
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	f200 80a1 	bhi.w	8007024 <HAL_RCC_GetSysClockFreq+0x248>
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d003      	beq.n	8006ef0 <HAL_RCC_GetSysClockFreq+0x114>
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d056      	beq.n	8006f9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8006eee:	e099      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ef0:	4b6f      	ldr	r3, [pc, #444]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0320 	and.w	r3, r3, #32
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d02d      	beq.n	8006f58 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006efc:	4b6c      	ldr	r3, [pc, #432]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	08db      	lsrs	r3, r3, #3
 8006f02:	f003 0303 	and.w	r3, r3, #3
 8006f06:	4a6b      	ldr	r2, [pc, #428]	; (80070b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f08:	fa22 f303 	lsr.w	r3, r2, r3
 8006f0c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	ee07 3a90 	vmov	s15, r3
 8006f14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	ee07 3a90 	vmov	s15, r3
 8006f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f26:	4b62      	ldr	r3, [pc, #392]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f2e:	ee07 3a90 	vmov	s15, r3
 8006f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f36:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f3a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f52:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006f56:	e087      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	ee07 3a90 	vmov	s15, r3
 8006f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f62:	eddf 6a58 	vldr	s13, [pc, #352]	; 80070c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f6a:	4b51      	ldr	r3, [pc, #324]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f72:	ee07 3a90 	vmov	s15, r3
 8006f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f7e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f9a:	e065      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	ee07 3a90 	vmov	s15, r3
 8006fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fa6:	eddf 6a48 	vldr	s13, [pc, #288]	; 80070c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fae:	4b40      	ldr	r3, [pc, #256]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fb6:	ee07 3a90 	vmov	s15, r3
 8006fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fc2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fde:	e043      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	ee07 3a90 	vmov	s15, r3
 8006fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fea:	eddf 6a38 	vldr	s13, [pc, #224]	; 80070cc <HAL_RCC_GetSysClockFreq+0x2f0>
 8006fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ff2:	4b2f      	ldr	r3, [pc, #188]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ffa:	ee07 3a90 	vmov	s15, r3
 8006ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007002:	ed97 6a02 	vldr	s12, [r7, #8]
 8007006:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800700a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800700e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007012:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007016:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800701a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800701e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007022:	e021      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	ee07 3a90 	vmov	s15, r3
 800702a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800702e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80070c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007036:	4b1e      	ldr	r3, [pc, #120]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800703a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800703e:	ee07 3a90 	vmov	s15, r3
 8007042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007046:	ed97 6a02 	vldr	s12, [r7, #8]
 800704a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800704e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007056:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800705a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800705e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007062:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007066:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007068:	4b11      	ldr	r3, [pc, #68]	; (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800706a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800706c:	0a5b      	lsrs	r3, r3, #9
 800706e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007072:	3301      	adds	r3, #1
 8007074:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	ee07 3a90 	vmov	s15, r3
 800707c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007080:	edd7 6a07 	vldr	s13, [r7, #28]
 8007084:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007088:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800708c:	ee17 3a90 	vmov	r3, s15
 8007090:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007092:	e005      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007094:	2300      	movs	r3, #0
 8007096:	61bb      	str	r3, [r7, #24]
    break;
 8007098:	e002      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800709a:	4b07      	ldr	r3, [pc, #28]	; (80070b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800709c:	61bb      	str	r3, [r7, #24]
    break;
 800709e:	bf00      	nop
  }

  return sysclockfreq;
 80070a0:	69bb      	ldr	r3, [r7, #24]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3724      	adds	r7, #36	; 0x24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	58024400 	.word	0x58024400
 80070b4:	03d09000 	.word	0x03d09000
 80070b8:	003d0900 	.word	0x003d0900
 80070bc:	007a1200 	.word	0x007a1200
 80070c0:	46000000 	.word	0x46000000
 80070c4:	4c742400 	.word	0x4c742400
 80070c8:	4a742400 	.word	0x4a742400
 80070cc:	4af42400 	.word	0x4af42400

080070d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80070d6:	f7ff fe81 	bl	8006ddc <HAL_RCC_GetSysClockFreq>
 80070da:	4602      	mov	r2, r0
 80070dc:	4b10      	ldr	r3, [pc, #64]	; (8007120 <HAL_RCC_GetHCLKFreq+0x50>)
 80070de:	699b      	ldr	r3, [r3, #24]
 80070e0:	0a1b      	lsrs	r3, r3, #8
 80070e2:	f003 030f 	and.w	r3, r3, #15
 80070e6:	490f      	ldr	r1, [pc, #60]	; (8007124 <HAL_RCC_GetHCLKFreq+0x54>)
 80070e8:	5ccb      	ldrb	r3, [r1, r3]
 80070ea:	f003 031f 	and.w	r3, r3, #31
 80070ee:	fa22 f303 	lsr.w	r3, r2, r3
 80070f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80070f4:	4b0a      	ldr	r3, [pc, #40]	; (8007120 <HAL_RCC_GetHCLKFreq+0x50>)
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	f003 030f 	and.w	r3, r3, #15
 80070fc:	4a09      	ldr	r2, [pc, #36]	; (8007124 <HAL_RCC_GetHCLKFreq+0x54>)
 80070fe:	5cd3      	ldrb	r3, [r2, r3]
 8007100:	f003 031f 	and.w	r3, r3, #31
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	fa22 f303 	lsr.w	r3, r2, r3
 800710a:	4a07      	ldr	r2, [pc, #28]	; (8007128 <HAL_RCC_GetHCLKFreq+0x58>)
 800710c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800710e:	4a07      	ldr	r2, [pc, #28]	; (800712c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007114:	4b04      	ldr	r3, [pc, #16]	; (8007128 <HAL_RCC_GetHCLKFreq+0x58>)
 8007116:	681b      	ldr	r3, [r3, #0]
}
 8007118:	4618      	mov	r0, r3
 800711a:	3708      	adds	r7, #8
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	58024400 	.word	0x58024400
 8007124:	0800a6d4 	.word	0x0800a6d4
 8007128:	24000018 	.word	0x24000018
 800712c:	24000014 	.word	0x24000014

08007130 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007134:	f7ff ffcc 	bl	80070d0 <HAL_RCC_GetHCLKFreq>
 8007138:	4602      	mov	r2, r0
 800713a:	4b06      	ldr	r3, [pc, #24]	; (8007154 <HAL_RCC_GetPCLK1Freq+0x24>)
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	091b      	lsrs	r3, r3, #4
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	4904      	ldr	r1, [pc, #16]	; (8007158 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007146:	5ccb      	ldrb	r3, [r1, r3]
 8007148:	f003 031f 	and.w	r3, r3, #31
 800714c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007150:	4618      	mov	r0, r3
 8007152:	bd80      	pop	{r7, pc}
 8007154:	58024400 	.word	0x58024400
 8007158:	0800a6d4 	.word	0x0800a6d4

0800715c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007160:	f7ff ffb6 	bl	80070d0 <HAL_RCC_GetHCLKFreq>
 8007164:	4602      	mov	r2, r0
 8007166:	4b06      	ldr	r3, [pc, #24]	; (8007180 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	0a1b      	lsrs	r3, r3, #8
 800716c:	f003 0307 	and.w	r3, r3, #7
 8007170:	4904      	ldr	r1, [pc, #16]	; (8007184 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007172:	5ccb      	ldrb	r3, [r1, r3]
 8007174:	f003 031f 	and.w	r3, r3, #31
 8007178:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800717c:	4618      	mov	r0, r3
 800717e:	bd80      	pop	{r7, pc}
 8007180:	58024400 	.word	0x58024400
 8007184:	0800a6d4 	.word	0x0800a6d4

08007188 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	223f      	movs	r2, #63	; 0x3f
 8007196:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007198:	4b1a      	ldr	r3, [pc, #104]	; (8007204 <HAL_RCC_GetClockConfig+0x7c>)
 800719a:	691b      	ldr	r3, [r3, #16]
 800719c:	f003 0207 	and.w	r2, r3, #7
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80071a4:	4b17      	ldr	r3, [pc, #92]	; (8007204 <HAL_RCC_GetClockConfig+0x7c>)
 80071a6:	699b      	ldr	r3, [r3, #24]
 80071a8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80071b0:	4b14      	ldr	r3, [pc, #80]	; (8007204 <HAL_RCC_GetClockConfig+0x7c>)
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	f003 020f 	and.w	r2, r3, #15
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80071bc:	4b11      	ldr	r3, [pc, #68]	; (8007204 <HAL_RCC_GetClockConfig+0x7c>)
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80071c8:	4b0e      	ldr	r3, [pc, #56]	; (8007204 <HAL_RCC_GetClockConfig+0x7c>)
 80071ca:	69db      	ldr	r3, [r3, #28]
 80071cc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80071d4:	4b0b      	ldr	r3, [pc, #44]	; (8007204 <HAL_RCC_GetClockConfig+0x7c>)
 80071d6:	69db      	ldr	r3, [r3, #28]
 80071d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80071e0:	4b08      	ldr	r3, [pc, #32]	; (8007204 <HAL_RCC_GetClockConfig+0x7c>)
 80071e2:	6a1b      	ldr	r3, [r3, #32]
 80071e4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80071ec:	4b06      	ldr	r3, [pc, #24]	; (8007208 <HAL_RCC_GetClockConfig+0x80>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 020f 	and.w	r2, r3, #15
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	601a      	str	r2, [r3, #0]
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	58024400 	.word	0x58024400
 8007208:	52002000 	.word	0x52002000

0800720c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b086      	sub	sp, #24
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007214:	2300      	movs	r3, #0
 8007216:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007218:	2300      	movs	r3, #0
 800721a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d03f      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800722c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007230:	d02a      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007232:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007236:	d824      	bhi.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007238:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800723c:	d018      	beq.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800723e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007242:	d81e      	bhi.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007244:	2b00      	cmp	r3, #0
 8007246:	d003      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007248:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800724c:	d007      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800724e:	e018      	b.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007250:	4ba3      	ldr	r3, [pc, #652]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007254:	4aa2      	ldr	r2, [pc, #648]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007256:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800725a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800725c:	e015      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	3304      	adds	r3, #4
 8007262:	2102      	movs	r1, #2
 8007264:	4618      	mov	r0, r3
 8007266:	f001 f9d5 	bl	8008614 <RCCEx_PLL2_Config>
 800726a:	4603      	mov	r3, r0
 800726c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800726e:	e00c      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	3324      	adds	r3, #36	; 0x24
 8007274:	2102      	movs	r1, #2
 8007276:	4618      	mov	r0, r3
 8007278:	f001 fa7e 	bl	8008778 <RCCEx_PLL3_Config>
 800727c:	4603      	mov	r3, r0
 800727e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007280:	e003      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	75fb      	strb	r3, [r7, #23]
      break;
 8007286:	e000      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007288:	bf00      	nop
    }

    if(ret == HAL_OK)
 800728a:	7dfb      	ldrb	r3, [r7, #23]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d109      	bne.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007290:	4b93      	ldr	r3, [pc, #588]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007292:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007294:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800729c:	4990      	ldr	r1, [pc, #576]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800729e:	4313      	orrs	r3, r2
 80072a0:	650b      	str	r3, [r1, #80]	; 0x50
 80072a2:	e001      	b.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072a4:	7dfb      	ldrb	r3, [r7, #23]
 80072a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d03d      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b8:	2b04      	cmp	r3, #4
 80072ba:	d826      	bhi.n	800730a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80072bc:	a201      	add	r2, pc, #4	; (adr r2, 80072c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80072be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c2:	bf00      	nop
 80072c4:	080072d9 	.word	0x080072d9
 80072c8:	080072e7 	.word	0x080072e7
 80072cc:	080072f9 	.word	0x080072f9
 80072d0:	08007311 	.word	0x08007311
 80072d4:	08007311 	.word	0x08007311
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072d8:	4b81      	ldr	r3, [pc, #516]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80072da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072dc:	4a80      	ldr	r2, [pc, #512]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80072de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80072e4:	e015      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	3304      	adds	r3, #4
 80072ea:	2100      	movs	r1, #0
 80072ec:	4618      	mov	r0, r3
 80072ee:	f001 f991 	bl	8008614 <RCCEx_PLL2_Config>
 80072f2:	4603      	mov	r3, r0
 80072f4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80072f6:	e00c      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	3324      	adds	r3, #36	; 0x24
 80072fc:	2100      	movs	r1, #0
 80072fe:	4618      	mov	r0, r3
 8007300:	f001 fa3a 	bl	8008778 <RCCEx_PLL3_Config>
 8007304:	4603      	mov	r3, r0
 8007306:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007308:	e003      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	75fb      	strb	r3, [r7, #23]
      break;
 800730e:	e000      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007310:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007312:	7dfb      	ldrb	r3, [r7, #23]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d109      	bne.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007318:	4b71      	ldr	r3, [pc, #452]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800731a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800731c:	f023 0207 	bic.w	r2, r3, #7
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007324:	496e      	ldr	r1, [pc, #440]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007326:	4313      	orrs	r3, r2
 8007328:	650b      	str	r3, [r1, #80]	; 0x50
 800732a:	e001      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800732c:	7dfb      	ldrb	r3, [r7, #23]
 800732e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007338:	2b00      	cmp	r3, #0
 800733a:	d042      	beq.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007340:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007344:	d02b      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007346:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800734a:	d825      	bhi.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800734c:	2bc0      	cmp	r3, #192	; 0xc0
 800734e:	d028      	beq.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007350:	2bc0      	cmp	r3, #192	; 0xc0
 8007352:	d821      	bhi.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007354:	2b80      	cmp	r3, #128	; 0x80
 8007356:	d016      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007358:	2b80      	cmp	r3, #128	; 0x80
 800735a:	d81d      	bhi.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800735c:	2b00      	cmp	r3, #0
 800735e:	d002      	beq.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007360:	2b40      	cmp	r3, #64	; 0x40
 8007362:	d007      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8007364:	e018      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007366:	4b5e      	ldr	r3, [pc, #376]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800736a:	4a5d      	ldr	r2, [pc, #372]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800736c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007370:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007372:	e017      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	3304      	adds	r3, #4
 8007378:	2100      	movs	r1, #0
 800737a:	4618      	mov	r0, r3
 800737c:	f001 f94a 	bl	8008614 <RCCEx_PLL2_Config>
 8007380:	4603      	mov	r3, r0
 8007382:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007384:	e00e      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	3324      	adds	r3, #36	; 0x24
 800738a:	2100      	movs	r1, #0
 800738c:	4618      	mov	r0, r3
 800738e:	f001 f9f3 	bl	8008778 <RCCEx_PLL3_Config>
 8007392:	4603      	mov	r3, r0
 8007394:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007396:	e005      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	75fb      	strb	r3, [r7, #23]
      break;
 800739c:	e002      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800739e:	bf00      	nop
 80073a0:	e000      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80073a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073a4:	7dfb      	ldrb	r3, [r7, #23]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d109      	bne.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80073aa:	4b4d      	ldr	r3, [pc, #308]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80073ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ae:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073b6:	494a      	ldr	r1, [pc, #296]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80073b8:	4313      	orrs	r3, r2
 80073ba:	650b      	str	r3, [r1, #80]	; 0x50
 80073bc:	e001      	b.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073be:	7dfb      	ldrb	r3, [r7, #23]
 80073c0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d049      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80073d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80073d8:	d030      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x230>
 80073da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80073de:	d82a      	bhi.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80073e0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80073e4:	d02c      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80073e6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80073ea:	d824      	bhi.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80073ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073f0:	d018      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80073f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073f6:	d81e      	bhi.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d003      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80073fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007400:	d007      	beq.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007402:	e018      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007404:	4b36      	ldr	r3, [pc, #216]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007408:	4a35      	ldr	r2, [pc, #212]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800740a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800740e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007410:	e017      	b.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	3304      	adds	r3, #4
 8007416:	2100      	movs	r1, #0
 8007418:	4618      	mov	r0, r3
 800741a:	f001 f8fb 	bl	8008614 <RCCEx_PLL2_Config>
 800741e:	4603      	mov	r3, r0
 8007420:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007422:	e00e      	b.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	3324      	adds	r3, #36	; 0x24
 8007428:	2100      	movs	r1, #0
 800742a:	4618      	mov	r0, r3
 800742c:	f001 f9a4 	bl	8008778 <RCCEx_PLL3_Config>
 8007430:	4603      	mov	r3, r0
 8007432:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007434:	e005      	b.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	75fb      	strb	r3, [r7, #23]
      break;
 800743a:	e002      	b.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800743c:	bf00      	nop
 800743e:	e000      	b.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007440:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007442:	7dfb      	ldrb	r3, [r7, #23]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d10a      	bne.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007448:	4b25      	ldr	r3, [pc, #148]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800744a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800744c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007456:	4922      	ldr	r1, [pc, #136]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007458:	4313      	orrs	r3, r2
 800745a:	658b      	str	r3, [r1, #88]	; 0x58
 800745c:	e001      	b.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800745e:	7dfb      	ldrb	r3, [r7, #23]
 8007460:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800746a:	2b00      	cmp	r3, #0
 800746c:	d04b      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007474:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007478:	d030      	beq.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800747a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800747e:	d82a      	bhi.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007480:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007484:	d02e      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8007486:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800748a:	d824      	bhi.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800748c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007490:	d018      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8007492:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007496:	d81e      	bhi.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007498:	2b00      	cmp	r3, #0
 800749a:	d003      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800749c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80074a0:	d007      	beq.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80074a2:	e018      	b.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074a4:	4b0e      	ldr	r3, [pc, #56]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80074a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a8:	4a0d      	ldr	r2, [pc, #52]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80074aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80074b0:	e019      	b.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	3304      	adds	r3, #4
 80074b6:	2100      	movs	r1, #0
 80074b8:	4618      	mov	r0, r3
 80074ba:	f001 f8ab 	bl	8008614 <RCCEx_PLL2_Config>
 80074be:	4603      	mov	r3, r0
 80074c0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80074c2:	e010      	b.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3324      	adds	r3, #36	; 0x24
 80074c8:	2100      	movs	r1, #0
 80074ca:	4618      	mov	r0, r3
 80074cc:	f001 f954 	bl	8008778 <RCCEx_PLL3_Config>
 80074d0:	4603      	mov	r3, r0
 80074d2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80074d4:	e007      	b.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	75fb      	strb	r3, [r7, #23]
      break;
 80074da:	e004      	b.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80074dc:	bf00      	nop
 80074de:	e002      	b.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80074e0:	58024400 	.word	0x58024400
      break;
 80074e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074e6:	7dfb      	ldrb	r3, [r7, #23]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d10a      	bne.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80074ec:	4b99      	ldr	r3, [pc, #612]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80074ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074f0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80074fa:	4996      	ldr	r1, [pc, #600]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	658b      	str	r3, [r1, #88]	; 0x58
 8007500:	e001      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007502:	7dfb      	ldrb	r3, [r7, #23]
 8007504:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d032      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007516:	2b30      	cmp	r3, #48	; 0x30
 8007518:	d01c      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800751a:	2b30      	cmp	r3, #48	; 0x30
 800751c:	d817      	bhi.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x342>
 800751e:	2b20      	cmp	r3, #32
 8007520:	d00c      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x330>
 8007522:	2b20      	cmp	r3, #32
 8007524:	d813      	bhi.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8007526:	2b00      	cmp	r3, #0
 8007528:	d016      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800752a:	2b10      	cmp	r3, #16
 800752c:	d10f      	bne.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800752e:	4b89      	ldr	r3, [pc, #548]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007532:	4a88      	ldr	r2, [pc, #544]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007538:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800753a:	e00e      	b.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	3304      	adds	r3, #4
 8007540:	2102      	movs	r1, #2
 8007542:	4618      	mov	r0, r3
 8007544:	f001 f866 	bl	8008614 <RCCEx_PLL2_Config>
 8007548:	4603      	mov	r3, r0
 800754a:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800754c:	e005      	b.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	75fb      	strb	r3, [r7, #23]
      break;
 8007552:	e002      	b.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8007554:	bf00      	nop
 8007556:	e000      	b.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8007558:	bf00      	nop
    }

    if(ret == HAL_OK)
 800755a:	7dfb      	ldrb	r3, [r7, #23]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d109      	bne.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007560:	4b7c      	ldr	r3, [pc, #496]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007564:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800756c:	4979      	ldr	r1, [pc, #484]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800756e:	4313      	orrs	r3, r2
 8007570:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007572:	e001      	b.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007574:	7dfb      	ldrb	r3, [r7, #23]
 8007576:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007580:	2b00      	cmp	r3, #0
 8007582:	d047      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007588:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800758c:	d030      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800758e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007592:	d82a      	bhi.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007594:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007598:	d02c      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800759a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800759e:	d824      	bhi.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80075a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075a4:	d018      	beq.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80075a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075aa:	d81e      	bhi.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d003      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80075b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075b4:	d007      	beq.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80075b6:	e018      	b.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075b8:	4b66      	ldr	r3, [pc, #408]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80075ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075bc:	4a65      	ldr	r2, [pc, #404]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80075be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80075c4:	e017      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	3304      	adds	r3, #4
 80075ca:	2100      	movs	r1, #0
 80075cc:	4618      	mov	r0, r3
 80075ce:	f001 f821 	bl	8008614 <RCCEx_PLL2_Config>
 80075d2:	4603      	mov	r3, r0
 80075d4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80075d6:	e00e      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	3324      	adds	r3, #36	; 0x24
 80075dc:	2100      	movs	r1, #0
 80075de:	4618      	mov	r0, r3
 80075e0:	f001 f8ca 	bl	8008778 <RCCEx_PLL3_Config>
 80075e4:	4603      	mov	r3, r0
 80075e6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80075e8:	e005      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	75fb      	strb	r3, [r7, #23]
      break;
 80075ee:	e002      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80075f0:	bf00      	nop
 80075f2:	e000      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80075f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075f6:	7dfb      	ldrb	r3, [r7, #23]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d109      	bne.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80075fc:	4b55      	ldr	r3, [pc, #340]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80075fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007600:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007608:	4952      	ldr	r1, [pc, #328]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800760a:	4313      	orrs	r3, r2
 800760c:	650b      	str	r3, [r1, #80]	; 0x50
 800760e:	e001      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007610:	7dfb      	ldrb	r3, [r7, #23]
 8007612:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d049      	beq.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007624:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007628:	d02e      	beq.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800762a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800762e:	d828      	bhi.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007630:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007634:	d02a      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x480>
 8007636:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800763a:	d822      	bhi.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x476>
 800763c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007640:	d026      	beq.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8007642:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007646:	d81c      	bhi.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007648:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800764c:	d010      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x464>
 800764e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007652:	d816      	bhi.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8007654:	2b00      	cmp	r3, #0
 8007656:	d01d      	beq.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8007658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800765c:	d111      	bne.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	3304      	adds	r3, #4
 8007662:	2101      	movs	r1, #1
 8007664:	4618      	mov	r0, r3
 8007666:	f000 ffd5 	bl	8008614 <RCCEx_PLL2_Config>
 800766a:	4603      	mov	r3, r0
 800766c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800766e:	e012      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	3324      	adds	r3, #36	; 0x24
 8007674:	2101      	movs	r1, #1
 8007676:	4618      	mov	r0, r3
 8007678:	f001 f87e 	bl	8008778 <RCCEx_PLL3_Config>
 800767c:	4603      	mov	r3, r0
 800767e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007680:	e009      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	75fb      	strb	r3, [r7, #23]
      break;
 8007686:	e006      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007688:	bf00      	nop
 800768a:	e004      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800768c:	bf00      	nop
 800768e:	e002      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007690:	bf00      	nop
 8007692:	e000      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007694:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007696:	7dfb      	ldrb	r3, [r7, #23]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d109      	bne.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800769c:	4b2d      	ldr	r3, [pc, #180]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800769e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076a0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076a8:	492a      	ldr	r1, [pc, #168]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80076aa:	4313      	orrs	r3, r2
 80076ac:	650b      	str	r3, [r1, #80]	; 0x50
 80076ae:	e001      	b.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076b0:	7dfb      	ldrb	r3, [r7, #23]
 80076b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d04d      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80076c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076ca:	d02e      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80076cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076d0:	d828      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80076d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076d6:	d02a      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x522>
 80076d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076dc:	d822      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80076de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80076e2:	d026      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x526>
 80076e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80076e8:	d81c      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80076ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076ee:	d010      	beq.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80076f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076f4:	d816      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d01d      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80076fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076fe:	d111      	bne.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	3304      	adds	r3, #4
 8007704:	2101      	movs	r1, #1
 8007706:	4618      	mov	r0, r3
 8007708:	f000 ff84 	bl	8008614 <RCCEx_PLL2_Config>
 800770c:	4603      	mov	r3, r0
 800770e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007710:	e012      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	3324      	adds	r3, #36	; 0x24
 8007716:	2101      	movs	r1, #1
 8007718:	4618      	mov	r0, r3
 800771a:	f001 f82d 	bl	8008778 <RCCEx_PLL3_Config>
 800771e:	4603      	mov	r3, r0
 8007720:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007722:	e009      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	75fb      	strb	r3, [r7, #23]
      break;
 8007728:	e006      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800772a:	bf00      	nop
 800772c:	e004      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800772e:	bf00      	nop
 8007730:	e002      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007732:	bf00      	nop
 8007734:	e000      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007736:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007738:	7dfb      	ldrb	r3, [r7, #23]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10c      	bne.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800773e:	4b05      	ldr	r3, [pc, #20]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007742:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800774c:	4901      	ldr	r1, [pc, #4]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800774e:	4313      	orrs	r3, r2
 8007750:	658b      	str	r3, [r1, #88]	; 0x58
 8007752:	e003      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8007754:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007758:	7dfb      	ldrb	r3, [r7, #23]
 800775a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007764:	2b00      	cmp	r3, #0
 8007766:	d02f      	beq.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800776c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007770:	d00e      	beq.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8007772:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007776:	d814      	bhi.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8007778:	2b00      	cmp	r3, #0
 800777a:	d015      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 800777c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007780:	d10f      	bne.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007782:	4baf      	ldr	r3, [pc, #700]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007786:	4aae      	ldr	r2, [pc, #696]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800778c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800778e:	e00c      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	3304      	adds	r3, #4
 8007794:	2101      	movs	r1, #1
 8007796:	4618      	mov	r0, r3
 8007798:	f000 ff3c 	bl	8008614 <RCCEx_PLL2_Config>
 800779c:	4603      	mov	r3, r0
 800779e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80077a0:	e003      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	75fb      	strb	r3, [r7, #23]
      break;
 80077a6:	e000      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80077a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077aa:	7dfb      	ldrb	r3, [r7, #23]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d109      	bne.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80077b0:	4ba3      	ldr	r3, [pc, #652]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80077b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077b4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077bc:	49a0      	ldr	r1, [pc, #640]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	650b      	str	r3, [r1, #80]	; 0x50
 80077c2:	e001      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c4:	7dfb      	ldrb	r3, [r7, #23]
 80077c6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d032      	beq.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077d8:	2b03      	cmp	r3, #3
 80077da:	d81b      	bhi.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80077dc:	a201      	add	r2, pc, #4	; (adr r2, 80077e4 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 80077de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e2:	bf00      	nop
 80077e4:	0800781b 	.word	0x0800781b
 80077e8:	080077f5 	.word	0x080077f5
 80077ec:	08007803 	.word	0x08007803
 80077f0:	0800781b 	.word	0x0800781b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077f4:	4b92      	ldr	r3, [pc, #584]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80077f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f8:	4a91      	ldr	r2, [pc, #580]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80077fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007800:	e00c      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	3304      	adds	r3, #4
 8007806:	2102      	movs	r1, #2
 8007808:	4618      	mov	r0, r3
 800780a:	f000 ff03 	bl	8008614 <RCCEx_PLL2_Config>
 800780e:	4603      	mov	r3, r0
 8007810:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007812:	e003      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	75fb      	strb	r3, [r7, #23]
      break;
 8007818:	e000      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800781a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800781c:	7dfb      	ldrb	r3, [r7, #23]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d109      	bne.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007822:	4b87      	ldr	r3, [pc, #540]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007826:	f023 0203 	bic.w	r2, r3, #3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800782e:	4984      	ldr	r1, [pc, #528]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007830:	4313      	orrs	r3, r2
 8007832:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007834:	e001      	b.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007836:	7dfb      	ldrb	r3, [r7, #23]
 8007838:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 8086 	beq.w	8007954 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007848:	4b7e      	ldr	r3, [pc, #504]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a7d      	ldr	r2, [pc, #500]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800784e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007852:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007854:	f7fd fada 	bl	8004e0c <HAL_GetTick>
 8007858:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800785a:	e009      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800785c:	f7fd fad6 	bl	8004e0c <HAL_GetTick>
 8007860:	4602      	mov	r2, r0
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	2b64      	cmp	r3, #100	; 0x64
 8007868:	d902      	bls.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	75fb      	strb	r3, [r7, #23]
        break;
 800786e:	e005      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007870:	4b74      	ldr	r3, [pc, #464]	; (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007878:	2b00      	cmp	r3, #0
 800787a:	d0ef      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800787c:	7dfb      	ldrb	r3, [r7, #23]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d166      	bne.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007882:	4b6f      	ldr	r3, [pc, #444]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007884:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800788c:	4053      	eors	r3, r2
 800788e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007892:	2b00      	cmp	r3, #0
 8007894:	d013      	beq.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007896:	4b6a      	ldr	r3, [pc, #424]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800789a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800789e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80078a0:	4b67      	ldr	r3, [pc, #412]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80078a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078a4:	4a66      	ldr	r2, [pc, #408]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80078a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078aa:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80078ac:	4b64      	ldr	r3, [pc, #400]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80078ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078b0:	4a63      	ldr	r2, [pc, #396]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80078b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078b6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80078b8:	4a61      	ldr	r2, [pc, #388]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80078c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078c8:	d115      	bne.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078ca:	f7fd fa9f 	bl	8004e0c <HAL_GetTick>
 80078ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078d0:	e00b      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078d2:	f7fd fa9b 	bl	8004e0c <HAL_GetTick>
 80078d6:	4602      	mov	r2, r0
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d902      	bls.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80078e4:	2303      	movs	r3, #3
 80078e6:	75fb      	strb	r3, [r7, #23]
            break;
 80078e8:	e005      	b.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078ea:	4b55      	ldr	r3, [pc, #340]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80078ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ee:	f003 0302 	and.w	r3, r3, #2
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d0ed      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80078f6:	7dfb      	ldrb	r3, [r7, #23]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d126      	bne.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007906:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800790a:	d10d      	bne.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800790c:	4b4c      	ldr	r3, [pc, #304]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800790e:	691b      	ldr	r3, [r3, #16]
 8007910:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800791a:	0919      	lsrs	r1, r3, #4
 800791c:	4b4a      	ldr	r3, [pc, #296]	; (8007a48 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800791e:	400b      	ands	r3, r1
 8007920:	4947      	ldr	r1, [pc, #284]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007922:	4313      	orrs	r3, r2
 8007924:	610b      	str	r3, [r1, #16]
 8007926:	e005      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007928:	4b45      	ldr	r3, [pc, #276]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	4a44      	ldr	r2, [pc, #272]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800792e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007932:	6113      	str	r3, [r2, #16]
 8007934:	4b42      	ldr	r3, [pc, #264]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007936:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800793e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007942:	493f      	ldr	r1, [pc, #252]	; (8007a40 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007944:	4313      	orrs	r3, r2
 8007946:	670b      	str	r3, [r1, #112]	; 0x70
 8007948:	e004      	b.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800794a:	7dfb      	ldrb	r3, [r7, #23]
 800794c:	75bb      	strb	r3, [r7, #22]
 800794e:	e001      	b.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007950:	7dfb      	ldrb	r3, [r7, #23]
 8007952:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0301 	and.w	r3, r3, #1
 800795c:	2b00      	cmp	r3, #0
 800795e:	f000 8085 	beq.w	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007966:	2b28      	cmp	r3, #40	; 0x28
 8007968:	d866      	bhi.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800796a:	a201      	add	r2, pc, #4	; (adr r2, 8007970 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800796c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007970:	08007a4d 	.word	0x08007a4d
 8007974:	08007a39 	.word	0x08007a39
 8007978:	08007a39 	.word	0x08007a39
 800797c:	08007a39 	.word	0x08007a39
 8007980:	08007a39 	.word	0x08007a39
 8007984:	08007a39 	.word	0x08007a39
 8007988:	08007a39 	.word	0x08007a39
 800798c:	08007a39 	.word	0x08007a39
 8007990:	08007a15 	.word	0x08007a15
 8007994:	08007a39 	.word	0x08007a39
 8007998:	08007a39 	.word	0x08007a39
 800799c:	08007a39 	.word	0x08007a39
 80079a0:	08007a39 	.word	0x08007a39
 80079a4:	08007a39 	.word	0x08007a39
 80079a8:	08007a39 	.word	0x08007a39
 80079ac:	08007a39 	.word	0x08007a39
 80079b0:	08007a27 	.word	0x08007a27
 80079b4:	08007a39 	.word	0x08007a39
 80079b8:	08007a39 	.word	0x08007a39
 80079bc:	08007a39 	.word	0x08007a39
 80079c0:	08007a39 	.word	0x08007a39
 80079c4:	08007a39 	.word	0x08007a39
 80079c8:	08007a39 	.word	0x08007a39
 80079cc:	08007a39 	.word	0x08007a39
 80079d0:	08007a4d 	.word	0x08007a4d
 80079d4:	08007a39 	.word	0x08007a39
 80079d8:	08007a39 	.word	0x08007a39
 80079dc:	08007a39 	.word	0x08007a39
 80079e0:	08007a39 	.word	0x08007a39
 80079e4:	08007a39 	.word	0x08007a39
 80079e8:	08007a39 	.word	0x08007a39
 80079ec:	08007a39 	.word	0x08007a39
 80079f0:	08007a4d 	.word	0x08007a4d
 80079f4:	08007a39 	.word	0x08007a39
 80079f8:	08007a39 	.word	0x08007a39
 80079fc:	08007a39 	.word	0x08007a39
 8007a00:	08007a39 	.word	0x08007a39
 8007a04:	08007a39 	.word	0x08007a39
 8007a08:	08007a39 	.word	0x08007a39
 8007a0c:	08007a39 	.word	0x08007a39
 8007a10:	08007a4d 	.word	0x08007a4d
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	3304      	adds	r3, #4
 8007a18:	2101      	movs	r1, #1
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f000 fdfa 	bl	8008614 <RCCEx_PLL2_Config>
 8007a20:	4603      	mov	r3, r0
 8007a22:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007a24:	e013      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	3324      	adds	r3, #36	; 0x24
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f000 fea3 	bl	8008778 <RCCEx_PLL3_Config>
 8007a32:	4603      	mov	r3, r0
 8007a34:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007a36:	e00a      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	75fb      	strb	r3, [r7, #23]
      break;
 8007a3c:	e007      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007a3e:	bf00      	nop
 8007a40:	58024400 	.word	0x58024400
 8007a44:	58024800 	.word	0x58024800
 8007a48:	00ffffcf 	.word	0x00ffffcf
      break;
 8007a4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a4e:	7dfb      	ldrb	r3, [r7, #23]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d109      	bne.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007a54:	4b96      	ldr	r3, [pc, #600]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a58:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007a60:	4993      	ldr	r1, [pc, #588]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007a62:	4313      	orrs	r3, r2
 8007a64:	654b      	str	r3, [r1, #84]	; 0x54
 8007a66:	e001      	b.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a68:	7dfb      	ldrb	r3, [r7, #23]
 8007a6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0302 	and.w	r3, r3, #2
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d038      	beq.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a7c:	2b05      	cmp	r3, #5
 8007a7e:	d821      	bhi.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8007a80:	a201      	add	r2, pc, #4	; (adr r2, 8007a88 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8007a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a86:	bf00      	nop
 8007a88:	08007acb 	.word	0x08007acb
 8007a8c:	08007aa1 	.word	0x08007aa1
 8007a90:	08007ab3 	.word	0x08007ab3
 8007a94:	08007acb 	.word	0x08007acb
 8007a98:	08007acb 	.word	0x08007acb
 8007a9c:	08007acb 	.word	0x08007acb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	2101      	movs	r1, #1
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f000 fdb4 	bl	8008614 <RCCEx_PLL2_Config>
 8007aac:	4603      	mov	r3, r0
 8007aae:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007ab0:	e00c      	b.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	3324      	adds	r3, #36	; 0x24
 8007ab6:	2101      	movs	r1, #1
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fe5d 	bl	8008778 <RCCEx_PLL3_Config>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007ac2:	e003      	b.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ac8:	e000      	b.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8007aca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007acc:	7dfb      	ldrb	r3, [r7, #23]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d109      	bne.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007ad2:	4b77      	ldr	r3, [pc, #476]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ad6:	f023 0207 	bic.w	r2, r3, #7
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ade:	4974      	ldr	r1, [pc, #464]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	654b      	str	r3, [r1, #84]	; 0x54
 8007ae4:	e001      	b.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae6:	7dfb      	ldrb	r3, [r7, #23]
 8007ae8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0304 	and.w	r3, r3, #4
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d03a      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007afc:	2b05      	cmp	r3, #5
 8007afe:	d821      	bhi.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8007b00:	a201      	add	r2, pc, #4	; (adr r2, 8007b08 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8007b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b06:	bf00      	nop
 8007b08:	08007b4b 	.word	0x08007b4b
 8007b0c:	08007b21 	.word	0x08007b21
 8007b10:	08007b33 	.word	0x08007b33
 8007b14:	08007b4b 	.word	0x08007b4b
 8007b18:	08007b4b 	.word	0x08007b4b
 8007b1c:	08007b4b 	.word	0x08007b4b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	3304      	adds	r3, #4
 8007b24:	2101      	movs	r1, #1
 8007b26:	4618      	mov	r0, r3
 8007b28:	f000 fd74 	bl	8008614 <RCCEx_PLL2_Config>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007b30:	e00c      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	3324      	adds	r3, #36	; 0x24
 8007b36:	2101      	movs	r1, #1
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f000 fe1d 	bl	8008778 <RCCEx_PLL3_Config>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007b42:	e003      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b44:	2301      	movs	r3, #1
 8007b46:	75fb      	strb	r3, [r7, #23]
      break;
 8007b48:	e000      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8007b4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b4c:	7dfb      	ldrb	r3, [r7, #23]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d10a      	bne.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b52:	4b57      	ldr	r3, [pc, #348]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b56:	f023 0207 	bic.w	r2, r3, #7
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b60:	4953      	ldr	r1, [pc, #332]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007b62:	4313      	orrs	r3, r2
 8007b64:	658b      	str	r3, [r1, #88]	; 0x58
 8007b66:	e001      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b68:	7dfb      	ldrb	r3, [r7, #23]
 8007b6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0320 	and.w	r3, r3, #32
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d04b      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b82:	d02e      	beq.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8007b84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b88:	d828      	bhi.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b8e:	d02a      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8007b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b94:	d822      	bhi.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007b96:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b9a:	d026      	beq.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8007b9c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007ba0:	d81c      	bhi.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007ba2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ba6:	d010      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8007ba8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bac:	d816      	bhi.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d01d      	beq.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8007bb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007bb6:	d111      	bne.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	3304      	adds	r3, #4
 8007bbc:	2100      	movs	r1, #0
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f000 fd28 	bl	8008614 <RCCEx_PLL2_Config>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007bc8:	e012      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	3324      	adds	r3, #36	; 0x24
 8007bce:	2102      	movs	r1, #2
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f000 fdd1 	bl	8008778 <RCCEx_PLL3_Config>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007bda:	e009      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	75fb      	strb	r3, [r7, #23]
      break;
 8007be0:	e006      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007be2:	bf00      	nop
 8007be4:	e004      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007be6:	bf00      	nop
 8007be8:	e002      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007bea:	bf00      	nop
 8007bec:	e000      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007bee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007bf0:	7dfb      	ldrb	r3, [r7, #23]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d10a      	bne.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007bf6:	4b2e      	ldr	r3, [pc, #184]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bfa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c04:	492a      	ldr	r1, [pc, #168]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007c06:	4313      	orrs	r3, r2
 8007c08:	654b      	str	r3, [r1, #84]	; 0x54
 8007c0a:	e001      	b.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c0c:	7dfb      	ldrb	r3, [r7, #23]
 8007c0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d04d      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007c22:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007c26:	d02e      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8007c28:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007c2c:	d828      	bhi.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c32:	d02a      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007c34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c38:	d822      	bhi.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007c3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007c3e:	d026      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8007c40:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007c44:	d81c      	bhi.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007c46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c4a:	d010      	beq.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8007c4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c50:	d816      	bhi.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d01d      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8007c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c5a:	d111      	bne.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	3304      	adds	r3, #4
 8007c60:	2100      	movs	r1, #0
 8007c62:	4618      	mov	r0, r3
 8007c64:	f000 fcd6 	bl	8008614 <RCCEx_PLL2_Config>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007c6c:	e012      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	3324      	adds	r3, #36	; 0x24
 8007c72:	2102      	movs	r1, #2
 8007c74:	4618      	mov	r0, r3
 8007c76:	f000 fd7f 	bl	8008778 <RCCEx_PLL3_Config>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007c7e:	e009      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	75fb      	strb	r3, [r7, #23]
      break;
 8007c84:	e006      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007c86:	bf00      	nop
 8007c88:	e004      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007c8a:	bf00      	nop
 8007c8c:	e002      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007c8e:	bf00      	nop
 8007c90:	e000      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007c92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c94:	7dfb      	ldrb	r3, [r7, #23]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d10c      	bne.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007c9a:	4b05      	ldr	r3, [pc, #20]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c9e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007ca8:	4901      	ldr	r1, [pc, #4]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007caa:	4313      	orrs	r3, r2
 8007cac:	658b      	str	r3, [r1, #88]	; 0x58
 8007cae:	e003      	b.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8007cb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cb4:	7dfb      	ldrb	r3, [r7, #23]
 8007cb6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d04b      	beq.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007cca:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007cce:	d02e      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8007cd0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007cd4:	d828      	bhi.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007cd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cda:	d02a      	beq.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8007cdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ce0:	d822      	bhi.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007ce2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007ce6:	d026      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8007ce8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007cec:	d81c      	bhi.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007cee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cf2:	d010      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8007cf4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cf8:	d816      	bhi.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d01d      	beq.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8007cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d02:	d111      	bne.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	3304      	adds	r3, #4
 8007d08:	2100      	movs	r1, #0
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f000 fc82 	bl	8008614 <RCCEx_PLL2_Config>
 8007d10:	4603      	mov	r3, r0
 8007d12:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007d14:	e012      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	3324      	adds	r3, #36	; 0x24
 8007d1a:	2102      	movs	r1, #2
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f000 fd2b 	bl	8008778 <RCCEx_PLL3_Config>
 8007d22:	4603      	mov	r3, r0
 8007d24:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007d26:	e009      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	75fb      	strb	r3, [r7, #23]
      break;
 8007d2c:	e006      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007d2e:	bf00      	nop
 8007d30:	e004      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007d32:	bf00      	nop
 8007d34:	e002      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007d36:	bf00      	nop
 8007d38:	e000      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007d3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d3c:	7dfb      	ldrb	r3, [r7, #23]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d10a      	bne.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007d42:	4b9d      	ldr	r3, [pc, #628]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d50:	4999      	ldr	r1, [pc, #612]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007d52:	4313      	orrs	r3, r2
 8007d54:	658b      	str	r3, [r1, #88]	; 0x58
 8007d56:	e001      	b.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d58:	7dfb      	ldrb	r3, [r7, #23]
 8007d5a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0308 	and.w	r3, r3, #8
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d01a      	beq.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d72:	d10a      	bne.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	3324      	adds	r3, #36	; 0x24
 8007d78:	2102      	movs	r1, #2
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f000 fcfc 	bl	8008778 <RCCEx_PLL3_Config>
 8007d80:	4603      	mov	r3, r0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d001      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007d8a:	4b8b      	ldr	r3, [pc, #556]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d8e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d98:	4987      	ldr	r1, [pc, #540]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0310 	and.w	r3, r3, #16
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d01a      	beq.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007db0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007db4:	d10a      	bne.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	3324      	adds	r3, #36	; 0x24
 8007dba:	2102      	movs	r1, #2
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 fcdb 	bl	8008778 <RCCEx_PLL3_Config>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d001      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007dcc:	4b7a      	ldr	r3, [pc, #488]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007dda:	4977      	ldr	r1, [pc, #476]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d034      	beq.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007df2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007df6:	d01d      	beq.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8007df8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007dfc:	d817      	bhi.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d003      	beq.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007e02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e06:	d009      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8007e08:	e011      	b.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	3304      	adds	r3, #4
 8007e0e:	2100      	movs	r1, #0
 8007e10:	4618      	mov	r0, r3
 8007e12:	f000 fbff 	bl	8008614 <RCCEx_PLL2_Config>
 8007e16:	4603      	mov	r3, r0
 8007e18:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007e1a:	e00c      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	3324      	adds	r3, #36	; 0x24
 8007e20:	2102      	movs	r1, #2
 8007e22:	4618      	mov	r0, r3
 8007e24:	f000 fca8 	bl	8008778 <RCCEx_PLL3_Config>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007e2c:	e003      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	75fb      	strb	r3, [r7, #23]
      break;
 8007e32:	e000      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8007e34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e36:	7dfb      	ldrb	r3, [r7, #23]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10a      	bne.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007e3c:	4b5e      	ldr	r3, [pc, #376]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007e4a:	495b      	ldr	r1, [pc, #364]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	658b      	str	r3, [r1, #88]	; 0x58
 8007e50:	e001      	b.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e52:	7dfb      	ldrb	r3, [r7, #23]
 8007e54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d033      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e68:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007e6c:	d01c      	beq.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8007e6e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007e72:	d816      	bhi.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8007e74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e78:	d003      	beq.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007e7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e7e:	d007      	beq.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8007e80:	e00f      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e82:	4b4d      	ldr	r3, [pc, #308]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e86:	4a4c      	ldr	r2, [pc, #304]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007e8e:	e00c      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	3324      	adds	r3, #36	; 0x24
 8007e94:	2101      	movs	r1, #1
 8007e96:	4618      	mov	r0, r3
 8007e98:	f000 fc6e 	bl	8008778 <RCCEx_PLL3_Config>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007ea0:	e003      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	75fb      	strb	r3, [r7, #23]
      break;
 8007ea6:	e000      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8007ea8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007eaa:	7dfb      	ldrb	r3, [r7, #23]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d10a      	bne.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007eb0:	4b41      	ldr	r3, [pc, #260]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ebe:	493e      	ldr	r1, [pc, #248]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	654b      	str	r3, [r1, #84]	; 0x54
 8007ec4:	e001      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ec6:	7dfb      	ldrb	r3, [r7, #23]
 8007ec8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d029      	beq.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d003      	beq.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8007ede:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ee2:	d007      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8007ee4:	e00f      	b.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ee6:	4b34      	ldr	r3, [pc, #208]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eea:	4a33      	ldr	r2, [pc, #204]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007eec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ef0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007ef2:	e00b      	b.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	3304      	adds	r3, #4
 8007ef8:	2102      	movs	r1, #2
 8007efa:	4618      	mov	r0, r3
 8007efc:	f000 fb8a 	bl	8008614 <RCCEx_PLL2_Config>
 8007f00:	4603      	mov	r3, r0
 8007f02:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007f04:	e002      	b.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	75fb      	strb	r3, [r7, #23]
      break;
 8007f0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f0c:	7dfb      	ldrb	r3, [r7, #23]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d109      	bne.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007f12:	4b29      	ldr	r3, [pc, #164]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f16:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f1e:	4926      	ldr	r1, [pc, #152]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007f20:	4313      	orrs	r3, r2
 8007f22:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007f24:	e001      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f26:	7dfb      	ldrb	r3, [r7, #23]
 8007f28:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d00a      	beq.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	3324      	adds	r3, #36	; 0x24
 8007f3a:	2102      	movs	r1, #2
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f000 fc1b 	bl	8008778 <RCCEx_PLL3_Config>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d001      	beq.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d033      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f60:	d017      	beq.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8007f62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f66:	d811      	bhi.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8007f68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f6c:	d013      	beq.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8007f6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f72:	d80b      	bhi.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d010      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8007f78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f7c:	d106      	bne.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f7e:	4b0e      	ldr	r3, [pc, #56]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f82:	4a0d      	ldr	r2, [pc, #52]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f88:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007f8a:	e007      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	75fb      	strb	r3, [r7, #23]
      break;
 8007f90:	e004      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8007f92:	bf00      	nop
 8007f94:	e002      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8007f96:	bf00      	nop
 8007f98:	e000      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8007f9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f9c:	7dfb      	ldrb	r3, [r7, #23]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10c      	bne.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007fa2:	4b05      	ldr	r3, [pc, #20]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fa6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007fae:	4902      	ldr	r1, [pc, #8]	; (8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	654b      	str	r3, [r1, #84]	; 0x54
 8007fb4:	e004      	b.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8007fb6:	bf00      	nop
 8007fb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fbc:	7dfb      	ldrb	r3, [r7, #23]
 8007fbe:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d008      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007fcc:	4b31      	ldr	r3, [pc, #196]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fd0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd8:	492e      	ldr	r1, [pc, #184]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d009      	beq.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007fea:	4b2a      	ldr	r3, [pc, #168]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007ff8:	4926      	ldr	r1, [pc, #152]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008006:	2b00      	cmp	r3, #0
 8008008:	d008      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800800a:	4b22      	ldr	r3, [pc, #136]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800800c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800800e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008016:	491f      	ldr	r1, [pc, #124]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008018:	4313      	orrs	r3, r2
 800801a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00d      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008028:	4b1a      	ldr	r3, [pc, #104]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800802a:	691b      	ldr	r3, [r3, #16]
 800802c:	4a19      	ldr	r2, [pc, #100]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800802e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008032:	6113      	str	r3, [r2, #16]
 8008034:	4b17      	ldr	r3, [pc, #92]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008036:	691a      	ldr	r2, [r3, #16]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800803e:	4915      	ldr	r1, [pc, #84]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008040:	4313      	orrs	r3, r2
 8008042:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	da08      	bge.n	800805e <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800804c:	4b11      	ldr	r3, [pc, #68]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800804e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008050:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008058:	490e      	ldr	r1, [pc, #56]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800805a:	4313      	orrs	r3, r2
 800805c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008066:	2b00      	cmp	r3, #0
 8008068:	d009      	beq.n	800807e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800806a:	4b0a      	ldr	r3, [pc, #40]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800806c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800806e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008078:	4906      	ldr	r1, [pc, #24]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800807a:	4313      	orrs	r3, r2
 800807c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800807e:	7dbb      	ldrb	r3, [r7, #22]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d101      	bne.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8008084:	2300      	movs	r3, #0
 8008086:	e000      	b.n	800808a <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8008088:	2301      	movs	r3, #1
}
 800808a:	4618      	mov	r0, r3
 800808c:	3718      	adds	r7, #24
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	58024400 	.word	0x58024400

08008098 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800809c:	f7ff f818 	bl	80070d0 <HAL_RCC_GetHCLKFreq>
 80080a0:	4602      	mov	r2, r0
 80080a2:	4b06      	ldr	r3, [pc, #24]	; (80080bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	091b      	lsrs	r3, r3, #4
 80080a8:	f003 0307 	and.w	r3, r3, #7
 80080ac:	4904      	ldr	r1, [pc, #16]	; (80080c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80080ae:	5ccb      	ldrb	r3, [r1, r3]
 80080b0:	f003 031f 	and.w	r3, r3, #31
 80080b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	58024400 	.word	0x58024400
 80080c0:	0800a6d4 	.word	0x0800a6d4

080080c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b089      	sub	sp, #36	; 0x24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80080cc:	4ba1      	ldr	r3, [pc, #644]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080d0:	f003 0303 	and.w	r3, r3, #3
 80080d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80080d6:	4b9f      	ldr	r3, [pc, #636]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080da:	0b1b      	lsrs	r3, r3, #12
 80080dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80080e2:	4b9c      	ldr	r3, [pc, #624]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e6:	091b      	lsrs	r3, r3, #4
 80080e8:	f003 0301 	and.w	r3, r3, #1
 80080ec:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80080ee:	4b99      	ldr	r3, [pc, #612]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80080f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080f2:	08db      	lsrs	r3, r3, #3
 80080f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	fb02 f303 	mul.w	r3, r2, r3
 80080fe:	ee07 3a90 	vmov	s15, r3
 8008102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008106:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 8111 	beq.w	8008334 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	2b02      	cmp	r3, #2
 8008116:	f000 8083 	beq.w	8008220 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	2b02      	cmp	r3, #2
 800811e:	f200 80a1 	bhi.w	8008264 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008122:	69bb      	ldr	r3, [r7, #24]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d003      	beq.n	8008130 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008128:	69bb      	ldr	r3, [r7, #24]
 800812a:	2b01      	cmp	r3, #1
 800812c:	d056      	beq.n	80081dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800812e:	e099      	b.n	8008264 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008130:	4b88      	ldr	r3, [pc, #544]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0320 	and.w	r3, r3, #32
 8008138:	2b00      	cmp	r3, #0
 800813a:	d02d      	beq.n	8008198 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800813c:	4b85      	ldr	r3, [pc, #532]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	08db      	lsrs	r3, r3, #3
 8008142:	f003 0303 	and.w	r3, r3, #3
 8008146:	4a84      	ldr	r2, [pc, #528]	; (8008358 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008148:	fa22 f303 	lsr.w	r3, r2, r3
 800814c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	ee07 3a90 	vmov	s15, r3
 8008154:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	ee07 3a90 	vmov	s15, r3
 800815e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008166:	4b7b      	ldr	r3, [pc, #492]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800816a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800816e:	ee07 3a90 	vmov	s15, r3
 8008172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008176:	ed97 6a03 	vldr	s12, [r7, #12]
 800817a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800835c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800817e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008186:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800818a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800818e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008192:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008196:	e087      	b.n	80082a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	ee07 3a90 	vmov	s15, r3
 800819e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081a2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008360 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80081a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081aa:	4b6a      	ldr	r3, [pc, #424]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081b2:	ee07 3a90 	vmov	s15, r3
 80081b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80081be:	eddf 5a67 	vldr	s11, [pc, #412]	; 800835c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80081c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081da:	e065      	b.n	80082a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	ee07 3a90 	vmov	s15, r3
 80081e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081e6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80081ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081ee:	4b59      	ldr	r3, [pc, #356]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081f6:	ee07 3a90 	vmov	s15, r3
 80081fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008202:	eddf 5a56 	vldr	s11, [pc, #344]	; 800835c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800820a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800820e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800821a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800821e:	e043      	b.n	80082a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	ee07 3a90 	vmov	s15, r3
 8008226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800822a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008368 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800822e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008232:	4b48      	ldr	r3, [pc, #288]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800823a:	ee07 3a90 	vmov	s15, r3
 800823e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008242:	ed97 6a03 	vldr	s12, [r7, #12]
 8008246:	eddf 5a45 	vldr	s11, [pc, #276]	; 800835c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800824a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800824e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008252:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800825a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800825e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008262:	e021      	b.n	80082a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	ee07 3a90 	vmov	s15, r3
 800826a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800826e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008276:	4b37      	ldr	r3, [pc, #220]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800827a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800827e:	ee07 3a90 	vmov	s15, r3
 8008282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008286:	ed97 6a03 	vldr	s12, [r7, #12]
 800828a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800835c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800828e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800829a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800829e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80082a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80082a8:	4b2a      	ldr	r3, [pc, #168]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ac:	0a5b      	lsrs	r3, r3, #9
 80082ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082b2:	ee07 3a90 	vmov	s15, r3
 80082b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80082be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80082c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082ce:	ee17 2a90 	vmov	r2, s15
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80082d6:	4b1f      	ldr	r3, [pc, #124]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082da:	0c1b      	lsrs	r3, r3, #16
 80082dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082e0:	ee07 3a90 	vmov	s15, r3
 80082e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80082ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80082f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082fc:	ee17 2a90 	vmov	r2, s15
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008304:	4b13      	ldr	r3, [pc, #76]	; (8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008308:	0e1b      	lsrs	r3, r3, #24
 800830a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800830e:	ee07 3a90 	vmov	s15, r3
 8008312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008316:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800831a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800831e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008322:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800832a:	ee17 2a90 	vmov	r2, s15
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008332:	e008      	b.n	8008346 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	609a      	str	r2, [r3, #8]
}
 8008346:	bf00      	nop
 8008348:	3724      	adds	r7, #36	; 0x24
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr
 8008352:	bf00      	nop
 8008354:	58024400 	.word	0x58024400
 8008358:	03d09000 	.word	0x03d09000
 800835c:	46000000 	.word	0x46000000
 8008360:	4c742400 	.word	0x4c742400
 8008364:	4a742400 	.word	0x4a742400
 8008368:	4af42400 	.word	0x4af42400

0800836c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800836c:	b480      	push	{r7}
 800836e:	b089      	sub	sp, #36	; 0x24
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008374:	4ba1      	ldr	r3, [pc, #644]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008378:	f003 0303 	and.w	r3, r3, #3
 800837c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800837e:	4b9f      	ldr	r3, [pc, #636]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008382:	0d1b      	lsrs	r3, r3, #20
 8008384:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008388:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800838a:	4b9c      	ldr	r3, [pc, #624]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800838c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838e:	0a1b      	lsrs	r3, r3, #8
 8008390:	f003 0301 	and.w	r3, r3, #1
 8008394:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008396:	4b99      	ldr	r3, [pc, #612]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800839a:	08db      	lsrs	r3, r3, #3
 800839c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80083a0:	693a      	ldr	r2, [r7, #16]
 80083a2:	fb02 f303 	mul.w	r3, r2, r3
 80083a6:	ee07 3a90 	vmov	s15, r3
 80083aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f000 8111 	beq.w	80085dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	2b02      	cmp	r3, #2
 80083be:	f000 8083 	beq.w	80084c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	f200 80a1 	bhi.w	800850c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d003      	beq.n	80083d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d056      	beq.n	8008484 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80083d6:	e099      	b.n	800850c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083d8:	4b88      	ldr	r3, [pc, #544]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f003 0320 	and.w	r3, r3, #32
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d02d      	beq.n	8008440 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083e4:	4b85      	ldr	r3, [pc, #532]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	08db      	lsrs	r3, r3, #3
 80083ea:	f003 0303 	and.w	r3, r3, #3
 80083ee:	4a84      	ldr	r2, [pc, #528]	; (8008600 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80083f0:	fa22 f303 	lsr.w	r3, r2, r3
 80083f4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	ee07 3a90 	vmov	s15, r3
 80083fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	ee07 3a90 	vmov	s15, r3
 8008406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800840a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800840e:	4b7b      	ldr	r3, [pc, #492]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008416:	ee07 3a90 	vmov	s15, r3
 800841a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800841e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008422:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800842a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800842e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800843a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800843e:	e087      	b.n	8008550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	ee07 3a90 	vmov	s15, r3
 8008446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800844a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008608 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800844e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008452:	4b6a      	ldr	r3, [pc, #424]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800845a:	ee07 3a90 	vmov	s15, r3
 800845e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008462:	ed97 6a03 	vldr	s12, [r7, #12]
 8008466:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800846a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800846e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008472:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800847a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800847e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008482:	e065      	b.n	8008550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	ee07 3a90 	vmov	s15, r3
 800848a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800848e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800860c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008496:	4b59      	ldr	r3, [pc, #356]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800849a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800849e:	ee07 3a90 	vmov	s15, r3
 80084a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80084aa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80084ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80084ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80084c6:	e043      	b.n	8008550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	ee07 3a90 	vmov	s15, r3
 80084ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084d2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008610 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80084d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084da:	4b48      	ldr	r3, [pc, #288]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084e2:	ee07 3a90 	vmov	s15, r3
 80084e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80084ee:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80084f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80084fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008506:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800850a:	e021      	b.n	8008550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	ee07 3a90 	vmov	s15, r3
 8008512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008516:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800860c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800851a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800851e:	4b37      	ldr	r3, [pc, #220]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008526:	ee07 3a90 	vmov	s15, r3
 800852a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800852e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008532:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800853a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800853e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800854a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800854e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008550:	4b2a      	ldr	r3, [pc, #168]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008554:	0a5b      	lsrs	r3, r3, #9
 8008556:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800855a:	ee07 3a90 	vmov	s15, r3
 800855e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008562:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008566:	ee37 7a87 	vadd.f32	s14, s15, s14
 800856a:	edd7 6a07 	vldr	s13, [r7, #28]
 800856e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008576:	ee17 2a90 	vmov	r2, s15
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800857e:	4b1f      	ldr	r3, [pc, #124]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008582:	0c1b      	lsrs	r3, r3, #16
 8008584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008588:	ee07 3a90 	vmov	s15, r3
 800858c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008590:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008594:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008598:	edd7 6a07 	vldr	s13, [r7, #28]
 800859c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085a4:	ee17 2a90 	vmov	r2, s15
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80085ac:	4b13      	ldr	r3, [pc, #76]	; (80085fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b0:	0e1b      	lsrs	r3, r3, #24
 80085b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085b6:	ee07 3a90 	vmov	s15, r3
 80085ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80085c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80085ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085d2:	ee17 2a90 	vmov	r2, s15
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80085da:	e008      	b.n	80085ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	609a      	str	r2, [r3, #8]
}
 80085ee:	bf00      	nop
 80085f0:	3724      	adds	r7, #36	; 0x24
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr
 80085fa:	bf00      	nop
 80085fc:	58024400 	.word	0x58024400
 8008600:	03d09000 	.word	0x03d09000
 8008604:	46000000 	.word	0x46000000
 8008608:	4c742400 	.word	0x4c742400
 800860c:	4a742400 	.word	0x4a742400
 8008610:	4af42400 	.word	0x4af42400

08008614 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800861e:	2300      	movs	r3, #0
 8008620:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008622:	4b53      	ldr	r3, [pc, #332]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008626:	f003 0303 	and.w	r3, r3, #3
 800862a:	2b03      	cmp	r3, #3
 800862c:	d101      	bne.n	8008632 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e099      	b.n	8008766 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008632:	4b4f      	ldr	r3, [pc, #316]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a4e      	ldr	r2, [pc, #312]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008638:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800863c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800863e:	f7fc fbe5 	bl	8004e0c <HAL_GetTick>
 8008642:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008644:	e008      	b.n	8008658 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008646:	f7fc fbe1 	bl	8004e0c <HAL_GetTick>
 800864a:	4602      	mov	r2, r0
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	2b02      	cmp	r3, #2
 8008652:	d901      	bls.n	8008658 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e086      	b.n	8008766 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008658:	4b45      	ldr	r3, [pc, #276]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1f0      	bne.n	8008646 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008664:	4b42      	ldr	r3, [pc, #264]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008668:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	031b      	lsls	r3, r3, #12
 8008672:	493f      	ldr	r1, [pc, #252]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008674:	4313      	orrs	r3, r2
 8008676:	628b      	str	r3, [r1, #40]	; 0x28
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	3b01      	subs	r3, #1
 800867e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	3b01      	subs	r3, #1
 8008688:	025b      	lsls	r3, r3, #9
 800868a:	b29b      	uxth	r3, r3
 800868c:	431a      	orrs	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	3b01      	subs	r3, #1
 8008694:	041b      	lsls	r3, r3, #16
 8008696:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800869a:	431a      	orrs	r2, r3
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	061b      	lsls	r3, r3, #24
 80086a4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80086a8:	4931      	ldr	r1, [pc, #196]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80086ae:	4b30      	ldr	r3, [pc, #192]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	695b      	ldr	r3, [r3, #20]
 80086ba:	492d      	ldr	r1, [pc, #180]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086bc:	4313      	orrs	r3, r2
 80086be:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80086c0:	4b2b      	ldr	r3, [pc, #172]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c4:	f023 0220 	bic.w	r2, r3, #32
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	699b      	ldr	r3, [r3, #24]
 80086cc:	4928      	ldr	r1, [pc, #160]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086ce:	4313      	orrs	r3, r2
 80086d0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80086d2:	4b27      	ldr	r3, [pc, #156]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086d6:	4a26      	ldr	r2, [pc, #152]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086d8:	f023 0310 	bic.w	r3, r3, #16
 80086dc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80086de:	4b24      	ldr	r3, [pc, #144]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086e2:	4b24      	ldr	r3, [pc, #144]	; (8008774 <RCCEx_PLL2_Config+0x160>)
 80086e4:	4013      	ands	r3, r2
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	69d2      	ldr	r2, [r2, #28]
 80086ea:	00d2      	lsls	r2, r2, #3
 80086ec:	4920      	ldr	r1, [pc, #128]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086ee:	4313      	orrs	r3, r2
 80086f0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80086f2:	4b1f      	ldr	r3, [pc, #124]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f6:	4a1e      	ldr	r2, [pc, #120]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 80086f8:	f043 0310 	orr.w	r3, r3, #16
 80086fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d106      	bne.n	8008712 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008704:	4b1a      	ldr	r3, [pc, #104]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008708:	4a19      	ldr	r2, [pc, #100]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 800870a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800870e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008710:	e00f      	b.n	8008732 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d106      	bne.n	8008726 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008718:	4b15      	ldr	r3, [pc, #84]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 800871a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800871c:	4a14      	ldr	r2, [pc, #80]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 800871e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008722:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008724:	e005      	b.n	8008732 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008726:	4b12      	ldr	r3, [pc, #72]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800872a:	4a11      	ldr	r2, [pc, #68]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 800872c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008730:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008732:	4b0f      	ldr	r3, [pc, #60]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a0e      	ldr	r2, [pc, #56]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 8008738:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800873c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800873e:	f7fc fb65 	bl	8004e0c <HAL_GetTick>
 8008742:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008744:	e008      	b.n	8008758 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008746:	f7fc fb61 	bl	8004e0c <HAL_GetTick>
 800874a:	4602      	mov	r2, r0
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	1ad3      	subs	r3, r2, r3
 8008750:	2b02      	cmp	r3, #2
 8008752:	d901      	bls.n	8008758 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008754:	2303      	movs	r3, #3
 8008756:	e006      	b.n	8008766 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008758:	4b05      	ldr	r3, [pc, #20]	; (8008770 <RCCEx_PLL2_Config+0x15c>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008760:	2b00      	cmp	r3, #0
 8008762:	d0f0      	beq.n	8008746 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008764:	7bfb      	ldrb	r3, [r7, #15]
}
 8008766:	4618      	mov	r0, r3
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	58024400 	.word	0x58024400
 8008774:	ffff0007 	.word	0xffff0007

08008778 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008786:	4b53      	ldr	r3, [pc, #332]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800878a:	f003 0303 	and.w	r3, r3, #3
 800878e:	2b03      	cmp	r3, #3
 8008790:	d101      	bne.n	8008796 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	e099      	b.n	80088ca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008796:	4b4f      	ldr	r3, [pc, #316]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a4e      	ldr	r2, [pc, #312]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800879c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087a2:	f7fc fb33 	bl	8004e0c <HAL_GetTick>
 80087a6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80087a8:	e008      	b.n	80087bc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80087aa:	f7fc fb2f 	bl	8004e0c <HAL_GetTick>
 80087ae:	4602      	mov	r2, r0
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	1ad3      	subs	r3, r2, r3
 80087b4:	2b02      	cmp	r3, #2
 80087b6:	d901      	bls.n	80087bc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80087b8:	2303      	movs	r3, #3
 80087ba:	e086      	b.n	80088ca <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80087bc:	4b45      	ldr	r3, [pc, #276]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d1f0      	bne.n	80087aa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80087c8:	4b42      	ldr	r3, [pc, #264]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 80087ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087cc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	051b      	lsls	r3, r3, #20
 80087d6:	493f      	ldr	r1, [pc, #252]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 80087d8:	4313      	orrs	r3, r2
 80087da:	628b      	str	r3, [r1, #40]	; 0x28
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	3b01      	subs	r3, #1
 80087e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	3b01      	subs	r3, #1
 80087ec:	025b      	lsls	r3, r3, #9
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	431a      	orrs	r2, r3
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	041b      	lsls	r3, r3, #16
 80087fa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80087fe:	431a      	orrs	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	3b01      	subs	r3, #1
 8008806:	061b      	lsls	r3, r3, #24
 8008808:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800880c:	4931      	ldr	r1, [pc, #196]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800880e:	4313      	orrs	r3, r2
 8008810:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008812:	4b30      	ldr	r3, [pc, #192]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008816:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	695b      	ldr	r3, [r3, #20]
 800881e:	492d      	ldr	r1, [pc, #180]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008820:	4313      	orrs	r3, r2
 8008822:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008824:	4b2b      	ldr	r3, [pc, #172]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008828:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	699b      	ldr	r3, [r3, #24]
 8008830:	4928      	ldr	r1, [pc, #160]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008832:	4313      	orrs	r3, r2
 8008834:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008836:	4b27      	ldr	r3, [pc, #156]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800883a:	4a26      	ldr	r2, [pc, #152]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800883c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008840:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008842:	4b24      	ldr	r3, [pc, #144]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008844:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008846:	4b24      	ldr	r3, [pc, #144]	; (80088d8 <RCCEx_PLL3_Config+0x160>)
 8008848:	4013      	ands	r3, r2
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	69d2      	ldr	r2, [r2, #28]
 800884e:	00d2      	lsls	r2, r2, #3
 8008850:	4920      	ldr	r1, [pc, #128]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008852:	4313      	orrs	r3, r2
 8008854:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008856:	4b1f      	ldr	r3, [pc, #124]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800885a:	4a1e      	ldr	r2, [pc, #120]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800885c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008860:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d106      	bne.n	8008876 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008868:	4b1a      	ldr	r3, [pc, #104]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800886a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800886c:	4a19      	ldr	r2, [pc, #100]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800886e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008872:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008874:	e00f      	b.n	8008896 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	2b01      	cmp	r3, #1
 800887a:	d106      	bne.n	800888a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800887c:	4b15      	ldr	r3, [pc, #84]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800887e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008880:	4a14      	ldr	r2, [pc, #80]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008882:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008886:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008888:	e005      	b.n	8008896 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800888a:	4b12      	ldr	r3, [pc, #72]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800888c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800888e:	4a11      	ldr	r2, [pc, #68]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008890:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008894:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008896:	4b0f      	ldr	r3, [pc, #60]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a0e      	ldr	r2, [pc, #56]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 800889c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088a2:	f7fc fab3 	bl	8004e0c <HAL_GetTick>
 80088a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80088a8:	e008      	b.n	80088bc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80088aa:	f7fc faaf 	bl	8004e0c <HAL_GetTick>
 80088ae:	4602      	mov	r2, r0
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	1ad3      	subs	r3, r2, r3
 80088b4:	2b02      	cmp	r3, #2
 80088b6:	d901      	bls.n	80088bc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80088b8:	2303      	movs	r3, #3
 80088ba:	e006      	b.n	80088ca <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80088bc:	4b05      	ldr	r3, [pc, #20]	; (80088d4 <RCCEx_PLL3_Config+0x15c>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d0f0      	beq.n	80088aa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80088c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	58024400 	.word	0x58024400
 80088d8:	ffff0007 	.word	0xffff0007

080088dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d101      	bne.n	80088ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088ea:	2301      	movs	r3, #1
 80088ec:	e049      	b.n	8008982 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d106      	bne.n	8008908 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f841 	bl	800898a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2202      	movs	r2, #2
 800890c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	3304      	adds	r3, #4
 8008918:	4619      	mov	r1, r3
 800891a:	4610      	mov	r0, r2
 800891c:	f000 f9f8 	bl	8008d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2201      	movs	r2, #1
 8008954:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2201      	movs	r2, #1
 800896c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2201      	movs	r2, #1
 800897c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	3708      	adds	r7, #8
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}

0800898a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800898a:	b480      	push	{r7}
 800898c:	b083      	sub	sp, #12
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008992:	bf00      	nop
 8008994:	370c      	adds	r7, #12
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
	...

080089a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b085      	sub	sp, #20
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d001      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	e04f      	b.n	8008a58 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2202      	movs	r2, #2
 80089bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68da      	ldr	r2, [r3, #12]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f042 0201 	orr.w	r2, r2, #1
 80089ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a23      	ldr	r2, [pc, #140]	; (8008a64 <HAL_TIM_Base_Start_IT+0xc4>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d01d      	beq.n	8008a16 <HAL_TIM_Base_Start_IT+0x76>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089e2:	d018      	beq.n	8008a16 <HAL_TIM_Base_Start_IT+0x76>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a1f      	ldr	r2, [pc, #124]	; (8008a68 <HAL_TIM_Base_Start_IT+0xc8>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d013      	beq.n	8008a16 <HAL_TIM_Base_Start_IT+0x76>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a1e      	ldr	r2, [pc, #120]	; (8008a6c <HAL_TIM_Base_Start_IT+0xcc>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d00e      	beq.n	8008a16 <HAL_TIM_Base_Start_IT+0x76>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a1c      	ldr	r2, [pc, #112]	; (8008a70 <HAL_TIM_Base_Start_IT+0xd0>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d009      	beq.n	8008a16 <HAL_TIM_Base_Start_IT+0x76>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a1b      	ldr	r2, [pc, #108]	; (8008a74 <HAL_TIM_Base_Start_IT+0xd4>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d004      	beq.n	8008a16 <HAL_TIM_Base_Start_IT+0x76>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a19      	ldr	r2, [pc, #100]	; (8008a78 <HAL_TIM_Base_Start_IT+0xd8>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d115      	bne.n	8008a42 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	689a      	ldr	r2, [r3, #8]
 8008a1c:	4b17      	ldr	r3, [pc, #92]	; (8008a7c <HAL_TIM_Base_Start_IT+0xdc>)
 8008a1e:	4013      	ands	r3, r2
 8008a20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2b06      	cmp	r3, #6
 8008a26:	d015      	beq.n	8008a54 <HAL_TIM_Base_Start_IT+0xb4>
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a2e:	d011      	beq.n	8008a54 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f042 0201 	orr.w	r2, r2, #1
 8008a3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a40:	e008      	b.n	8008a54 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f042 0201 	orr.w	r2, r2, #1
 8008a50:	601a      	str	r2, [r3, #0]
 8008a52:	e000      	b.n	8008a56 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a54:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a56:	2300      	movs	r3, #0
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3714      	adds	r7, #20
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a62:	4770      	bx	lr
 8008a64:	40010000 	.word	0x40010000
 8008a68:	40000400 	.word	0x40000400
 8008a6c:	40000800 	.word	0x40000800
 8008a70:	40000c00 	.word	0x40000c00
 8008a74:	40010400 	.word	0x40010400
 8008a78:	40001800 	.word	0x40001800
 8008a7c:	00010007 	.word	0x00010007

08008a80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	f003 0302 	and.w	r3, r3, #2
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d122      	bne.n	8008adc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	f003 0302 	and.w	r3, r3, #2
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d11b      	bne.n	8008adc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f06f 0202 	mvn.w	r2, #2
 8008aac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	f003 0303 	and.w	r3, r3, #3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d003      	beq.n	8008aca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f905 	bl	8008cd2 <HAL_TIM_IC_CaptureCallback>
 8008ac8:	e005      	b.n	8008ad6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f8f7 	bl	8008cbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 f908 	bl	8008ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	f003 0304 	and.w	r3, r3, #4
 8008ae6:	2b04      	cmp	r3, #4
 8008ae8:	d122      	bne.n	8008b30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	68db      	ldr	r3, [r3, #12]
 8008af0:	f003 0304 	and.w	r3, r3, #4
 8008af4:	2b04      	cmp	r3, #4
 8008af6:	d11b      	bne.n	8008b30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f06f 0204 	mvn.w	r2, #4
 8008b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2202      	movs	r2, #2
 8008b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	699b      	ldr	r3, [r3, #24]
 8008b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d003      	beq.n	8008b1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f8db 	bl	8008cd2 <HAL_TIM_IC_CaptureCallback>
 8008b1c:	e005      	b.n	8008b2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f8cd 	bl	8008cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f8de 	bl	8008ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	f003 0308 	and.w	r3, r3, #8
 8008b3a:	2b08      	cmp	r3, #8
 8008b3c:	d122      	bne.n	8008b84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	f003 0308 	and.w	r3, r3, #8
 8008b48:	2b08      	cmp	r3, #8
 8008b4a:	d11b      	bne.n	8008b84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f06f 0208 	mvn.w	r2, #8
 8008b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2204      	movs	r2, #4
 8008b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	69db      	ldr	r3, [r3, #28]
 8008b62:	f003 0303 	and.w	r3, r3, #3
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d003      	beq.n	8008b72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f8b1 	bl	8008cd2 <HAL_TIM_IC_CaptureCallback>
 8008b70:	e005      	b.n	8008b7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f8a3 	bl	8008cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 f8b4 	bl	8008ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	f003 0310 	and.w	r3, r3, #16
 8008b8e:	2b10      	cmp	r3, #16
 8008b90:	d122      	bne.n	8008bd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	68db      	ldr	r3, [r3, #12]
 8008b98:	f003 0310 	and.w	r3, r3, #16
 8008b9c:	2b10      	cmp	r3, #16
 8008b9e:	d11b      	bne.n	8008bd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f06f 0210 	mvn.w	r2, #16
 8008ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2208      	movs	r2, #8
 8008bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d003      	beq.n	8008bc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 f887 	bl	8008cd2 <HAL_TIM_IC_CaptureCallback>
 8008bc4:	e005      	b.n	8008bd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 f879 	bl	8008cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 f88a 	bl	8008ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	f003 0301 	and.w	r3, r3, #1
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d10e      	bne.n	8008c04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	f003 0301 	and.w	r3, r3, #1
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d107      	bne.n	8008c04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f06f 0201 	mvn.w	r2, #1
 8008bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7fb fdfa 	bl	80047f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c0e:	2b80      	cmp	r3, #128	; 0x80
 8008c10:	d10e      	bne.n	8008c30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c1c:	2b80      	cmp	r3, #128	; 0x80
 8008c1e:	d107      	bne.n	8008c30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f914 	bl	8008e58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	691b      	ldr	r3, [r3, #16]
 8008c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c3e:	d10e      	bne.n	8008c5e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c4a:	2b80      	cmp	r3, #128	; 0x80
 8008c4c:	d107      	bne.n	8008c5e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f000 f907 	bl	8008e6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c68:	2b40      	cmp	r3, #64	; 0x40
 8008c6a:	d10e      	bne.n	8008c8a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c76:	2b40      	cmp	r3, #64	; 0x40
 8008c78:	d107      	bne.n	8008c8a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f838 	bl	8008cfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	f003 0320 	and.w	r3, r3, #32
 8008c94:	2b20      	cmp	r3, #32
 8008c96:	d10e      	bne.n	8008cb6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	68db      	ldr	r3, [r3, #12]
 8008c9e:	f003 0320 	and.w	r3, r3, #32
 8008ca2:	2b20      	cmp	r3, #32
 8008ca4:	d107      	bne.n	8008cb6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f06f 0220 	mvn.w	r2, #32
 8008cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 f8c7 	bl	8008e44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cb6:	bf00      	nop
 8008cb8:	3708      	adds	r7, #8
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b083      	sub	sp, #12
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cc6:	bf00      	nop
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cd2:	b480      	push	{r7}
 8008cd4:	b083      	sub	sp, #12
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008cda:	bf00      	nop
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr

08008ce6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ce6:	b480      	push	{r7}
 8008ce8:	b083      	sub	sp, #12
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008cee:	bf00      	nop
 8008cf0:	370c      	adds	r7, #12
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b083      	sub	sp, #12
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d02:	bf00      	nop
 8008d04:	370c      	adds	r7, #12
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr
	...

08008d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b085      	sub	sp, #20
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	4a40      	ldr	r2, [pc, #256]	; (8008e24 <TIM_Base_SetConfig+0x114>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d013      	beq.n	8008d50 <TIM_Base_SetConfig+0x40>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d2e:	d00f      	beq.n	8008d50 <TIM_Base_SetConfig+0x40>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	4a3d      	ldr	r2, [pc, #244]	; (8008e28 <TIM_Base_SetConfig+0x118>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d00b      	beq.n	8008d50 <TIM_Base_SetConfig+0x40>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a3c      	ldr	r2, [pc, #240]	; (8008e2c <TIM_Base_SetConfig+0x11c>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d007      	beq.n	8008d50 <TIM_Base_SetConfig+0x40>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a3b      	ldr	r2, [pc, #236]	; (8008e30 <TIM_Base_SetConfig+0x120>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d003      	beq.n	8008d50 <TIM_Base_SetConfig+0x40>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a3a      	ldr	r2, [pc, #232]	; (8008e34 <TIM_Base_SetConfig+0x124>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d108      	bne.n	8008d62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a2f      	ldr	r2, [pc, #188]	; (8008e24 <TIM_Base_SetConfig+0x114>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d01f      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d70:	d01b      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a2c      	ldr	r2, [pc, #176]	; (8008e28 <TIM_Base_SetConfig+0x118>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d017      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a2b      	ldr	r2, [pc, #172]	; (8008e2c <TIM_Base_SetConfig+0x11c>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d013      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a2a      	ldr	r2, [pc, #168]	; (8008e30 <TIM_Base_SetConfig+0x120>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d00f      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a29      	ldr	r2, [pc, #164]	; (8008e34 <TIM_Base_SetConfig+0x124>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d00b      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a28      	ldr	r2, [pc, #160]	; (8008e38 <TIM_Base_SetConfig+0x128>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d007      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a27      	ldr	r2, [pc, #156]	; (8008e3c <TIM_Base_SetConfig+0x12c>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d003      	beq.n	8008daa <TIM_Base_SetConfig+0x9a>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a26      	ldr	r2, [pc, #152]	; (8008e40 <TIM_Base_SetConfig+0x130>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d108      	bne.n	8008dbc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008db0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	68db      	ldr	r3, [r3, #12]
 8008db6:	68fa      	ldr	r2, [r7, #12]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	695b      	ldr	r3, [r3, #20]
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	68fa      	ldr	r2, [r7, #12]
 8008dce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	689a      	ldr	r2, [r3, #8]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	4a10      	ldr	r2, [pc, #64]	; (8008e24 <TIM_Base_SetConfig+0x114>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d00f      	beq.n	8008e08 <TIM_Base_SetConfig+0xf8>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a12      	ldr	r2, [pc, #72]	; (8008e34 <TIM_Base_SetConfig+0x124>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d00b      	beq.n	8008e08 <TIM_Base_SetConfig+0xf8>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a11      	ldr	r2, [pc, #68]	; (8008e38 <TIM_Base_SetConfig+0x128>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d007      	beq.n	8008e08 <TIM_Base_SetConfig+0xf8>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a10      	ldr	r2, [pc, #64]	; (8008e3c <TIM_Base_SetConfig+0x12c>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d003      	beq.n	8008e08 <TIM_Base_SetConfig+0xf8>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a0f      	ldr	r2, [pc, #60]	; (8008e40 <TIM_Base_SetConfig+0x130>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d103      	bne.n	8008e10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	691a      	ldr	r2, [r3, #16]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	615a      	str	r2, [r3, #20]
}
 8008e16:	bf00      	nop
 8008e18:	3714      	adds	r7, #20
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	40010000 	.word	0x40010000
 8008e28:	40000400 	.word	0x40000400
 8008e2c:	40000800 	.word	0x40000800
 8008e30:	40000c00 	.word	0x40000c00
 8008e34:	40010400 	.word	0x40010400
 8008e38:	40014000 	.word	0x40014000
 8008e3c:	40014400 	.word	0x40014400
 8008e40:	40014800 	.word	0x40014800

08008e44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e60:	bf00      	nop
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d101      	bne.n	8008e92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	e042      	b.n	8008f18 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d106      	bne.n	8008eaa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f7fb fd47 	bl	8004938 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2224      	movs	r2, #36	; 0x24
 8008eae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f022 0201 	bic.w	r2, r2, #1
 8008ec0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f8c2 	bl	800904c <UART_SetConfig>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d101      	bne.n	8008ed2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e022      	b.n	8008f18 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d002      	beq.n	8008ee0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fe20 	bl	8009b20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685a      	ldr	r2, [r3, #4]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008eee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	689a      	ldr	r2, [r3, #8]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008efe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f042 0201 	orr.w	r2, r2, #1
 8008f0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f000 fea7 	bl	8009c64 <UART_CheckIdleState>
 8008f16:	4603      	mov	r3, r0
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3708      	adds	r7, #8
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b08a      	sub	sp, #40	; 0x28
 8008f24:	af02      	add	r7, sp, #8
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	603b      	str	r3, [r7, #0]
 8008f2c:	4613      	mov	r3, r2
 8008f2e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f36:	2b20      	cmp	r3, #32
 8008f38:	f040 8083 	bne.w	8009042 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d002      	beq.n	8008f48 <HAL_UART_Transmit+0x28>
 8008f42:	88fb      	ldrh	r3, [r7, #6]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e07b      	b.n	8009044 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d101      	bne.n	8008f5a <HAL_UART_Transmit+0x3a>
 8008f56:	2302      	movs	r3, #2
 8008f58:	e074      	b.n	8009044 <HAL_UART_Transmit+0x124>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2221      	movs	r2, #33	; 0x21
 8008f6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008f72:	f7fb ff4b 	bl	8004e0c <HAL_GetTick>
 8008f76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	88fa      	ldrh	r2, [r7, #6]
 8008f7c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	88fa      	ldrh	r2, [r7, #6]
 8008f84:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f90:	d108      	bne.n	8008fa4 <HAL_UART_Transmit+0x84>
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d104      	bne.n	8008fa4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	61bb      	str	r3, [r7, #24]
 8008fa2:	e003      	b.n	8008fac <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8008fb4:	e02c      	b.n	8009010 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	2180      	movs	r1, #128	; 0x80
 8008fc0:	68f8      	ldr	r0, [r7, #12]
 8008fc2:	f000 fe9a 	bl	8009cfa <UART_WaitOnFlagUntilTimeout>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d001      	beq.n	8008fd0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8008fcc:	2303      	movs	r3, #3
 8008fce:	e039      	b.n	8009044 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10b      	bne.n	8008fee <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008fd6:	69bb      	ldr	r3, [r7, #24]
 8008fd8:	881b      	ldrh	r3, [r3, #0]
 8008fda:	461a      	mov	r2, r3
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008fe4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	3302      	adds	r3, #2
 8008fea:	61bb      	str	r3, [r7, #24]
 8008fec:	e007      	b.n	8008ffe <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	781a      	ldrb	r2, [r3, #0]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008ff8:	69fb      	ldr	r3, [r7, #28]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009004:	b29b      	uxth	r3, r3
 8009006:	3b01      	subs	r3, #1
 8009008:	b29a      	uxth	r2, r3
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009016:	b29b      	uxth	r3, r3
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1cc      	bne.n	8008fb6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	2200      	movs	r2, #0
 8009024:	2140      	movs	r1, #64	; 0x40
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	f000 fe67 	bl	8009cfa <UART_WaitOnFlagUntilTimeout>
 800902c:	4603      	mov	r3, r0
 800902e:	2b00      	cmp	r3, #0
 8009030:	d001      	beq.n	8009036 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8009032:	2303      	movs	r3, #3
 8009034:	e006      	b.n	8009044 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2220      	movs	r2, #32
 800903a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	e000      	b.n	8009044 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8009042:	2302      	movs	r3, #2
  }
}
 8009044:	4618      	mov	r0, r3
 8009046:	3720      	adds	r7, #32
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800904c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009050:	b092      	sub	sp, #72	; 0x48
 8009052:	af00      	add	r7, sp, #0
 8009054:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009056:	2300      	movs	r3, #0
 8009058:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	689a      	ldr	r2, [r3, #8]
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	431a      	orrs	r2, r3
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	695b      	ldr	r3, [r3, #20]
 800906a:	431a      	orrs	r2, r3
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	69db      	ldr	r3, [r3, #28]
 8009070:	4313      	orrs	r3, r2
 8009072:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	4bbe      	ldr	r3, [pc, #760]	; (8009374 <UART_SetConfig+0x328>)
 800907c:	4013      	ands	r3, r2
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	6812      	ldr	r2, [r2, #0]
 8009082:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009084:	430b      	orrs	r3, r1
 8009086:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	68da      	ldr	r2, [r3, #12]
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	430a      	orrs	r2, r1
 800909c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	699b      	ldr	r3, [r3, #24]
 80090a2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4ab3      	ldr	r2, [pc, #716]	; (8009378 <UART_SetConfig+0x32c>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d004      	beq.n	80090b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	6a1b      	ldr	r3, [r3, #32]
 80090b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80090b4:	4313      	orrs	r3, r2
 80090b6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	689a      	ldr	r2, [r3, #8]
 80090be:	4baf      	ldr	r3, [pc, #700]	; (800937c <UART_SetConfig+0x330>)
 80090c0:	4013      	ands	r3, r2
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	6812      	ldr	r2, [r2, #0]
 80090c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80090c8:	430b      	orrs	r3, r1
 80090ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d2:	f023 010f 	bic.w	r1, r3, #15
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	430a      	orrs	r2, r1
 80090e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4aa6      	ldr	r2, [pc, #664]	; (8009380 <UART_SetConfig+0x334>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d177      	bne.n	80091dc <UART_SetConfig+0x190>
 80090ec:	4ba5      	ldr	r3, [pc, #660]	; (8009384 <UART_SetConfig+0x338>)
 80090ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80090f4:	2b28      	cmp	r3, #40	; 0x28
 80090f6:	d86d      	bhi.n	80091d4 <UART_SetConfig+0x188>
 80090f8:	a201      	add	r2, pc, #4	; (adr r2, 8009100 <UART_SetConfig+0xb4>)
 80090fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090fe:	bf00      	nop
 8009100:	080091a5 	.word	0x080091a5
 8009104:	080091d5 	.word	0x080091d5
 8009108:	080091d5 	.word	0x080091d5
 800910c:	080091d5 	.word	0x080091d5
 8009110:	080091d5 	.word	0x080091d5
 8009114:	080091d5 	.word	0x080091d5
 8009118:	080091d5 	.word	0x080091d5
 800911c:	080091d5 	.word	0x080091d5
 8009120:	080091ad 	.word	0x080091ad
 8009124:	080091d5 	.word	0x080091d5
 8009128:	080091d5 	.word	0x080091d5
 800912c:	080091d5 	.word	0x080091d5
 8009130:	080091d5 	.word	0x080091d5
 8009134:	080091d5 	.word	0x080091d5
 8009138:	080091d5 	.word	0x080091d5
 800913c:	080091d5 	.word	0x080091d5
 8009140:	080091b5 	.word	0x080091b5
 8009144:	080091d5 	.word	0x080091d5
 8009148:	080091d5 	.word	0x080091d5
 800914c:	080091d5 	.word	0x080091d5
 8009150:	080091d5 	.word	0x080091d5
 8009154:	080091d5 	.word	0x080091d5
 8009158:	080091d5 	.word	0x080091d5
 800915c:	080091d5 	.word	0x080091d5
 8009160:	080091bd 	.word	0x080091bd
 8009164:	080091d5 	.word	0x080091d5
 8009168:	080091d5 	.word	0x080091d5
 800916c:	080091d5 	.word	0x080091d5
 8009170:	080091d5 	.word	0x080091d5
 8009174:	080091d5 	.word	0x080091d5
 8009178:	080091d5 	.word	0x080091d5
 800917c:	080091d5 	.word	0x080091d5
 8009180:	080091c5 	.word	0x080091c5
 8009184:	080091d5 	.word	0x080091d5
 8009188:	080091d5 	.word	0x080091d5
 800918c:	080091d5 	.word	0x080091d5
 8009190:	080091d5 	.word	0x080091d5
 8009194:	080091d5 	.word	0x080091d5
 8009198:	080091d5 	.word	0x080091d5
 800919c:	080091d5 	.word	0x080091d5
 80091a0:	080091cd 	.word	0x080091cd
 80091a4:	2301      	movs	r3, #1
 80091a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80091aa:	e222      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80091ac:	2304      	movs	r3, #4
 80091ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80091b2:	e21e      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80091b4:	2308      	movs	r3, #8
 80091b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80091ba:	e21a      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80091bc:	2310      	movs	r3, #16
 80091be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80091c2:	e216      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80091c4:	2320      	movs	r3, #32
 80091c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80091ca:	e212      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80091cc:	2340      	movs	r3, #64	; 0x40
 80091ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80091d2:	e20e      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80091d4:	2380      	movs	r3, #128	; 0x80
 80091d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80091da:	e20a      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a69      	ldr	r2, [pc, #420]	; (8009388 <UART_SetConfig+0x33c>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d130      	bne.n	8009248 <UART_SetConfig+0x1fc>
 80091e6:	4b67      	ldr	r3, [pc, #412]	; (8009384 <UART_SetConfig+0x338>)
 80091e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ea:	f003 0307 	and.w	r3, r3, #7
 80091ee:	2b05      	cmp	r3, #5
 80091f0:	d826      	bhi.n	8009240 <UART_SetConfig+0x1f4>
 80091f2:	a201      	add	r2, pc, #4	; (adr r2, 80091f8 <UART_SetConfig+0x1ac>)
 80091f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f8:	08009211 	.word	0x08009211
 80091fc:	08009219 	.word	0x08009219
 8009200:	08009221 	.word	0x08009221
 8009204:	08009229 	.word	0x08009229
 8009208:	08009231 	.word	0x08009231
 800920c:	08009239 	.word	0x08009239
 8009210:	2300      	movs	r3, #0
 8009212:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009216:	e1ec      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009218:	2304      	movs	r3, #4
 800921a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800921e:	e1e8      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009220:	2308      	movs	r3, #8
 8009222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009226:	e1e4      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009228:	2310      	movs	r3, #16
 800922a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800922e:	e1e0      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009230:	2320      	movs	r3, #32
 8009232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009236:	e1dc      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009238:	2340      	movs	r3, #64	; 0x40
 800923a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800923e:	e1d8      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009240:	2380      	movs	r3, #128	; 0x80
 8009242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009246:	e1d4      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a4f      	ldr	r2, [pc, #316]	; (800938c <UART_SetConfig+0x340>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d130      	bne.n	80092b4 <UART_SetConfig+0x268>
 8009252:	4b4c      	ldr	r3, [pc, #304]	; (8009384 <UART_SetConfig+0x338>)
 8009254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009256:	f003 0307 	and.w	r3, r3, #7
 800925a:	2b05      	cmp	r3, #5
 800925c:	d826      	bhi.n	80092ac <UART_SetConfig+0x260>
 800925e:	a201      	add	r2, pc, #4	; (adr r2, 8009264 <UART_SetConfig+0x218>)
 8009260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009264:	0800927d 	.word	0x0800927d
 8009268:	08009285 	.word	0x08009285
 800926c:	0800928d 	.word	0x0800928d
 8009270:	08009295 	.word	0x08009295
 8009274:	0800929d 	.word	0x0800929d
 8009278:	080092a5 	.word	0x080092a5
 800927c:	2300      	movs	r3, #0
 800927e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009282:	e1b6      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009284:	2304      	movs	r3, #4
 8009286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800928a:	e1b2      	b.n	80095f2 <UART_SetConfig+0x5a6>
 800928c:	2308      	movs	r3, #8
 800928e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009292:	e1ae      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009294:	2310      	movs	r3, #16
 8009296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800929a:	e1aa      	b.n	80095f2 <UART_SetConfig+0x5a6>
 800929c:	2320      	movs	r3, #32
 800929e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80092a2:	e1a6      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80092a4:	2340      	movs	r3, #64	; 0x40
 80092a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80092aa:	e1a2      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80092ac:	2380      	movs	r3, #128	; 0x80
 80092ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80092b2:	e19e      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a35      	ldr	r2, [pc, #212]	; (8009390 <UART_SetConfig+0x344>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d130      	bne.n	8009320 <UART_SetConfig+0x2d4>
 80092be:	4b31      	ldr	r3, [pc, #196]	; (8009384 <UART_SetConfig+0x338>)
 80092c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092c2:	f003 0307 	and.w	r3, r3, #7
 80092c6:	2b05      	cmp	r3, #5
 80092c8:	d826      	bhi.n	8009318 <UART_SetConfig+0x2cc>
 80092ca:	a201      	add	r2, pc, #4	; (adr r2, 80092d0 <UART_SetConfig+0x284>)
 80092cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d0:	080092e9 	.word	0x080092e9
 80092d4:	080092f1 	.word	0x080092f1
 80092d8:	080092f9 	.word	0x080092f9
 80092dc:	08009301 	.word	0x08009301
 80092e0:	08009309 	.word	0x08009309
 80092e4:	08009311 	.word	0x08009311
 80092e8:	2300      	movs	r3, #0
 80092ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80092ee:	e180      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80092f0:	2304      	movs	r3, #4
 80092f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80092f6:	e17c      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80092f8:	2308      	movs	r3, #8
 80092fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80092fe:	e178      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009300:	2310      	movs	r3, #16
 8009302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009306:	e174      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009308:	2320      	movs	r3, #32
 800930a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800930e:	e170      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009310:	2340      	movs	r3, #64	; 0x40
 8009312:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009316:	e16c      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009318:	2380      	movs	r3, #128	; 0x80
 800931a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800931e:	e168      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a1b      	ldr	r2, [pc, #108]	; (8009394 <UART_SetConfig+0x348>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d142      	bne.n	80093b0 <UART_SetConfig+0x364>
 800932a:	4b16      	ldr	r3, [pc, #88]	; (8009384 <UART_SetConfig+0x338>)
 800932c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800932e:	f003 0307 	and.w	r3, r3, #7
 8009332:	2b05      	cmp	r3, #5
 8009334:	d838      	bhi.n	80093a8 <UART_SetConfig+0x35c>
 8009336:	a201      	add	r2, pc, #4	; (adr r2, 800933c <UART_SetConfig+0x2f0>)
 8009338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800933c:	08009355 	.word	0x08009355
 8009340:	0800935d 	.word	0x0800935d
 8009344:	08009365 	.word	0x08009365
 8009348:	0800936d 	.word	0x0800936d
 800934c:	08009399 	.word	0x08009399
 8009350:	080093a1 	.word	0x080093a1
 8009354:	2300      	movs	r3, #0
 8009356:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800935a:	e14a      	b.n	80095f2 <UART_SetConfig+0x5a6>
 800935c:	2304      	movs	r3, #4
 800935e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009362:	e146      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009364:	2308      	movs	r3, #8
 8009366:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800936a:	e142      	b.n	80095f2 <UART_SetConfig+0x5a6>
 800936c:	2310      	movs	r3, #16
 800936e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009372:	e13e      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009374:	cfff69f3 	.word	0xcfff69f3
 8009378:	58000c00 	.word	0x58000c00
 800937c:	11fff4ff 	.word	0x11fff4ff
 8009380:	40011000 	.word	0x40011000
 8009384:	58024400 	.word	0x58024400
 8009388:	40004400 	.word	0x40004400
 800938c:	40004800 	.word	0x40004800
 8009390:	40004c00 	.word	0x40004c00
 8009394:	40005000 	.word	0x40005000
 8009398:	2320      	movs	r3, #32
 800939a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800939e:	e128      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80093a0:	2340      	movs	r3, #64	; 0x40
 80093a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80093a6:	e124      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80093a8:	2380      	movs	r3, #128	; 0x80
 80093aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80093ae:	e120      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4acb      	ldr	r2, [pc, #812]	; (80096e4 <UART_SetConfig+0x698>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d176      	bne.n	80094a8 <UART_SetConfig+0x45c>
 80093ba:	4bcb      	ldr	r3, [pc, #812]	; (80096e8 <UART_SetConfig+0x69c>)
 80093bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80093c2:	2b28      	cmp	r3, #40	; 0x28
 80093c4:	d86c      	bhi.n	80094a0 <UART_SetConfig+0x454>
 80093c6:	a201      	add	r2, pc, #4	; (adr r2, 80093cc <UART_SetConfig+0x380>)
 80093c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093cc:	08009471 	.word	0x08009471
 80093d0:	080094a1 	.word	0x080094a1
 80093d4:	080094a1 	.word	0x080094a1
 80093d8:	080094a1 	.word	0x080094a1
 80093dc:	080094a1 	.word	0x080094a1
 80093e0:	080094a1 	.word	0x080094a1
 80093e4:	080094a1 	.word	0x080094a1
 80093e8:	080094a1 	.word	0x080094a1
 80093ec:	08009479 	.word	0x08009479
 80093f0:	080094a1 	.word	0x080094a1
 80093f4:	080094a1 	.word	0x080094a1
 80093f8:	080094a1 	.word	0x080094a1
 80093fc:	080094a1 	.word	0x080094a1
 8009400:	080094a1 	.word	0x080094a1
 8009404:	080094a1 	.word	0x080094a1
 8009408:	080094a1 	.word	0x080094a1
 800940c:	08009481 	.word	0x08009481
 8009410:	080094a1 	.word	0x080094a1
 8009414:	080094a1 	.word	0x080094a1
 8009418:	080094a1 	.word	0x080094a1
 800941c:	080094a1 	.word	0x080094a1
 8009420:	080094a1 	.word	0x080094a1
 8009424:	080094a1 	.word	0x080094a1
 8009428:	080094a1 	.word	0x080094a1
 800942c:	08009489 	.word	0x08009489
 8009430:	080094a1 	.word	0x080094a1
 8009434:	080094a1 	.word	0x080094a1
 8009438:	080094a1 	.word	0x080094a1
 800943c:	080094a1 	.word	0x080094a1
 8009440:	080094a1 	.word	0x080094a1
 8009444:	080094a1 	.word	0x080094a1
 8009448:	080094a1 	.word	0x080094a1
 800944c:	08009491 	.word	0x08009491
 8009450:	080094a1 	.word	0x080094a1
 8009454:	080094a1 	.word	0x080094a1
 8009458:	080094a1 	.word	0x080094a1
 800945c:	080094a1 	.word	0x080094a1
 8009460:	080094a1 	.word	0x080094a1
 8009464:	080094a1 	.word	0x080094a1
 8009468:	080094a1 	.word	0x080094a1
 800946c:	08009499 	.word	0x08009499
 8009470:	2301      	movs	r3, #1
 8009472:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009476:	e0bc      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009478:	2304      	movs	r3, #4
 800947a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800947e:	e0b8      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009480:	2308      	movs	r3, #8
 8009482:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009486:	e0b4      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009488:	2310      	movs	r3, #16
 800948a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800948e:	e0b0      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009490:	2320      	movs	r3, #32
 8009492:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009496:	e0ac      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009498:	2340      	movs	r3, #64	; 0x40
 800949a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800949e:	e0a8      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80094a0:	2380      	movs	r3, #128	; 0x80
 80094a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094a6:	e0a4      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a8f      	ldr	r2, [pc, #572]	; (80096ec <UART_SetConfig+0x6a0>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d130      	bne.n	8009514 <UART_SetConfig+0x4c8>
 80094b2:	4b8d      	ldr	r3, [pc, #564]	; (80096e8 <UART_SetConfig+0x69c>)
 80094b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094b6:	f003 0307 	and.w	r3, r3, #7
 80094ba:	2b05      	cmp	r3, #5
 80094bc:	d826      	bhi.n	800950c <UART_SetConfig+0x4c0>
 80094be:	a201      	add	r2, pc, #4	; (adr r2, 80094c4 <UART_SetConfig+0x478>)
 80094c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094c4:	080094dd 	.word	0x080094dd
 80094c8:	080094e5 	.word	0x080094e5
 80094cc:	080094ed 	.word	0x080094ed
 80094d0:	080094f5 	.word	0x080094f5
 80094d4:	080094fd 	.word	0x080094fd
 80094d8:	08009505 	.word	0x08009505
 80094dc:	2300      	movs	r3, #0
 80094de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094e2:	e086      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80094e4:	2304      	movs	r3, #4
 80094e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094ea:	e082      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80094ec:	2308      	movs	r3, #8
 80094ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094f2:	e07e      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80094f4:	2310      	movs	r3, #16
 80094f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094fa:	e07a      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80094fc:	2320      	movs	r3, #32
 80094fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009502:	e076      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009504:	2340      	movs	r3, #64	; 0x40
 8009506:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800950a:	e072      	b.n	80095f2 <UART_SetConfig+0x5a6>
 800950c:	2380      	movs	r3, #128	; 0x80
 800950e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009512:	e06e      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a75      	ldr	r2, [pc, #468]	; (80096f0 <UART_SetConfig+0x6a4>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d130      	bne.n	8009580 <UART_SetConfig+0x534>
 800951e:	4b72      	ldr	r3, [pc, #456]	; (80096e8 <UART_SetConfig+0x69c>)
 8009520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009522:	f003 0307 	and.w	r3, r3, #7
 8009526:	2b05      	cmp	r3, #5
 8009528:	d826      	bhi.n	8009578 <UART_SetConfig+0x52c>
 800952a:	a201      	add	r2, pc, #4	; (adr r2, 8009530 <UART_SetConfig+0x4e4>)
 800952c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009530:	08009549 	.word	0x08009549
 8009534:	08009551 	.word	0x08009551
 8009538:	08009559 	.word	0x08009559
 800953c:	08009561 	.word	0x08009561
 8009540:	08009569 	.word	0x08009569
 8009544:	08009571 	.word	0x08009571
 8009548:	2300      	movs	r3, #0
 800954a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800954e:	e050      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009550:	2304      	movs	r3, #4
 8009552:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009556:	e04c      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009558:	2308      	movs	r3, #8
 800955a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800955e:	e048      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009560:	2310      	movs	r3, #16
 8009562:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009566:	e044      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009568:	2320      	movs	r3, #32
 800956a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800956e:	e040      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009570:	2340      	movs	r3, #64	; 0x40
 8009572:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009576:	e03c      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009578:	2380      	movs	r3, #128	; 0x80
 800957a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800957e:	e038      	b.n	80095f2 <UART_SetConfig+0x5a6>
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a5b      	ldr	r2, [pc, #364]	; (80096f4 <UART_SetConfig+0x6a8>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d130      	bne.n	80095ec <UART_SetConfig+0x5a0>
 800958a:	4b57      	ldr	r3, [pc, #348]	; (80096e8 <UART_SetConfig+0x69c>)
 800958c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800958e:	f003 0307 	and.w	r3, r3, #7
 8009592:	2b05      	cmp	r3, #5
 8009594:	d826      	bhi.n	80095e4 <UART_SetConfig+0x598>
 8009596:	a201      	add	r2, pc, #4	; (adr r2, 800959c <UART_SetConfig+0x550>)
 8009598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800959c:	080095b5 	.word	0x080095b5
 80095a0:	080095bd 	.word	0x080095bd
 80095a4:	080095c5 	.word	0x080095c5
 80095a8:	080095cd 	.word	0x080095cd
 80095ac:	080095d5 	.word	0x080095d5
 80095b0:	080095dd 	.word	0x080095dd
 80095b4:	2302      	movs	r3, #2
 80095b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095ba:	e01a      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80095bc:	2304      	movs	r3, #4
 80095be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095c2:	e016      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80095c4:	2308      	movs	r3, #8
 80095c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095ca:	e012      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80095cc:	2310      	movs	r3, #16
 80095ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095d2:	e00e      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80095d4:	2320      	movs	r3, #32
 80095d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095da:	e00a      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80095dc:	2340      	movs	r3, #64	; 0x40
 80095de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095e2:	e006      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80095e4:	2380      	movs	r3, #128	; 0x80
 80095e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095ea:	e002      	b.n	80095f2 <UART_SetConfig+0x5a6>
 80095ec:	2380      	movs	r3, #128	; 0x80
 80095ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a3f      	ldr	r2, [pc, #252]	; (80096f4 <UART_SetConfig+0x6a8>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	f040 80f8 	bne.w	80097ee <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80095fe:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009602:	2b20      	cmp	r3, #32
 8009604:	dc46      	bgt.n	8009694 <UART_SetConfig+0x648>
 8009606:	2b02      	cmp	r3, #2
 8009608:	f2c0 8082 	blt.w	8009710 <UART_SetConfig+0x6c4>
 800960c:	3b02      	subs	r3, #2
 800960e:	2b1e      	cmp	r3, #30
 8009610:	d87e      	bhi.n	8009710 <UART_SetConfig+0x6c4>
 8009612:	a201      	add	r2, pc, #4	; (adr r2, 8009618 <UART_SetConfig+0x5cc>)
 8009614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009618:	0800969b 	.word	0x0800969b
 800961c:	08009711 	.word	0x08009711
 8009620:	080096a3 	.word	0x080096a3
 8009624:	08009711 	.word	0x08009711
 8009628:	08009711 	.word	0x08009711
 800962c:	08009711 	.word	0x08009711
 8009630:	080096b3 	.word	0x080096b3
 8009634:	08009711 	.word	0x08009711
 8009638:	08009711 	.word	0x08009711
 800963c:	08009711 	.word	0x08009711
 8009640:	08009711 	.word	0x08009711
 8009644:	08009711 	.word	0x08009711
 8009648:	08009711 	.word	0x08009711
 800964c:	08009711 	.word	0x08009711
 8009650:	080096c3 	.word	0x080096c3
 8009654:	08009711 	.word	0x08009711
 8009658:	08009711 	.word	0x08009711
 800965c:	08009711 	.word	0x08009711
 8009660:	08009711 	.word	0x08009711
 8009664:	08009711 	.word	0x08009711
 8009668:	08009711 	.word	0x08009711
 800966c:	08009711 	.word	0x08009711
 8009670:	08009711 	.word	0x08009711
 8009674:	08009711 	.word	0x08009711
 8009678:	08009711 	.word	0x08009711
 800967c:	08009711 	.word	0x08009711
 8009680:	08009711 	.word	0x08009711
 8009684:	08009711 	.word	0x08009711
 8009688:	08009711 	.word	0x08009711
 800968c:	08009711 	.word	0x08009711
 8009690:	08009703 	.word	0x08009703
 8009694:	2b40      	cmp	r3, #64	; 0x40
 8009696:	d037      	beq.n	8009708 <UART_SetConfig+0x6bc>
 8009698:	e03a      	b.n	8009710 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800969a:	f7fe fcfd 	bl	8008098 <HAL_RCCEx_GetD3PCLK1Freq>
 800969e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80096a0:	e03c      	b.n	800971c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fe fd0c 	bl	80080c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80096ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80096b0:	e034      	b.n	800971c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096b2:	f107 0318 	add.w	r3, r7, #24
 80096b6:	4618      	mov	r0, r3
 80096b8:	f7fe fe58 	bl	800836c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80096c0:	e02c      	b.n	800971c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096c2:	4b09      	ldr	r3, [pc, #36]	; (80096e8 <UART_SetConfig+0x69c>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 0320 	and.w	r3, r3, #32
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d016      	beq.n	80096fc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80096ce:	4b06      	ldr	r3, [pc, #24]	; (80096e8 <UART_SetConfig+0x69c>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	08db      	lsrs	r3, r3, #3
 80096d4:	f003 0303 	and.w	r3, r3, #3
 80096d8:	4a07      	ldr	r2, [pc, #28]	; (80096f8 <UART_SetConfig+0x6ac>)
 80096da:	fa22 f303 	lsr.w	r3, r2, r3
 80096de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80096e0:	e01c      	b.n	800971c <UART_SetConfig+0x6d0>
 80096e2:	bf00      	nop
 80096e4:	40011400 	.word	0x40011400
 80096e8:	58024400 	.word	0x58024400
 80096ec:	40007800 	.word	0x40007800
 80096f0:	40007c00 	.word	0x40007c00
 80096f4:	58000c00 	.word	0x58000c00
 80096f8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80096fc:	4b9e      	ldr	r3, [pc, #632]	; (8009978 <UART_SetConfig+0x92c>)
 80096fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009700:	e00c      	b.n	800971c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009702:	4b9e      	ldr	r3, [pc, #632]	; (800997c <UART_SetConfig+0x930>)
 8009704:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009706:	e009      	b.n	800971c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009708:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800970c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800970e:	e005      	b.n	800971c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009710:	2300      	movs	r3, #0
 8009712:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800971a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800971c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800971e:	2b00      	cmp	r3, #0
 8009720:	f000 81e0 	beq.w	8009ae4 <UART_SetConfig+0xa98>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009728:	4a95      	ldr	r2, [pc, #596]	; (8009980 <UART_SetConfig+0x934>)
 800972a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800972e:	461a      	mov	r2, r3
 8009730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009732:	fbb3 f3f2 	udiv	r3, r3, r2
 8009736:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	685a      	ldr	r2, [r3, #4]
 800973c:	4613      	mov	r3, r2
 800973e:	005b      	lsls	r3, r3, #1
 8009740:	4413      	add	r3, r2
 8009742:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009744:	429a      	cmp	r2, r3
 8009746:	d305      	bcc.n	8009754 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800974e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009750:	429a      	cmp	r2, r3
 8009752:	d903      	bls.n	800975c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009754:	2301      	movs	r3, #1
 8009756:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800975a:	e1c3      	b.n	8009ae4 <UART_SetConfig+0xa98>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800975c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800975e:	2200      	movs	r2, #0
 8009760:	60bb      	str	r3, [r7, #8]
 8009762:	60fa      	str	r2, [r7, #12]
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009768:	4a85      	ldr	r2, [pc, #532]	; (8009980 <UART_SetConfig+0x934>)
 800976a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800976e:	b29b      	uxth	r3, r3
 8009770:	2200      	movs	r2, #0
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	607a      	str	r2, [r7, #4]
 8009776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800977a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800977e:	f7f6 fe01 	bl	8000384 <__aeabi_uldivmod>
 8009782:	4602      	mov	r2, r0
 8009784:	460b      	mov	r3, r1
 8009786:	4610      	mov	r0, r2
 8009788:	4619      	mov	r1, r3
 800978a:	f04f 0200 	mov.w	r2, #0
 800978e:	f04f 0300 	mov.w	r3, #0
 8009792:	020b      	lsls	r3, r1, #8
 8009794:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009798:	0202      	lsls	r2, r0, #8
 800979a:	6979      	ldr	r1, [r7, #20]
 800979c:	6849      	ldr	r1, [r1, #4]
 800979e:	0849      	lsrs	r1, r1, #1
 80097a0:	2000      	movs	r0, #0
 80097a2:	460c      	mov	r4, r1
 80097a4:	4605      	mov	r5, r0
 80097a6:	eb12 0804 	adds.w	r8, r2, r4
 80097aa:	eb43 0905 	adc.w	r9, r3, r5
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	469a      	mov	sl, r3
 80097b6:	4693      	mov	fp, r2
 80097b8:	4652      	mov	r2, sl
 80097ba:	465b      	mov	r3, fp
 80097bc:	4640      	mov	r0, r8
 80097be:	4649      	mov	r1, r9
 80097c0:	f7f6 fde0 	bl	8000384 <__aeabi_uldivmod>
 80097c4:	4602      	mov	r2, r0
 80097c6:	460b      	mov	r3, r1
 80097c8:	4613      	mov	r3, r2
 80097ca:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80097cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80097d2:	d308      	bcc.n	80097e6 <UART_SetConfig+0x79a>
 80097d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80097da:	d204      	bcs.n	80097e6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097e2:	60da      	str	r2, [r3, #12]
 80097e4:	e17e      	b.n	8009ae4 <UART_SetConfig+0xa98>
        }
        else
        {
          ret = HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80097ec:	e17a      	b.n	8009ae4 <UART_SetConfig+0xa98>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	69db      	ldr	r3, [r3, #28]
 80097f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097f6:	f040 80c7 	bne.w	8009988 <UART_SetConfig+0x93c>
  {
    switch (clocksource)
 80097fa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80097fe:	2b20      	cmp	r3, #32
 8009800:	dc48      	bgt.n	8009894 <UART_SetConfig+0x848>
 8009802:	2b00      	cmp	r3, #0
 8009804:	db7b      	blt.n	80098fe <UART_SetConfig+0x8b2>
 8009806:	2b20      	cmp	r3, #32
 8009808:	d879      	bhi.n	80098fe <UART_SetConfig+0x8b2>
 800980a:	a201      	add	r2, pc, #4	; (adr r2, 8009810 <UART_SetConfig+0x7c4>)
 800980c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009810:	0800989b 	.word	0x0800989b
 8009814:	080098a3 	.word	0x080098a3
 8009818:	080098ff 	.word	0x080098ff
 800981c:	080098ff 	.word	0x080098ff
 8009820:	080098ab 	.word	0x080098ab
 8009824:	080098ff 	.word	0x080098ff
 8009828:	080098ff 	.word	0x080098ff
 800982c:	080098ff 	.word	0x080098ff
 8009830:	080098bb 	.word	0x080098bb
 8009834:	080098ff 	.word	0x080098ff
 8009838:	080098ff 	.word	0x080098ff
 800983c:	080098ff 	.word	0x080098ff
 8009840:	080098ff 	.word	0x080098ff
 8009844:	080098ff 	.word	0x080098ff
 8009848:	080098ff 	.word	0x080098ff
 800984c:	080098ff 	.word	0x080098ff
 8009850:	080098cb 	.word	0x080098cb
 8009854:	080098ff 	.word	0x080098ff
 8009858:	080098ff 	.word	0x080098ff
 800985c:	080098ff 	.word	0x080098ff
 8009860:	080098ff 	.word	0x080098ff
 8009864:	080098ff 	.word	0x080098ff
 8009868:	080098ff 	.word	0x080098ff
 800986c:	080098ff 	.word	0x080098ff
 8009870:	080098ff 	.word	0x080098ff
 8009874:	080098ff 	.word	0x080098ff
 8009878:	080098ff 	.word	0x080098ff
 800987c:	080098ff 	.word	0x080098ff
 8009880:	080098ff 	.word	0x080098ff
 8009884:	080098ff 	.word	0x080098ff
 8009888:	080098ff 	.word	0x080098ff
 800988c:	080098ff 	.word	0x080098ff
 8009890:	080098f1 	.word	0x080098f1
 8009894:	2b40      	cmp	r3, #64	; 0x40
 8009896:	d02e      	beq.n	80098f6 <UART_SetConfig+0x8aa>
 8009898:	e031      	b.n	80098fe <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800989a:	f7fd fc49 	bl	8007130 <HAL_RCC_GetPCLK1Freq>
 800989e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80098a0:	e033      	b.n	800990a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098a2:	f7fd fc5b 	bl	800715c <HAL_RCC_GetPCLK2Freq>
 80098a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80098a8:	e02f      	b.n	800990a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7fe fc08 	bl	80080c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80098b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098b8:	e027      	b.n	800990a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098ba:	f107 0318 	add.w	r3, r7, #24
 80098be:	4618      	mov	r0, r3
 80098c0:	f7fe fd54 	bl	800836c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80098c4:	69fb      	ldr	r3, [r7, #28]
 80098c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098c8:	e01f      	b.n	800990a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098ca:	4b2e      	ldr	r3, [pc, #184]	; (8009984 <UART_SetConfig+0x938>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f003 0320 	and.w	r3, r3, #32
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d009      	beq.n	80098ea <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80098d6:	4b2b      	ldr	r3, [pc, #172]	; (8009984 <UART_SetConfig+0x938>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	08db      	lsrs	r3, r3, #3
 80098dc:	f003 0303 	and.w	r3, r3, #3
 80098e0:	4a25      	ldr	r2, [pc, #148]	; (8009978 <UART_SetConfig+0x92c>)
 80098e2:	fa22 f303 	lsr.w	r3, r2, r3
 80098e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80098e8:	e00f      	b.n	800990a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80098ea:	4b23      	ldr	r3, [pc, #140]	; (8009978 <UART_SetConfig+0x92c>)
 80098ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098ee:	e00c      	b.n	800990a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80098f0:	4b22      	ldr	r3, [pc, #136]	; (800997c <UART_SetConfig+0x930>)
 80098f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098f4:	e009      	b.n	800990a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80098fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80098fc:	e005      	b.n	800990a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80098fe:	2300      	movs	r3, #0
 8009900:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8009908:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800990a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800990c:	2b00      	cmp	r3, #0
 800990e:	f000 80e9 	beq.w	8009ae4 <UART_SetConfig+0xa98>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009916:	4a1a      	ldr	r2, [pc, #104]	; (8009980 <UART_SetConfig+0x934>)
 8009918:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800991c:	461a      	mov	r2, r3
 800991e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009920:	fbb3 f3f2 	udiv	r3, r3, r2
 8009924:	005a      	lsls	r2, r3, #1
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	085b      	lsrs	r3, r3, #1
 800992c:	441a      	add	r2, r3
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	fbb2 f3f3 	udiv	r3, r2, r3
 8009936:	b29b      	uxth	r3, r3
 8009938:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800993a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993c:	2b0f      	cmp	r3, #15
 800993e:	d916      	bls.n	800996e <UART_SetConfig+0x922>
 8009940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009942:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009946:	d212      	bcs.n	800996e <UART_SetConfig+0x922>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800994a:	b29b      	uxth	r3, r3
 800994c:	f023 030f 	bic.w	r3, r3, #15
 8009950:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009954:	085b      	lsrs	r3, r3, #1
 8009956:	b29b      	uxth	r3, r3
 8009958:	f003 0307 	and.w	r3, r3, #7
 800995c:	b29a      	uxth	r2, r3
 800995e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009960:	4313      	orrs	r3, r2
 8009962:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800996a:	60da      	str	r2, [r3, #12]
 800996c:	e0ba      	b.n	8009ae4 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 800996e:	2301      	movs	r3, #1
 8009970:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8009974:	e0b6      	b.n	8009ae4 <UART_SetConfig+0xa98>
 8009976:	bf00      	nop
 8009978:	03d09000 	.word	0x03d09000
 800997c:	003d0900 	.word	0x003d0900
 8009980:	0800a6e4 	.word	0x0800a6e4
 8009984:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009988:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800998c:	2b20      	cmp	r3, #32
 800998e:	dc49      	bgt.n	8009a24 <UART_SetConfig+0x9d8>
 8009990:	2b00      	cmp	r3, #0
 8009992:	db7c      	blt.n	8009a8e <UART_SetConfig+0xa42>
 8009994:	2b20      	cmp	r3, #32
 8009996:	d87a      	bhi.n	8009a8e <UART_SetConfig+0xa42>
 8009998:	a201      	add	r2, pc, #4	; (adr r2, 80099a0 <UART_SetConfig+0x954>)
 800999a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800999e:	bf00      	nop
 80099a0:	08009a2b 	.word	0x08009a2b
 80099a4:	08009a33 	.word	0x08009a33
 80099a8:	08009a8f 	.word	0x08009a8f
 80099ac:	08009a8f 	.word	0x08009a8f
 80099b0:	08009a3b 	.word	0x08009a3b
 80099b4:	08009a8f 	.word	0x08009a8f
 80099b8:	08009a8f 	.word	0x08009a8f
 80099bc:	08009a8f 	.word	0x08009a8f
 80099c0:	08009a4b 	.word	0x08009a4b
 80099c4:	08009a8f 	.word	0x08009a8f
 80099c8:	08009a8f 	.word	0x08009a8f
 80099cc:	08009a8f 	.word	0x08009a8f
 80099d0:	08009a8f 	.word	0x08009a8f
 80099d4:	08009a8f 	.word	0x08009a8f
 80099d8:	08009a8f 	.word	0x08009a8f
 80099dc:	08009a8f 	.word	0x08009a8f
 80099e0:	08009a5b 	.word	0x08009a5b
 80099e4:	08009a8f 	.word	0x08009a8f
 80099e8:	08009a8f 	.word	0x08009a8f
 80099ec:	08009a8f 	.word	0x08009a8f
 80099f0:	08009a8f 	.word	0x08009a8f
 80099f4:	08009a8f 	.word	0x08009a8f
 80099f8:	08009a8f 	.word	0x08009a8f
 80099fc:	08009a8f 	.word	0x08009a8f
 8009a00:	08009a8f 	.word	0x08009a8f
 8009a04:	08009a8f 	.word	0x08009a8f
 8009a08:	08009a8f 	.word	0x08009a8f
 8009a0c:	08009a8f 	.word	0x08009a8f
 8009a10:	08009a8f 	.word	0x08009a8f
 8009a14:	08009a8f 	.word	0x08009a8f
 8009a18:	08009a8f 	.word	0x08009a8f
 8009a1c:	08009a8f 	.word	0x08009a8f
 8009a20:	08009a81 	.word	0x08009a81
 8009a24:	2b40      	cmp	r3, #64	; 0x40
 8009a26:	d02e      	beq.n	8009a86 <UART_SetConfig+0xa3a>
 8009a28:	e031      	b.n	8009a8e <UART_SetConfig+0xa42>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a2a:	f7fd fb81 	bl	8007130 <HAL_RCC_GetPCLK1Freq>
 8009a2e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009a30:	e033      	b.n	8009a9a <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a32:	f7fd fb93 	bl	800715c <HAL_RCC_GetPCLK2Freq>
 8009a36:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009a38:	e02f      	b.n	8009a9a <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f7fe fb40 	bl	80080c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a46:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a48:	e027      	b.n	8009a9a <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a4a:	f107 0318 	add.w	r3, r7, #24
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f7fe fc8c 	bl	800836c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009a54:	69fb      	ldr	r3, [r7, #28]
 8009a56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a58:	e01f      	b.n	8009a9a <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a5a:	4b2d      	ldr	r3, [pc, #180]	; (8009b10 <UART_SetConfig+0xac4>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f003 0320 	and.w	r3, r3, #32
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d009      	beq.n	8009a7a <UART_SetConfig+0xa2e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009a66:	4b2a      	ldr	r3, [pc, #168]	; (8009b10 <UART_SetConfig+0xac4>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	08db      	lsrs	r3, r3, #3
 8009a6c:	f003 0303 	and.w	r3, r3, #3
 8009a70:	4a28      	ldr	r2, [pc, #160]	; (8009b14 <UART_SetConfig+0xac8>)
 8009a72:	fa22 f303 	lsr.w	r3, r2, r3
 8009a76:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009a78:	e00f      	b.n	8009a9a <UART_SetConfig+0xa4e>
          pclk = (uint32_t) HSI_VALUE;
 8009a7a:	4b26      	ldr	r3, [pc, #152]	; (8009b14 <UART_SetConfig+0xac8>)
 8009a7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a7e:	e00c      	b.n	8009a9a <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009a80:	4b25      	ldr	r3, [pc, #148]	; (8009b18 <UART_SetConfig+0xacc>)
 8009a82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a84:	e009      	b.n	8009a9a <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a8c:	e005      	b.n	8009a9a <UART_SetConfig+0xa4e>
      default:
        pclk = 0U;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8009a98:	bf00      	nop
    }

    if (pclk != 0U)
 8009a9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d021      	beq.n	8009ae4 <UART_SetConfig+0xa98>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa4:	4a1d      	ldr	r2, [pc, #116]	; (8009b1c <UART_SetConfig+0xad0>)
 8009aa6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009aaa:	461a      	mov	r2, r3
 8009aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009aae:	fbb3 f2f2 	udiv	r2, r3, r2
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	085b      	lsrs	r3, r3, #1
 8009ab8:	441a      	add	r2, r3
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ac2:	b29b      	uxth	r3, r3
 8009ac4:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ac8:	2b0f      	cmp	r3, #15
 8009aca:	d908      	bls.n	8009ade <UART_SetConfig+0xa92>
 8009acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ad2:	d204      	bcs.n	8009ade <UART_SetConfig+0xa92>
      {
        huart->Instance->BRR = usartdiv;
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ada:	60da      	str	r2, [r3, #12]
 8009adc:	e002      	b.n	8009ae4 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	2200      	movs	r2, #0
 8009af8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	2200      	movs	r2, #0
 8009afe:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009b00:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3748      	adds	r7, #72	; 0x48
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b0e:	bf00      	nop
 8009b10:	58024400 	.word	0x58024400
 8009b14:	03d09000 	.word	0x03d09000
 8009b18:	003d0900 	.word	0x003d0900
 8009b1c:	0800a6e4 	.word	0x0800a6e4

08009b20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b2c:	f003 0301 	and.w	r3, r3, #1
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d00a      	beq.n	8009b4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	430a      	orrs	r2, r1
 8009b48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b4e:	f003 0302 	and.w	r3, r3, #2
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00a      	beq.n	8009b6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	430a      	orrs	r2, r1
 8009b6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b70:	f003 0304 	and.w	r3, r3, #4
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d00a      	beq.n	8009b8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	430a      	orrs	r2, r1
 8009b8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b92:	f003 0308 	and.w	r3, r3, #8
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00a      	beq.n	8009bb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	430a      	orrs	r2, r1
 8009bae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bb4:	f003 0310 	and.w	r3, r3, #16
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d00a      	beq.n	8009bd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bd6:	f003 0320 	and.w	r3, r3, #32
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00a      	beq.n	8009bf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	430a      	orrs	r2, r1
 8009bf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d01a      	beq.n	8009c36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	430a      	orrs	r2, r1
 8009c14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c1e:	d10a      	bne.n	8009c36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	430a      	orrs	r2, r1
 8009c34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d00a      	beq.n	8009c58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	430a      	orrs	r2, r1
 8009c56:	605a      	str	r2, [r3, #4]
  }
}
 8009c58:	bf00      	nop
 8009c5a:	370c      	adds	r7, #12
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c62:	4770      	bx	lr

08009c64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b086      	sub	sp, #24
 8009c68:	af02      	add	r7, sp, #8
 8009c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c74:	f7fb f8ca 	bl	8004e0c <HAL_GetTick>
 8009c78:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f003 0308 	and.w	r3, r3, #8
 8009c84:	2b08      	cmp	r3, #8
 8009c86:	d10e      	bne.n	8009ca6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009c8c:	9300      	str	r3, [sp, #0]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	2200      	movs	r2, #0
 8009c92:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f82f 	bl	8009cfa <UART_WaitOnFlagUntilTimeout>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d001      	beq.n	8009ca6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ca2:	2303      	movs	r3, #3
 8009ca4:	e025      	b.n	8009cf2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f003 0304 	and.w	r3, r3, #4
 8009cb0:	2b04      	cmp	r3, #4
 8009cb2:	d10e      	bne.n	8009cd2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009cb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009cb8:	9300      	str	r3, [sp, #0]
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f819 	bl	8009cfa <UART_WaitOnFlagUntilTimeout>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d001      	beq.n	8009cd2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009cce:	2303      	movs	r3, #3
 8009cd0:	e00f      	b.n	8009cf2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2220      	movs	r2, #32
 8009cd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2220      	movs	r2, #32
 8009cde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}

08009cfa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009cfa:	b580      	push	{r7, lr}
 8009cfc:	b084      	sub	sp, #16
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	60f8      	str	r0, [r7, #12]
 8009d02:	60b9      	str	r1, [r7, #8]
 8009d04:	603b      	str	r3, [r7, #0]
 8009d06:	4613      	mov	r3, r2
 8009d08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d0a:	e062      	b.n	8009dd2 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d0c:	69bb      	ldr	r3, [r7, #24]
 8009d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d12:	d05e      	beq.n	8009dd2 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d14:	f7fb f87a 	bl	8004e0c <HAL_GetTick>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	1ad3      	subs	r3, r2, r3
 8009d1e:	69ba      	ldr	r2, [r7, #24]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d302      	bcc.n	8009d2a <UART_WaitOnFlagUntilTimeout+0x30>
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d11d      	bne.n	8009d66 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009d38:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	689a      	ldr	r2, [r3, #8]
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f022 0201 	bic.w	r2, r2, #1
 8009d48:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2220      	movs	r2, #32
 8009d4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2220      	movs	r2, #32
 8009d56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009d62:	2303      	movs	r3, #3
 8009d64:	e045      	b.n	8009df2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 0304 	and.w	r3, r3, #4
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d02e      	beq.n	8009dd2 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	69db      	ldr	r3, [r3, #28]
 8009d7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d82:	d126      	bne.n	8009dd2 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009d8c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	681a      	ldr	r2, [r3, #0]
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009d9c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	689a      	ldr	r2, [r3, #8]
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f022 0201 	bic.w	r2, r2, #1
 8009dac:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2220      	movs	r2, #32
 8009db2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2220      	movs	r2, #32
 8009dba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2220      	movs	r2, #32
 8009dc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	e00f      	b.n	8009df2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	69da      	ldr	r2, [r3, #28]
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	4013      	ands	r3, r2
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	bf0c      	ite	eq
 8009de2:	2301      	moveq	r3, #1
 8009de4:	2300      	movne	r3, #0
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	461a      	mov	r2, r3
 8009dea:	79fb      	ldrb	r3, [r7, #7]
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d08d      	beq.n	8009d0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009df0:	2300      	movs	r3, #0
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b085      	sub	sp, #20
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d101      	bne.n	8009e10 <HAL_UARTEx_DisableFifoMode+0x16>
 8009e0c:	2302      	movs	r3, #2
 8009e0e:	e027      	b.n	8009e60 <HAL_UARTEx_DisableFifoMode+0x66>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2201      	movs	r2, #1
 8009e14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2224      	movs	r2, #36	; 0x24
 8009e1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	681a      	ldr	r2, [r3, #0]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f022 0201 	bic.w	r2, r2, #1
 8009e36:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009e3e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	68fa      	ldr	r2, [r7, #12]
 8009e4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2220      	movs	r2, #32
 8009e52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3714      	adds	r7, #20
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b084      	sub	sp, #16
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d101      	bne.n	8009e84 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009e80:	2302      	movs	r3, #2
 8009e82:	e02d      	b.n	8009ee0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2224      	movs	r2, #36	; 0x24
 8009e90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f022 0201 	bic.w	r2, r2, #1
 8009eaa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	683a      	ldr	r2, [r7, #0]
 8009ebc:	430a      	orrs	r2, r1
 8009ebe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 f84f 	bl	8009f64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68fa      	ldr	r2, [r7, #12]
 8009ecc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2220      	movs	r2, #32
 8009ed2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009ede:	2300      	movs	r3, #0
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3710      	adds	r7, #16
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
 8009ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d101      	bne.n	8009f00 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009efc:	2302      	movs	r3, #2
 8009efe:	e02d      	b.n	8009f5c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2224      	movs	r2, #36	; 0x24
 8009f0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	681a      	ldr	r2, [r3, #0]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f022 0201 	bic.w	r2, r2, #1
 8009f26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	683a      	ldr	r2, [r7, #0]
 8009f38:	430a      	orrs	r2, r1
 8009f3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f000 f811 	bl	8009f64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68fa      	ldr	r2, [r7, #12]
 8009f48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2220      	movs	r2, #32
 8009f4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3710      	adds	r7, #16
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b085      	sub	sp, #20
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d108      	bne.n	8009f86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009f84:	e031      	b.n	8009fea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009f86:	2310      	movs	r3, #16
 8009f88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009f8a:	2310      	movs	r3, #16
 8009f8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	0e5b      	lsrs	r3, r3, #25
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	f003 0307 	and.w	r3, r3, #7
 8009f9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	689b      	ldr	r3, [r3, #8]
 8009fa4:	0f5b      	lsrs	r3, r3, #29
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	f003 0307 	and.w	r3, r3, #7
 8009fac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009fae:	7bbb      	ldrb	r3, [r7, #14]
 8009fb0:	7b3a      	ldrb	r2, [r7, #12]
 8009fb2:	4911      	ldr	r1, [pc, #68]	; (8009ff8 <UARTEx_SetNbDataToProcess+0x94>)
 8009fb4:	5c8a      	ldrb	r2, [r1, r2]
 8009fb6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009fba:	7b3a      	ldrb	r2, [r7, #12]
 8009fbc:	490f      	ldr	r1, [pc, #60]	; (8009ffc <UARTEx_SetNbDataToProcess+0x98>)
 8009fbe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009fc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fc4:	b29a      	uxth	r2, r3
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fcc:	7bfb      	ldrb	r3, [r7, #15]
 8009fce:	7b7a      	ldrb	r2, [r7, #13]
 8009fd0:	4909      	ldr	r1, [pc, #36]	; (8009ff8 <UARTEx_SetNbDataToProcess+0x94>)
 8009fd2:	5c8a      	ldrb	r2, [r1, r2]
 8009fd4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009fd8:	7b7a      	ldrb	r2, [r7, #13]
 8009fda:	4908      	ldr	r1, [pc, #32]	; (8009ffc <UARTEx_SetNbDataToProcess+0x98>)
 8009fdc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fde:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fe2:	b29a      	uxth	r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009fea:	bf00      	nop
 8009fec:	3714      	adds	r7, #20
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff4:	4770      	bx	lr
 8009ff6:	bf00      	nop
 8009ff8:	0800a6fc 	.word	0x0800a6fc
 8009ffc:	0800a704 	.word	0x0800a704

0800a000 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a000:	b084      	sub	sp, #16
 800a002:	b580      	push	{r7, lr}
 800a004:	b084      	sub	sp, #16
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	f107 001c 	add.w	r0, r7, #28
 800a00e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a014:	2b01      	cmp	r3, #1
 800a016:	d120      	bne.n	800a05a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a01c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	68da      	ldr	r2, [r3, #12]
 800a028:	4b2a      	ldr	r3, [pc, #168]	; (800a0d4 <USB_CoreInit+0xd4>)
 800a02a:	4013      	ands	r3, r2
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a03c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d105      	bne.n	800a04e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	68db      	ldr	r3, [r3, #12]
 800a046:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f000 f8c8 	bl	800a1e4 <USB_CoreReset>
 800a054:	4603      	mov	r3, r0
 800a056:	73fb      	strb	r3, [r7, #15]
 800a058:	e01a      	b.n	800a090 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	68db      	ldr	r3, [r3, #12]
 800a05e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f000 f8bc 	bl	800a1e4 <USB_CoreReset>
 800a06c:	4603      	mov	r3, r0
 800a06e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a072:	2b00      	cmp	r3, #0
 800a074:	d106      	bne.n	800a084 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a07a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	639a      	str	r2, [r3, #56]	; 0x38
 800a082:	e005      	b.n	800a090 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a088:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a092:	2b01      	cmp	r3, #1
 800a094:	d116      	bne.n	800a0c4 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a09a:	b29a      	uxth	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a0a4:	4b0c      	ldr	r3, [pc, #48]	; (800a0d8 <USB_CoreInit+0xd8>)
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	689b      	ldr	r3, [r3, #8]
 800a0b0:	f043 0206 	orr.w	r2, r3, #6
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	689b      	ldr	r3, [r3, #8]
 800a0bc:	f043 0220 	orr.w	r2, r3, #32
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a0c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3710      	adds	r7, #16
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a0d0:	b004      	add	sp, #16
 800a0d2:	4770      	bx	lr
 800a0d4:	ffbdffbf 	.word	0xffbdffbf
 800a0d8:	03ee0000 	.word	0x03ee0000

0800a0dc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b083      	sub	sp, #12
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	689b      	ldr	r3, [r3, #8]
 800a0e8:	f023 0201 	bic.w	r2, r3, #1
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a0f0:	2300      	movs	r3, #0
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	370c      	adds	r7, #12
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr

0800a0fe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a0fe:	b580      	push	{r7, lr}
 800a100:	b082      	sub	sp, #8
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
 800a106:	460b      	mov	r3, r1
 800a108:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a116:	78fb      	ldrb	r3, [r7, #3]
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d106      	bne.n	800a12a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	60da      	str	r2, [r3, #12]
 800a128:	e00b      	b.n	800a142 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a12a:	78fb      	ldrb	r3, [r7, #3]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d106      	bne.n	800a13e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	60da      	str	r2, [r3, #12]
 800a13c:	e001      	b.n	800a142 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e003      	b.n	800a14a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a142:	2032      	movs	r0, #50	; 0x32
 800a144:	f7fa fe6e 	bl	8004e24 <HAL_Delay>

  return HAL_OK;
 800a148:	2300      	movs	r3, #0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3708      	adds	r7, #8
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
	...

0800a154 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a154:	b480      	push	{r7}
 800a156:	b085      	sub	sp, #20
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a15e:	2300      	movs	r3, #0
 800a160:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	019b      	lsls	r3, r3, #6
 800a166:	f043 0220 	orr.w	r2, r3, #32
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	3301      	adds	r3, #1
 800a172:	60fb      	str	r3, [r7, #12]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	4a09      	ldr	r2, [pc, #36]	; (800a19c <USB_FlushTxFifo+0x48>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d901      	bls.n	800a180 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a17c:	2303      	movs	r3, #3
 800a17e:	e006      	b.n	800a18e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	f003 0320 	and.w	r3, r3, #32
 800a188:	2b20      	cmp	r3, #32
 800a18a:	d0f0      	beq.n	800a16e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a18c:	2300      	movs	r3, #0
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3714      	adds	r7, #20
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr
 800a19a:	bf00      	nop
 800a19c:	00030d40 	.word	0x00030d40

0800a1a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b085      	sub	sp, #20
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2210      	movs	r2, #16
 800a1b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	3301      	adds	r3, #1
 800a1b6:	60fb      	str	r3, [r7, #12]
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	4a09      	ldr	r2, [pc, #36]	; (800a1e0 <USB_FlushRxFifo+0x40>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d901      	bls.n	800a1c4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	e006      	b.n	800a1d2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	f003 0310 	and.w	r3, r3, #16
 800a1cc:	2b10      	cmp	r3, #16
 800a1ce:	d0f0      	beq.n	800a1b2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a1d0:	2300      	movs	r3, #0
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3714      	adds	r7, #20
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr
 800a1de:	bf00      	nop
 800a1e0:	00030d40 	.word	0x00030d40

0800a1e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b085      	sub	sp, #20
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	3301      	adds	r3, #1
 800a1f4:	60fb      	str	r3, [r7, #12]
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	4a13      	ldr	r2, [pc, #76]	; (800a248 <USB_CoreReset+0x64>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d901      	bls.n	800a202 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a1fe:	2303      	movs	r3, #3
 800a200:	e01b      	b.n	800a23a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	691b      	ldr	r3, [r3, #16]
 800a206:	2b00      	cmp	r3, #0
 800a208:	daf2      	bge.n	800a1f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a20a:	2300      	movs	r3, #0
 800a20c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	691b      	ldr	r3, [r3, #16]
 800a212:	f043 0201 	orr.w	r2, r3, #1
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3301      	adds	r3, #1
 800a21e:	60fb      	str	r3, [r7, #12]
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	4a09      	ldr	r2, [pc, #36]	; (800a248 <USB_CoreReset+0x64>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d901      	bls.n	800a22c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a228:	2303      	movs	r3, #3
 800a22a:	e006      	b.n	800a23a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	691b      	ldr	r3, [r3, #16]
 800a230:	f003 0301 	and.w	r3, r3, #1
 800a234:	2b01      	cmp	r3, #1
 800a236:	d0f0      	beq.n	800a21a <USB_CoreReset+0x36>

  return HAL_OK;
 800a238:	2300      	movs	r3, #0
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3714      	adds	r7, #20
 800a23e:	46bd      	mov	sp, r7
 800a240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a244:	4770      	bx	lr
 800a246:	bf00      	nop
 800a248:	00030d40 	.word	0x00030d40

0800a24c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a24c:	b084      	sub	sp, #16
 800a24e:	b580      	push	{r7, lr}
 800a250:	b084      	sub	sp, #16
 800a252:	af00      	add	r7, sp, #0
 800a254:	6078      	str	r0, [r7, #4]
 800a256:	f107 001c 	add.w	r0, r7, #28
 800a25a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a268:	461a      	mov	r2, r3
 800a26a:	2300      	movs	r3, #0
 800a26c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a272:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a27e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	639a      	str	r2, [r3, #56]	; 0x38


  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d018      	beq.n	800a2c4 <USB_HostInit+0x78>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a294:	2b01      	cmp	r3, #1
 800a296:	d10a      	bne.n	800a2ae <USB_HostInit+0x62>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	68ba      	ldr	r2, [r7, #8]
 800a2a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a2a6:	f043 0304 	orr.w	r3, r3, #4
 800a2aa:	6013      	str	r3, [r2, #0]
 800a2ac:	e014      	b.n	800a2d8 <USB_HostInit+0x8c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68ba      	ldr	r2, [r7, #8]
 800a2b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a2bc:	f023 0304 	bic.w	r3, r3, #4
 800a2c0:	6013      	str	r3, [r2, #0]
 800a2c2:	e009      	b.n	800a2d8 <USB_HostInit+0x8c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	68ba      	ldr	r2, [r7, #8]
 800a2ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a2d2:	f023 0304 	bic.w	r3, r3, #4
 800a2d6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a2d8:	2110      	movs	r1, #16
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f7ff ff3a 	bl	800a154 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff ff5d 	bl	800a1a0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60fb      	str	r3, [r7, #12]
 800a2ea:	e015      	b.n	800a318 <USB_HostInit+0xcc>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	015a      	lsls	r2, r3, #5
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	4413      	add	r3, r2
 800a2f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a2fe:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	015a      	lsls	r2, r3, #5
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	4413      	add	r3, r2
 800a308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a30c:	461a      	mov	r2, r3
 800a30e:	2300      	movs	r3, #0
 800a310:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	3301      	adds	r3, #1
 800a316:	60fb      	str	r3, [r7, #12]
 800a318:	6a3b      	ldr	r3, [r7, #32]
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d3e5      	bcc.n	800a2ec <USB_HostInit+0xa0>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a320:	2101      	movs	r1, #1
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f848 	bl	800a3b8 <USB_DriveVbus>

  HAL_Delay(200U);
 800a328:	20c8      	movs	r0, #200	; 0xc8
 800a32a:	f7fa fd7b 	bl	8004e24 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2200      	movs	r2, #0
 800a332:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f04f 32ff 	mov.w	r2, #4294967295
 800a33a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a344:	2b00      	cmp	r3, #0
 800a346:	d00b      	beq.n	800a360 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a34e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a14      	ldr	r2, [pc, #80]	; (800a3a4 <USB_HostInit+0x158>)
 800a354:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a13      	ldr	r2, [pc, #76]	; (800a3a8 <USB_HostInit+0x15c>)
 800a35a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a35e:	e009      	b.n	800a374 <USB_HostInit+0x128>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2280      	movs	r2, #128	; 0x80
 800a364:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	4a10      	ldr	r2, [pc, #64]	; (800a3ac <USB_HostInit+0x160>)
 800a36a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4a10      	ldr	r2, [pc, #64]	; (800a3b0 <USB_HostInit+0x164>)
 800a370:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a376:	2b00      	cmp	r3, #0
 800a378:	d105      	bne.n	800a386 <USB_HostInit+0x13a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	699b      	ldr	r3, [r3, #24]
 800a37e:	f043 0210 	orr.w	r2, r3, #16
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	699a      	ldr	r2, [r3, #24]
 800a38a:	4b0a      	ldr	r3, [pc, #40]	; (800a3b4 <USB_HostInit+0x168>)
 800a38c:	4313      	orrs	r3, r2
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a392:	2300      	movs	r3, #0
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a39e:	b004      	add	sp, #16
 800a3a0:	4770      	bx	lr
 800a3a2:	bf00      	nop
 800a3a4:	01000200 	.word	0x01000200
 800a3a8:	00e00300 	.word	0x00e00300
 800a3ac:	00600080 	.word	0x00600080
 800a3b0:	004000e0 	.word	0x004000e0
 800a3b4:	a3200008 	.word	0xa3200008

0800a3b8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a3dc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d109      	bne.n	800a3fc <USB_DriveVbus+0x44>
 800a3e8:	78fb      	ldrb	r3, [r7, #3]
 800a3ea:	2b01      	cmp	r3, #1
 800a3ec:	d106      	bne.n	800a3fc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a3f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a3fa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a406:	d109      	bne.n	800a41c <USB_DriveVbus+0x64>
 800a408:	78fb      	ldrb	r3, [r7, #3]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d106      	bne.n	800a41c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a416:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a41a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a41c:	2300      	movs	r3, #0
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3714      	adds	r7, #20
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr
	...

0800a42c <__libc_init_array>:
 800a42c:	b570      	push	{r4, r5, r6, lr}
 800a42e:	4d0d      	ldr	r5, [pc, #52]	; (800a464 <__libc_init_array+0x38>)
 800a430:	4c0d      	ldr	r4, [pc, #52]	; (800a468 <__libc_init_array+0x3c>)
 800a432:	1b64      	subs	r4, r4, r5
 800a434:	10a4      	asrs	r4, r4, #2
 800a436:	2600      	movs	r6, #0
 800a438:	42a6      	cmp	r6, r4
 800a43a:	d109      	bne.n	800a450 <__libc_init_array+0x24>
 800a43c:	4d0b      	ldr	r5, [pc, #44]	; (800a46c <__libc_init_array+0x40>)
 800a43e:	4c0c      	ldr	r4, [pc, #48]	; (800a470 <__libc_init_array+0x44>)
 800a440:	f000 f83e 	bl	800a4c0 <_init>
 800a444:	1b64      	subs	r4, r4, r5
 800a446:	10a4      	asrs	r4, r4, #2
 800a448:	2600      	movs	r6, #0
 800a44a:	42a6      	cmp	r6, r4
 800a44c:	d105      	bne.n	800a45a <__libc_init_array+0x2e>
 800a44e:	bd70      	pop	{r4, r5, r6, pc}
 800a450:	f855 3b04 	ldr.w	r3, [r5], #4
 800a454:	4798      	blx	r3
 800a456:	3601      	adds	r6, #1
 800a458:	e7ee      	b.n	800a438 <__libc_init_array+0xc>
 800a45a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a45e:	4798      	blx	r3
 800a460:	3601      	adds	r6, #1
 800a462:	e7f2      	b.n	800a44a <__libc_init_array+0x1e>
 800a464:	0800a714 	.word	0x0800a714
 800a468:	0800a714 	.word	0x0800a714
 800a46c:	0800a714 	.word	0x0800a714
 800a470:	0800a718 	.word	0x0800a718

0800a474 <memcmp>:
 800a474:	b510      	push	{r4, lr}
 800a476:	3901      	subs	r1, #1
 800a478:	4402      	add	r2, r0
 800a47a:	4290      	cmp	r0, r2
 800a47c:	d101      	bne.n	800a482 <memcmp+0xe>
 800a47e:	2000      	movs	r0, #0
 800a480:	e005      	b.n	800a48e <memcmp+0x1a>
 800a482:	7803      	ldrb	r3, [r0, #0]
 800a484:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a488:	42a3      	cmp	r3, r4
 800a48a:	d001      	beq.n	800a490 <memcmp+0x1c>
 800a48c:	1b18      	subs	r0, r3, r4
 800a48e:	bd10      	pop	{r4, pc}
 800a490:	3001      	adds	r0, #1
 800a492:	e7f2      	b.n	800a47a <memcmp+0x6>

0800a494 <memcpy>:
 800a494:	440a      	add	r2, r1
 800a496:	4291      	cmp	r1, r2
 800a498:	f100 33ff 	add.w	r3, r0, #4294967295
 800a49c:	d100      	bne.n	800a4a0 <memcpy+0xc>
 800a49e:	4770      	bx	lr
 800a4a0:	b510      	push	{r4, lr}
 800a4a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4aa:	4291      	cmp	r1, r2
 800a4ac:	d1f9      	bne.n	800a4a2 <memcpy+0xe>
 800a4ae:	bd10      	pop	{r4, pc}

0800a4b0 <memset>:
 800a4b0:	4402      	add	r2, r0
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d100      	bne.n	800a4ba <memset+0xa>
 800a4b8:	4770      	bx	lr
 800a4ba:	f803 1b01 	strb.w	r1, [r3], #1
 800a4be:	e7f9      	b.n	800a4b4 <memset+0x4>

0800a4c0 <_init>:
 800a4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c2:	bf00      	nop
 800a4c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4c6:	bc08      	pop	{r3}
 800a4c8:	469e      	mov	lr, r3
 800a4ca:	4770      	bx	lr

0800a4cc <_fini>:
 800a4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ce:	bf00      	nop
 800a4d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4d2:	bc08      	pop	{r3}
 800a4d4:	469e      	mov	lr, r3
 800a4d6:	4770      	bx	lr
