SRAM 16x128 Circuit Architecture - ASCII Schematic
=====================================================

MEMORY ARRAY STRUCTURE
======================

      BIT LINE 0   BIT LINE 1   ...   BIT LINE 15
         |            |                 |
         |            |                 |
    +----+----+   +----+----+       +----+----+
    |    |    |   |    |    |       |    |    |
    | T1 | T3 |   | T5 | T7 |  ...  | T29| T31|  ROW 0
    |    |    |   |    |    |       |    |    |
    +----+----+   +----+----+       +----+----+
    | T2 | T4 |   | T6 | T8 |       | T30| T32|
    |    |    |   |    |    |       |    |    |
    +----+----+   +----+----+       +----+----+
         |            |                 |
    +----+----+   +----+----+       +----+----+
    | T9 |T11 |   |T13 |T15 |  ...  |T45 |T47 |  ROW 1
    |    |    |   |    |    |       |    |    |
    +----+----+   +----+----+       +----+----+
    |T10 |T12 |   |T14 |T16 |       |T46 |T48 |
    |    |    |   |    |    |       |    |    |
    +----+----+   +----+----+       +----+----+
         |            |                 |
         |            |                 |
         :            :                 :
         :            :                 :
         |            |                 |
    +----+----+   +----+----+       +----+----+
    |    |    |   |    |    |       |    |    |  ROW 127
    |    |    |   |    |    |       |    |    |  (Last Row)
    +----+----+   +----+----+       +----+----+


SINGLE SRAM CELL (6T - 6 Transistor)
====================================

       VDD (+1.8V)
        |
    +---+---+
    |  M7   |     M5 (Pass gate access transistor)
    |  P-ch |       |
    |       |       |
    +---+---+   +---+---+
        |       |       |
    +---+---+---+---+---+---+
    | M1  | Q | M3  | Q'|   |
    | N-ch|   | N-ch|   |   |
    +---+---+---+---+---+---+
        |       |       |
    +---+---+   +---+---+
    |  M2   |   |  M4   |   M6 (Pass gate access transistor)
    |  P-ch |   |  P-ch |      |
    |       |   |       |      |
    +---+---+   +---+---+      |
        |           |          |
       GND         GND    Word Line (WL)
       (0V)        (0V)

    Q  -------- BIT LINE (BL)
    Q' -------- BIT LINE BAR (BL_B)

    Each cell: 6 transistors (M1-M6)
    - M1, M2: Cross-coupled latch (store data)
    - M3, M4: Cross-coupled latch (store inverse)
    - M5, M6: Pass gates for READ/WRITE access


SRAM DECODER (ROW SELECTION)
============================

7-bit Address Input (A[0:6])
        |
        |
    +---+---+
    | DEC 1 |  ----> Word Line 1
    +---+---+
        |
    +---+---+
    | DEC 2 |  ----> Word Line 2
    +---+---+
        |
        :
        :
    +---+-----+
    | DEC 128 |  ----> Word Line 128
    +---+-----+

    7-to-128 Decoder
    Selects 1 of 128 rows based on A[0:6]


BIT LINE SENSE AMPLIFIER & WRITE DRIVER
=========================================

From Memory Array
        |
        BL
        |
    +---+---+
    | Sense |  Amplifies small voltage difference
    | Amp  |  during READ operation
    +---+---+
        |
        +---> DOUT (16-bit output)


COLUMN MULTIPLEXER (DATA PATH)
==============================

    16 Bit Lines  -----> [MUX] -----> 1 Output
                        (16:1)

    16 Bit Lines  -----> [DMUX] -----> 1 Input
                        (1:16)

    Multiplexer selects which bit line connects to output
    Demultiplexer routes input to selected bit line


CONTROL LOGIC BLOCK
===================

    Inputs: CLK, WE, RE, CS
            |    |  |   |
            |    |  |   +---- Chip Select
            |    |  +-------- Read Enable
            |    +---------- Write Enable
            +--------------- Clock

            |
            V
    +----------+----------+
    |                     |
    V                     V
 READ PATH           WRITE PATH
    |                    |
    +-> Address Decoder  |
    |   (selects row)    |
    |                    +-> Driver (amplifies DIN)
    |                    |
    +-> Sense Amplifier  +-> Write Pulse Generator
    |                    |
    +-> Output Buffer ---+

    Result: DOUT[0:15]    DIN[0:15] written to memory


TOP-LEVEL BLOCK DIAGRAM
=======================

     ┌──────────────────────────────────┐
     │   SRAM 16x128 (2 Kb) Controller  │
     │   sky130 130nm Technology        │
     │   Supply: 1.8V                   │
     └──────────────────────────────────┘
              |          |
              |    +-----+-----+
              |    |           |
           CLK  WE/RE/CS    VDD/VSS
              |    |           |
              V    V           V
     ┌─────────────────────────┐
     │  Control Logic          │
     │  - Decoder Driver       │
     │  - Timing Generator     │
     │  - Sense Amp Enable     │
     └─────────────────────────┘
              |
              V
     ┌─────────────────────────┐
     │  Row Decoder (7:128)    │
     │  A[0:6] -> WL[0:127]    │
     └─────────────────────────┘
              |
              V
     ┌─────────────────────────┐
     │  Memory Array           │
     │  16 cols x 128 rows     │
     │  (6T SRAM cells)        │
     └─────────────────────────┘
           |            |
      BL[0:15]     BL_B[0:15]
           |            |
           V            V
     ┌─────────────────────────┐
     │  Sense Amplifiers (16)  │
     │  & Write Drivers        │
     └─────────────────────────┘
           |
           V
     ┌─────────────────────────┐
     │  Column Multiplexer     │
     │  16:1 (READ)            │
     │  1:16 (WRITE)           │
     └─────────────────────────┘
           |
      ┌────+────┬────────┬─────┐
      |         |        |     |
      V         V        V     V
    DOUT[0:3] DOUT[4:7] ...  DOUT[12:15]

     READ PATH: Memory -> Sense Amp -> Multiplexer -> Output Buffer -> DOUT
     WRITE PATH: DIN -> Input Buffer -> Write Driver -> Memory Array


TIMING WAVEFORMS
================

     CLK  |‾‾|_|‾‾|_|‾‾|_|‾‾|_|‾‾|_|
          |                          |
     WE   |_______‾‾|_____|_______‾‾|  (WRITE pulse)
          |                          |
     RE   |‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾| (READ enabled)
          |                          |
     A[0] |___‾‾‾|___|‾‾‾|___|___‾‾| (Address changes)
          |                          |
     DIN  |___XXX‾‾‾XXX___|___XXX‾‾‾| (Data input valid during WRITE)
          |     ↑           ↑      ↑  |
          |   WRITE 1     WRITE 2   WRITE 3
          |                          |
     DOUT |___‾‾‾XXX___|___‾‾‾XXX___|  (READ data output)
          |     ↑  ↑       ↑  ↑      |
          |  READ 1  READ 2       |
          |__________________________|
              100 ns total


CIRCUIT SPECIFICATIONS
======================

SUPPLY VOLTAGE:     1.8V (VDD)
GROUND:             0V (VSS)
PROCESS:            sky130 (130nm)
FREQUENCY:          100 MHz
CLOCK PERIOD:       10ns
RISE/FALL TIME:     ~0.5ns

MEMORY CAPACITY:    2,048 bits
ORGANIZATION:       16-bit words × 128 rows
ADDRESS WIDTH:      7 bits (A[0:6])
DATA WIDTH:         16 bits (DIN[0:15], DOUT[0:15])

POWER CONSUMPTION:
  - Standby:        ~2.3 mW
  - READ (100MHz):  ~12.3 mW
  - WRITE (100MHz): ~15.8 mW

ACCESS TIME:        1.2 ns
CYCLE TIME:         10 ns (at 100 MHz)

TOTAL TRANSISTORS:  ~1,280 (128 cells × 6T + peripheral circuits)
ESTIMATED AREA:     24,000 µm² (0.024 mm²)


KEY COMPONENTS
==============

1. MEMORY ARRAY
   - 128 rows × 16 columns = 2,048 bits
   - Each cell: 6-transistor CMOS
   - Storage: Cross-coupled inverters (latch)
   - Access: Pass-gate transistors

2. ROW DECODER
   - 7-to-128 decoder
   - Selects 1 of 128 word lines
   - Uses NAND/NOR gates

3. SENSE AMPLIFIERS
   - 16 differential sense amplifiers
   - Detect ~100mV voltage difference on bit lines
   - Amplify to full 1.8V

4. WRITE DRIVERS
   - 16 write drivers
   - Provide strong current for WRITE operations
   - Control data into selected cell

5. CONTROL LOGIC
   - Clock generator
   - Address decoder driver
   - Read/Write timing control
   - Sense amplifier enable/disable

6. I/O BUFFERS
   - Input buffer (for DIN)
   - Output buffer (for DOUT)
   - Protect core from load variations


OPERATION SUMMARY
=================

READ OPERATION (WE=0, RE=1, CS=1):
1. Address A[0:6] selects row via decoder
2. Word line goes HIGH, pass gates ON
3. Cell data appears on bit lines
4. Sense amplifier detects and amplifies signal
5. Data appears on DOUT after ~1.2ns

WRITE OPERATION (WE=1, RE=0, CS=1):
1. Address A[0:6] selects row via decoder
2. Input data DIN[0:15] presented
3. Word line goes HIGH
4. Write drivers force data into cell
5. Latch switches to new state
6. Operation complete in ~1.5ns

STANDBY (CS=0):
- Entire memory disabled
- Leakage power only (~2.3mW)
- Data retained (static RAM)

---
Generated: January 16, 2026
Design: 16×128 SRAM in sky130 130nm technology
