============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Mar 21 2022  01:52:02 pm
  Module:                 filter_top
  Technology library:     D_CELLS_5V_LP5MOS_MOS5_fast_3_60V_m40C 5.0.0
  Operating conditions:   fast_3_60V_m40C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

                    Pin                          Type       Fanout   Load  Slew  Delay Arrival   
                                                                     (fF)  (ps)  (ps)    (ps)    
-------------------------------------------------------------------------------------------------
(clock clk_obj)                                launch                                        0 R 
(filter.sdc_line_10)                           ext delay                        +25000   25000 F 
reset                                          in port        1521 13008.9    0     +0   25000 F 
u_Z1Z3_FIR[2].u_Z1toZ3/reset 
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/B                                                      +0   25000   
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q                 NO2I1_5VX1       34   223.3 4259  +3120   28120 R 
u_Z1Z3_FIR[2].u_Z1toZ3/g1046/A                                                      +0   28120   
u_Z1Z3_FIR[2].u_Z1toZ3/g1046/Q                 AO22_5VX1         1    10.4  225   +599   28718 R 
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/D   DFRQ_5VX1                            +0   28718   
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/C   setup                          0   +109   28827 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_obj)                                capture                                   50000 R 
                                               uncertainty                       -3000   47000 R 
-------------------------------------------------------------------------------------------------
Cost Group   : 'clk_obj' (path_group 'clk_obj')
Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/D

path   2:

                    Pin                          Type       Fanout   Load  Slew  Delay Arrival   
                                                                     (fF)  (ps)  (ps)    (ps)    
-------------------------------------------------------------------------------------------------
(clock clk_obj)                                launch                                        0 R 
(filter.sdc_line_10)                           ext delay                        +25000   25000 F 
reset                                          in port        1521 13008.9    0     +0   25000 F 
u_Z1Z3_FIR[2].u_Z1toZ3/reset 
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/B                                                      +0   25000   
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q                 NO2I1_5VX1       34   223.3 4259  +3120   28120 R 
u_Z1Z3_FIR[2].u_Z1toZ3/g1045/A                                                      +0   28120   
u_Z1Z3_FIR[2].u_Z1toZ3/g1045/Q                 AO22_5VX1         1    10.4  225   +599   28718 R 
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D   DFRQ_5VX1                            +0   28718   
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/C   setup                          0   +109   28827 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_obj)                                capture                                   50000 R 
                                               uncertainty                       -3000   47000 R 
-------------------------------------------------------------------------------------------------
Cost Group   : 'clk_obj' (path_group 'clk_obj')
Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D

path   3:

                    Pin                          Type       Fanout   Load  Slew  Delay Arrival   
                                                                     (fF)  (ps)  (ps)    (ps)    
-------------------------------------------------------------------------------------------------
(clock clk_obj)                                launch                                        0 R 
(filter.sdc_line_10)                           ext delay                        +25000   25000 F 
reset                                          in port        1521 13008.9    0     +0   25000 F 
u_Z1Z3_FIR[2].u_Z1toZ3/reset 
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/B                                                      +0   25000   
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q                 NO2I1_5VX1       34   223.3 4259  +3120   28120 R 
u_Z1Z3_FIR[2].u_Z1toZ3/g1044/A                                                      +0   28120   
u_Z1Z3_FIR[2].u_Z1toZ3/g1044/Q                 AO22_5VX1         1    10.4  225   +599   28718 R 
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D   DFRQ_5VX1                            +0   28718   
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/C   setup                          0   +109   28827 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_obj)                                capture                                   50000 R 
                                               uncertainty                       -3000   47000 R 
-------------------------------------------------------------------------------------------------
Cost Group   : 'clk_obj' (path_group 'clk_obj')
Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D

path   4:

                    Pin                          Type       Fanout   Load  Slew  Delay Arrival   
                                                                     (fF)  (ps)  (ps)    (ps)    
-------------------------------------------------------------------------------------------------
(clock clk_obj)                                launch                                        0 R 
(filter.sdc_line_10)                           ext delay                        +25000   25000 F 
reset                                          in port        1521 13008.9    0     +0   25000 F 
u_Z1Z3_FIR[2].u_Z1toZ3/reset 
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/B                                                      +0   25000   
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q                 NO2I1_5VX1       34   223.3 4259  +3120   28120 R 
u_Z1Z3_FIR[2].u_Z1toZ3/g1043/A                                                      +0   28120   
u_Z1Z3_FIR[2].u_Z1toZ3/g1043/Q                 AO22_5VX1         1    10.4  225   +599   28718 R 
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][6]/D   DFRQ_5VX1                            +0   28718   
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][6]/C   setup                          0   +109   28827 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_obj)                                capture                                   50000 R 
                                               uncertainty                       -3000   47000 R 
-------------------------------------------------------------------------------------------------
Cost Group   : 'clk_obj' (path_group 'clk_obj')
Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][6]/D

path   5:

                    Pin                          Type       Fanout   Load  Slew  Delay Arrival   
                                                                     (fF)  (ps)  (ps)    (ps)    
-------------------------------------------------------------------------------------------------
(clock clk_obj)                                launch                                        0 R 
(filter.sdc_line_10)                           ext delay                        +25000   25000 F 
reset                                          in port        1521 13008.9    0     +0   25000 F 
u_Z1Z3_FIR[2].u_Z1toZ3/reset 
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/B                                                      +0   25000   
u_Z1Z3_FIR[2].u_Z1toZ3/g1127/Q                 NO2I1_5VX1       34   223.3 4259  +3120   28120 R 
u_Z1Z3_FIR[2].u_Z1toZ3/g1042/A                                                      +0   28120   
u_Z1Z3_FIR[2].u_Z1toZ3/g1042/Q                 AO22_5VX1         1    10.4  225   +599   28718 R 
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/D   DFRQ_5VX1                            +0   28718   
u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/C   setup                          0   +109   28827 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_obj)                                capture                                   50000 R 
                                               uncertainty                       -3000   47000 R 
-------------------------------------------------------------------------------------------------
Cost Group   : 'clk_obj' (path_group 'clk_obj')
Timing slack :   18173ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/D
