;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1.6.2018. 16:34:51
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2003  	537133052
0x0004	0x1A3D0000  	6717
0x0008	0x1AB50000  	6837
0x000C	0x1AB50000  	6837
0x0010	0x1AB50000  	6837
0x0014	0x1AB50000  	6837
0x0018	0x1AB50000  	6837
0x001C	0x1AB50000  	6837
0x0020	0x1AB50000  	6837
0x0024	0x1AB50000  	6837
0x0028	0x1AB50000  	6837
0x002C	0x1AB50000  	6837
0x0030	0x1AB50000  	6837
0x0034	0x1AB50000  	6837
0x0038	0x1AB50000  	6837
0x003C	0x1AB50000  	6837
0x0040	0x1AB50000  	6837
0x0044	0x1AB50000  	6837
0x0048	0x1AB50000  	6837
0x004C	0x1AB50000  	6837
0x0050	0x1AB50000  	6837
0x0054	0x1AB50000  	6837
0x0058	0x1AB50000  	6837
0x005C	0x1AB50000  	6837
0x0060	0x1AB50000  	6837
0x0064	0x1AB50000  	6837
0x0068	0x1AB50000  	6837
0x006C	0x1AB50000  	6837
0x0070	0x1AB50000  	6837
0x0074	0x1AB50000  	6837
0x0078	0x1AB50000  	6837
0x007C	0x1AB50000  	6837
0x0080	0x1AB50000  	6837
0x0084	0x1AB50000  	6837
0x0088	0x1AB50000  	6837
0x008C	0x1AB50000  	6837
0x0090	0x1AB50000  	6837
0x0094	0x1AB50000  	6837
0x0098	0x1AB50000  	6837
0x009C	0x1AB50000  	6837
0x00A0	0x1AB50000  	6837
0x00A4	0x1AB50000  	6837
0x00A8	0x1AB50000  	6837
0x00AC	0x1AB50000  	6837
0x00B0	0x1AB50000  	6837
0x00B4	0x1AB50000  	6837
0x00B8	0x1AB50000  	6837
0x00BC	0x1AB50000  	6837
0x00C0	0x1AB50000  	6837
0x00C4	0x1AB50000  	6837
0x00C8	0x1AB50000  	6837
0x00CC	0x1AB50000  	6837
0x00D0	0x1AB50000  	6837
0x00D4	0x1AB50000  	6837
0x00D8	0x1AB50000  	6837
0x00DC	0x1AB50000  	6837
0x00E0	0x1AB50000  	6837
0x00E4	0x1AB50000  	6837
0x00E8	0x1AB50000  	6837
0x00EC	0x1AB50000  	6837
0x00F0	0x1AB50000  	6837
0x00F4	0x1AB50000  	6837
0x00F8	0x1AB50000  	6837
0x00FC	0x1AB50000  	6837
0x0100	0x1AB50000  	6837
0x0104	0x1AB50000  	6837
0x0108	0x1AB50000  	6837
0x010C	0x1AB50000  	6837
0x0110	0x1AB50000  	6837
0x0114	0x1AB50000  	6837
0x0118	0x1AB50000  	6837
0x011C	0x1AB50000  	6837
0x0120	0x1AB50000  	6837
0x0124	0x1AB50000  	6837
0x0128	0x1A8D0000  	6797
0x012C	0x1AB50000  	6837
0x0130	0x1AB50000  	6837
0x0134	0x1AB50000  	6837
0x0138	0x1AB50000  	6837
0x013C	0x1AB50000  	6837
0x0140	0x1AB50000  	6837
0x0144	0x1AB50000  	6837
0x0148	0x1AB50000  	6837
0x014C	0x1AB50000  	6837
0x0150	0x1AB50000  	6837
0x0154	0x1AB50000  	6837
0x0158	0x1AB50000  	6837
0x015C	0x1AB50000  	6837
0x0160	0x1AB50000  	6837
0x0164	0x1AB50000  	6837
0x0168	0x1AB50000  	6837
0x016C	0x1AB50000  	6837
0x0170	0x1AB50000  	6837
0x0174	0x1AB50000  	6837
0x0178	0x1AB50000  	6837
0x017C	0x1AB50000  	6837
0x0180	0x1AB50000  	6837
0x0184	0x1AB50000  	6837
0x0188	0x1AB50000  	6837
0x018C	0x1AB50000  	6837
0x0190	0x1AB50000  	6837
0x0194	0x1AB50000  	6837
0x0198	0x1AB50000  	6837
0x019C	0x1AB50000  	6837
0x01A0	0x1AB50000  	6837
0x01A4	0x1AB50000  	6837
0x01A8	0x1AB50000  	6837
0x01AC	0x1AB50000  	6837
0x01B0	0x1AB50000  	6837
0x01B4	0x1AB50000  	6837
0x01B8	0x1AB50000  	6837
0x01BC	0x1AB50000  	6837
0x01C0	0x1AB50000  	6837
0x01C4	0x1AB50000  	6837
0x01C8	0x1AB50000  	6837
0x01CC	0x1AB50000  	6837
0x01D0	0x1AB50000  	6837
0x01D4	0x1AB50000  	6837
0x01D8	0x1AB50000  	6837
0x01DC	0x1AB50000  	6837
0x01E0	0x1AB50000  	6837
0x01E4	0x1AB50000  	6837
0x01E8	0x1AB50000  	6837
0x01EC	0x1AB50000  	6837
0x01F0	0x1AB50000  	6837
0x01F4	0x1AB50000  	6837
0x01F8	0x1AB50000  	6837
0x01FC	0x1AB50000  	6837
0x0200	0x1AB50000  	6837
0x0204	0x1AB50000  	6837
; end of ____SysVT
_main:
;Click_UART1Wire_TIVA.c, 96 :: 		void main()
0x1A3C	0xF000F83E  BL	6844
0x1A40	0xF000F80E  BL	6752
0x1A44	0xF000FB34  BL	8368
0x1A48	0xF000F8D0  BL	7148
0x1A4C	0xF000FAF0  BL	8240
;Click_UART1Wire_TIVA.c, 98 :: 		systemInit();
0x1A50	0xF7FFFEF2  BL	_systemInit+0
;Click_UART1Wire_TIVA.c, 99 :: 		applicationInit();
0x1A54	0xF7FFFF90  BL	_applicationInit+0
;Click_UART1Wire_TIVA.c, 101 :: 		while (1)
L_main6:
;Click_UART1Wire_TIVA.c, 103 :: 		applicationTask();
0x1A58	0xF7FFFF12  BL	_applicationTask+0
;Click_UART1Wire_TIVA.c, 104 :: 		}
0x1A5C	0xE7FC    B	L_main6
;Click_UART1Wire_TIVA.c, 105 :: 		}
L_end_main:
L__main_end_loop:
0x1A5E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_TIVA.c, 19 :: 		
0x1A28	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 21 :: 		
L_loopDW:
;__Lib_System_TIVA.c, 22 :: 		
0x1A2A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_TIVA.c, 23 :: 		
0x1A2E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_TIVA.c, 24 :: 		
0x1A32	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 25 :: 		
0x1A36	0xD1F8    BNE	L_loopDW
;__Lib_System_TIVA.c, 27 :: 		
L_end___CC2DW:
0x1A38	0xB001    ADD	SP, SP, #4
0x1A3A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_TIVA.c, 62 :: 		
0x19EC	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 64 :: 		
0x19EE	0xF04F0900  MOV	R9, #0
;__Lib_System_TIVA.c, 65 :: 		
0x19F2	0xF04F0C00  MOV	R12, #0
;__Lib_System_TIVA.c, 66 :: 		
0x19F6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_TIVA.c, 67 :: 		
0x19FA	0xDC04    BGT	L_loopFZs
;__Lib_System_TIVA.c, 68 :: 		
0x19FC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_TIVA.c, 69 :: 		
0x1A00	0xDB01    BLT	L_loopFZs
;__Lib_System_TIVA.c, 70 :: 		
0x1A02	0x46D4    MOV	R12, R10
;__Lib_System_TIVA.c, 71 :: 		
0x1A04	0x46EA    MOV	R10, SP
;__Lib_System_TIVA.c, 72 :: 		
L_loopFZs:
;__Lib_System_TIVA.c, 73 :: 		
0x1A06	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_TIVA.c, 74 :: 		
0x1A0A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 75 :: 		
0x1A0E	0xD1FA    BNE	L_loopFZs
;__Lib_System_TIVA.c, 76 :: 		
0x1A10	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_TIVA.c, 77 :: 		
0x1A14	0xDD05    BLE	L_norep
;__Lib_System_TIVA.c, 78 :: 		
0x1A16	0x46E2    MOV	R10, R12
;__Lib_System_TIVA.c, 79 :: 		
0x1A18	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_TIVA.c, 80 :: 		
0x1A1C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_TIVA.c, 81 :: 		
0x1A20	0xE7F1    B	L_loopFZs
;__Lib_System_TIVA.c, 82 :: 		
L_norep:
;__Lib_System_TIVA.c, 85 :: 		
L_end___FillZeros:
0x1A22	0xB001    ADD	SP, SP, #4
0x1A24	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_UART1Wire_TIVA.c, 36 :: 		void systemInit()
0x1838	0xB081    SUB	SP, SP, #4
0x183A	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_TIVA.c, 38 :: 		mikrobus_uartInit( _MIKROBUS1, &_UART1WIRE_UART_CFG[0] );
0x183E	0x480E    LDR	R0, [PC, #56]
0x1840	0x4601    MOV	R1, R0
0x1842	0x2000    MOVS	R0, #0
0x1844	0xF7FFFDFC  BL	_mikrobus_uartInit+0
;Click_UART1Wire_TIVA.c, 39 :: 		mikrobus_logInit( _LOG_USBUART_B, 9600 );
0x1848	0xF2425180  MOVW	R1, #9600
0x184C	0x2030    MOVS	R0, #48
0x184E	0xF7FFFDD3  BL	_mikrobus_logInit+0
;Click_UART1Wire_TIVA.c, 40 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x1852	0x480A    LDR	R0, [PC, #40]
0x1854	0x2102    MOVS	R1, #2
0x1856	0xF7FFFE0B  BL	_mikrobus_logWrite+0
;Click_UART1Wire_TIVA.c, 41 :: 		Delay_ms( 100 );
0x185A	0xF64007FE  MOVW	R7, #2302
0x185E	0xF2C0073D  MOVT	R7, #61
L_systemInit0:
0x1862	0x1E7F    SUBS	R7, R7, #1
0x1864	0xD1FD    BNE	L_systemInit0
0x1866	0xBF00    NOP
0x1868	0xBF00    NOP
0x186A	0xBF00    NOP
0x186C	0xBF00    NOP
0x186E	0xBF00    NOP
;Click_UART1Wire_TIVA.c, 42 :: 		}
L_end_systemInit:
0x1870	0xF8DDE000  LDR	LR, [SP, #0]
0x1874	0xB001    ADD	SP, SP, #4
0x1876	0x4770    BX	LR
0x1878	0x200C0000  	__UART1WIRE_UART_CFG+0
0x187C	0x00002000  	?lstr1_Click_UART1Wire_TIVA+0
; end of _systemInit
_mikrobus_uartInit:
;easymx_v7_TM4C129XNCZAD.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1440	0xB081    SUB	SP, SP, #4
0x1442	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 255 :: 		switch( bus )
0x1446	0xE009    B	L_mikrobus_uartInit83
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit85:
0x1448	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x144A	0xF7FFFF4F  BL	easymx_v7_TM4C129XNCZAD__uartInit_1+0
0x144E	0xE00A    B	L_end_mikrobus_uartInit
;easymx_v7_TM4C129XNCZAD.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit86:
; cfg start address is: 4 (R1)
0x1450	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1452	0xF7FFFF75  BL	easymx_v7_TM4C129XNCZAD__uartInit_2+0
0x1456	0xE006    B	L_end_mikrobus_uartInit
;easymx_v7_TM4C129XNCZAD.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit87:
0x1458	0x2001    MOVS	R0, #1
0x145A	0xE004    B	L_end_mikrobus_uartInit
;easymx_v7_TM4C129XNCZAD.c, 276 :: 		}
L_mikrobus_uartInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x145C	0x2800    CMP	R0, #0
0x145E	0xD0F3    BEQ	L_mikrobus_uartInit85
0x1460	0x2801    CMP	R0, #1
0x1462	0xD0F5    BEQ	L_mikrobus_uartInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x1464	0xE7F8    B	L_mikrobus_uartInit87
;easymx_v7_TM4C129XNCZAD.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x1466	0xF8DDE000  LDR	LR, [SP, #0]
0x146A	0xB001    ADD	SP, SP, #4
0x146C	0x4770    BX	LR
; end of _mikrobus_uartInit
easymx_v7_TM4C129XNCZAD__uartInit_1:
;__em_c129_uart.c, 29 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x12EC	0xB081    SUB	SP, SP, #4
0x12EE	0xF8CDE000  STR	LR, [SP, #0]
0x12F2	0x4680    MOV	R8, R0
; cfg end address is: 0 (R0)
; cfg start address is: 32 (R8)
;__em_c129_uart.c, 31 :: 		unsigned long fq = Get_Fosc_kHz();
0x12F4	0xF7FFFD90  BL	_Get_Fosc_kHz+0
;__em_c129_uart.c, 33 :: 		UART5_Init_Advanced((unsigned long)cfg[0], fq, (unsigned int)cfg[2], (unsigned int)cfg[3], (unsigned int)cfg[4], (unsigned int)cfg[5], &_GPIO_MODULE_UART5_C67_AHB);
0x12F8	0x4F0F    LDR	R7, [PC, #60]
0x12FA	0xF1080114  ADD	R1, R8, #20
0x12FE	0x680A    LDR	R2, [R1, #0]
0x1300	0xF1080110  ADD	R1, R8, #16
0x1304	0x680E    LDR	R6, [R1, #0]
0x1306	0xF108010C  ADD	R1, R8, #12
0x130A	0x680D    LDR	R5, [R1, #0]
0x130C	0xF1080108  ADD	R1, R8, #8
0x1310	0x680C    LDR	R4, [R1, #0]
0x1312	0xF8D83000  LDR	R3, [R8, #0]
; cfg end address is: 32 (R8)
0x1316	0xB292    UXTH	R2, R2
0x1318	0xB2B1    UXTH	R1, R6
0x131A	0xB480    PUSH	(R7)
0x131C	0xB404    PUSH	(R2)
0x131E	0xB402    PUSH	(R1)
0x1320	0xB2A2    UXTH	R2, R4
0x1322	0x4601    MOV	R1, R0
0x1324	0x4618    MOV	R0, R3
0x1326	0xB2AB    UXTH	R3, R5
0x1328	0xF7FFFDF4  BL	_UART5_Init_Advanced+0
0x132C	0xB003    ADD	SP, SP, #12
;__em_c129_uart.c, 34 :: 		return _MIKROBUS_OK;
0x132E	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_uart.c, 35 :: 		}
L_end__uartInit_1:
0x1330	0xF8DDE000  LDR	LR, [SP, #0]
0x1334	0xB001    ADD	SP, SP, #4
0x1336	0x4770    BX	LR
0x1338	0x1C000000  	__GPIO_MODULE_UART5_C67_AHB+0
; end of easymx_v7_TM4C129XNCZAD__uartInit_1
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0E18	0x4801    LDR	R0, [PC, #4]
0x0E1A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0E1C	0x4770    BX	LR
0x0E1E	0xBF00    NOP
0x0E20	0x007C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_UART5_Init_Advanced:
;__Lib_UART_07.c, 1207 :: 		
; baud_rate start address is: 0 (R0)
0x0F14	0xB085    SUB	SP, SP, #20
0x0F16	0xF8CDE000  STR	LR, [SP, #0]
0x0F1A	0x9102    STR	R1, [SP, #8]
0x0F1C	0xF8AD200C  STRH	R2, [SP, #12]
0x0F20	0xF8AD3010  STRH	R3, [SP, #16]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
0x0F24	0xF8BD4014  LDRH	R4, [SP, #20]
0x0F28	0xF8AD4014  STRH	R4, [SP, #20]
0x0F2C	0xF8BD4018  LDRH	R4, [SP, #24]
0x0F30	0xF8AD4018  STRH	R4, [SP, #24]
; module start address is: 4 (R1)
0x0F34	0x9907    LDR	R1, [SP, #28]
;__Lib_UART_07.c, 1210 :: 		
0x0F36	0x4D25    LDR	R5, [PC, #148]
0x0F38	0x4C25    LDR	R4, [PC, #148]
0x0F3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1211 :: 		
0x0F3C	0x4D25    LDR	R5, [PC, #148]
0x0F3E	0x4C26    LDR	R4, [PC, #152]
0x0F40	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1212 :: 		
0x0F42	0x4D26    LDR	R5, [PC, #152]
0x0F44	0x4C26    LDR	R4, [PC, #152]
0x0F46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1213 :: 		
0x0F48	0x4D26    LDR	R5, [PC, #152]
0x0F4A	0x4C27    LDR	R4, [PC, #156]
0x0F4C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1215 :: 		
0x0F4E	0x9001    STR	R0, [SP, #4]
; module end address is: 4 (R1)
0x0F50	0x4608    MOV	R0, R1
0x0F52	0xF7FFFD0F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_07.c, 1217 :: 		
0x0F56	0x2501    MOVS	R5, #1
0x0F58	0xB26D    SXTB	R5, R5
0x0F5A	0x4C24    LDR	R4, [PC, #144]
0x0F5C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1226 :: 		
0x0F5E	0xF7FFFD65  BL	__Lib_UART_07_UART5_Disable+0
0x0F62	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_07.c, 1228 :: 		
0x0F64	0x9D02    LDR	R5, [SP, #8]
0x0F66	0xF24034E8  MOVW	R4, #1000
0x0F6A	0x436C    MULS	R4, R5, R4
; UARTClk start address is: 4 (R1)
0x0F6C	0x4621    MOV	R1, R4
;__Lib_UART_07.c, 1231 :: 		
0x0F6E	0xF8BD5018  LDRH	R5, [SP, #24]
0x0F72	0x4C1F    LDR	R4, [PC, #124]
0x0F74	0x6824    LDR	R4, [R4, #0]
0x0F76	0xEA440505  ORR	R5, R4, R5, LSL #0
0x0F7A	0x4C1D    LDR	R4, [PC, #116]
0x0F7C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1234 :: 		
0x0F7E	0x4C1D    LDR	R4, [PC, #116]
0x0F80	0x6824    LDR	R4, [R4, #0]
0x0F82	0xB11C    CBZ	R4, L__UART5_Init_Advanced172
;__Lib_UART_07.c, 1235 :: 		
0x0F84	0x0844    LSRS	R4, R0, #1
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
0x0F86	0x4623    MOV	R3, R4
; baud_rate end address is: 12 (R3)
0x0F88	0x4618    MOV	R0, R3
;__Lib_UART_07.c, 1236 :: 		
0x0F8A	0xE7FF    B	L_UART5_Init_Advanced107
L__UART5_Init_Advanced172:
;__Lib_UART_07.c, 1234 :: 		
;__Lib_UART_07.c, 1236 :: 		
L_UART5_Init_Advanced107:
;__Lib_UART_07.c, 1239 :: 		
; baud_rate start address is: 0 (R0)
0x0F8C	0x00CC    LSLS	R4, R1, #3
; UARTClk end address is: 4 (R1)
0x0F8E	0xFBB4F4F0  UDIV	R4, R4, R0
; baud_rate end address is: 0 (R0)
0x0F92	0x1C64    ADDS	R4, R4, #1
0x0F94	0x0866    LSRS	R6, R4, #1
;__Lib_UART_07.c, 1242 :: 		
0x0F96	0x09B5    LSRS	R5, R6, #6
0x0F98	0x4C17    LDR	R4, [PC, #92]
0x0F9A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1243 :: 		
0x0F9C	0xF006053F  AND	R5, R6, #63
0x0FA0	0x4C16    LDR	R4, [PC, #88]
0x0FA2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1247 :: 		
0x0FA4	0xF8BD5010  LDRH	R5, [SP, #16]
0x0FA8	0xF8BD400C  LDRH	R4, [SP, #12]
0x0FAC	0xEA440505  ORR	R5, R4, R5, LSL #0
0x0FB0	0xB2AD    UXTH	R5, R5
0x0FB2	0xF8BD4014  LDRH	R4, [SP, #20]
0x0FB6	0x4325    ORRS	R5, R4
0x0FB8	0xB2AD    UXTH	R5, R5
0x0FBA	0x4C11    LDR	R4, [PC, #68]
0x0FBC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1253 :: 		
0x0FBE	0xF7FFFD47  BL	__Lib_UART_07_UART5_Enable+0
;__Lib_UART_07.c, 1254 :: 		
L_end_UART5_Init_Advanced:
0x0FC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0FC6	0xB005    ADD	SP, SP, #20
0x0FC8	0x4770    BX	LR
0x0FCA	0xBF00    NOP
0x0FCC	0x0CA90000  	_UART5_Write+0
0x0FD0	0x00802000  	_UART_Wr_Ptr+0
0x0FD4	0x11810000  	_UART5_Read+0
0x0FD8	0x00842000  	_UART_Rd_Ptr+0
0x0FDC	0x112D0000  	_UART5_Data_Ready+0
0x0FE0	0x00882000  	_UART_Rdy_Ptr+0
0x0FE4	0x113D0000  	_UART5_Tx_Idle+0
0x0FE8	0x008C2000  	_UART_Tx_Idle_Ptr+0
0x0FEC	0xC31443FC  	SYSCTL_RCGCUART+0
0x0FF0	0x10304001  	UART5_CTL+0
0x0FF4	0x06144222  	UART5_CTL+0
0x0FF8	0x10244001  	UART5_IBRD+0
0x0FFC	0x10284001  	UART5_FBRD+0
0x1000	0x102C4001  	UART5_LCRH+0
; end of _UART5_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_6.c, 543 :: 		
; module start address is: 0 (R0)
0x0974	0xB081    SUB	SP, SP, #4
0x0976	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_6.c, 547 :: 		
; cnt start address is: 44 (R11)
0x097A	0xF2400B00  MOVW	R11, #0
; module end address is: 0 (R0)
; cnt end address is: 44 (R11)
0x097E	0x4682    MOV	R10, R0
L_GPIO_Alternate_Function_Enable108:
; cnt start address is: 44 (R11)
; module start address is: 40 (R10)
0x0980	0xF10A01D8  ADD	R1, R10, #216
0x0984	0x7809    LDRB	R1, [R1, #0]
0x0986	0x458B    CMP	R11, R1
0x0988	0xD239    BCS	L_GPIO_Alternate_Function_Enable109
;__Lib_GPIO_6.c, 548 :: 		
0x098A	0x210C    MOVS	R1, #12
0x098C	0xFB0BF101  MUL	R1, R11, R1
0x0990	0xEB0A0101  ADD	R1, R10, R1, LSL #0
; tmpPinDsc start address is: 48 (R12)
0x0994	0x468C    MOV	R12, R1
;__Lib_GPIO_6.c, 550 :: 		
0x0996	0xF10C0108  ADD	R1, R12, #8
0x099A	0x7809    LDRB	R1, [R1, #0]
0x099C	0xB9A9    CBNZ	R1, L_GPIO_Alternate_Function_Enable111
;__Lib_GPIO_6.c, 551 :: 		
0x099E	0xF10C0108  ADD	R1, R12, #8
0x09A2	0x7809    LDRB	R1, [R1, #0]
0x09A4	0xB2CC    UXTB	R4, R1
0x09A6	0xF10C0106  ADD	R1, R12, #6
0x09AA	0x8809    LDRH	R1, [R1, #0]
0x09AC	0xB28B    UXTH	R3, R1
0x09AE	0xF10C0104  ADD	R1, R12, #4
0x09B2	0x7809    LDRB	R1, [R1, #0]
0x09B4	0xB2CA    UXTB	R2, R1
0x09B6	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x09BA	0x4608    MOV	R0, R1
0x09BC	0xB2D1    UXTB	R1, R2
0x09BE	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x09C0	0xB410    PUSH	(R4)
0x09C2	0xF7FFFD17  BL	_GPIO_Config+0
0x09C6	0xB001    ADD	SP, SP, #4
0x09C8	0xE014    B	L_GPIO_Alternate_Function_Enable112
L_GPIO_Alternate_Function_Enable111:
;__Lib_GPIO_6.c, 553 :: 		
; tmpPinDsc start address is: 48 (R12)
0x09CA	0xF10C0108  ADD	R1, R12, #8
0x09CE	0x7809    LDRB	R1, [R1, #0]
0x09D0	0xB2CC    UXTB	R4, R1
0x09D2	0xF10C0106  ADD	R1, R12, #6
0x09D6	0x8809    LDRH	R1, [R1, #0]
0x09D8	0xB28B    UXTH	R3, R1
0x09DA	0xF10C0104  ADD	R1, R12, #4
0x09DE	0x7809    LDRB	R1, [R1, #0]
0x09E0	0xB2CA    UXTB	R2, R1
0x09E2	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x09E6	0x4608    MOV	R0, R1
0x09E8	0xB2D1    UXTB	R1, R2
0x09EA	0x220F    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x09EC	0xB410    PUSH	(R4)
0x09EE	0xF7FFFD01  BL	_GPIO_Config+0
0x09F2	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable112:
;__Lib_GPIO_6.c, 547 :: 		
0x09F4	0xF10B0B01  ADD	R11, R11, #1
0x09F8	0xFA5FFB8B  UXTB	R11, R11
;__Lib_GPIO_6.c, 554 :: 		
; module end address is: 40 (R10)
; cnt end address is: 44 (R11)
0x09FC	0xE7C0    B	L_GPIO_Alternate_Function_Enable108
L_GPIO_Alternate_Function_Enable109:
;__Lib_GPIO_6.c, 555 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x09FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0A02	0xB001    ADD	SP, SP, #4
0x0A04	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_GPIO_Config:
;__Lib_GPIO_6.c, 344 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x03F4	0xB082    SUB	SP, SP, #8
0x03F6	0xF8CDE000  STR	LR, [SP, #0]
0x03FA	0xFA5FF881  UXTB	R8, R1
0x03FE	0xB2D5    UXTB	R5, R2
0x0400	0xB29F    UXTH	R7, R3
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 32 (R8)
; dir start address is: 20 (R5)
; config start address is: 28 (R7)
; pin_code start address is: 12 (R3)
0x0402	0xF89D3008  LDRB	R3, [SP, #8]
;__Lib_GPIO_6.c, 349 :: 		
0x0406	0x4CF5    LDR	R4, [PC, #980]
0x0408	0xEA000404  AND	R4, R0, R4, LSL #0
; port end address is: 0 (R0)
; port start address is: 36 (R9)
0x040C	0x46A1    MOV	R9, R4
;__Lib_GPIO_6.c, 351 :: 		
0x040E	0x4620    MOV	R0, R4
0x0410	0xF7FFFEFA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_6.c, 353 :: 		
0x0414	0x4CF2    LDR	R4, [PC, #968]
0x0416	0x42A5    CMP	R5, R4
0x0418	0xD108    BNE	L_GPIO_Config46
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 354 :: 		
0x041A	0xF5096680  ADD	R6, R9, #1024
0x041E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0422	0xB2ED    UXTB	R5, R5
0x0424	0x6834    LDR	R4, [R6, #0]
0x0426	0x402C    ANDS	R4, R5
0x0428	0x6034    STR	R4, [R6, #0]
0x042A	0xE008    B	L_GPIO_Config47
L_GPIO_Config46:
;__Lib_GPIO_6.c, 355 :: 		
; dir start address is: 20 (R5)
0x042C	0x4CED    LDR	R4, [PC, #948]
0x042E	0x42A5    CMP	R5, R4
0x0430	0xD105    BNE	L_GPIO_Config48
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 356 :: 		
0x0432	0xF5096580  ADD	R5, R9, #1024
0x0436	0x682C    LDR	R4, [R5, #0]
0x0438	0xEA440408  ORR	R4, R4, R8, LSL #0
0x043C	0x602C    STR	R4, [R5, #0]
L_GPIO_Config48:
L_GPIO_Config47:
;__Lib_GPIO_6.c, 358 :: 		
0x043E	0xF2400401  MOVW	R4, __GPIO_CFG_PULL_UP
0x0442	0xEA070404  AND	R4, R7, R4, LSL #0
0x0446	0xB2A4    UXTH	R4, R4
0x0448	0xB134    CBZ	R4, L_GPIO_Config49
;__Lib_GPIO_6.c, 359 :: 		
0x044A	0xF50965A2  ADD	R5, R9, #1296
0x044E	0x682C    LDR	R4, [R5, #0]
0x0450	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0454	0x602C    STR	R4, [R5, #0]
0x0456	0xE007    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_6.c, 361 :: 		
0x0458	0xF50966A2  ADD	R6, R9, #1296
0x045C	0xEA6F0508  MVN	R5, R8, LSL #0
0x0460	0xB2ED    UXTB	R5, R5
0x0462	0x6834    LDR	R4, [R6, #0]
0x0464	0x402C    ANDS	R4, R5
0x0466	0x6034    STR	R4, [R6, #0]
L_GPIO_Config50:
;__Lib_GPIO_6.c, 363 :: 		
0x0468	0xF2400402  MOVW	R4, __GPIO_CFG_PULL_DOWN
0x046C	0xEA070404  AND	R4, R7, R4, LSL #0
0x0470	0xB2A4    UXTH	R4, R4
0x0472	0xB134    CBZ	R4, L_GPIO_Config51
;__Lib_GPIO_6.c, 364 :: 		
0x0474	0xF2095514  ADDW	R5, R9, #1300
0x0478	0x682C    LDR	R4, [R5, #0]
0x047A	0xEA440408  ORR	R4, R4, R8, LSL #0
0x047E	0x602C    STR	R4, [R5, #0]
0x0480	0xE007    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_6.c, 366 :: 		
0x0482	0xF2095614  ADDW	R6, R9, #1300
0x0486	0xEA6F0508  MVN	R5, R8, LSL #0
0x048A	0xB2ED    UXTB	R5, R5
0x048C	0x6834    LDR	R4, [R6, #0]
0x048E	0x402C    ANDS	R4, R5
0x0490	0x6034    STR	R4, [R6, #0]
L_GPIO_Config52:
;__Lib_GPIO_6.c, 369 :: 		
0x0492	0xF2400408  MOVW	R4, __GPIO_CFG_OPEN_DRAIN
0x0496	0xEA070404  AND	R4, R7, R4, LSL #0
0x049A	0xB2A4    UXTH	R4, R4
0x049C	0xB134    CBZ	R4, L_GPIO_Config53
;__Lib_GPIO_6.c, 370 :: 		
0x049E	0xF209550C  ADDW	R5, R9, #1292
0x04A2	0x682C    LDR	R4, [R5, #0]
0x04A4	0xEA440408  ORR	R4, R4, R8, LSL #0
0x04A8	0x602C    STR	R4, [R5, #0]
0x04AA	0xE007    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_6.c, 372 :: 		
0x04AC	0xF209560C  ADDW	R6, R9, #1292
0x04B0	0xEA6F0508  MVN	R5, R8, LSL #0
0x04B4	0xB2ED    UXTB	R5, R5
0x04B6	0x6834    LDR	R4, [R6, #0]
0x04B8	0x402C    ANDS	R4, R5
0x04BA	0x6034    STR	R4, [R6, #0]
L_GPIO_Config54:
;__Lib_GPIO_6.c, 375 :: 		
0x04BC	0xF2400410  MOVW	R4, __GPIO_CFG_DRIVE_2mA
0x04C0	0xEA070404  AND	R4, R7, R4, LSL #0
0x04C4	0xB2A4    UXTH	R4, R4
0x04C6	0xB134    CBZ	R4, L_GPIO_Config55
;__Lib_GPIO_6.c, 376 :: 		
0x04C8	0xF50965A0  ADD	R5, R9, #1280
0x04CC	0x682C    LDR	R4, [R5, #0]
0x04CE	0xEA440408  ORR	R4, R4, R8, LSL #0
0x04D2	0x602C    STR	R4, [R5, #0]
0x04D4	0xE007    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_6.c, 378 :: 		
0x04D6	0xF50966A0  ADD	R6, R9, #1280
0x04DA	0xEA6F0508  MVN	R5, R8, LSL #0
0x04DE	0xB2ED    UXTB	R5, R5
0x04E0	0x6834    LDR	R4, [R6, #0]
0x04E2	0x402C    ANDS	R4, R5
0x04E4	0x6034    STR	R4, [R6, #0]
L_GPIO_Config56:
;__Lib_GPIO_6.c, 381 :: 		
0x04E6	0xF2400420  MOVW	R4, __GPIO_CFG_DRIVE_4mA
0x04EA	0xEA070404  AND	R4, R7, R4, LSL #0
0x04EE	0xB2A4    UXTH	R4, R4
0x04F0	0xB134    CBZ	R4, L_GPIO_Config57
;__Lib_GPIO_6.c, 382 :: 		
0x04F2	0xF2095504  ADDW	R5, R9, #1284
0x04F6	0x682C    LDR	R4, [R5, #0]
0x04F8	0xEA440408  ORR	R4, R4, R8, LSL #0
0x04FC	0x602C    STR	R4, [R5, #0]
0x04FE	0xE007    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_6.c, 384 :: 		
0x0500	0xF2095604  ADDW	R6, R9, #1284
0x0504	0xEA6F0508  MVN	R5, R8, LSL #0
0x0508	0xB2ED    UXTB	R5, R5
0x050A	0x6834    LDR	R4, [R6, #0]
0x050C	0x402C    ANDS	R4, R5
0x050E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config58:
;__Lib_GPIO_6.c, 387 :: 		
0x0510	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0514	0xEA070404  AND	R4, R7, R4, LSL #0
0x0518	0xB2A4    UXTH	R4, R4
0x051A	0xB134    CBZ	R4, L_GPIO_Config59
;__Lib_GPIO_6.c, 388 :: 		
0x051C	0xF50965A1  ADD	R5, R9, #1288
0x0520	0x682C    LDR	R4, [R5, #0]
0x0522	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0526	0x602C    STR	R4, [R5, #0]
0x0528	0xE007    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_6.c, 390 :: 		
0x052A	0xF50966A1  ADD	R6, R9, #1288
0x052E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0532	0xB2ED    UXTB	R5, R5
0x0534	0x6834    LDR	R4, [R6, #0]
0x0536	0x402C    ANDS	R4, R5
0x0538	0x6034    STR	R4, [R6, #0]
L_GPIO_Config60:
;__Lib_GPIO_6.c, 392 :: 		
0x053A	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x053E	0xEA070404  AND	R4, R7, R4, LSL #0
0x0542	0xB2A4    UXTH	R4, R4
0x0544	0x2C01    CMP	R4, #1
0x0546	0xD013    BEQ	L__GPIO_Config116
0x0548	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x054C	0xEA070404  AND	R4, R7, R4, LSL #0
0x0550	0xB2A4    UXTH	R4, R4
0x0552	0x2C01    CMP	R4, #1
0x0554	0xD00C    BEQ	L__GPIO_Config115
0x0556	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x055A	0xEA070404  AND	R4, R7, R4, LSL #0
0x055E	0xB2A4    UXTH	R4, R4
0x0560	0x2C01    CMP	R4, #1
0x0562	0xD005    BEQ	L__GPIO_Config114
0x0564	0xB2DE    UXTB	R6, R3
0x0566	0x464B    MOV	R3, R9
0x0568	0xB2B8    UXTH	R0, R7
0x056A	0xFA5FF588  UXTB	R5, R8
0x056E	0xE03C    B	L_GPIO_Config63
L__GPIO_Config116:
L__GPIO_Config115:
L__GPIO_Config114:
;__Lib_GPIO_6.c, 394 :: 		
; tmp_code start address is: 0 (R0)
0x0570	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 395 :: 		
; i start address is: 24 (R6)
0x0572	0x2600    MOVS	R6, #0
; pin_mask end address is: 32 (R8)
; config end address is: 28 (R7)
; port end address is: 36 (R9)
; tmp_code end address is: 0 (R0)
; i end address is: 24 (R6)
; pin_code end address is: 12 (R3)
0x0574	0xB2DA    UXTB	R2, R3
0x0576	0xB2BB    UXTH	R3, R7
0x0578	0x4607    MOV	R7, R0
0x057A	0xFA5FF088  UXTB	R0, R8
0x057E	0x4649    MOV	R1, R9
L_GPIO_Config64:
; i start address is: 24 (R6)
; tmp_code start address is: 28 (R7)
; port start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0580	0x2E08    CMP	R6, #8
0x0582	0xD213    BCS	L_GPIO_Config65
;__Lib_GPIO_6.c, 397 :: 		
0x0584	0xFA20F406  LSR	R4, R0, R6
0x0588	0xB2E4    UXTB	R4, R4
0x058A	0xF0040401  AND	R4, R4, #1
0x058E	0xB2E4    UXTB	R4, R4
0x0590	0xB14C    CBZ	R4, L__GPIO_Config117
;__Lib_GPIO_6.c, 399 :: 		
0x0592	0x0075    LSLS	R5, R6, #1
0x0594	0xB22D    SXTH	R5, R5
0x0596	0x2403    MOVS	R4, #3
0x0598	0xB224    SXTH	R4, R4
0x059A	0x40AC    LSLS	R4, R5
0x059C	0xB224    SXTH	R4, R4
0x059E	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x05A2	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 400 :: 		
0x05A4	0xE7FF    B	L_GPIO_Config67
L__GPIO_Config117:
;__Lib_GPIO_6.c, 397 :: 		
;__Lib_GPIO_6.c, 400 :: 		
L_GPIO_Config67:
;__Lib_GPIO_6.c, 395 :: 		
; tmp_code start address is: 28 (R7)
0x05A6	0x1C76    ADDS	R6, R6, #1
0x05A8	0xB2F6    UXTB	R6, R6
;__Lib_GPIO_6.c, 401 :: 		
; i end address is: 24 (R6)
0x05AA	0xE7E9    B	L_GPIO_Config64
L_GPIO_Config65:
;__Lib_GPIO_6.c, 402 :: 		
0x05AC	0xF60176C4  ADDW	R6, R1, #4036
0x05B0	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x05B2	0x6834    LDR	R4, [R6, #0]
0x05B4	0x402C    ANDS	R4, R5
0x05B6	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 403 :: 		
0x05B8	0xF201563C  ADDW	R6, R1, #1340
0x05BC	0x43C5    MVN	R5, R0
0x05BE	0xB2ED    UXTB	R5, R5
0x05C0	0x6834    LDR	R4, [R6, #0]
0x05C2	0x402C    ANDS	R4, R5
0x05C4	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 404 :: 		
0x05C6	0xF50166A1  ADD	R6, R1, #1288
0x05CA	0x43C5    MVN	R5, R0
0x05CC	0xB2ED    UXTB	R5, R5
0x05CE	0x6834    LDR	R4, [R6, #0]
0x05D0	0x402C    ANDS	R4, R5
0x05D2	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 405 :: 		
0x05D4	0xF2015604  ADDW	R6, R1, #1284
0x05D8	0x43C5    MVN	R5, R0
0x05DA	0xB2ED    UXTB	R5, R5
0x05DC	0x6834    LDR	R4, [R6, #0]
0x05DE	0x402C    ANDS	R4, R5
0x05E0	0x6034    STR	R4, [R6, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; port end address is: 4 (R1)
; pin_code end address is: 8 (R2)
0x05E2	0xB2C5    UXTB	R5, R0
0x05E4	0xB298    UXTH	R0, R3
0x05E6	0x460B    MOV	R3, R1
0x05E8	0xB2D6    UXTB	R6, R2
;__Lib_GPIO_6.c, 406 :: 		
L_GPIO_Config63:
;__Lib_GPIO_6.c, 408 :: 		
; pin_mask start address is: 20 (R5)
; config start address is: 0 (R0)
; pin_code start address is: 24 (R6)
; port start address is: 12 (R3)
; tmp_code start address is: 4 (R1)
0x05EA	0x2100    MOVS	R1, #0
;__Lib_GPIO_6.c, 410 :: 		
0x05EC	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x05F0	0xEA000404  AND	R4, R0, R4, LSL #0
0x05F4	0xB2A4    UXTH	R4, R4
0x05F6	0xB33C    CBZ	R4, L__GPIO_Config119
;__Lib_GPIO_6.c, 412 :: 		
; i start address is: 8 (R2)
0x05F8	0x2200    MOVS	R2, #0
; pin_mask end address is: 20 (R5)
; tmp_code end address is: 4 (R1)
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; config end address is: 0 (R0)
0x05FA	0x460F    MOV	R7, R1
0x05FC	0xB2E9    UXTB	R1, R5
L_GPIO_Config69:
; i start address is: 8 (R2)
; tmp_code start address is: 28 (R7)
; port start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x05FE	0x2A08    CMP	R2, #8
0x0600	0xD213    BCS	L_GPIO_Config70
;__Lib_GPIO_6.c, 414 :: 		
0x0602	0xFA21F402  LSR	R4, R1, R2
0x0606	0xB2E4    UXTB	R4, R4
0x0608	0xF0040401  AND	R4, R4, #1
0x060C	0xB2E4    UXTB	R4, R4
0x060E	0xB14C    CBZ	R4, L__GPIO_Config118
;__Lib_GPIO_6.c, 416 :: 		
0x0610	0x0055    LSLS	R5, R2, #1
0x0612	0xB22D    SXTH	R5, R5
0x0614	0x2401    MOVS	R4, #1
0x0616	0xB224    SXTH	R4, R4
0x0618	0x40AC    LSLS	R4, R5
0x061A	0xB224    SXTH	R4, R4
0x061C	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0620	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 417 :: 		
0x0622	0xE7FF    B	L_GPIO_Config72
L__GPIO_Config118:
;__Lib_GPIO_6.c, 414 :: 		
;__Lib_GPIO_6.c, 417 :: 		
L_GPIO_Config72:
;__Lib_GPIO_6.c, 412 :: 		
; tmp_code start address is: 28 (R7)
0x0624	0x1C52    ADDS	R2, R2, #1
0x0626	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 418 :: 		
; i end address is: 8 (R2)
0x0628	0xE7E9    B	L_GPIO_Config69
L_GPIO_Config70:
;__Lib_GPIO_6.c, 420 :: 		
0x062A	0xF60375C4  ADDW	R5, R3, #4036
0x062E	0x682C    LDR	R4, [R5, #0]
0x0630	0x433C    ORRS	R4, R7
0x0632	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 421 :: 		
0x0634	0xF50365A1  ADD	R5, R3, #1288
0x0638	0x682C    LDR	R4, [R5, #0]
0x063A	0x430C    ORRS	R4, R1
0x063C	0x602C    STR	R4, [R5, #0]
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x063E	0x463D    MOV	R5, R7
0x0640	0x461F    MOV	R7, R3
0x0642	0xB283    UXTH	R3, R0
0x0644	0xB2C8    UXTB	R0, R1
;__Lib_GPIO_6.c, 422 :: 		
0x0646	0xE003    B	L_GPIO_Config68
L__GPIO_Config119:
;__Lib_GPIO_6.c, 410 :: 		
0x0648	0x461F    MOV	R7, R3
0x064A	0xB283    UXTH	R3, R0
0x064C	0xB2E8    UXTB	R0, R5
0x064E	0x460D    MOV	R5, R1
;__Lib_GPIO_6.c, 422 :: 		
L_GPIO_Config68:
;__Lib_GPIO_6.c, 425 :: 		
; tmp_code start address is: 20 (R5)
; port start address is: 28 (R7)
; pin_code start address is: 24 (R6)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0650	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x0654	0xEA030404  AND	R4, R3, R4, LSL #0
0x0658	0xB2A4    UXTH	R4, R4
0x065A	0xB36C    CBZ	R4, L__GPIO_Config121
;__Lib_GPIO_6.c, 427 :: 		
; i start address is: 8 (R2)
0x065C	0x2200    MOVS	R2, #0
; port end address is: 28 (R7)
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; tmp_code end address is: 20 (R5)
0x065E	0x46A8    MOV	R8, R5
0x0660	0x4639    MOV	R1, R7
L_GPIO_Config74:
; i start address is: 8 (R2)
; pin_mask start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; port start address is: 4 (R1)
; tmp_code start address is: 32 (R8)
0x0662	0x2A08    CMP	R2, #8
0x0664	0xD213    BCS	L_GPIO_Config75
;__Lib_GPIO_6.c, 429 :: 		
0x0666	0xFA20F402  LSR	R4, R0, R2
0x066A	0xB2E4    UXTB	R4, R4
0x066C	0xF0040401  AND	R4, R4, #1
0x0670	0xB2E4    UXTB	R4, R4
0x0672	0xB14C    CBZ	R4, L__GPIO_Config120
;__Lib_GPIO_6.c, 431 :: 		
0x0674	0x0055    LSLS	R5, R2, #1
0x0676	0xB22D    SXTH	R5, R5
0x0678	0x2403    MOVS	R4, #3
0x067A	0xB224    SXTH	R4, R4
0x067C	0x40AC    LSLS	R4, R5
0x067E	0xB224    SXTH	R4, R4
0x0680	0xEA480504  ORR	R5, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0684	0x46A8    MOV	R8, R5
;__Lib_GPIO_6.c, 432 :: 		
0x0686	0xE7FF    B	L_GPIO_Config77
L__GPIO_Config120:
;__Lib_GPIO_6.c, 429 :: 		
;__Lib_GPIO_6.c, 432 :: 		
L_GPIO_Config77:
;__Lib_GPIO_6.c, 427 :: 		
; tmp_code start address is: 32 (R8)
0x0688	0x1C52    ADDS	R2, R2, #1
0x068A	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 433 :: 		
; i end address is: 8 (R2)
0x068C	0xE7E9    B	L_GPIO_Config74
L_GPIO_Config75:
;__Lib_GPIO_6.c, 437 :: 		
0x068E	0xF60175C4  ADDW	R5, R1, #4036
0x0692	0x682C    LDR	R4, [R5, #0]
0x0694	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0698	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 438 :: 		
0x069A	0xF201553C  ADDW	R5, R1, #1340
0x069E	0x682C    LDR	R4, [R5, #0]
0x06A0	0x4304    ORRS	R4, R0
0x06A2	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 439 :: 		
0x06A4	0xF50165A1  ADD	R5, R1, #1288
0x06A8	0x682C    LDR	R4, [R5, #0]
0x06AA	0x4304    ORRS	R4, R0
0x06AC	0x602C    STR	R4, [R5, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; port end address is: 4 (R1)
; tmp_code end address is: 32 (R8)
0x06AE	0xB2F7    UXTB	R7, R6
0x06B0	0x460E    MOV	R6, R1
0x06B2	0xB2C2    UXTB	R2, R0
0x06B4	0xB298    UXTH	R0, R3
;__Lib_GPIO_6.c, 440 :: 		
0x06B6	0xE005    B	L_GPIO_Config73
L__GPIO_Config121:
;__Lib_GPIO_6.c, 425 :: 		
0x06B8	0x9701    STR	R7, [SP, #4]
0x06BA	0xB2C2    UXTB	R2, R0
0x06BC	0xB298    UXTH	R0, R3
0x06BE	0xB2F7    UXTB	R7, R6
0x06C0	0x46A8    MOV	R8, R5
0x06C2	0x9E01    LDR	R6, [SP, #4]
;__Lib_GPIO_6.c, 440 :: 		
L_GPIO_Config73:
;__Lib_GPIO_6.c, 443 :: 		
; pin_mask start address is: 8 (R2)
; config start address is: 0 (R0)
; pin_code start address is: 28 (R7)
; port start address is: 24 (R6)
; tmp_code start address is: 32 (R8)
0x06C4	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x06C8	0xEA000404  AND	R4, R0, R4, LSL #0
0x06CC	0xB2A4    UXTH	R4, R4
0x06CE	0xB384    CBZ	R4, L__GPIO_Config123
;__Lib_GPIO_6.c, 445 :: 		
; i start address is: 12 (R3)
0x06D0	0x2300    MOVS	R3, #0
; pin_mask end address is: 8 (R2)
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; tmp_code end address is: 32 (R8)
; config end address is: 0 (R0)
; i end address is: 12 (R3)
0x06D2	0xB2D1    UXTB	R1, R2
L_GPIO_Config79:
; i start address is: 12 (R3)
; tmp_code start address is: 32 (R8)
; port start address is: 24 (R6)
; pin_code start address is: 28 (R7)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x06D4	0x2B08    CMP	R3, #8
0x06D6	0xD214    BCS	L_GPIO_Config80
;__Lib_GPIO_6.c, 447 :: 		
0x06D8	0xFA21F403  LSR	R4, R1, R3
0x06DC	0xB2E4    UXTB	R4, R4
0x06DE	0xF0040401  AND	R4, R4, #1
0x06E2	0xB2E4    UXTB	R4, R4
0x06E4	0xB154    CBZ	R4, L__GPIO_Config122
;__Lib_GPIO_6.c, 449 :: 		
0x06E6	0x005D    LSLS	R5, R3, #1
0x06E8	0xB22D    SXTH	R5, R5
0x06EA	0x2403    MOVS	R4, #3
0x06EC	0xB224    SXTH	R4, R4
0x06EE	0x40AC    LSLS	R4, R5
0x06F0	0xB224    SXTH	R4, R4
0x06F2	0xEA480404  ORR	R4, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 8 (R2)
0x06F6	0x4622    MOV	R2, R4
; tmp_code end address is: 8 (R2)
0x06F8	0x4690    MOV	R8, R2
;__Lib_GPIO_6.c, 450 :: 		
0x06FA	0xE7FF    B	L_GPIO_Config82
L__GPIO_Config122:
;__Lib_GPIO_6.c, 447 :: 		
;__Lib_GPIO_6.c, 450 :: 		
L_GPIO_Config82:
;__Lib_GPIO_6.c, 445 :: 		
; tmp_code start address is: 32 (R8)
0x06FC	0x1C5B    ADDS	R3, R3, #1
0x06FE	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 451 :: 		
; i end address is: 12 (R3)
0x0700	0xE7E8    B	L_GPIO_Config79
L_GPIO_Config80:
;__Lib_GPIO_6.c, 454 :: 		
0x0702	0xF60675C4  ADDW	R5, R6, #4036
0x0706	0x682C    LDR	R4, [R5, #0]
0x0708	0xEA440408  ORR	R4, R4, R8, LSL #0
; tmp_code end address is: 32 (R8)
0x070C	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 455 :: 		
0x070E	0xF206553C  ADDW	R5, R6, #1340
0x0712	0x682C    LDR	R4, [R5, #0]
0x0714	0x430C    ORRS	R4, R1
0x0716	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 456 :: 		
0x0718	0xF50665A1  ADD	R5, R6, #1288
0x071C	0x682C    LDR	R4, [R5, #0]
0x071E	0x430C    ORRS	R4, R1
0x0720	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 457 :: 		
0x0722	0xF2065504  ADDW	R5, R6, #1284
0x0726	0x682C    LDR	R4, [R5, #0]
0x0728	0x430C    ORRS	R4, R1
0x072A	0x602C    STR	R4, [R5, #0]
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
0x072C	0xB2FB    UXTB	R3, R7
0x072E	0x4632    MOV	R2, R6
;__Lib_GPIO_6.c, 458 :: 		
0x0730	0xE002    B	L_GPIO_Config78
L__GPIO_Config123:
;__Lib_GPIO_6.c, 443 :: 		
0x0732	0xB2D1    UXTB	R1, R2
0x0734	0x4632    MOV	R2, R6
0x0736	0xB2FB    UXTB	R3, R7
;__Lib_GPIO_6.c, 458 :: 		
L_GPIO_Config78:
;__Lib_GPIO_6.c, 460 :: 		
; port start address is: 8 (R2)
; pin_code start address is: 12 (R3)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0738	0xF2400480  MOVW	R4, __GPIO_CFG_SLEW_RATE
0x073C	0xEA000404  AND	R4, R0, R4, LSL #0
0x0740	0xB2A4    UXTH	R4, R4
0x0742	0xB174    CBZ	R4, L_GPIO_Config83
;__Lib_GPIO_6.c, 461 :: 		
0x0744	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0748	0xEA000404  AND	R4, R0, R4, LSL #0
0x074C	0xB2A4    UXTH	R4, R4
0x074E	0xB12C    CBZ	R4, L_GPIO_Config84
;__Lib_GPIO_6.c, 462 :: 		
0x0750	0xF50265A3  ADD	R5, R2, #1304
0x0754	0x682C    LDR	R4, [R5, #0]
0x0756	0x430C    ORRS	R4, R1
0x0758	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 463 :: 		
0x075A	0xE001    B	L_GPIO_Config85
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
L_GPIO_Config84:
;__Lib_GPIO_6.c, 465 :: 		
0x075C	0x2001    MOVS	R0, #1
0x075E	0xE0FA    B	L_end_GPIO_Config
L_GPIO_Config85:
;__Lib_GPIO_6.c, 466 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x0760	0xE006    B	L_GPIO_Config86
L_GPIO_Config83:
;__Lib_GPIO_6.c, 468 :: 		
0x0762	0xF50266A3  ADD	R6, R2, #1304
0x0766	0x43CD    MVN	R5, R1
0x0768	0xB2ED    UXTB	R5, R5
0x076A	0x6834    LDR	R4, [R6, #0]
0x076C	0x402C    ANDS	R4, R5
0x076E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config86:
;__Lib_GPIO_6.c, 470 :: 		
0x0770	0xF2401400  MOVW	R4, __GPIO_CFG_DIGITAL_ENABLE
0x0774	0xEA000404  AND	R4, R0, R4, LSL #0
0x0778	0xB2A4    UXTH	R4, R4
0x077A	0xB12C    CBZ	R4, L_GPIO_Config87
;__Lib_GPIO_6.c, 471 :: 		
0x077C	0xF202551C  ADDW	R5, R2, #1308
0x0780	0x682C    LDR	R4, [R5, #0]
0x0782	0x430C    ORRS	R4, R1
0x0784	0x602C    STR	R4, [R5, #0]
0x0786	0xE006    B	L_GPIO_Config88
L_GPIO_Config87:
;__Lib_GPIO_6.c, 473 :: 		
0x0788	0xF202561C  ADDW	R6, R2, #1308
0x078C	0x43CD    MVN	R5, R1
0x078E	0xB2ED    UXTB	R5, R5
0x0790	0x6834    LDR	R4, [R6, #0]
0x0792	0x402C    ANDS	R4, R5
0x0794	0x6034    STR	R4, [R6, #0]
L_GPIO_Config88:
;__Lib_GPIO_6.c, 476 :: 		
0x0796	0xF2402400  MOVW	R4, __GPIO_CFG_ISOLATION_DISABLE
0x079A	0xEA000404  AND	R4, R0, R4, LSL #0
0x079E	0xB2A4    UXTH	R4, R4
0x07A0	0x2C00    CMP	R4, #0
0x07A2	0xD03A    BEQ	L_GPIO_Config89
;__Lib_GPIO_6.c, 477 :: 		
0x07A4	0x4C10    LDR	R4, [PC, #64]
0x07A6	0x42A2    CMP	R2, R4
0x07A8	0xF2400500  MOVW	R5, #0
0x07AC	0xD000    BEQ	L__GPIO_Config131
0x07AE	0x2501    MOVS	R5, #1
L__GPIO_Config131:
0x07B0	0x4C0E    LDR	R4, [PC, #56]
0x07B2	0x42A2    CMP	R2, R4
0x07B4	0xF2400400  MOVW	R4, #0
0x07B8	0xD000    BEQ	L__GPIO_Config132
0x07BA	0x2401    MOVS	R4, #1
L__GPIO_Config132:
0x07BC	0x4025    ANDS	R5, R4
0x07BE	0x4C0C    LDR	R4, [PC, #48]
0x07C0	0x42A2    CMP	R2, R4
0x07C2	0xF2400400  MOVW	R4, #0
0x07C6	0xD000    BEQ	L__GPIO_Config133
0x07C8	0x2401    MOVS	R4, #1
L__GPIO_Config133:
0x07CA	0x4025    ANDS	R5, R4
;__Lib_GPIO_6.c, 478 :: 		
0x07CC	0x4C09    LDR	R4, [PC, #36]
0x07CE	0x42A2    CMP	R2, R4
0x07D0	0xF2400400  MOVW	R4, #0
0x07D4	0xD000    BEQ	L__GPIO_Config134
0x07D6	0x2401    MOVS	R4, #1
L__GPIO_Config134:
0x07D8	0x4025    ANDS	R5, R4
0x07DA	0xE00D    B	#26
0x07DC	0xF000FFFF  	#-4096
0x07E0	0x00000000  	__GPIO_DIR_INPUT
0x07E4	0x00010000  	__GPIO_DIR_OUTPUT
0x07E8	0xC0004005  	#1074118656
0x07EC	0xB0004005  	#1074114560
0x07F0	0x90004005  	#1074106368
0x07F4	0x10004006  	#1074139136
0x07F8	0x4C59    LDR	R4, [PC, #356]
0x07FA	0x42A2    CMP	R2, R4
0x07FC	0xF2400400  MOVW	R4, #0
0x0800	0xD000    BEQ	L__GPIO_Config135
0x0802	0x2401    MOVS	R4, #1
L__GPIO_Config135:
0x0804	0xEA050404  AND	R4, R5, R4, LSL #0
0x0808	0xB10C    CBZ	R4, L_GPIO_Config90
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 479 :: 		
0x080A	0x2001    MOVS	R0, #1
0x080C	0xE0A3    B	L_end_GPIO_Config
L_GPIO_Config90:
;__Lib_GPIO_6.c, 481 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x080E	0xF50265A5  ADD	R5, R2, #1320
0x0812	0x682C    LDR	R4, [R5, #0]
0x0814	0x430C    ORRS	R4, R1
0x0816	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 483 :: 		
0x0818	0xE02A    B	L_GPIO_Config92
L_GPIO_Config89:
;__Lib_GPIO_6.c, 485 :: 		
0x081A	0x4C52    LDR	R4, [PC, #328]
0x081C	0x42A2    CMP	R2, R4
0x081E	0xF2400500  MOVW	R5, #0
0x0822	0xD100    BNE	L__GPIO_Config136
0x0824	0x2501    MOVS	R5, #1
L__GPIO_Config136:
0x0826	0x4C50    LDR	R4, [PC, #320]
0x0828	0x42A2    CMP	R2, R4
0x082A	0xF2400400  MOVW	R4, #0
0x082E	0xD100    BNE	L__GPIO_Config137
0x0830	0x2401    MOVS	R4, #1
L__GPIO_Config137:
0x0832	0x4325    ORRS	R5, R4
0x0834	0x4C4D    LDR	R4, [PC, #308]
0x0836	0x42A2    CMP	R2, R4
0x0838	0xF2400400  MOVW	R4, #0
0x083C	0xD100    BNE	L__GPIO_Config138
0x083E	0x2401    MOVS	R4, #1
L__GPIO_Config138:
0x0840	0x4325    ORRS	R5, R4
;__Lib_GPIO_6.c, 486 :: 		
0x0842	0x4C4B    LDR	R4, [PC, #300]
0x0844	0x42A2    CMP	R2, R4
0x0846	0xF2400400  MOVW	R4, #0
0x084A	0xD100    BNE	L__GPIO_Config139
0x084C	0x2401    MOVS	R4, #1
L__GPIO_Config139:
0x084E	0x4325    ORRS	R5, R4
0x0850	0x4C43    LDR	R4, [PC, #268]
0x0852	0x42A2    CMP	R2, R4
0x0854	0xF2400400  MOVW	R4, #0
0x0858	0xD100    BNE	L__GPIO_Config140
0x085A	0x2401    MOVS	R4, #1
L__GPIO_Config140:
0x085C	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0860	0xB134    CBZ	R4, L_GPIO_Config93
;__Lib_GPIO_6.c, 487 :: 		
0x0862	0xF50266A5  ADD	R6, R2, #1320
0x0866	0x43CD    MVN	R5, R1
0x0868	0xB2ED    UXTB	R5, R5
0x086A	0x6834    LDR	R4, [R6, #0]
0x086C	0x402C    ANDS	R4, R5
0x086E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config93:
;__Lib_GPIO_6.c, 488 :: 		
L_GPIO_Config92:
;__Lib_GPIO_6.c, 490 :: 		
0x0870	0xF6400400  MOVW	R4, __GPIO_CFG_ADC_SRC_TRIGGER
0x0874	0xEA000404  AND	R4, R0, R4, LSL #0
0x0878	0xB2A4    UXTH	R4, R4
0x087A	0xB12C    CBZ	R4, L_GPIO_Config94
;__Lib_GPIO_6.c, 491 :: 		
0x087C	0xF50265A6  ADD	R5, R2, #1328
0x0880	0x682C    LDR	R4, [R5, #0]
0x0882	0x430C    ORRS	R4, R1
0x0884	0x602C    STR	R4, [R5, #0]
0x0886	0xE006    B	L_GPIO_Config95
L_GPIO_Config94:
;__Lib_GPIO_6.c, 493 :: 		
0x0888	0xF50266A6  ADD	R6, R2, #1328
0x088C	0x43CD    MVN	R5, R1
0x088E	0xB2ED    UXTB	R5, R5
0x0890	0x6834    LDR	R4, [R6, #0]
0x0892	0x402C    ANDS	R4, R5
0x0894	0x6034    STR	R4, [R6, #0]
L_GPIO_Config95:
;__Lib_GPIO_6.c, 495 :: 		
0x0896	0xF2404400  MOVW	R4, __GPIO_CFG_ALT_FUNCTION
0x089A	0xEA000404  AND	R4, R0, R4, LSL #0
0x089E	0xB2A4    UXTH	R4, R4
; config end address is: 0 (R0)
0x08A0	0xB12C    CBZ	R4, L_GPIO_Config96
;__Lib_GPIO_6.c, 496 :: 		
0x08A2	0xF5026584  ADD	R5, R2, #1056
0x08A6	0x682C    LDR	R4, [R5, #0]
0x08A8	0x430C    ORRS	R4, R1
0x08AA	0x602C    STR	R4, [R5, #0]
0x08AC	0xE006    B	L_GPIO_Config97
L_GPIO_Config96:
;__Lib_GPIO_6.c, 498 :: 		
0x08AE	0xF5026684  ADD	R6, R2, #1056
0x08B2	0x43CD    MVN	R5, R1
0x08B4	0xB2ED    UXTB	R5, R5
0x08B6	0x6834    LDR	R4, [R6, #0]
0x08B8	0x402C    ANDS	R4, R5
0x08BA	0x6034    STR	R4, [R6, #0]
L_GPIO_Config97:
;__Lib_GPIO_6.c, 501 :: 		
0x08BC	0xB90B    CBNZ	R3, L_GPIO_Config98
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 502 :: 		
0x08BE	0x2000    MOVS	R0, #0
0x08C0	0xE049    B	L_end_GPIO_Config
L_GPIO_Config98:
;__Lib_GPIO_6.c, 503 :: 		
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x08C2	0x2B0F    CMP	R3, #15
0x08C4	0xD901    BLS	L_GPIO_Config99
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 504 :: 		
0x08C6	0x2001    MOVS	R0, #1
0x08C8	0xE045    B	L_end_GPIO_Config
L_GPIO_Config99:
;__Lib_GPIO_6.c, 506 :: 		
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x08CA	0x2700    MOVS	R7, #0
;__Lib_GPIO_6.c, 507 :: 		
; i start address is: 0 (R0)
0x08CC	0x2000    MOVS	R0, #0
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; i end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x08CE	0xF88D3004  STRB	R3, [SP, #4]
0x08D2	0xB2C3    UXTB	R3, R0
0x08D4	0x4610    MOV	R0, R2
0x08D6	0xF89D2004  LDRB	R2, [SP, #4]
L_GPIO_Config100:
; i start address is: 12 (R3)
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; port start address is: 0 (R0)
0x08DA	0x2B08    CMP	R3, #8
0x08DC	0xD212    BCS	L_GPIO_Config101
;__Lib_GPIO_6.c, 508 :: 		
0x08DE	0xFA21F403  LSR	R4, R1, R3
0x08E2	0xB2E4    UXTB	R4, R4
0x08E4	0xF0040401  AND	R4, R4, #1
0x08E8	0xB2E4    UXTB	R4, R4
0x08EA	0xB144    CBZ	R4, L__GPIO_Config124
;__Lib_GPIO_6.c, 509 :: 		
0x08EC	0x009D    LSLS	R5, R3, #2
0x08EE	0xB22D    SXTH	R5, R5
0x08F0	0xF04F040F  MOV	R4, #15
0x08F4	0x40AC    LSLS	R4, R5
0x08F6	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x08FA	0x462F    MOV	R7, R5
0x08FC	0xE7FF    B	L_GPIO_Config103
L__GPIO_Config124:
;__Lib_GPIO_6.c, 508 :: 		
;__Lib_GPIO_6.c, 509 :: 		
L_GPIO_Config103:
;__Lib_GPIO_6.c, 507 :: 		
; tmp_code start address is: 28 (R7)
0x08FE	0x1C5B    ADDS	R3, R3, #1
0x0900	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 510 :: 		
; i end address is: 12 (R3)
0x0902	0xE7EA    B	L_GPIO_Config100
L_GPIO_Config101:
;__Lib_GPIO_6.c, 511 :: 		
0x0904	0xF200562C  ADDW	R6, R0, #1324
0x0908	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x090A	0x6834    LDR	R4, [R6, #0]
0x090C	0x402C    ANDS	R4, R5
0x090E	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 512 :: 		
; tmp_code start address is: 24 (R6)
0x0910	0x2600    MOVS	R6, #0
;__Lib_GPIO_6.c, 513 :: 		
; i start address is: 12 (R3)
0x0912	0x2300    MOVS	R3, #0
; pin_mask end address is: 4 (R1)
; i end address is: 12 (R3)
; port end address is: 0 (R0)
; tmp_code end address is: 24 (R6)
0x0914	0xF88D3004  STRB	R3, [SP, #4]
0x0918	0xB2CB    UXTB	R3, R1
0x091A	0xF89D1004  LDRB	R1, [SP, #4]
L_GPIO_Config104:
; i start address is: 4 (R1)
; pin_mask start address is: 12 (R3)
; tmp_code start address is: 24 (R6)
; port start address is: 0 (R0)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; pin_mask start address is: 12 (R3)
; pin_mask end address is: 12 (R3)
0x091E	0x2908    CMP	R1, #8
0x0920	0xD213    BCS	L_GPIO_Config105
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
;__Lib_GPIO_6.c, 514 :: 		
; pin_mask start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x0922	0xFA23F401  LSR	R4, R3, R1
0x0926	0xB2E4    UXTB	R4, R4
0x0928	0xF0040401  AND	R4, R4, #1
0x092C	0xB2E4    UXTB	R4, R4
0x092E	0xB14C    CBZ	R4, L__GPIO_Config125
;__Lib_GPIO_6.c, 515 :: 		
0x0930	0xB2D5    UXTB	R5, R2
0x0932	0x008C    LSLS	R4, R1, #2
0x0934	0xB224    SXTH	R4, R4
0x0936	0xFA05F404  LSL	R4, R5, R4
0x093A	0xEA460404  ORR	R4, R6, R4, LSL #0
; tmp_code end address is: 24 (R6)
; tmp_code start address is: 20 (R5)
0x093E	0x4625    MOV	R5, R4
; tmp_code end address is: 20 (R5)
0x0940	0x462E    MOV	R6, R5
0x0942	0xE7FF    B	L_GPIO_Config107
L__GPIO_Config125:
;__Lib_GPIO_6.c, 514 :: 		
;__Lib_GPIO_6.c, 515 :: 		
L_GPIO_Config107:
;__Lib_GPIO_6.c, 513 :: 		
; tmp_code start address is: 24 (R6)
0x0944	0x1C49    ADDS	R1, R1, #1
0x0946	0xB2C9    UXTB	R1, R1
;__Lib_GPIO_6.c, 516 :: 		
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
; i end address is: 4 (R1)
0x0948	0xE7E9    B	L_GPIO_Config104
L_GPIO_Config105:
;__Lib_GPIO_6.c, 517 :: 		
0x094A	0xF200552C  ADDW	R5, R0, #1324
; port end address is: 0 (R0)
0x094E	0x682C    LDR	R4, [R5, #0]
0x0950	0x4334    ORRS	R4, R6
; tmp_code end address is: 24 (R6)
0x0952	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 519 :: 		
0x0954	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 520 :: 		
L_end_GPIO_Config:
0x0956	0xF8DDE000  LDR	LR, [SP, #0]
0x095A	0xB002    ADD	SP, SP, #8
0x095C	0x4770    BX	LR
0x095E	0xBF00    NOP
0x0960	0x50004006  	#1074155520
0x0964	0xC0004005  	#1074118656
0x0968	0xB0004005  	#1074114560
0x096C	0x90004005  	#1074106368
0x0970	0x10004006  	#1074139136
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_6.c, 5 :: 		
; port start address is: 0 (R0)
0x0208	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_6.c, 8 :: 		
0x020A	0x4966    LDR	R1, [PC, #408]
0x020C	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; _port start address is: 0 (R0)
0x0210	0x4608    MOV	R0, R1
;__Lib_GPIO_6.c, 9 :: 		
0x0212	0xE07D    B	L_GPIO_Clk_Enable0
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 12 :: 		
L_GPIO_Clk_Enable2:
;__Lib_GPIO_6.c, 13 :: 		
0x0214	0x4964    LDR	R1, [PC, #400]
0x0216	0x6809    LDR	R1, [R1, #0]
0x0218	0xF0410201  ORR	R2, R1, #1
0x021C	0x4962    LDR	R1, [PC, #392]
0x021E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 14 :: 		
0x0220	0xE0BE    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 18 :: 		
L_GPIO_Clk_Enable3:
;__Lib_GPIO_6.c, 19 :: 		
0x0222	0x4961    LDR	R1, [PC, #388]
0x0224	0x6809    LDR	R1, [R1, #0]
0x0226	0xF0410202  ORR	R2, R1, #2
0x022A	0x495F    LDR	R1, [PC, #380]
0x022C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 20 :: 		
0x022E	0xE0B7    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 24 :: 		
L_GPIO_Clk_Enable4:
;__Lib_GPIO_6.c, 25 :: 		
0x0230	0x495D    LDR	R1, [PC, #372]
0x0232	0x6809    LDR	R1, [R1, #0]
0x0234	0xF0410204  ORR	R2, R1, #4
0x0238	0x495B    LDR	R1, [PC, #364]
0x023A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 26 :: 		
0x023C	0xE0B0    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 30 :: 		
L_GPIO_Clk_Enable5:
;__Lib_GPIO_6.c, 31 :: 		
0x023E	0x495A    LDR	R1, [PC, #360]
0x0240	0x6809    LDR	R1, [R1, #0]
0x0242	0xF0410208  ORR	R2, R1, #8
0x0246	0x4958    LDR	R1, [PC, #352]
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 32 :: 		
0x024A	0xE0A9    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 36 :: 		
L_GPIO_Clk_Enable6:
;__Lib_GPIO_6.c, 37 :: 		
0x024C	0x4956    LDR	R1, [PC, #344]
0x024E	0x6809    LDR	R1, [R1, #0]
0x0250	0xF0410210  ORR	R2, R1, #16
0x0254	0x4954    LDR	R1, [PC, #336]
0x0256	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 38 :: 		
0x0258	0xE0A2    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 42 :: 		
L_GPIO_Clk_Enable7:
;__Lib_GPIO_6.c, 43 :: 		
0x025A	0x4953    LDR	R1, [PC, #332]
0x025C	0x6809    LDR	R1, [R1, #0]
0x025E	0xF0410220  ORR	R2, R1, #32
0x0262	0x4951    LDR	R1, [PC, #324]
0x0264	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 44 :: 		
0x0266	0xE09B    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 48 :: 		
L_GPIO_Clk_Enable8:
;__Lib_GPIO_6.c, 49 :: 		
0x0268	0x494F    LDR	R1, [PC, #316]
0x026A	0x6809    LDR	R1, [R1, #0]
0x026C	0xF0410240  ORR	R2, R1, #64
0x0270	0x494D    LDR	R1, [PC, #308]
0x0272	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 50 :: 		
0x0274	0xE094    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 54 :: 		
L_GPIO_Clk_Enable9:
;__Lib_GPIO_6.c, 55 :: 		
0x0276	0x494C    LDR	R1, [PC, #304]
0x0278	0x6809    LDR	R1, [R1, #0]
0x027A	0xF0410280  ORR	R2, R1, #128
0x027E	0x494A    LDR	R1, [PC, #296]
0x0280	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 56 :: 		
0x0282	0xE08D    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 60 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_6.c, 61 :: 		
0x0284	0x4948    LDR	R1, [PC, #288]
0x0286	0x6809    LDR	R1, [R1, #0]
0x0288	0xF4417280  ORR	R2, R1, #256
0x028C	0x4946    LDR	R1, [PC, #280]
0x028E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 62 :: 		
0x0290	0xE086    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 66 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_6.c, 67 :: 		
0x0292	0x4945    LDR	R1, [PC, #276]
0x0294	0x6809    LDR	R1, [R1, #0]
0x0296	0xF4417200  ORR	R2, R1, #512
0x029A	0x4943    LDR	R1, [PC, #268]
0x029C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 68 :: 		
0x029E	0xE07F    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 72 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_6.c, 73 :: 		
0x02A0	0x4941    LDR	R1, [PC, #260]
0x02A2	0x6809    LDR	R1, [R1, #0]
0x02A4	0xF4416280  ORR	R2, R1, #1024
0x02A8	0x493F    LDR	R1, [PC, #252]
0x02AA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 74 :: 		
0x02AC	0xE078    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 78 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_6.c, 79 :: 		
0x02AE	0x493E    LDR	R1, [PC, #248]
0x02B0	0x6809    LDR	R1, [R1, #0]
0x02B2	0xF4416200  ORR	R2, R1, #2048
0x02B6	0x493C    LDR	R1, [PC, #240]
0x02B8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 80 :: 		
0x02BA	0xE071    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 84 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_6.c, 85 :: 		
0x02BC	0x493A    LDR	R1, [PC, #232]
0x02BE	0x6809    LDR	R1, [R1, #0]
0x02C0	0xF4415280  ORR	R2, R1, #4096
0x02C4	0x4938    LDR	R1, [PC, #224]
0x02C6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 86 :: 		
0x02C8	0xE06A    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 90 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_6.c, 91 :: 		
0x02CA	0x4937    LDR	R1, [PC, #220]
0x02CC	0x6809    LDR	R1, [R1, #0]
0x02CE	0xF4415200  ORR	R2, R1, #8192
0x02D2	0x4935    LDR	R1, [PC, #212]
0x02D4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 92 :: 		
0x02D6	0xE063    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 96 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_6.c, 97 :: 		
0x02D8	0x4933    LDR	R1, [PC, #204]
0x02DA	0x6809    LDR	R1, [R1, #0]
0x02DC	0xF4414280  ORR	R2, R1, #16384
0x02E0	0x4931    LDR	R1, [PC, #196]
0x02E2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 98 :: 		
0x02E4	0xE05C    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 102 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_6.c, 103 :: 		
0x02E6	0x4930    LDR	R1, [PC, #192]
0x02E8	0x6809    LDR	R1, [R1, #0]
0x02EA	0xF4414200  ORR	R2, R1, #32768
0x02EE	0x492E    LDR	R1, [PC, #184]
0x02F0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 104 :: 		
0x02F2	0xE055    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 108 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_6.c, 109 :: 		
0x02F4	0x492C    LDR	R1, [PC, #176]
0x02F6	0x6809    LDR	R1, [R1, #0]
0x02F8	0xF4413280  ORR	R2, R1, #65536
0x02FC	0x492A    LDR	R1, [PC, #168]
0x02FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 110 :: 		
0x0300	0xE04E    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 114 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_6.c, 115 :: 		
0x0302	0x4929    LDR	R1, [PC, #164]
0x0304	0x6809    LDR	R1, [R1, #0]
0x0306	0xF4413200  ORR	R2, R1, #131072
0x030A	0x4927    LDR	R1, [PC, #156]
0x030C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 116 :: 		
0x030E	0xE047    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 119 :: 		
L_GPIO_Clk_Enable0:
; _port start address is: 0 (R0)
0x0310	0x4926    LDR	R1, [PC, #152]
0x0312	0x4288    CMP	R0, R1
0x0314	0xF43FAF7E  BEQ	L_GPIO_Clk_Enable2
0x0318	0x4925    LDR	R1, [PC, #148]
0x031A	0x4288    CMP	R0, R1
0x031C	0xF43FAF81  BEQ	L_GPIO_Clk_Enable3
0x0320	0x4924    LDR	R1, [PC, #144]
0x0322	0x4288    CMP	R0, R1
0x0324	0xF43FAF84  BEQ	L_GPIO_Clk_Enable4
0x0328	0x4923    LDR	R1, [PC, #140]
0x032A	0x4288    CMP	R0, R1
0x032C	0xF43FAF87  BEQ	L_GPIO_Clk_Enable5
0x0330	0x4922    LDR	R1, [PC, #136]
0x0332	0x4288    CMP	R0, R1
0x0334	0xF43FAF8A  BEQ	L_GPIO_Clk_Enable6
0x0338	0x4921    LDR	R1, [PC, #132]
0x033A	0x4288    CMP	R0, R1
0x033C	0xF43FAF8D  BEQ	L_GPIO_Clk_Enable7
0x0340	0x4920    LDR	R1, [PC, #128]
0x0342	0x4288    CMP	R0, R1
0x0344	0xF43FAF90  BEQ	L_GPIO_Clk_Enable8
0x0348	0x491F    LDR	R1, [PC, #124]
0x034A	0x4288    CMP	R0, R1
0x034C	0xF43FAF93  BEQ	L_GPIO_Clk_Enable9
0x0350	0x491E    LDR	R1, [PC, #120]
0x0352	0x4288    CMP	R0, R1
0x0354	0xF43FAF96  BEQ	L_GPIO_Clk_Enable10
0x0358	0x491D    LDR	R1, [PC, #116]
0x035A	0x4288    CMP	R0, R1
0x035C	0xF43FAF99  BEQ	L_GPIO_Clk_Enable11
0x0360	0x491C    LDR	R1, [PC, #112]
0x0362	0x4288    CMP	R0, R1
0x0364	0xF43FAF9C  BEQ	L_GPIO_Clk_Enable12
0x0368	0x491B    LDR	R1, [PC, #108]
0x036A	0x4288    CMP	R0, R1
0x036C	0xF43FAF9F  BEQ	L_GPIO_Clk_Enable13
0x0370	0x491A    LDR	R1, [PC, #104]
0x0372	0x4288    CMP	R0, R1
0x0374	0xF43FAFA2  BEQ	L_GPIO_Clk_Enable14
0x0378	0x4919    LDR	R1, [PC, #100]
0x037A	0x4288    CMP	R0, R1
0x037C	0xF43FAFA5  BEQ	L_GPIO_Clk_Enable15
0x0380	0x4918    LDR	R1, [PC, #96]
0x0382	0x4288    CMP	R0, R1
0x0384	0xF43FAFA8  BEQ	L_GPIO_Clk_Enable16
0x0388	0x4917    LDR	R1, [PC, #92]
0x038A	0x4288    CMP	R0, R1
0x038C	0xF43FAFAB  BEQ	L_GPIO_Clk_Enable17
0x0390	0x4916    LDR	R1, [PC, #88]
0x0392	0x4288    CMP	R0, R1
0x0394	0xF43FAFAE  BEQ	L_GPIO_Clk_Enable18
0x0398	0x4915    LDR	R1, [PC, #84]
0x039A	0x4288    CMP	R0, R1
0x039C	0xF43FAFB1  BEQ	L_GPIO_Clk_Enable19
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 120 :: 		
L_end_GPIO_Clk_Enable:
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xF000FFFF  	#-4096
0x03A8	0xE608400F  	SYSCTL_RCGCGPIO+0
0x03AC	0x80004005  	#1074102272
0x03B0	0x90004005  	#1074106368
0x03B4	0xA0004005  	#1074110464
0x03B8	0xB0004005  	#1074114560
0x03BC	0xC0004005  	#1074118656
0x03C0	0xD0004005  	#1074122752
0x03C4	0xE0004005  	#1074126848
0x03C8	0xF0004005  	#1074130944
0x03CC	0x00004006  	#1074135040
0x03D0	0x10004006  	#1074139136
0x03D4	0x20004006  	#1074143232
0x03D8	0x30004006  	#1074147328
0x03DC	0x40004006  	#1074151424
0x03E0	0x50004006  	#1074155520
0x03E4	0x60004006  	#1074159616
0x03E8	0x70004006  	#1074163712
0x03EC	0x80004006  	#1074167808
0x03F0	0x90004006  	#1074171904
; end of _GPIO_Clk_Enable
__Lib_UART_07_UART5_Disable:
;__Lib_UART_07.c, 1123 :: 		
0x0A2C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1131 :: 		
0x0A2E	0x2100    MOVS	R1, #0
0x0A30	0xB249    SXTB	R1, R1
0x0A32	0x4804    LDR	R0, [PC, #16]
0x0A34	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1132 :: 		
0x0A36	0x4804    LDR	R0, [PC, #16]
0x0A38	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1133 :: 		
0x0A3A	0x4804    LDR	R0, [PC, #16]
0x0A3C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1134 :: 		
L_end_UART5_Disable:
0x0A3E	0xB001    ADD	SP, SP, #4
0x0A40	0x4770    BX	LR
0x0A42	0xBF00    NOP
0x0A44	0x06004222  	UART5_CTL+0
0x0A48	0x06204222  	UART5_CTL+0
0x0A4C	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Disable
__Lib_UART_07_UART5_Enable:
;__Lib_UART_07.c, 1136 :: 		
0x0A50	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1141 :: 		
0x0A52	0x2101    MOVS	R1, #1
0x0A54	0xB249    SXTB	R1, R1
0x0A56	0x4804    LDR	R0, [PC, #16]
0x0A58	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1142 :: 		
0x0A5A	0x4804    LDR	R0, [PC, #16]
0x0A5C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1143 :: 		
0x0A5E	0x4804    LDR	R0, [PC, #16]
0x0A60	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1144 :: 		
L_end_UART5_Enable:
0x0A62	0xB001    ADD	SP, SP, #4
0x0A64	0x4770    BX	LR
0x0A66	0xBF00    NOP
0x0A68	0x06004222  	UART5_CTL+0
0x0A6C	0x06204222  	UART5_CTL+0
0x0A70	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Enable
easymx_v7_TM4C129XNCZAD__uartInit_2:
;__em_c129_uart.c, 37 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1340	0xB081    SUB	SP, SP, #4
0x1342	0xF8CDE000  STR	LR, [SP, #0]
0x1346	0x4680    MOV	R8, R0
; cfg end address is: 0 (R0)
; cfg start address is: 32 (R8)
;__em_c129_uart.c, 39 :: 		unsigned long fq = Get_Fosc_kHz();
0x1348	0xF7FFFD66  BL	_Get_Fosc_kHz+0
;__em_c129_uart.c, 41 :: 		UART7_Init_Advanced((unsigned long)cfg[0], fq, (unsigned int)cfg[2], (unsigned int)cfg[3], (unsigned int)cfg[4], (unsigned int)cfg[5], &_GPIO_MODULE_UART7_C45_AHB);
0x134C	0x4F0F    LDR	R7, [PC, #60]
0x134E	0xF1080114  ADD	R1, R8, #20
0x1352	0x680A    LDR	R2, [R1, #0]
0x1354	0xF1080110  ADD	R1, R8, #16
0x1358	0x680E    LDR	R6, [R1, #0]
0x135A	0xF108010C  ADD	R1, R8, #12
0x135E	0x680D    LDR	R5, [R1, #0]
0x1360	0xF1080108  ADD	R1, R8, #8
0x1364	0x680C    LDR	R4, [R1, #0]
0x1366	0xF8D83000  LDR	R3, [R8, #0]
; cfg end address is: 32 (R8)
0x136A	0xB292    UXTH	R2, R2
0x136C	0xB2B1    UXTH	R1, R6
0x136E	0xB480    PUSH	(R7)
0x1370	0xB404    PUSH	(R2)
0x1372	0xB402    PUSH	(R1)
0x1374	0xB2A2    UXTH	R2, R4
0x1376	0x4601    MOV	R1, R0
0x1378	0x4618    MOV	R0, R3
0x137A	0xB2AB    UXTH	R3, R5
0x137C	0xF7FFFD52  BL	_UART7_Init_Advanced+0
0x1380	0xB003    ADD	SP, SP, #12
;__em_c129_uart.c, 42 :: 		return _MIKROBUS_OK;;
0x1382	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_uart.c, 43 :: 		}
L_end__uartInit_2:
0x1384	0xF8DDE000  LDR	LR, [SP, #0]
0x1388	0xB001    ADD	SP, SP, #4
0x138A	0x4770    BX	LR
0x138C	0x1E940000  	__GPIO_MODULE_UART7_C45_AHB+0
; end of easymx_v7_TM4C129XNCZAD__uartInit_2
_UART7_Init_Advanced:
;__Lib_UART_07.c, 1617 :: 		
; baud_rate start address is: 0 (R0)
0x0E24	0xB085    SUB	SP, SP, #20
0x0E26	0xF8CDE000  STR	LR, [SP, #0]
0x0E2A	0x9102    STR	R1, [SP, #8]
0x0E2C	0xF8AD200C  STRH	R2, [SP, #12]
0x0E30	0xF8AD3010  STRH	R3, [SP, #16]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
0x0E34	0xF8BD4014  LDRH	R4, [SP, #20]
0x0E38	0xF8AD4014  STRH	R4, [SP, #20]
0x0E3C	0xF8BD4018  LDRH	R4, [SP, #24]
0x0E40	0xF8AD4018  STRH	R4, [SP, #24]
; module start address is: 4 (R1)
0x0E44	0x9907    LDR	R1, [SP, #28]
;__Lib_UART_07.c, 1620 :: 		
0x0E46	0x4D25    LDR	R5, [PC, #148]
0x0E48	0x4C25    LDR	R4, [PC, #148]
0x0E4A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1621 :: 		
0x0E4C	0x4D25    LDR	R5, [PC, #148]
0x0E4E	0x4C26    LDR	R4, [PC, #152]
0x0E50	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1622 :: 		
0x0E52	0x4D26    LDR	R5, [PC, #152]
0x0E54	0x4C26    LDR	R4, [PC, #152]
0x0E56	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1623 :: 		
0x0E58	0x4D26    LDR	R5, [PC, #152]
0x0E5A	0x4C27    LDR	R4, [PC, #156]
0x0E5C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1625 :: 		
0x0E5E	0x9001    STR	R0, [SP, #4]
; module end address is: 4 (R1)
0x0E60	0x4608    MOV	R0, R1
0x0E62	0xF7FFFD87  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_07.c, 1627 :: 		
0x0E66	0x2501    MOVS	R5, #1
0x0E68	0xB26D    SXTB	R5, R5
0x0E6A	0x4C24    LDR	R4, [PC, #144]
0x0E6C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1636 :: 		
0x0E6E	0xF7FFFE25  BL	__Lib_UART_07_UART7_Disable+0
0x0E72	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_07.c, 1638 :: 		
0x0E74	0x9D02    LDR	R5, [SP, #8]
0x0E76	0xF24034E8  MOVW	R4, #1000
0x0E7A	0x436C    MULS	R4, R5, R4
; UARTClk start address is: 4 (R1)
0x0E7C	0x4621    MOV	R1, R4
;__Lib_UART_07.c, 1641 :: 		
0x0E7E	0xF8BD5018  LDRH	R5, [SP, #24]
0x0E82	0x4C1F    LDR	R4, [PC, #124]
0x0E84	0x6824    LDR	R4, [R4, #0]
0x0E86	0xEA440505  ORR	R5, R4, R5, LSL #0
0x0E8A	0x4C1D    LDR	R4, [PC, #116]
0x0E8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1644 :: 		
0x0E8E	0x4C1D    LDR	R4, [PC, #116]
0x0E90	0x6824    LDR	R4, [R4, #0]
0x0E92	0xB11C    CBZ	R4, L__UART7_Init_Advanced178
;__Lib_UART_07.c, 1645 :: 		
0x0E94	0x0844    LSRS	R4, R0, #1
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
0x0E96	0x4623    MOV	R3, R4
; baud_rate end address is: 12 (R3)
0x0E98	0x4618    MOV	R0, R3
;__Lib_UART_07.c, 1646 :: 		
0x0E9A	0xE7FF    B	L_UART7_Init_Advanced143
L__UART7_Init_Advanced178:
;__Lib_UART_07.c, 1644 :: 		
;__Lib_UART_07.c, 1646 :: 		
L_UART7_Init_Advanced143:
;__Lib_UART_07.c, 1649 :: 		
; baud_rate start address is: 0 (R0)
0x0E9C	0x00CC    LSLS	R4, R1, #3
; UARTClk end address is: 4 (R1)
0x0E9E	0xFBB4F4F0  UDIV	R4, R4, R0
; baud_rate end address is: 0 (R0)
0x0EA2	0x1C64    ADDS	R4, R4, #1
0x0EA4	0x0866    LSRS	R6, R4, #1
;__Lib_UART_07.c, 1652 :: 		
0x0EA6	0x09B5    LSRS	R5, R6, #6
0x0EA8	0x4C17    LDR	R4, [PC, #92]
0x0EAA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1653 :: 		
0x0EAC	0xF006053F  AND	R5, R6, #63
0x0EB0	0x4C16    LDR	R4, [PC, #88]
0x0EB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1657 :: 		
0x0EB4	0xF8BD5010  LDRH	R5, [SP, #16]
0x0EB8	0xF8BD400C  LDRH	R4, [SP, #12]
0x0EBC	0xEA440505  ORR	R5, R4, R5, LSL #0
0x0EC0	0xB2AD    UXTH	R5, R5
0x0EC2	0xF8BD4014  LDRH	R4, [SP, #20]
0x0EC6	0x4325    ORRS	R5, R4
0x0EC8	0xB2AD    UXTH	R5, R5
0x0ECA	0x4C11    LDR	R4, [PC, #68]
0x0ECC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_07.c, 1663 :: 		
0x0ECE	0xF7FFFDE3  BL	__Lib_UART_07_UART7_Enable+0
;__Lib_UART_07.c, 1664 :: 		
L_end_UART7_Init_Advanced:
0x0ED2	0xF8DDE000  LDR	LR, [SP, #0]
0x0ED6	0xB005    ADD	SP, SP, #20
0x0ED8	0x4770    BX	LR
0x0EDA	0xBF00    NOP
0x0EDC	0x0CFD0000  	_UART7_Write+0
0x0EE0	0x00802000  	_UART_Wr_Ptr+0
0x0EE4	0x11D10000  	_UART7_Read+0
0x0EE8	0x00842000  	_UART_Rd_Ptr+0
0x0EEC	0x111D0000  	_UART7_Data_Ready+0
0x0EF0	0x00882000  	_UART_Rdy_Ptr+0
0x0EF4	0x103D0000  	_UART7_Tx_Idle+0
0x0EF8	0x008C2000  	_UART_Tx_Idle_Ptr+0
0x0EFC	0xC31C43FC  	SYSCTL_RCGCUART+0
0x0F00	0x30304001  	UART7_CTL+0
0x0F04	0x06144226  	UART7_CTL+0
0x0F08	0x30244001  	UART7_IBRD+0
0x0F0C	0x30284001  	UART7_FBRD+0
0x0F10	0x302C4001  	UART7_LCRH+0
; end of _UART7_Init_Advanced
__Lib_UART_07_UART7_Disable:
;__Lib_UART_07.c, 1533 :: 		
0x0ABC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1541 :: 		
0x0ABE	0x2100    MOVS	R1, #0
0x0AC0	0xB249    SXTB	R1, R1
0x0AC2	0x4804    LDR	R0, [PC, #16]
0x0AC4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1542 :: 		
0x0AC6	0x4804    LDR	R0, [PC, #16]
0x0AC8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1543 :: 		
0x0ACA	0x4804    LDR	R0, [PC, #16]
0x0ACC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1544 :: 		
L_end_UART7_Disable:
0x0ACE	0xB001    ADD	SP, SP, #4
0x0AD0	0x4770    BX	LR
0x0AD2	0xBF00    NOP
0x0AD4	0x06004226  	UART7_CTL+0
0x0AD8	0x06204226  	UART7_CTL+0
0x0ADC	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Disable
__Lib_UART_07_UART7_Enable:
;__Lib_UART_07.c, 1546 :: 		
0x0A98	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1551 :: 		
0x0A9A	0x2101    MOVS	R1, #1
0x0A9C	0xB249    SXTB	R1, R1
0x0A9E	0x4804    LDR	R0, [PC, #16]
0x0AA0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1552 :: 		
0x0AA2	0x4804    LDR	R0, [PC, #16]
0x0AA4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1553 :: 		
0x0AA6	0x4804    LDR	R0, [PC, #16]
0x0AA8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1554 :: 		
L_end_UART7_Enable:
0x0AAA	0xB001    ADD	SP, SP, #4
0x0AAC	0x4770    BX	LR
0x0AAE	0xBF00    NOP
0x0AB0	0x06004226  	UART7_CTL+0
0x0AB4	0x06204226  	UART7_CTL+0
0x0AB8	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Enable
_mikrobus_logInit:
;easymx_v7_TM4C129XNCZAD.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x13F8	0xB081    SUB	SP, SP, #4
0x13FA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 285 :: 		switch( port )
0x13FE	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x1400	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1402	0xF7FFFFC5  BL	easymx_v7_TM4C129XNCZAD__log_init1+0
0x1406	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x1408	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x140A	0xF7FFFF5D  BL	easymx_v7_TM4C129XNCZAD__log_init2+0
0x140E	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x1410	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1412	0xF7FFFF1D  BL	easymx_v7_TM4C129XNCZAD__log_initUartA+0
0x1416	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x1418	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x141A	0xF7FFFF07  BL	easymx_v7_TM4C129XNCZAD__log_initUartB+0
0x141E	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x1420	0x2001    MOVS	R0, #1
0x1422	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1424	0x2800    CMP	R0, #0
0x1426	0xD0EB    BEQ	L_mikrobus_logInit90
0x1428	0x2801    CMP	R0, #1
0x142A	0xD0ED    BEQ	L_mikrobus_logInit91
0x142C	0x2820    CMP	R0, #32
0x142E	0xD0EF    BEQ	L_mikrobus_logInit92
0x1430	0x2830    CMP	R0, #48
0x1432	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1434	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_TM4C129XNCZAD.c, 317 :: 		}
L_end_mikrobus_logInit:
0x1436	0xF8DDE000  LDR	LR, [SP, #0]
0x143A	0xB001    ADD	SP, SP, #4
0x143C	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_TM4C129XNCZAD__log_init1:
;__em_c129_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1390	0xB081    SUB	SP, SP, #4
0x1392	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 25 :: 		UART5_Init( baud );
; baud end address is: 0 (R0)
0x1396	0xF7FFFCDB  BL	_UART5_Init+0
;__em_c129_log.c, 26 :: 		logger = UART5_Write;
0x139A	0x4A04    LDR	R2, [PC, #16]
0x139C	0x4904    LDR	R1, [PC, #16]
0x139E	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 27 :: 		return 0;
0x13A0	0x2000    MOVS	R0, #0
;__em_c129_log.c, 28 :: 		}
L_end__log_init1:
0x13A2	0xF8DDE000  LDR	LR, [SP, #0]
0x13A6	0xB001    ADD	SP, SP, #4
0x13A8	0x4770    BX	LR
0x13AA	0xBF00    NOP
0x13AC	0x0CA90000  	_UART5_Write+0
0x13B0	0x00782000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init1
_UART5_Init:
;__Lib_UART_07.c, 1146 :: 		
; baud_rate start address is: 0 (R0)
0x0D50	0xB082    SUB	SP, SP, #8
0x0D52	0xF8CDE000  STR	LR, [SP, #0]
0x0D56	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1149 :: 		
0x0D58	0x4A21    LDR	R2, [PC, #132]
0x0D5A	0x4922    LDR	R1, [PC, #136]
0x0D5C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1150 :: 		
0x0D5E	0x4A22    LDR	R2, [PC, #136]
0x0D60	0x4922    LDR	R1, [PC, #136]
0x0D62	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1151 :: 		
0x0D64	0x4A22    LDR	R2, [PC, #136]
0x0D66	0x4923    LDR	R1, [PC, #140]
0x0D68	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1152 :: 		
0x0D6A	0x4A23    LDR	R2, [PC, #140]
0x0D6C	0x4923    LDR	R1, [PC, #140]
0x0D6E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1155 :: 		
0x0D70	0x9301    STR	R3, [SP, #4]
0x0D72	0x4823    LDR	R0, [PC, #140]
0x0D74	0xF7FFFDFE  BL	_GPIO_Alternate_Function_Enable+0
0x0D78	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1157 :: 		
0x0D7A	0x2201    MOVS	R2, #1
0x0D7C	0xB252    SXTB	R2, R2
0x0D7E	0x4921    LDR	R1, [PC, #132]
0x0D80	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1158 :: 		
0x0D82	0xBF00    NOP
;__Lib_UART_07.c, 1159 :: 		
0x0D84	0xBF00    NOP
;__Lib_UART_07.c, 1160 :: 		
0x0D86	0xBF00    NOP
;__Lib_UART_07.c, 1168 :: 		
0x0D88	0xF7FFFE50  BL	__Lib_UART_07_UART5_Disable+0
;__Lib_UART_07.c, 1170 :: 		
0x0D8C	0xF000F844  BL	_Get_Fosc_kHz+0
0x0D90	0xF24031E8  MOVW	R1, #1000
0x0D94	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x0D98	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1174 :: 		
0x0D9A	0x0119    LSLS	R1, R3, #4
0x0D9C	0x4291    CMP	R1, R2
0x0D9E	0xD905    BLS	L_UART5_Init105
;__Lib_UART_07.c, 1177 :: 		
0x0DA0	0x2201    MOVS	R2, #1
0x0DA2	0xB252    SXTB	R2, R2
0x0DA4	0x4918    LDR	R1, [PC, #96]
0x0DA6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1181 :: 		
0x0DA8	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1182 :: 		
; baud_rate end address is: 8 (R2)
0x0DAA	0xE004    B	L_UART5_Init106
L_UART5_Init105:
;__Lib_UART_07.c, 1185 :: 		
; baud_rate start address is: 12 (R3)
0x0DAC	0x2200    MOVS	R2, #0
0x0DAE	0xB252    SXTB	R2, R2
0x0DB0	0x4915    LDR	R1, [PC, #84]
0x0DB2	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x0DB4	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1186 :: 		
L_UART5_Init106:
;__Lib_UART_07.c, 1189 :: 		
; baud_rate start address is: 8 (R2)
0x0DB6	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x0DB8	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x0DBC	0x1C49    ADDS	R1, R1, #1
0x0DBE	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1192 :: 		
0x0DC0	0x099A    LSRS	R2, R3, #6
0x0DC2	0x4912    LDR	R1, [PC, #72]
0x0DC4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1193 :: 		
0x0DC6	0xF003023F  AND	R2, R3, #63
0x0DCA	0x4911    LDR	R1, [PC, #68]
0x0DCC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1197 :: 		
0x0DCE	0x2260    MOVS	R2, #96
0x0DD0	0x4910    LDR	R1, [PC, #64]
0x0DD2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1203 :: 		
0x0DD4	0xF7FFFE3C  BL	__Lib_UART_07_UART5_Enable+0
;__Lib_UART_07.c, 1204 :: 		
L_end_UART5_Init:
0x0DD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0DDC	0xB002    ADD	SP, SP, #8
0x0DDE	0x4770    BX	LR
0x0DE0	0x0CA90000  	_UART5_Write+0
0x0DE4	0x00802000  	_UART_Wr_Ptr+0
0x0DE8	0x11810000  	_UART5_Read+0
0x0DEC	0x00842000  	_UART_Rd_Ptr+0
0x0DF0	0x112D0000  	_UART5_Data_Ready+0
0x0DF4	0x00882000  	_UART_Rdy_Ptr+0
0x0DF8	0x113D0000  	_UART5_Tx_Idle+0
0x0DFC	0x008C2000  	_UART_Tx_Idle_Ptr+0
0x0E00	0x1CDC0000  	__GPIO_MODULE_UART5_H67_AHB+0
0x0E04	0xC31443FC  	SYSCTL_RCGCUART+0
0x0E08	0x06144222  	UART5_CTL+0
0x0E0C	0x10244001  	UART5_IBRD+0
0x0E10	0x10284001  	UART5_FBRD+0
0x0E14	0x102C4001  	UART5_LCRH+0
; end of _UART5_Init
easymx_v7_TM4C129XNCZAD__log_init2:
;__em_c129_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x12C8	0xB081    SUB	SP, SP, #4
0x12CA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 32 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x12CE	0xF7FFFC07  BL	_UART7_Init+0
;__em_c129_log.c, 33 :: 		logger = UART7_Write;
0x12D2	0x4A04    LDR	R2, [PC, #16]
0x12D4	0x4904    LDR	R1, [PC, #16]
0x12D6	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 34 :: 		return 0;
0x12D8	0x2000    MOVS	R0, #0
;__em_c129_log.c, 35 :: 		}
L_end__log_init2:
0x12DA	0xF8DDE000  LDR	LR, [SP, #0]
0x12DE	0xB001    ADD	SP, SP, #4
0x12E0	0x4770    BX	LR
0x12E2	0xBF00    NOP
0x12E4	0x0CFD0000  	_UART7_Write+0
0x12E8	0x00782000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init2
_UART7_Init:
;__Lib_UART_07.c, 1556 :: 		
; baud_rate start address is: 0 (R0)
0x0AE0	0xB082    SUB	SP, SP, #8
0x0AE2	0xF8CDE000  STR	LR, [SP, #0]
0x0AE6	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1559 :: 		
0x0AE8	0x4A21    LDR	R2, [PC, #132]
0x0AEA	0x4922    LDR	R1, [PC, #136]
0x0AEC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1560 :: 		
0x0AEE	0x4A22    LDR	R2, [PC, #136]
0x0AF0	0x4922    LDR	R1, [PC, #136]
0x0AF2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1561 :: 		
0x0AF4	0x4A22    LDR	R2, [PC, #136]
0x0AF6	0x4923    LDR	R1, [PC, #140]
0x0AF8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1562 :: 		
0x0AFA	0x4A23    LDR	R2, [PC, #140]
0x0AFC	0x4923    LDR	R1, [PC, #140]
0x0AFE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1565 :: 		
0x0B00	0x9301    STR	R3, [SP, #4]
0x0B02	0x4823    LDR	R0, [PC, #140]
0x0B04	0xF7FFFF36  BL	_GPIO_Alternate_Function_Enable+0
0x0B08	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1567 :: 		
0x0B0A	0x2201    MOVS	R2, #1
0x0B0C	0xB252    SXTB	R2, R2
0x0B0E	0x4921    LDR	R1, [PC, #132]
0x0B10	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1568 :: 		
0x0B12	0xBF00    NOP
;__Lib_UART_07.c, 1569 :: 		
0x0B14	0xBF00    NOP
;__Lib_UART_07.c, 1570 :: 		
0x0B16	0xBF00    NOP
;__Lib_UART_07.c, 1578 :: 		
0x0B18	0xF7FFFFD0  BL	__Lib_UART_07_UART7_Disable+0
;__Lib_UART_07.c, 1580 :: 		
0x0B1C	0xF000F97C  BL	_Get_Fosc_kHz+0
0x0B20	0xF24031E8  MOVW	R1, #1000
0x0B24	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x0B28	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1584 :: 		
0x0B2A	0x0119    LSLS	R1, R3, #4
0x0B2C	0x4291    CMP	R1, R2
0x0B2E	0xD905    BLS	L_UART7_Init141
;__Lib_UART_07.c, 1587 :: 		
0x0B30	0x2201    MOVS	R2, #1
0x0B32	0xB252    SXTB	R2, R2
0x0B34	0x4918    LDR	R1, [PC, #96]
0x0B36	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1591 :: 		
0x0B38	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1592 :: 		
; baud_rate end address is: 8 (R2)
0x0B3A	0xE004    B	L_UART7_Init142
L_UART7_Init141:
;__Lib_UART_07.c, 1595 :: 		
; baud_rate start address is: 12 (R3)
0x0B3C	0x2200    MOVS	R2, #0
0x0B3E	0xB252    SXTB	R2, R2
0x0B40	0x4915    LDR	R1, [PC, #84]
0x0B42	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x0B44	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1596 :: 		
L_UART7_Init142:
;__Lib_UART_07.c, 1599 :: 		
; baud_rate start address is: 8 (R2)
0x0B46	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x0B48	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x0B4C	0x1C49    ADDS	R1, R1, #1
0x0B4E	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1602 :: 		
0x0B50	0x099A    LSRS	R2, R3, #6
0x0B52	0x4912    LDR	R1, [PC, #72]
0x0B54	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1603 :: 		
0x0B56	0xF003023F  AND	R2, R3, #63
0x0B5A	0x4911    LDR	R1, [PC, #68]
0x0B5C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1607 :: 		
0x0B5E	0x2260    MOVS	R2, #96
0x0B60	0x4910    LDR	R1, [PC, #64]
0x0B62	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1613 :: 		
0x0B64	0xF7FFFF98  BL	__Lib_UART_07_UART7_Enable+0
;__Lib_UART_07.c, 1614 :: 		
L_end_UART7_Init:
0x0B68	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6C	0xB002    ADD	SP, SP, #8
0x0B6E	0x4770    BX	LR
0x0B70	0x0CFD0000  	_UART7_Write+0
0x0B74	0x00802000  	_UART_Wr_Ptr+0
0x0B78	0x11D10000  	_UART7_Read+0
0x0B7C	0x00842000  	_UART_Rd_Ptr+0
0x0B80	0x111D0000  	_UART7_Data_Ready+0
0x0B84	0x00882000  	_UART_Rdy_Ptr+0
0x0B88	0x103D0000  	_UART7_Tx_Idle+0
0x0B8C	0x008C2000  	_UART_Tx_Idle_Ptr+0
0x0B90	0x1E940000  	__GPIO_MODULE_UART7_C45_AHB+0
0x0B94	0xC31C43FC  	SYSCTL_RCGCUART+0
0x0B98	0x06144226  	UART7_CTL+0
0x0B9C	0x30244001  	UART7_IBRD+0
0x0BA0	0x30284001  	UART7_FBRD+0
0x0BA4	0x302C4001  	UART7_LCRH+0
; end of _UART7_Init
easymx_v7_TM4C129XNCZAD__log_initUartA:
;__em_c129_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x1250	0xB081    SUB	SP, SP, #4
0x1252	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 39 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x1256	0xF7FFFCA7  BL	_UART2_Init+0
;__em_c129_log.c, 40 :: 		logger = UART2_Write;
0x125A	0x4A04    LDR	R2, [PC, #16]
0x125C	0x4904    LDR	R1, [PC, #16]
0x125E	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 41 :: 		return 0;
0x1260	0x2000    MOVS	R0, #0
;__em_c129_log.c, 42 :: 		}
L_end__log_initUartA:
0x1262	0xF8DDE000  LDR	LR, [SP, #0]
0x1266	0xB001    ADD	SP, SP, #4
0x1268	0x4770    BX	LR
0x126A	0xBF00    NOP
0x126C	0x0C8D0000  	_UART2_Write+0
0x1270	0x00782000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartA
_UART2_Init:
;__Lib_UART_07.c, 531 :: 		
; baud_rate start address is: 0 (R0)
0x0BA8	0xB082    SUB	SP, SP, #8
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
0x0BAE	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 534 :: 		
0x0BB0	0x4A21    LDR	R2, [PC, #132]
0x0BB2	0x4922    LDR	R1, [PC, #136]
0x0BB4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 535 :: 		
0x0BB6	0x4A22    LDR	R2, [PC, #136]
0x0BB8	0x4922    LDR	R1, [PC, #136]
0x0BBA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 536 :: 		
0x0BBC	0x4A22    LDR	R2, [PC, #136]
0x0BBE	0x4923    LDR	R1, [PC, #140]
0x0BC0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 537 :: 		
0x0BC2	0x4A23    LDR	R2, [PC, #140]
0x0BC4	0x4923    LDR	R1, [PC, #140]
0x0BC6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 540 :: 		
0x0BC8	0x9301    STR	R3, [SP, #4]
0x0BCA	0x4823    LDR	R0, [PC, #140]
0x0BCC	0xF7FFFED2  BL	_GPIO_Alternate_Function_Enable+0
0x0BD0	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 542 :: 		
0x0BD2	0x2201    MOVS	R2, #1
0x0BD4	0xB252    SXTB	R2, R2
0x0BD6	0x4921    LDR	R1, [PC, #132]
0x0BD8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 543 :: 		
0x0BDA	0xBF00    NOP
;__Lib_UART_07.c, 544 :: 		
0x0BDC	0xBF00    NOP
;__Lib_UART_07.c, 545 :: 		
0x0BDE	0xBF00    NOP
;__Lib_UART_07.c, 553 :: 		
0x0BE0	0xF7FFFF48  BL	__Lib_UART_07_UART2_Disable+0
;__Lib_UART_07.c, 555 :: 		
0x0BE4	0xF000F918  BL	_Get_Fosc_kHz+0
0x0BE8	0xF24031E8  MOVW	R1, #1000
0x0BEC	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x0BF0	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 559 :: 		
0x0BF2	0x0119    LSLS	R1, R3, #4
0x0BF4	0x4291    CMP	R1, R2
0x0BF6	0xD905    BLS	L_UART2_Init51
;__Lib_UART_07.c, 562 :: 		
0x0BF8	0x2201    MOVS	R2, #1
0x0BFA	0xB252    SXTB	R2, R2
0x0BFC	0x4918    LDR	R1, [PC, #96]
0x0BFE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 566 :: 		
0x0C00	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 567 :: 		
; baud_rate end address is: 8 (R2)
0x0C02	0xE004    B	L_UART2_Init52
L_UART2_Init51:
;__Lib_UART_07.c, 570 :: 		
; baud_rate start address is: 12 (R3)
0x0C04	0x2200    MOVS	R2, #0
0x0C06	0xB252    SXTB	R2, R2
0x0C08	0x4915    LDR	R1, [PC, #84]
0x0C0A	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x0C0C	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 571 :: 		
L_UART2_Init52:
;__Lib_UART_07.c, 574 :: 		
; baud_rate start address is: 8 (R2)
0x0C0E	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x0C10	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x0C14	0x1C49    ADDS	R1, R1, #1
0x0C16	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 577 :: 		
0x0C18	0x099A    LSRS	R2, R3, #6
0x0C1A	0x4912    LDR	R1, [PC, #72]
0x0C1C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 578 :: 		
0x0C1E	0xF003023F  AND	R2, R3, #63
0x0C22	0x4911    LDR	R1, [PC, #68]
0x0C24	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 582 :: 		
0x0C26	0x2260    MOVS	R2, #96
0x0C28	0x4910    LDR	R1, [PC, #64]
0x0C2A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 588 :: 		
0x0C2C	0xF7FFFEEC  BL	__Lib_UART_07_UART2_Enable+0
;__Lib_UART_07.c, 589 :: 		
L_end_UART2_Init:
0x0C30	0xF8DDE000  LDR	LR, [SP, #0]
0x0C34	0xB002    ADD	SP, SP, #8
0x0C36	0x4770    BX	LR
0x0C38	0x0C8D0000  	_UART2_Write+0
0x0C3C	0x00802000  	_UART_Wr_Ptr+0
0x0C40	0x10050000  	_UART2_Read+0
0x0C44	0x00842000  	_UART_Rd_Ptr+0
0x0C48	0x10510000  	_UART2_Data_Ready+0
0x0C4C	0x00882000  	_UART_Rdy_Ptr+0
0x0C50	0x10610000  	_UART2_Tx_Idle+0
0x0C54	0x008C2000  	_UART_Tx_Idle_Ptr+0
0x0C58	0x1DB80000  	__GPIO_MODULE_UART2_D45_AHB+0
0x0C5C	0xC30843FC  	SYSCTL_RCGCUART+0
0x0C60	0x0614421C  	UART2_CTL+0
0x0C64	0xE0244000  	UART2_IBRD+0
0x0C68	0xE0284000  	UART2_FBRD+0
0x0C6C	0xE02C4000  	UART2_LCRH+0
; end of _UART2_Init
__Lib_UART_07_UART2_Disable:
;__Lib_UART_07.c, 508 :: 		
0x0A74	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 516 :: 		
0x0A76	0x2100    MOVS	R1, #0
0x0A78	0xB249    SXTB	R1, R1
0x0A7A	0x4804    LDR	R0, [PC, #16]
0x0A7C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 517 :: 		
0x0A7E	0x4804    LDR	R0, [PC, #16]
0x0A80	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 518 :: 		
0x0A82	0x4804    LDR	R0, [PC, #16]
0x0A84	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 519 :: 		
L_end_UART2_Disable:
0x0A86	0xB001    ADD	SP, SP, #4
0x0A88	0x4770    BX	LR
0x0A8A	0xBF00    NOP
0x0A8C	0x0600421C  	UART2_CTL+0
0x0A90	0x0620421C  	UART2_CTL+0
0x0A94	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Disable
__Lib_UART_07_UART2_Enable:
;__Lib_UART_07.c, 521 :: 		
0x0A08	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 526 :: 		
0x0A0A	0x2101    MOVS	R1, #1
0x0A0C	0xB249    SXTB	R1, R1
0x0A0E	0x4804    LDR	R0, [PC, #16]
0x0A10	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 527 :: 		
0x0A12	0x4804    LDR	R0, [PC, #16]
0x0A14	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 528 :: 		
0x0A16	0x4804    LDR	R0, [PC, #16]
0x0A18	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 529 :: 		
L_end_UART2_Enable:
0x0A1A	0xB001    ADD	SP, SP, #4
0x0A1C	0x4770    BX	LR
0x0A1E	0xBF00    NOP
0x0A20	0x0600421C  	UART2_CTL+0
0x0A24	0x0620421C  	UART2_CTL+0
0x0A28	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Enable
easymx_v7_TM4C129XNCZAD__log_initUartB:
;__em_c129_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x122C	0xB081    SUB	SP, SP, #4
0x122E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 46 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x1232	0xF7FFFC55  BL	_UART7_Init+0
;__em_c129_log.c, 47 :: 		logger = UART7_Write;
0x1236	0x4A04    LDR	R2, [PC, #16]
0x1238	0x4904    LDR	R1, [PC, #16]
0x123A	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 48 :: 		return 0;
0x123C	0x2000    MOVS	R0, #0
;__em_c129_log.c, 49 :: 		}
L_end__log_initUartB:
0x123E	0xF8DDE000  LDR	LR, [SP, #0]
0x1242	0xB001    ADD	SP, SP, #4
0x1244	0x4770    BX	LR
0x1246	0xBF00    NOP
0x1248	0x0CFD0000  	_UART7_Write+0
0x124C	0x00782000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartB
_mikrobus_logWrite:
;easymx_v7_TM4C129XNCZAD.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1470	0xB083    SUB	SP, SP, #12
0x1472	0xF8CDE000  STR	LR, [SP, #0]
0x1476	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1478	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_TM4C129XNCZAD.c, 322 :: 		uint8_t row = 13;
0x147A	0x220D    MOVS	R2, #13
0x147C	0xF88D2008  STRB	R2, [SP, #8]
0x1480	0x220A    MOVS	R2, #10
0x1482	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_TM4C129XNCZAD.c, 323 :: 		uint8_t line = 10;
;easymx_v7_TM4C129XNCZAD.c, 324 :: 		switch( format )
0x1486	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_TM4C129XNCZAD.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1488	0xF7FFFF0E  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 328 :: 		break;
0x148C	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_TM4C129XNCZAD.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x148E	0x7802    LDRB	R2, [R0, #0]
0x1490	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_TM4C129XNCZAD.c, 332 :: 		_log_write( ptr );
0x1492	0x9001    STR	R0, [SP, #4]
0x1494	0xF7FFFF08  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x1498	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 333 :: 		ptr++;
0x149A	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x149C	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_TM4C129XNCZAD.c, 335 :: 		break;
0x149E	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_TM4C129XNCZAD.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x14A0	0x7802    LDRB	R2, [R0, #0]
0x14A2	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_TM4C129XNCZAD.c, 339 :: 		_log_write( ptr );
0x14A4	0x9001    STR	R0, [SP, #4]
0x14A6	0xF7FFFEFF  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x14AA	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 340 :: 		ptr++;
0x14AC	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x14AE	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_TM4C129XNCZAD.c, 342 :: 		_log_write( &row );
0x14B0	0xAA02    ADD	R2, SP, #8
0x14B2	0x4610    MOV	R0, R2
0x14B4	0xF7FFFEF8  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 343 :: 		_log_write( &line );
0x14B8	0xF10D0209  ADD	R2, SP, #9
0x14BC	0x4610    MOV	R0, R2
0x14BE	0xF7FFFEF3  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 344 :: 		break;
0x14C2	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_TM4C129XNCZAD.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x14C4	0x2006    MOVS	R0, #6
0x14C6	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_TM4C129XNCZAD.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x14C8	0x2900    CMP	R1, #0
0x14CA	0xD0DD    BEQ	L_mikrobus_logWrite97
0x14CC	0x2901    CMP	R1, #1
0x14CE	0xD0DE    BEQ	L_mikrobus_logWrite98
0x14D0	0x2902    CMP	R1, #2
0x14D2	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x14D4	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_TM4C129XNCZAD.c, 348 :: 		return 0;
0x14D6	0x2000    MOVS	R0, #0
;easymx_v7_TM4C129XNCZAD.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x14D8	0xF8DDE000  LDR	LR, [SP, #0]
0x14DC	0xB003    ADD	SP, SP, #12
0x14DE	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_TM4C129XNCZAD__log_write:
;__em_c129_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x12A8	0xB081    SUB	SP, SP, #4
0x12AA	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_c129_log.c, 19 :: 		logger( *data_ );
0x12AE	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x12B0	0xB2CC    UXTB	R4, R1
0x12B2	0xB2A0    UXTH	R0, R4
0x12B4	0x4C03    LDR	R4, [PC, #12]
0x12B6	0x6824    LDR	R4, [R4, #0]
0x12B8	0x47A0    BLX	R4
;__em_c129_log.c, 20 :: 		return 0;
0x12BA	0x2000    MOVS	R0, #0
;__em_c129_log.c, 21 :: 		}
L_end__log_write:
0x12BC	0xF8DDE000  LDR	LR, [SP, #0]
0x12C0	0xB001    ADD	SP, SP, #4
0x12C2	0x4770    BX	LR
0x12C4	0x00782000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_write
_UART0_Write:
;__Lib_UART_07.c, 26 :: 		
; _data start address is: 0 (R0)
0x0D34	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 28 :: 		
L_UART0_Write0:
; _data start address is: 0 (R0)
0x0D36	0x4904    LDR	R1, [PC, #16]
0x0D38	0x6809    LDR	R1, [R1, #0]
0x0D3A	0xB101    CBZ	R1, L_UART0_Write1
0x0D3C	0xE7FB    B	L_UART0_Write0
L_UART0_Write1:
;__Lib_UART_07.c, 31 :: 		
0x0D3E	0x4903    LDR	R1, [PC, #12]
0x0D40	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 32 :: 		
L_end_UART0_Write:
0x0D42	0xB001    ADD	SP, SP, #4
0x0D44	0x4770    BX	LR
0x0D46	0xBF00    NOP
0x0D48	0x03144218  	UART0_FR+0
0x0D4C	0xC0004000  	UART0_DR+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_07.c, 222 :: 		
; _data start address is: 0 (R0)
0x0D18	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 224 :: 		
L_UART1_Write18:
; _data start address is: 0 (R0)
0x0D1A	0x4904    LDR	R1, [PC, #16]
0x0D1C	0x6809    LDR	R1, [R1, #0]
0x0D1E	0xB101    CBZ	R1, L_UART1_Write19
0x0D20	0xE7FB    B	L_UART1_Write18
L_UART1_Write19:
;__Lib_UART_07.c, 227 :: 		
0x0D22	0x4903    LDR	R1, [PC, #12]
0x0D24	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 228 :: 		
L_end_UART1_Write:
0x0D26	0xB001    ADD	SP, SP, #4
0x0D28	0x4770    BX	LR
0x0D2A	0xBF00    NOP
0x0D2C	0x0314421A  	UART1_FR+0
0x0D30	0xD0004000  	UART1_DR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_07.c, 437 :: 		
; _data start address is: 0 (R0)
0x0C8C	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 439 :: 		
L_UART2_Write36:
; _data start address is: 0 (R0)
0x0C8E	0x4904    LDR	R1, [PC, #16]
0x0C90	0x6809    LDR	R1, [R1, #0]
0x0C92	0xB101    CBZ	R1, L_UART2_Write37
0x0C94	0xE7FB    B	L_UART2_Write36
L_UART2_Write37:
;__Lib_UART_07.c, 442 :: 		
0x0C96	0x4903    LDR	R1, [PC, #12]
0x0C98	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 443 :: 		
L_end_UART2_Write:
0x0C9A	0xB001    ADD	SP, SP, #4
0x0C9C	0x4770    BX	LR
0x0C9E	0xBF00    NOP
0x0CA0	0x0314421C  	UART2_FR+0
0x0CA4	0xE0004000  	UART2_DR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_07.c, 642 :: 		
; _data start address is: 0 (R0)
0x0C70	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 644 :: 		
L_UART3_Write54:
; _data start address is: 0 (R0)
0x0C72	0x4904    LDR	R1, [PC, #16]
0x0C74	0x6809    LDR	R1, [R1, #0]
0x0C76	0xB101    CBZ	R1, L_UART3_Write55
0x0C78	0xE7FB    B	L_UART3_Write54
L_UART3_Write55:
;__Lib_UART_07.c, 647 :: 		
0x0C7A	0x4903    LDR	R1, [PC, #12]
0x0C7C	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 648 :: 		
L_end_UART3_Write:
0x0C7E	0xB001    ADD	SP, SP, #4
0x0C80	0x4770    BX	LR
0x0C82	0xBF00    NOP
0x0C84	0x0314421E  	UART3_FR+0
0x0C88	0xF0004000  	UART3_DR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_07.c, 847 :: 		
; _data start address is: 0 (R0)
0x0CC4	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 849 :: 		
L_UART4_Write72:
; _data start address is: 0 (R0)
0x0CC6	0x4904    LDR	R1, [PC, #16]
0x0CC8	0x6809    LDR	R1, [R1, #0]
0x0CCA	0xB101    CBZ	R1, L_UART4_Write73
0x0CCC	0xE7FB    B	L_UART4_Write72
L_UART4_Write73:
;__Lib_UART_07.c, 852 :: 		
0x0CCE	0x4903    LDR	R1, [PC, #12]
0x0CD0	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 853 :: 		
L_end_UART4_Write:
0x0CD2	0xB001    ADD	SP, SP, #4
0x0CD4	0x4770    BX	LR
0x0CD6	0xBF00    NOP
0x0CD8	0x03144220  	UART4_FR+0
0x0CDC	0x00004001  	UART4_DR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_07.c, 1052 :: 		
; _data start address is: 0 (R0)
0x0CA8	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1054 :: 		
L_UART5_Write90:
; _data start address is: 0 (R0)
0x0CAA	0x4904    LDR	R1, [PC, #16]
0x0CAC	0x6809    LDR	R1, [R1, #0]
0x0CAE	0xB101    CBZ	R1, L_UART5_Write91
0x0CB0	0xE7FB    B	L_UART5_Write90
L_UART5_Write91:
;__Lib_UART_07.c, 1057 :: 		
0x0CB2	0x4903    LDR	R1, [PC, #12]
0x0CB4	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1058 :: 		
L_end_UART5_Write:
0x0CB6	0xB001    ADD	SP, SP, #4
0x0CB8	0x4770    BX	LR
0x0CBA	0xBF00    NOP
0x0CBC	0x03144222  	UART5_FR+0
0x0CC0	0x10004001  	UART5_DR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_07.c, 1257 :: 		
; _data start address is: 0 (R0)
0x0CE0	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1259 :: 		
L_UART6_Write108:
; _data start address is: 0 (R0)
0x0CE2	0x4904    LDR	R1, [PC, #16]
0x0CE4	0x6809    LDR	R1, [R1, #0]
0x0CE6	0xB101    CBZ	R1, L_UART6_Write109
0x0CE8	0xE7FB    B	L_UART6_Write108
L_UART6_Write109:
;__Lib_UART_07.c, 1262 :: 		
0x0CEA	0x4903    LDR	R1, [PC, #12]
0x0CEC	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1263 :: 		
L_end_UART6_Write:
0x0CEE	0xB001    ADD	SP, SP, #4
0x0CF0	0x4770    BX	LR
0x0CF2	0xBF00    NOP
0x0CF4	0x03144224  	UART6_FR+0
0x0CF8	0x20004001  	UART6_DR+0
; end of _UART6_Write
_UART7_Write:
;__Lib_UART_07.c, 1462 :: 		
; _data start address is: 0 (R0)
0x0CFC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1464 :: 		
L_UART7_Write126:
; _data start address is: 0 (R0)
0x0CFE	0x4904    LDR	R1, [PC, #16]
0x0D00	0x6809    LDR	R1, [R1, #0]
0x0D02	0xB101    CBZ	R1, L_UART7_Write127
0x0D04	0xE7FB    B	L_UART7_Write126
L_UART7_Write127:
;__Lib_UART_07.c, 1467 :: 		
0x0D06	0x4903    LDR	R1, [PC, #12]
0x0D08	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1468 :: 		
L_end_UART7_Write:
0x0D0A	0xB001    ADD	SP, SP, #4
0x0D0C	0x4770    BX	LR
0x0D0E	0xBF00    NOP
0x0D10	0x03144226  	UART7_FR+0
0x0D14	0x30004001  	UART7_DR+0
; end of _UART7_Write
_applicationInit:
;Click_UART1Wire_TIVA.c, 44 :: 		void applicationInit()
0x1978	0xB081    SUB	SP, SP, #4
0x197A	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_TIVA.c, 46 :: 		uart1wire_uartDriverInit( (T_UART1WIRE_P)&_MIKROBUS1_GPIO, (T_UART1WIRE_P)&_MIKROBUS1_UART );
0x197E	0x4913    LDR	R1, [PC, #76]
0x1980	0x4813    LDR	R0, [PC, #76]
0x1982	0xF7FFFD2B  BL	_uart1wire_uartDriverInit+0
;Click_UART1Wire_TIVA.c, 49 :: 		UART_IM_RXIM_UART5_IM_bit = 1;
0x1986	0x2101    MOVS	R1, #1
0x1988	0xB249    SXTB	R1, R1
0x198A	0x4812    LDR	R0, [PC, #72]
0x198C	0x6001    STR	R1, [R0, #0]
;Click_UART1Wire_TIVA.c, 50 :: 		NVIC_IntEnable(IVT_INT_UART5);
0x198E	0xF240004A  MOVW	R0, #74
0x1992	0xF7FFFDAD  BL	_NVIC_IntEnable+0
;Click_UART1Wire_TIVA.c, 51 :: 		EnableInterrupts();
0x1996	0xF7FFFDA3  BL	_EnableInterrupts+0
;Click_UART1Wire_TIVA.c, 54 :: 		uart1wire_reset();
0x199A	0xF7FFFF2D  BL	_uart1wire_reset+0
;Click_UART1Wire_TIVA.c, 55 :: 		uart1wire_goToDataMode();
0x199E	0xF7FFFF21  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_TIVA.c, 56 :: 		Delay_10ms();
0x19A2	0xF7FFFF09  BL	_Delay_10ms+0
;Click_UART1Wire_TIVA.c, 57 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x19A6	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x19A8	0xF7FFFF12  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 58 :: 		uart1wire_writeCommand( 0x4E );
0x19AC	0x204E    MOVS	R0, #78
0x19AE	0xF7FFFF0F  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 59 :: 		uart1wire_writeCommand( 0x00 );
0x19B2	0x2000    MOVS	R0, #0
0x19B4	0xF7FFFF0C  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 60 :: 		uart1wire_writeCommand( 0x00 );
0x19B8	0x2000    MOVS	R0, #0
0x19BA	0xF7FFFF09  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 61 :: 		uart1wire_writeCommand( 0x60 );
0x19BE	0x2060    MOVS	R0, #96
0x19C0	0xF7FFFF06  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 62 :: 		}
L_end_applicationInit:
0x19C4	0xF8DDE000  LDR	LR, [SP, #0]
0x19C8	0xB001    ADD	SP, SP, #4
0x19CA	0x4770    BX	LR
0x19CC	0x20240000  	__MIKROBUS1_UART+0
0x19D0	0x1F700000  	__MIKROBUS1_GPIO+0
0x19D4	0x07104222  	UART_IM_RXIM_UART5_IM_bit+0
; end of _applicationInit
_NVIC_IntEnable:
;__Lib_System_TIVA.c, 170 :: 		
; ivt start address is: 0 (R0)
0x14F0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_TIVA.c, 181 :: 		
0x14F2	0x2804    CMP	R0, #4
0x14F4	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_TIVA.c, 186 :: 		
0x14F6	0x4919    LDR	R1, [PC, #100]
0x14F8	0x6809    LDR	R1, [R1, #0]
0x14FA	0xF0410210  ORR	R2, R1, #16
0x14FE	0x4917    LDR	R1, [PC, #92]
0x1500	0x600A    STR	R2, [R1, #0]
;__Lib_System_TIVA.c, 187 :: 		
0x1502	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_TIVA.c, 188 :: 		
; ivt start address is: 0 (R0)
0x1504	0x2805    CMP	R0, #5
0x1506	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_TIVA.c, 193 :: 		
0x1508	0x4914    LDR	R1, [PC, #80]
0x150A	0x6809    LDR	R1, [R1, #0]
0x150C	0xF0410211  ORR	R2, R1, #17
0x1510	0x4912    LDR	R1, [PC, #72]
0x1512	0x600A    STR	R2, [R1, #0]
;__Lib_System_TIVA.c, 194 :: 		
0x1514	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_TIVA.c, 195 :: 		
; ivt start address is: 0 (R0)
0x1516	0x2806    CMP	R0, #6
0x1518	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_TIVA.c, 200 :: 		
0x151A	0x4910    LDR	R1, [PC, #64]
0x151C	0x6809    LDR	R1, [R1, #0]
0x151E	0xF0410212  ORR	R2, R1, #18
0x1522	0x490E    LDR	R1, [PC, #56]
0x1524	0x600A    STR	R2, [R1, #0]
;__Lib_System_TIVA.c, 201 :: 		
0x1526	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_TIVA.c, 202 :: 		
; ivt start address is: 0 (R0)
0x1528	0x280F    CMP	R0, #15
0x152A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_TIVA.c, 207 :: 		
0x152C	0x490C    LDR	R1, [PC, #48]
0x152E	0x6809    LDR	R1, [R1, #0]
0x1530	0xF0410201  ORR	R2, R1, #1
0x1534	0x490A    LDR	R1, [PC, #40]
0x1536	0x600A    STR	R2, [R1, #0]
;__Lib_System_TIVA.c, 208 :: 		
0x1538	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_TIVA.c, 209 :: 		
; ivt start address is: 0 (R0)
0x153A	0x2810    CMP	R0, #16
0x153C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_TIVA.c, 214 :: 		
0x153E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x1542	0x0961    LSRS	R1, R4, #5
0x1544	0x008A    LSLS	R2, R1, #2
0x1546	0x4907    LDR	R1, [PC, #28]
0x1548	0x188B    ADDS	R3, R1, R2
;__Lib_System_TIVA.c, 215 :: 		
0x154A	0xF004021F  AND	R2, R4, #31
0x154E	0xF04F0101  MOV	R1, #1
0x1552	0x4091    LSLS	R1, R2
0x1554	0x6019    STR	R1, [R3, #0]
;__Lib_System_TIVA.c, 216 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_TIVA.c, 217 :: 		
L_end_NVIC_IntEnable:
0x1556	0xB001    ADD	SP, SP, #4
0x1558	0x4770    BX	LR
0x155A	0xBF00    NOP
0x155C	0xED24E000  	NVIC_SYS_HND_CTRL+0
0x1560	0xE010E000  	NVIC_ST_CTRL+0
0x1564	0xE100E000  	NVIC_EN0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_TIVA.c, 121 :: 		
0x14E0	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 124 :: 		
0x14E2	0xF3EF8C10  MRS	R12, #16
0x14E6	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_TIVA.c, 125 :: 		
0x14E8	0xB662    CPSIE	i
;__Lib_System_TIVA.c, 127 :: 		
; result end address is: 0 (R0)
;__Lib_System_TIVA.c, 128 :: 		
L_end_EnableInterrupts:
0x14EA	0xB001    ADD	SP, SP, #4
0x14EC	0x4770    BX	LR
; end of _EnableInterrupts
_uart1wire_uartDriverInit:
;__uart1wire_driver.c, 66 :: 		void uart1wire_uartDriverInit(T_UART1WIRE_P gpioObj, T_UART1WIRE_P uartObj)
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x13DC	0xB081    SUB	SP, SP, #4
0x13DE	0xF8CDE000  STR	LR, [SP, #0]
0x13E2	0x4603    MOV	R3, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; uartObj start address is: 4 (R1)
;__uart1wire_driver.c, 68 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x13E4	0x4608    MOV	R0, R1
; uartObj end address is: 4 (R1)
0x13E6	0xF7FFFFE5  BL	__uart1wire_driver_hal_uartMap+0
;__uart1wire_driver.c, 69 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x13EA	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x13EC	0xF7FFFFA6  BL	__uart1wire_driver_hal_gpioMap+0
;__uart1wire_driver.c, 70 :: 		}
L_end_uart1wire_uartDriverInit:
0x13F0	0xF8DDE000  LDR	LR, [SP, #0]
0x13F4	0xB001    ADD	SP, SP, #4
0x13F6	0x4770    BX	LR
; end of _uart1wire_uartDriverInit
__uart1wire_driver_hal_uartMap:
;__hal_tiva.c, 189 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_tiva.c, 193 :: 		fp_uartWrite = tmp->uartWrite;
0x13B4	0x6802    LDR	R2, [R0, #0]
0x13B6	0x4906    LDR	R1, [PC, #24]
0x13B8	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 194 :: 		fp_uartRead  = tmp->uartRead;
0x13BA	0x1D01    ADDS	R1, R0, #4
0x13BC	0x680A    LDR	R2, [R1, #0]
0x13BE	0x4905    LDR	R1, [PC, #20]
0x13C0	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 195 :: 		fp_uartReady = tmp->uartReady;
0x13C2	0xF2000108  ADDW	R1, R0, #8
; uartObj end address is: 0 (R0)
0x13C6	0x680A    LDR	R2, [R1, #0]
0x13C8	0x4903    LDR	R1, [PC, #12]
0x13CA	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 196 :: 		}
L_end_hal_uartMap:
0x13CC	0x4770    BX	LR
0x13CE	0xBF00    NOP
0x13D0	0x00902000  	__uart1wire_driver_fp_uartWrite+0
0x13D4	0x00942000  	__uart1wire_driver_fp_uartRead+0
0x13D8	0x00982000  	__uart1wire_driver_fp_uartReady+0
; end of __uart1wire_driver_hal_uartMap
__uart1wire_driver_hal_gpioMap:
;__uart1wire_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__uart1wire_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x133C	0x4770    BX	LR
; end of __uart1wire_driver_hal_gpioMap
_uart1wire_reset:
;__uart1wire_driver.c, 96 :: 		void uart1wire_reset()
0x17F8	0xB081    SUB	SP, SP, #4
0x17FA	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 98 :: 		hal_uartWrite( _UART1WIRE_COMMAND_MODE );
0x17FE	0x20E3    MOVS	R0, #227
0x1800	0xF7FFFD38  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 99 :: 		Delay_1ms();
0x1804	0xF7FFFD44  BL	_Delay_1ms+0
;__uart1wire_driver.c, 100 :: 		Delay_1ms();
0x1808	0xF7FFFD42  BL	_Delay_1ms+0
;__uart1wire_driver.c, 101 :: 		hal_uartWrite( _UART1WIRE_RESET );
0x180C	0x20C1    MOVS	R0, #193
0x180E	0xF7FFFD31  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 102 :: 		}
L_end_uart1wire_reset:
0x1812	0xF8DDE000  LDR	LR, [SP, #0]
0x1816	0xB001    ADD	SP, SP, #4
0x1818	0x4770    BX	LR
; end of _uart1wire_reset
__uart1wire_driver_hal_uartWrite:
;__hal_tiva.c, 198 :: 		static void hal_uartWrite(uint8_t input)
; input start address is: 0 (R0)
0x1274	0xB081    SUB	SP, SP, #4
0x1276	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_tiva.c, 200 :: 		fp_uartWrite(input);
; input end address is: 0 (R0)
0x127A	0x4C03    LDR	R4, [PC, #12]
0x127C	0x6824    LDR	R4, [R4, #0]
0x127E	0x47A0    BLX	R4
;__hal_tiva.c, 201 :: 		}
L_end_hal_uartWrite:
0x1280	0xF8DDE000  LDR	LR, [SP, #0]
0x1284	0xB001    ADD	SP, SP, #4
0x1286	0x4770    BX	LR
0x1288	0x00902000  	__uart1wire_driver_fp_uartWrite+0
; end of __uart1wire_driver_hal_uartWrite
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x1290	0xF649473E  MOVW	R7, #39998
0x1294	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x1298	0x1E7F    SUBS	R7, R7, #1
0x129A	0xD1FD    BNE	L_Delay_1ms14
0x129C	0xBF00    NOP
0x129E	0xBF00    NOP
0x12A0	0xBF00    NOP
0x12A2	0xBF00    NOP
0x12A4	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x12A6	0x4770    BX	LR
; end of _Delay_1ms
_uart1wire_goToDataMode:
;__uart1wire_driver.c, 91 :: 		void uart1wire_goToDataMode()
0x17E4	0xB081    SUB	SP, SP, #4
0x17E6	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 93 :: 		hal_uartWrite( _UART1WIRE_DATA_MODE );
0x17EA	0x20E1    MOVS	R0, #225
0x17EC	0xF7FFFD42  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 94 :: 		}
L_end_uart1wire_goToDataMode:
0x17F0	0xF8DDE000  LDR	LR, [SP, #0]
0x17F4	0xB001    ADD	SP, SP, #4
0x17F6	0x4770    BX	LR
; end of _uart1wire_goToDataMode
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x17B8	0xF641277E  MOVW	R7, #6782
0x17BC	0xF2C00706  MOVT	R7, #6
L_Delay_10ms22:
0x17C0	0x1E7F    SUBS	R7, R7, #1
0x17C2	0xD1FD    BNE	L_Delay_10ms22
0x17C4	0xBF00    NOP
0x17C6	0xBF00    NOP
0x17C8	0xBF00    NOP
0x17CA	0xBF00    NOP
0x17CC	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x17CE	0x4770    BX	LR
; end of _Delay_10ms
_uart1wire_writeCommand:
;__uart1wire_driver.c, 76 :: 		void uart1wire_writeCommand(uint8_t input)
; input start address is: 0 (R0)
0x17D0	0xB081    SUB	SP, SP, #4
0x17D2	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__uart1wire_driver.c, 78 :: 		hal_uartWrite( input );
; input end address is: 0 (R0)
0x17D6	0xF7FFFD4D  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 79 :: 		}
L_end_uart1wire_writeCommand:
0x17DA	0xF8DDE000  LDR	LR, [SP, #0]
0x17DE	0xB001    ADD	SP, SP, #4
0x17E0	0x4770    BX	LR
; end of _uart1wire_writeCommand
_applicationTask:
;Click_UART1Wire_TIVA.c, 64 :: 		void applicationTask()
0x1880	0xB081    SUB	SP, SP, #4
0x1882	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_TIVA.c, 67 :: 		uart1wire_reset();
0x1886	0xF7FFFFB7  BL	_uart1wire_reset+0
;Click_UART1Wire_TIVA.c, 68 :: 		uart1wire_goToDataMode();
0x188A	0xF7FFFFAB  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_TIVA.c, 69 :: 		Delay_10ms();
0x188E	0xF7FFFF93  BL	_Delay_10ms+0
;Click_UART1Wire_TIVA.c, 70 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x1892	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x1894	0xF7FFFF9C  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 71 :: 		uart1wire_writeCommand( 0x44 );
0x1898	0x2044    MOVS	R0, #68
0x189A	0xF7FFFF99  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 72 :: 		Delay_ms( 750 );
0x189E	0xF24C377E  MOVW	R7, #50046
0x18A2	0xF2C017C9  MOVT	R7, #457
0x18A6	0xBF00    NOP
0x18A8	0xBF00    NOP
L_applicationTask2:
0x18AA	0x1E7F    SUBS	R7, R7, #1
0x18AC	0xD1FD    BNE	L_applicationTask2
0x18AE	0xBF00    NOP
0x18B0	0xBF00    NOP
0x18B2	0xBF00    NOP
;Click_UART1Wire_TIVA.c, 75 :: 		uart1wire_reset();
0x18B4	0xF7FFFFA0  BL	_uart1wire_reset+0
;Click_UART1Wire_TIVA.c, 76 :: 		uart1wire_goToDataMode();
0x18B8	0xF7FFFF94  BL	_uart1wire_goToDataMode+0
;Click_UART1Wire_TIVA.c, 77 :: 		Delay_10ms();
0x18BC	0xF7FFFF7C  BL	_Delay_10ms+0
;Click_UART1Wire_TIVA.c, 78 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x18C0	0x20CC    MOVS	R0, __UART1WIRE_SKIP_ROM
0x18C2	0xF7FFFF85  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 79 :: 		uart1wire_writeCommand( 0xBE );
0x18C6	0x20BE    MOVS	R0, #190
0x18C8	0xF7FFFF82  BL	_uart1wire_writeCommand+0
;Click_UART1Wire_TIVA.c, 80 :: 		Delay_10ms();
0x18CC	0xF7FFFF74  BL	_Delay_10ms+0
;Click_UART1Wire_TIVA.c, 82 :: 		uart1wire_readData(&dataBuffer[0], 8);
0x18D0	0x2108    MOVS	R1, #8
0x18D2	0x481E    LDR	R0, [PC, #120]
0x18D4	0xF7FFFE48  BL	_uart1wire_readData+0
;Click_UART1Wire_TIVA.c, 84 :: 		Temp = dataBuffer[ 1 ];
0x18D8	0x481D    LDR	R0, [PC, #116]
0x18DA	0x7800    LDRB	R0, [R0, #0]
0x18DC	0x4A1D    LDR	R2, [PC, #116]
0x18DE	0x8010    STRH	R0, [R2, #0]
;Click_UART1Wire_TIVA.c, 85 :: 		Temp = Temp << 8;
0x18E0	0x4610    MOV	R0, R2
0x18E2	0x8800    LDRH	R0, [R0, #0]
0x18E4	0x0201    LSLS	R1, R0, #8
0x18E6	0xB289    UXTH	R1, R1
0x18E8	0x8011    STRH	R1, [R2, #0]
;Click_UART1Wire_TIVA.c, 86 :: 		Temp = Temp | dataBuffer[ 0 ];
0x18EA	0x4818    LDR	R0, [PC, #96]
0x18EC	0x7800    LDRB	R0, [R0, #0]
0x18EE	0xEA410000  ORR	R0, R1, R0, LSL #0
0x18F2	0xB280    UXTH	R0, R0
0x18F4	0x8010    STRH	R0, [R2, #0]
;Click_UART1Wire_TIVA.c, 88 :: 		fTemp = Temp * 0.0625;
0x18F6	0xEE000A90  VMOV	S1, R0
0x18FA	0xEEF80A60  VCVT.F32.U32	S1, S1
0x18FE	0xF04F5076  MOV	R0, #1031798784
0x1902	0xEE000A10  VMOV	S0, R0
0x1906	0xEE200A80  VMUL.F32	S0, S1, S0
0x190A	0x4813    LDR	R0, [PC, #76]
0x190C	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_UART1Wire_TIVA.c, 89 :: 		mikrobus_logWrite(" Temperature : ", _LOG_TEXT);
0x1910	0x4812    LDR	R0, [PC, #72]
0x1912	0x2101    MOVS	R1, #1
0x1914	0xF7FFFDAC  BL	_mikrobus_logWrite+0
;Click_UART1Wire_TIVA.c, 90 :: 		FloatToStr(fTemp, demoText);
0x1918	0x480F    LDR	R0, [PC, #60]
0x191A	0xED100A00  VLDR.32	S0, [R0, #0]
0x191E	0x4810    LDR	R0, [PC, #64]
0x1920	0xF7FFFE54  BL	_FloatToStr+0
;Click_UART1Wire_TIVA.c, 91 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x1924	0x2102    MOVS	R1, #2
0x1926	0x480E    LDR	R0, [PC, #56]
0x1928	0xF7FFFDA2  BL	_mikrobus_logWrite+0
;Click_UART1Wire_TIVA.c, 93 :: 		Delay_ms( 1000 );
0x192C	0xF64517FE  MOVW	R7, #23038
0x1930	0xF2C02762  MOVT	R7, #610
0x1934	0xBF00    NOP
0x1936	0xBF00    NOP
L_applicationTask4:
0x1938	0x1E7F    SUBS	R7, R7, #1
0x193A	0xD1FD    BNE	L_applicationTask4
0x193C	0xBF00    NOP
0x193E	0xBF00    NOP
0x1940	0xBF00    NOP
;Click_UART1Wire_TIVA.c, 94 :: 		}
L_end_applicationTask:
0x1942	0xF8DDE000  LDR	LR, [SP, #0]
0x1946	0xB001    ADD	SP, SP, #4
0x1948	0x4770    BX	LR
0x194A	0xBF00    NOP
0x194C	0x00162000  	_dataBuffer+0
0x1950	0x00172000  	_dataBuffer+1
0x1954	0x003C2000  	_Temp+0
0x1958	0x00402000  	_fTemp+0
0x195C	0x00202000  	?lstr2_Click_UART1Wire_TIVA+0
0x1960	0x00442000  	_demoText+0
; end of _applicationTask
_uart1wire_readData:
;__uart1wire_driver.c, 110 :: 		void uart1wire_readData(uint8_t *buf, uint8_t nData)
0x1568	0xB084    SUB	SP, SP, #16
0x156A	0xF8CDE000  STR	LR, [SP, #0]
0x156E	0x9002    STR	R0, [SP, #8]
0x1570	0xF88D100C  STRB	R1, [SP, #12]
;__uart1wire_driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x1574	0x2200    MOVS	R2, #0
0x1576	0xF88D2004  STRB	R2, [SP, #4]
L_uart1wire_readData0:
0x157A	0xF89D300C  LDRB	R3, [SP, #12]
0x157E	0xF89D2004  LDRB	R2, [SP, #4]
0x1582	0x429A    CMP	R2, R3
0x1584	0xD21A    BCS	L_uart1wire_readData1
;__uart1wire_driver.c, 116 :: 		_readyFlag = 0;
0x1586	0x2300    MOVS	R3, #0
0x1588	0x4A0E    LDR	R2, [PC, #56]
0x158A	0x7013    STRB	R3, [R2, #0]
;__uart1wire_driver.c, 117 :: 		hal_uartWrite(_UART1WIRE_READ_SEQ);
0x158C	0x20FF    MOVS	R0, #255
0x158E	0xF7FFFE71  BL	__uart1wire_driver_hal_uartWrite+0
;__uart1wire_driver.c, 118 :: 		while(1)
L_uart1wire_readData3:
;__uart1wire_driver.c, 120 :: 		if(_readyFlag == 1)
0x1592	0x4A0C    LDR	R2, [PC, #48]
0x1594	0x7812    LDRB	R2, [R2, #0]
0x1596	0x2A01    CMP	R2, #1
0x1598	0xD107    BNE	L_uart1wire_readData5
;__uart1wire_driver.c, 122 :: 		buf[ cnt ] = _readData;
0x159A	0xF89D3004  LDRB	R3, [SP, #4]
0x159E	0x9A02    LDR	R2, [SP, #8]
0x15A0	0x18D3    ADDS	R3, R2, R3
0x15A2	0x4A09    LDR	R2, [PC, #36]
0x15A4	0x7812    LDRB	R2, [R2, #0]
0x15A6	0x701A    STRB	R2, [R3, #0]
;__uart1wire_driver.c, 123 :: 		break;
0x15A8	0xE000    B	L_uart1wire_readData4
;__uart1wire_driver.c, 124 :: 		}
L_uart1wire_readData5:
;__uart1wire_driver.c, 125 :: 		}
0x15AA	0xE7F2    B	L_uart1wire_readData3
L_uart1wire_readData4:
;__uart1wire_driver.c, 126 :: 		Delay_10ms();
0x15AC	0xF000F904  BL	_Delay_10ms+0
;__uart1wire_driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x15B0	0xF89D2004  LDRB	R2, [SP, #4]
0x15B4	0x1C52    ADDS	R2, R2, #1
0x15B6	0xF88D2004  STRB	R2, [SP, #4]
;__uart1wire_driver.c, 127 :: 		}
0x15BA	0xE7DE    B	L_uart1wire_readData0
L_uart1wire_readData1:
;__uart1wire_driver.c, 128 :: 		}
L_end_uart1wire_readData:
0x15BC	0xF8DDE000  LDR	LR, [SP, #0]
0x15C0	0xB004    ADD	SP, SP, #16
0x15C2	0x4770    BX	LR
0x15C4	0x003A2000  	__uart1wire_driver__readyFlag+0
0x15C8	0x003B2000  	__uart1wire_driver__readData+0
; end of _uart1wire_readData
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x15CC	0xB083    SUB	SP, SP, #12
0x15CE	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x15D2	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x15D4	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x15D6	0x2300    MOVS	R3, #0
0x15D8	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x15DA	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x15DE	0x9902    LDR	R1, [SP, #8]
0x15E0	0xF1B13FFF  CMP	R1, #-1
0x15E4	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x15E6	0x4970    LDR	R1, [PC, #448]
0x15E8	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x15EA	0xF7FFFD59  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x15EE	0x2003    MOVS	R0, #3
0x15F0	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x15F2	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x15F4	0xA902    ADD	R1, SP, #8
0x15F6	0x1CC9    ADDS	R1, R1, #3
0x15F8	0x7809    LDRB	R1, [R1, #0]
0x15FA	0xF0010180  AND	R1, R1, #128
0x15FE	0xB2C9    UXTB	R1, R1
0x1600	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x1602	0xA902    ADD	R1, SP, #8
0x1604	0x1CCA    ADDS	R2, R1, #3
0x1606	0x7811    LDRB	R1, [R2, #0]
0x1608	0xF0810180  EOR	R1, R1, #128
0x160C	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x160E	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x1610	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x1612	0x212D    MOVS	R1, #45
0x1614	0x7021    STRB	R1, [R4, #0]
0x1616	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x1618	0xB2D7    UXTB	R7, R2
0x161A	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x161C	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x161E	0x4626    MOV	R6, R4
0x1620	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x1622	0x9902    LDR	R1, [SP, #8]
0x1624	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x1626	0x4961    LDR	R1, [PC, #388]
0x1628	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x162A	0xF7FFFD39  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x162E	0x2000    MOVS	R0, #0
0x1630	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1632	0x9902    LDR	R1, [SP, #8]
0x1634	0xF1B14FFF  CMP	R1, #2139095040
0x1638	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x163A	0x495D    LDR	R1, [PC, #372]
0x163C	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x163E	0xF7FFFD2F  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1642	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x1644	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1646	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x164A	0xB2C3    UXTB	R3, R0
0x164C	0x4634    MOV	R4, R6
0x164E	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x1652	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1656	0xEEB70A00  VMOV.F32	S0, #1
0x165A	0xEEF40AC0  VCMPE.F32	S1, S0
0x165E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1662	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1664	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1668	0xEEB20A04  VMOV.F32	S0, #10
0x166C	0xEE200A80  VMUL.F32	S0, S1, S0
0x1670	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x1674	0x1E40    SUBS	R0, R0, #1
0x1676	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x1678	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x167A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x167E	0xEEB20A04  VMOV.F32	S0, #10
0x1682	0xEEF40AC0  VCMPE.F32	S1, S0
0x1686	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x168A	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x168C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1690	0x4948    LDR	R1, [PC, #288]
0x1692	0xEE001A10  VMOV	S0, R1
0x1696	0xEE200A80  VMUL.F32	S0, S1, S0
0x169A	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x169E	0x1C40    ADDS	R0, R0, #1
0x16A0	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x16A2	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x16A4	0x9902    LDR	R1, [SP, #8]
0x16A6	0x0049    LSLS	R1, R1, #1
0x16A8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x16AA	0xA902    ADD	R1, SP, #8
0x16AC	0x1CC9    ADDS	R1, R1, #3
0x16AE	0x7809    LDRB	R1, [R1, #0]
0x16B0	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x16B2	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x16B4	0xA902    ADD	R1, SP, #8
0x16B6	0x1CCA    ADDS	R2, R1, #3
0x16B8	0x2101    MOVS	R1, #1
0x16BA	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x16BC	0x9902    LDR	R1, [SP, #8]
0x16BE	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x16C0	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x16C2	0xA902    ADD	R1, SP, #8
0x16C4	0x1CC9    ADDS	R1, R1, #3
0x16C6	0x7809    LDRB	R1, [R1, #0]
0x16C8	0x3130    ADDS	R1, #48
0x16CA	0x7021    STRB	R1, [R4, #0]
0x16CC	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x16CE	0x2801    CMP	R0, #1
0x16D0	0xDB03    BLT	L__FloatToStr178
0x16D2	0x2806    CMP	R0, #6
0x16D4	0xDC01    BGT	L__FloatToStr177
0x16D6	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x16D8	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x16DA	0x212E    MOVS	R1, #46
0x16DC	0x7011    STRB	R1, [R2, #0]
0x16DE	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x16E0	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x16E2	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x16E4	0xB244    SXTB	R4, R0
0x16E6	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x16E8	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x16EA	0xA902    ADD	R1, SP, #8
0x16EC	0x1CCA    ADDS	R2, R1, #3
0x16EE	0x2100    MOVS	R1, #0
0x16F0	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x16F2	0x9902    LDR	R1, [SP, #8]
0x16F4	0x008A    LSLS	R2, R1, #2
0x16F6	0x9902    LDR	R1, [SP, #8]
0x16F8	0x1889    ADDS	R1, R1, R2
0x16FA	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x16FC	0x9902    LDR	R1, [SP, #8]
0x16FE	0x0049    LSLS	R1, R1, #1
0x1700	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x1702	0xA902    ADD	R1, SP, #8
0x1704	0x1CC9    ADDS	R1, R1, #3
0x1706	0x7809    LDRB	R1, [R1, #0]
0x1708	0x3130    ADDS	R1, #48
0x170A	0x7029    STRB	R1, [R5, #0]
0x170C	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x170E	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x1710	0x1E61    SUBS	R1, R4, #1
0x1712	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x1714	0xB24A    SXTB	R2, R1
0x1716	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x1718	0x212E    MOVS	R1, #46
0x171A	0x7029    STRB	R1, [R5, #0]
0x171C	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x171E	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x1720	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x1722	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x1724	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x1726	0xB2CB    UXTB	R3, R1
0x1728	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x172A	0x1E40    SUBS	R0, R0, #1
0x172C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x172E	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x1730	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x1732	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x1734	0x1E51    SUBS	R1, R2, #1
0x1736	0x7809    LDRB	R1, [R1, #0]
0x1738	0x2930    CMP	R1, #48
0x173A	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x173C	0x1E52    SUBS	R2, R2, #1
0x173E	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x1740	0x1E51    SUBS	R1, R2, #1
0x1742	0x7809    LDRB	R1, [R1, #0]
0x1744	0x292E    CMP	R1, #46
0x1746	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x1748	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x174A	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x174C	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x174E	0x2165    MOVS	R1, #101
0x1750	0x7011    STRB	R1, [R2, #0]
0x1752	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x1754	0x2800    CMP	R0, #0
0x1756	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x1758	0x212D    MOVS	R1, #45
0x175A	0x7011    STRB	R1, [R2, #0]
0x175C	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x175E	0x4241    RSBS	R1, R0, #0
0x1760	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x1762	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x1764	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x1766	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x1768	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x176A	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x176C	0x2909    CMP	R1, #9
0x176E	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1770	0x210A    MOVS	R1, #10
0x1772	0xFBB0F1F1  UDIV	R1, R0, R1
0x1776	0xB2C9    UXTB	R1, R1
0x1778	0x3130    ADDS	R1, #48
0x177A	0x7011    STRB	R1, [R2, #0]
0x177C	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x177E	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x1780	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x1782	0x220A    MOVS	R2, #10
0x1784	0xFBB0F1F2  UDIV	R1, R0, R2
0x1788	0xFB020111  MLS	R1, R2, R1, R0
0x178C	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x178E	0x3130    ADDS	R1, #48
0x1790	0x7019    STRB	R1, [R3, #0]
0x1792	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x1794	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x1796	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x1798	0x2100    MOVS	R1, #0
0x179A	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x179C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x179E	0xF8DDE000  LDR	LR, [SP, #0]
0x17A2	0xB003    ADD	SP, SP, #12
0x17A4	0x4770    BX	LR
0x17A6	0xBF00    NOP
0x17A8	0x00302000  	?lstr1___Lib_Conversions+0
0x17AC	0x00342000  	?lstr2___Lib_Conversions+0
0x17B0	0x00362000  	?lstr3___Lib_Conversions+0
0x17B4	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x10A0	0xB081    SUB	SP, SP, #4
0x10A2	0x9100    STR	R1, [SP, #0]
0x10A4	0x4601    MOV	R1, R0
0x10A6	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x10A8	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x10AA	0x461C    MOV	R4, R3
0x10AC	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x10AE	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x10B0	0x4603    MOV	R3, R0
0x10B2	0x1C42    ADDS	R2, R0, #1
0x10B4	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x10B6	0x781A    LDRB	R2, [R3, #0]
0x10B8	0x7022    STRB	R2, [R4, #0]
0x10BA	0x7822    LDRB	R2, [R4, #0]
0x10BC	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x10BE	0x462B    MOV	R3, R5
0x10C0	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x10C2	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x10C4	0xB001    ADD	SP, SP, #4
0x10C6	0x4770    BX	LR
; end of _strcpy
__Lib_System_TIVA_InitialSetUpRCCRCC2:
;__Lib_System_TIVA.c, 318 :: 		
0x1ABC	0xB081    SUB	SP, SP, #4
0x1ABE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_TIVA.c, 322 :: 		
; ulRSCLKCFG start address is: 8 (R2)
0x1AC2	0x4A34    LDR	R2, [PC, #208]
;__Lib_System_TIVA.c, 323 :: 		
; ulMOSCCTL start address is: 12 (R3)
0x1AC4	0x4B34    LDR	R3, [PC, #208]
;__Lib_System_TIVA.c, 324 :: 		
; ulPLLFREQ0 start address is: 16 (R4)
0x1AC6	0x4C35    LDR	R4, [PC, #212]
;__Lib_System_TIVA.c, 325 :: 		
; ulPLLFREQ1 start address is: 20 (R5)
0x1AC8	0x4D35    LDR	R5, [PC, #212]
;__Lib_System_TIVA.c, 326 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1ACA	0x4E36    LDR	R6, [PC, #216]
;__Lib_System_TIVA.c, 329 :: 		
0x1ACC	0xF04F1130  MOV	R1, #3145776
0x1AD0	0x4835    LDR	R0, [PC, #212]
0x1AD2	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 330 :: 		
0x1AD4	0x2100    MOVS	R1, #0
0x1AD6	0x4835    LDR	R0, [PC, #212]
0x1AD8	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 333 :: 		
0x1ADA	0xF06F0001  MVN	R0, #1
0x1ADE	0xEA030100  AND	R1, R3, R0, LSL #0
0x1AE2	0x4833    LDR	R0, [PC, #204]
0x1AE4	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 334 :: 		
0x1AE6	0xF3C300C0  UBFX	R0, R3, #3, #1
0x1AEA	0xB918    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC228
;__Lib_System_TIVA.c, 337 :: 		
0x1AEC	0xF7FFFE64  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 338 :: 		
0x1AF0	0xF7FFFE62  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 339 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC228:
;__Lib_System_TIVA.c, 340 :: 		
0x1AF4	0xF3C30000  UBFX	R0, R3, #0, #1
; ulMOSCCTL end address is: 12 (R3)
0x1AF8	0xB118    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC229
;__Lib_System_TIVA.c, 341 :: 		
0x1AFA	0x2101    MOVS	R1, #1
0x1AFC	0xB249    SXTB	R1, R1
0x1AFE	0x482D    LDR	R0, [PC, #180]
0x1B00	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC229:
;__Lib_System_TIVA.c, 343 :: 		
0x1B02	0x482D    LDR	R0, [PC, #180]
0x1B04	0x4286    CMP	R6, R0
0x1B06	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 344 :: 		
0x1B08	0x492C    LDR	R1, [PC, #176]
0x1B0A	0x4827    LDR	R0, [PC, #156]
0x1B0C	0x6001    STR	R1, [R0, #0]
0x1B0E	0xE021    B	L___Lib_System_TIVA_InitialSetUpRCCRCC231
L___Lib_System_TIVA_InitialSetUpRCCRCC230:
;__Lib_System_TIVA.c, 345 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1B10	0x482B    LDR	R0, [PC, #172]
0x1B12	0x4286    CMP	R6, R0
0x1B14	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 346 :: 		
0x1B16	0x492B    LDR	R1, [PC, #172]
0x1B18	0x4823    LDR	R0, [PC, #140]
0x1B1A	0x6001    STR	R1, [R0, #0]
0x1B1C	0xE01A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC233
L___Lib_System_TIVA_InitialSetUpRCCRCC232:
;__Lib_System_TIVA.c, 347 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1B1E	0xF24C3050  MOVW	R0, #50000
0x1B22	0x4286    CMP	R6, R0
0x1B24	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 348 :: 		
0x1B26	0x4928    LDR	R1, [PC, #160]
0x1B28	0x481F    LDR	R0, [PC, #124]
0x1B2A	0x6001    STR	R1, [R0, #0]
0x1B2C	0xE012    B	L___Lib_System_TIVA_InitialSetUpRCCRCC235
L___Lib_System_TIVA_InitialSetUpRCCRCC234:
;__Lib_System_TIVA.c, 349 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1B2E	0xF2475030  MOVW	R0, #30000
0x1B32	0x4286    CMP	R6, R0
0x1B34	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 350 :: 		
0x1B36	0x4925    LDR	R1, [PC, #148]
0x1B38	0x481B    LDR	R0, [PC, #108]
0x1B3A	0x6001    STR	R1, [R0, #0]
0x1B3C	0xE00A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC237
L___Lib_System_TIVA_InitialSetUpRCCRCC236:
;__Lib_System_TIVA.c, 351 :: 		
; Fosc_kHz start address is: 24 (R6)
0x1B3E	0xF5B65F7A  CMP	R6, #16000
0x1B42	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 352 :: 		
0x1B44	0x4922    LDR	R1, [PC, #136]
0x1B46	0x4818    LDR	R0, [PC, #96]
0x1B48	0x6001    STR	R1, [R0, #0]
0x1B4A	0xE003    B	L___Lib_System_TIVA_InitialSetUpRCCRCC239
L___Lib_System_TIVA_InitialSetUpRCCRCC238:
;__Lib_System_TIVA.c, 354 :: 		
0x1B4C	0xF04F1130  MOV	R1, #3145776
0x1B50	0x4815    LDR	R0, [PC, #84]
0x1B52	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC239:
L___Lib_System_TIVA_InitialSetUpRCCRCC237:
L___Lib_System_TIVA_InitialSetUpRCCRCC235:
L___Lib_System_TIVA_InitialSetUpRCCRCC233:
L___Lib_System_TIVA_InitialSetUpRCCRCC231:
;__Lib_System_TIVA.c, 356 :: 		
0x1B54	0x481F    LDR	R0, [PC, #124]
0x1B56	0x6004    STR	R4, [R0, #0]
; ulPLLFREQ0 end address is: 16 (R4)
;__Lib_System_TIVA.c, 357 :: 		
0x1B58	0x481F    LDR	R0, [PC, #124]
0x1B5A	0x6005    STR	R5, [R0, #0]
; ulPLLFREQ1 end address is: 20 (R5)
;__Lib_System_TIVA.c, 359 :: 		
0x1B5C	0xF06F5080  MVN	R0, #268435456
0x1B60	0xEA020100  AND	R1, R2, R0, LSL #0
0x1B64	0x4811    LDR	R0, [PC, #68]
0x1B66	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 361 :: 		
0x1B68	0x2101    MOVS	R1, #1
0x1B6A	0xB249    SXTB	R1, R1
0x1B6C	0x481B    LDR	R0, [PC, #108]
0x1B6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 362 :: 		
0x1B70	0x481B    LDR	R0, [PC, #108]
0x1B72	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 364 :: 		
0x1B74	0xF0025080  AND	R0, R2, #268435456
; ulRSCLKCFG end address is: 8 (R2)
0x1B78	0xB138    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC240
;__Lib_System_TIVA.c, 365 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC241:
0x1B7A	0x481A    LDR	R0, [PC, #104]
0x1B7C	0x6800    LDR	R0, [R0, #0]
0x1B7E	0xB900    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC242
;__Lib_System_TIVA.c, 366 :: 		
0x1B80	0xE7FB    B	L___Lib_System_TIVA_InitialSetUpRCCRCC241
L___Lib_System_TIVA_InitialSetUpRCCRCC242:
;__Lib_System_TIVA.c, 367 :: 		
0x1B82	0x2101    MOVS	R1, #1
0x1B84	0xB249    SXTB	R1, R1
0x1B86	0x4818    LDR	R0, [PC, #96]
0x1B88	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 368 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC240:
;__Lib_System_TIVA.c, 369 :: 		
L_end_InitialSetUpRCCRCC2:
0x1B8A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B8E	0xB001    ADD	SP, SP, #4
0x1B90	0x4770    BX	LR
0x1B92	0xBF00    NOP
0x1B94	0x00043330  	#858783748
0x1B98	0x00110000  	#17
0x1B9C	0x00180080  	#8388632
0x1BA0	0x00000000  	#0
0x1BA4	0xD4C00001  	#120000
0x1BA8	0xE0C0400F  	SYSCTL_MEMTIM0+0
0x1BAC	0xE0B0400F  	SYSCTL_RSCLKCFG+0
0x1BB0	0xE07C400F  	SYSCTL_MOSCCTL+0
0x1BB4	0x0F8043FC  	SYSCTL_MOSCCTL+0
0x1BB8	0x86A00001  	#100000
0x1BBC	0x01960030  	#3146134
0x1BC0	0x38800001  	#80000
0x1BC4	0x01550030  	#3146069
0x1BC8	0x00D30030  	#3145939
0x1BCC	0x00B20030  	#3145906
0x1BD0	0x00710030  	#3145841
0x1BD4	0xE160400F  	SYSCTL_PLLFREQ0+0
0x1BD8	0xE164400F  	SYSCTL_PLLFREQ1+0
0x1BDC	0x167C43FC  	SYSCTL_RSCLKCFG+0
0x1BE0	0x167843FC  	SYSCTL_RSCLKCFG+0
0x1BE4	0x2D0043FC  	SYSCTL_PLLSTAT+0
0x1BE8	0x167043FC  	SYSCTL_RSCLKCFG+0
; end of __Lib_System_TIVA_InitialSetUpRCCRCC2
__Lib_System_TIVA_InitialSetUpFosc:
;__Lib_System_TIVA.c, 314 :: 		
0x1BEC	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 315 :: 		
0x1BEE	0x4902    LDR	R1, [PC, #8]
0x1BF0	0x4802    LDR	R0, [PC, #8]
0x1BF2	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 316 :: 		
L_end_InitialSetUpFosc:
0x1BF4	0xB001    ADD	SP, SP, #4
0x1BF6	0x4770    BX	LR
0x1BF8	0xD4C00001  	#120000
0x1BFC	0x007C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_TIVA_InitialSetUpFosc
___GenExcept:
;__Lib_System_TIVA.c, 281 :: 		
0x1AB4	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 282 :: 		
L___GenExcept24:
;__Lib_System_TIVA.c, 283 :: 		
0x1AB6	0xE7FE    B	L___GenExcept24
;__Lib_System_TIVA.c, 284 :: 		
L_end___GenExcept:
0x1AB8	0xB001    ADD	SP, SP, #4
0x1ABA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_TIVA.c, 87 :: 		
0x1A60	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 90 :: 		
0x1A62	0xF64E5088  MOVW	R0, #60808
;__Lib_System_TIVA.c, 91 :: 		
0x1A66	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_TIVA.c, 93 :: 		
0x1A6A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_TIVA.c, 95 :: 		
0x1A6C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_TIVA.c, 97 :: 		
0x1A70	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 99 :: 		
0x1A72	0xBF00    NOP
;__Lib_System_TIVA.c, 100 :: 		
0x1A74	0xBF00    NOP
;__Lib_System_TIVA.c, 101 :: 		
0x1A76	0xBF00    NOP
;__Lib_System_TIVA.c, 102 :: 		
0x1A78	0xBF00    NOP
;__Lib_System_TIVA.c, 104 :: 		
0x1A7A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_TIVA.c, 105 :: 		
0x1A7E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_TIVA.c, 106 :: 		
0x1A82	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_TIVA.c, 107 :: 		
L_end___EnableFPU:
0x1A86	0xB001    ADD	SP, SP, #4
0x1A88	0x4770    BX	LR
; end of ___EnableFPU
0x2030	0xB500    PUSH	(R14)
0x2032	0xF8DFB014  LDR	R11, [PC, #20]
0x2036	0xF8DFA014  LDR	R10, [PC, #20]
0x203A	0xF8DFC014  LDR	R12, [PC, #20]
0x203E	0xF7FFFCF3  BL	6696
0x2042	0xBD00    POP	(R15)
0x2044	0x4770    BX	LR
0x2046	0xBF00    NOP
0x2048	0x00002000  	#536870912
0x204C	0x003B2000  	#536870971
0x2050	0x1FD00000  	#8144
0x20B0	0xB500    PUSH	(R14)
0x20B2	0xF8DFB010  LDR	R11, [PC, #16]
0x20B6	0xF8DFA010  LDR	R10, [PC, #16]
0x20BA	0xF7FFFC97  BL	6636
0x20BE	0xBD00    POP	(R15)
0x20C0	0x4770    BX	LR
0x20C2	0xBF00    NOP
0x20C4	0x00002000  	#536870912
0x20C8	0x009C2000  	#536871068
_UART5_RX_ISR:
;Click_UART1Wire_TIVA.c, 108 :: 		void UART5_RX_ISR()iv IVT_INT_UART5 ics ICS_AUTO
0x1A8C	0xF84D4D04  PUSH	(R4)
0x1A90	0xB081    SUB	SP, SP, #4
0x1A92	0xF8CDE000  STR	LR, [SP, #0]
;Click_UART1Wire_TIVA.c, 110 :: 		readData = uart1wire_readByte();
0x1A96	0xF7FFFF9F  BL	_uart1wire_readByte+0
0x1A9A	0x4905    LDR	R1, [PC, #20]
0x1A9C	0x7008    STRB	R0, [R1, #0]
;Click_UART1Wire_TIVA.c, 111 :: 		uart1wire_storage(readData, 1);
0x1A9E	0x2101    MOVS	R1, #1
0x1AA0	0xF7FFFF60  BL	_uart1wire_storage+0
;Click_UART1Wire_TIVA.c, 112 :: 		}
L_end_UART5_RX_ISR:
0x1AA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AA8	0xB001    ADD	SP, SP, #4
0x1AAA	0xF85D4B04  POP	(R4)
0x1AAE	0x4770    BX	LR
0x1AB0	0x003E2000  	_readData+0
; end of _UART5_RX_ISR
_uart1wire_readByte:
;__uart1wire_driver.c, 81 :: 		uint8_t uart1wire_readByte()
0x19D8	0xB081    SUB	SP, SP, #4
0x19DA	0xF8CDE000  STR	LR, [SP, #0]
;__uart1wire_driver.c, 83 :: 		return hal_uartRead();
0x19DE	0xF7FFFF1D  BL	__uart1wire_driver_hal_uartRead+0
;__uart1wire_driver.c, 84 :: 		}
L_end_uart1wire_readByte:
0x19E2	0xF8DDE000  LDR	LR, [SP, #0]
0x19E6	0xB001    ADD	SP, SP, #4
0x19E8	0x4770    BX	LR
; end of _uart1wire_readByte
__uart1wire_driver_hal_uartRead:
;__hal_tiva.c, 203 :: 		static uint8_t hal_uartRead()
0x181C	0xB081    SUB	SP, SP, #4
0x181E	0xF8CDE000  STR	LR, [SP, #0]
;__hal_tiva.c, 205 :: 		return ( uint8_t )fp_uartRead();
0x1822	0x4C04    LDR	R4, [PC, #16]
0x1824	0x6824    LDR	R4, [R4, #0]
0x1826	0x47A0    BLX	R4
0x1828	0xB2C0    UXTB	R0, R0
;__hal_tiva.c, 206 :: 		}
L_end_hal_uartRead:
0x182A	0xF8DDE000  LDR	LR, [SP, #0]
0x182E	0xB001    ADD	SP, SP, #4
0x1830	0x4770    BX	LR
0x1832	0xBF00    NOP
0x1834	0x00942000  	__uart1wire_driver_fp_uartRead+0
; end of __uart1wire_driver_hal_uartRead
_UART0_Read:
;__Lib_UART_07.c, 45 :: 		
0x1084	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 47 :: 		
L_UART0_Read4:
0x1086	0x4804    LDR	R0, [PC, #16]
0x1088	0x6800    LDR	R0, [R0, #0]
0x108A	0xB100    CBZ	R0, L_UART0_Read5
0x108C	0xE7FB    B	L_UART0_Read4
L_UART0_Read5:
;__Lib_UART_07.c, 50 :: 		
0x108E	0x4803    LDR	R0, [PC, #12]
0x1090	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 51 :: 		
L_end_UART0_Read:
0x1092	0xB001    ADD	SP, SP, #4
0x1094	0x4770    BX	LR
0x1096	0xBF00    NOP
0x1098	0x03104218  	UART0_FR+0
0x109C	0xC0004000  	UART0_DR+0
; end of _UART0_Read
_UART0_Data_Ready:
;__Lib_UART_07.c, 53 :: 		
0x1074	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 55 :: 		
0x1076	0x4802    LDR	R0, [PC, #8]
0x1078	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 56 :: 		
L_end_UART0_Data_Ready:
0x107A	0xB001    ADD	SP, SP, #4
0x107C	0x4770    BX	LR
0x107E	0xBF00    NOP
0x1080	0x03184218  	UART0_FR+0
; end of _UART0_Data_Ready
_UART0_Tx_Idle:
;__Lib_UART_07.c, 91 :: 		
0x10C8	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 94 :: 		
0x10CA	0x4803    LDR	R0, [PC, #12]
0x10CC	0x6800    LDR	R0, [R0, #0]
0x10CE	0xF0800001  EOR	R0, R0, #1
0x10D2	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 95 :: 		
L_end_UART0_Tx_Idle:
0x10D4	0xB001    ADD	SP, SP, #4
0x10D6	0x4770    BX	LR
0x10D8	0x030C4218  	UART0_FR+0
; end of _UART0_Tx_Idle
_UART1_Read:
;__Lib_UART_07.c, 241 :: 		
0x1100	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 243 :: 		
L_UART1_Read22:
0x1102	0x4804    LDR	R0, [PC, #16]
0x1104	0x6800    LDR	R0, [R0, #0]
0x1106	0xB100    CBZ	R0, L_UART1_Read23
0x1108	0xE7FB    B	L_UART1_Read22
L_UART1_Read23:
;__Lib_UART_07.c, 246 :: 		
0x110A	0x4803    LDR	R0, [PC, #12]
0x110C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 247 :: 		
L_end_UART1_Read:
0x110E	0xB001    ADD	SP, SP, #4
0x1110	0x4770    BX	LR
0x1112	0xBF00    NOP
0x1114	0x0310421A  	UART1_FR+0
0x1118	0xD0004000  	UART1_DR+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_07.c, 249 :: 		
0x10F0	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 251 :: 		
0x10F2	0x4802    LDR	R0, [PC, #8]
0x10F4	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 252 :: 		
L_end_UART1_Data_Ready:
0x10F6	0xB001    ADD	SP, SP, #4
0x10F8	0x4770    BX	LR
0x10FA	0xBF00    NOP
0x10FC	0x0318421A  	UART1_FR+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_07.c, 287 :: 		
0x10DC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 290 :: 		
0x10DE	0x4803    LDR	R0, [PC, #12]
0x10E0	0x6800    LDR	R0, [R0, #0]
0x10E2	0xF0800001  EOR	R0, R0, #1
0x10E6	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 291 :: 		
L_end_UART1_Tx_Idle:
0x10E8	0xB001    ADD	SP, SP, #4
0x10EA	0x4770    BX	LR
0x10EC	0x030C421A  	UART1_FR+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_07.c, 456 :: 		
0x1004	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 458 :: 		
L_UART2_Read40:
0x1006	0x4804    LDR	R0, [PC, #16]
0x1008	0x6800    LDR	R0, [R0, #0]
0x100A	0xB100    CBZ	R0, L_UART2_Read41
0x100C	0xE7FB    B	L_UART2_Read40
L_UART2_Read41:
;__Lib_UART_07.c, 461 :: 		
0x100E	0x4803    LDR	R0, [PC, #12]
0x1010	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 462 :: 		
L_end_UART2_Read:
0x1012	0xB001    ADD	SP, SP, #4
0x1014	0x4770    BX	LR
0x1016	0xBF00    NOP
0x1018	0x0310421C  	UART2_FR+0
0x101C	0xE0004000  	UART2_DR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_07.c, 464 :: 		
0x1050	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 466 :: 		
0x1052	0x4802    LDR	R0, [PC, #8]
0x1054	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 467 :: 		
L_end_UART2_Data_Ready:
0x1056	0xB001    ADD	SP, SP, #4
0x1058	0x4770    BX	LR
0x105A	0xBF00    NOP
0x105C	0x0318421C  	UART2_FR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_07.c, 502 :: 		
0x1060	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 505 :: 		
0x1062	0x4803    LDR	R0, [PC, #12]
0x1064	0x6800    LDR	R0, [R0, #0]
0x1066	0xF0800001  EOR	R0, R0, #1
0x106A	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 506 :: 		
L_end_UART2_Tx_Idle:
0x106C	0xB001    ADD	SP, SP, #4
0x106E	0x4770    BX	LR
0x1070	0x030C421C  	UART2_FR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_07.c, 661 :: 		
0x1020	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 663 :: 		
L_UART3_Read58:
0x1022	0x4804    LDR	R0, [PC, #16]
0x1024	0x6800    LDR	R0, [R0, #0]
0x1026	0xB100    CBZ	R0, L_UART3_Read59
0x1028	0xE7FB    B	L_UART3_Read58
L_UART3_Read59:
;__Lib_UART_07.c, 666 :: 		
0x102A	0x4803    LDR	R0, [PC, #12]
0x102C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 667 :: 		
L_end_UART3_Read:
0x102E	0xB001    ADD	SP, SP, #4
0x1030	0x4770    BX	LR
0x1032	0xBF00    NOP
0x1034	0x0310421E  	UART3_FR+0
0x1038	0xF0004000  	UART3_DR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_07.c, 669 :: 		
0x1200	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 671 :: 		
0x1202	0x4802    LDR	R0, [PC, #8]
0x1204	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 672 :: 		
L_end_UART3_Data_Ready:
0x1206	0xB001    ADD	SP, SP, #4
0x1208	0x4770    BX	LR
0x120A	0xBF00    NOP
0x120C	0x0318421E  	UART3_FR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_07.c, 707 :: 		
0x11EC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 710 :: 		
0x11EE	0x4803    LDR	R0, [PC, #12]
0x11F0	0x6800    LDR	R0, [R0, #0]
0x11F2	0xF0800001  EOR	R0, R0, #1
0x11F6	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 711 :: 		
L_end_UART3_Tx_Idle:
0x11F8	0xB001    ADD	SP, SP, #4
0x11FA	0x4770    BX	LR
0x11FC	0x030C421E  	UART3_FR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_07.c, 866 :: 		
0x1150	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 868 :: 		
L_UART4_Read76:
0x1152	0x4804    LDR	R0, [PC, #16]
0x1154	0x6800    LDR	R0, [R0, #0]
0x1156	0xB100    CBZ	R0, L_UART4_Read77
0x1158	0xE7FB    B	L_UART4_Read76
L_UART4_Read77:
;__Lib_UART_07.c, 871 :: 		
0x115A	0x4803    LDR	R0, [PC, #12]
0x115C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 872 :: 		
L_end_UART4_Read:
0x115E	0xB001    ADD	SP, SP, #4
0x1160	0x4770    BX	LR
0x1162	0xBF00    NOP
0x1164	0x03104220  	UART4_FR+0
0x1168	0x00004001  	UART4_DR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_07.c, 874 :: 		
0x119C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 876 :: 		
0x119E	0x4802    LDR	R0, [PC, #8]
0x11A0	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 877 :: 		
L_end_UART4_Data_Ready:
0x11A2	0xB001    ADD	SP, SP, #4
0x11A4	0x4770    BX	LR
0x11A6	0xBF00    NOP
0x11A8	0x03184220  	UART4_FR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_07.c, 912 :: 		
0x116C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 915 :: 		
0x116E	0x4803    LDR	R0, [PC, #12]
0x1170	0x6800    LDR	R0, [R0, #0]
0x1172	0xF0800001  EOR	R0, R0, #1
0x1176	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 916 :: 		
L_end_UART4_Tx_Idle:
0x1178	0xB001    ADD	SP, SP, #4
0x117A	0x4770    BX	LR
0x117C	0x030C4220  	UART4_FR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_07.c, 1071 :: 		
0x1180	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1073 :: 		
L_UART5_Read94:
0x1182	0x4804    LDR	R0, [PC, #16]
0x1184	0x6800    LDR	R0, [R0, #0]
0x1186	0xB100    CBZ	R0, L_UART5_Read95
0x1188	0xE7FB    B	L_UART5_Read94
L_UART5_Read95:
;__Lib_UART_07.c, 1076 :: 		
0x118A	0x4803    LDR	R0, [PC, #12]
0x118C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1077 :: 		
L_end_UART5_Read:
0x118E	0xB001    ADD	SP, SP, #4
0x1190	0x4770    BX	LR
0x1192	0xBF00    NOP
0x1194	0x03104222  	UART5_FR+0
0x1198	0x10004001  	UART5_DR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_07.c, 1079 :: 		
0x112C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1081 :: 		
0x112E	0x4802    LDR	R0, [PC, #8]
0x1130	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1082 :: 		
L_end_UART5_Data_Ready:
0x1132	0xB001    ADD	SP, SP, #4
0x1134	0x4770    BX	LR
0x1136	0xBF00    NOP
0x1138	0x03184222  	UART5_FR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_07.c, 1117 :: 		
0x113C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1120 :: 		
0x113E	0x4803    LDR	R0, [PC, #12]
0x1140	0x6800    LDR	R0, [R0, #0]
0x1142	0xF0800001  EOR	R0, R0, #1
0x1146	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 1121 :: 		
L_end_UART5_Tx_Idle:
0x1148	0xB001    ADD	SP, SP, #4
0x114A	0x4770    BX	LR
0x114C	0x030C4222  	UART5_FR+0
; end of _UART5_Tx_Idle
_UART6_Read:
;__Lib_UART_07.c, 1276 :: 		
0x1210	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1278 :: 		
L_UART6_Read112:
0x1212	0x4804    LDR	R0, [PC, #16]
0x1214	0x6800    LDR	R0, [R0, #0]
0x1216	0xB100    CBZ	R0, L_UART6_Read113
0x1218	0xE7FB    B	L_UART6_Read112
L_UART6_Read113:
;__Lib_UART_07.c, 1281 :: 		
0x121A	0x4803    LDR	R0, [PC, #12]
0x121C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1282 :: 		
L_end_UART6_Read:
0x121E	0xB001    ADD	SP, SP, #4
0x1220	0x4770    BX	LR
0x1222	0xBF00    NOP
0x1224	0x03104224  	UART6_FR+0
0x1228	0x20004001  	UART6_DR+0
; end of _UART6_Read
_UART6_Data_Ready:
;__Lib_UART_07.c, 1284 :: 		
0x11AC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1286 :: 		
0x11AE	0x4802    LDR	R0, [PC, #8]
0x11B0	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1287 :: 		
L_end_UART6_Data_Ready:
0x11B2	0xB001    ADD	SP, SP, #4
0x11B4	0x4770    BX	LR
0x11B6	0xBF00    NOP
0x11B8	0x03184224  	UART6_FR+0
; end of _UART6_Data_Ready
_UART6_Tx_Idle:
;__Lib_UART_07.c, 1322 :: 		
0x11BC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1325 :: 		
0x11BE	0x4803    LDR	R0, [PC, #12]
0x11C0	0x6800    LDR	R0, [R0, #0]
0x11C2	0xF0800001  EOR	R0, R0, #1
0x11C6	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 1326 :: 		
L_end_UART6_Tx_Idle:
0x11C8	0xB001    ADD	SP, SP, #4
0x11CA	0x4770    BX	LR
0x11CC	0x030C4224  	UART6_FR+0
; end of _UART6_Tx_Idle
_UART7_Read:
;__Lib_UART_07.c, 1481 :: 		
0x11D0	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1483 :: 		
L_UART7_Read130:
0x11D2	0x4804    LDR	R0, [PC, #16]
0x11D4	0x6800    LDR	R0, [R0, #0]
0x11D6	0xB100    CBZ	R0, L_UART7_Read131
0x11D8	0xE7FB    B	L_UART7_Read130
L_UART7_Read131:
;__Lib_UART_07.c, 1486 :: 		
0x11DA	0x4803    LDR	R0, [PC, #12]
0x11DC	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1487 :: 		
L_end_UART7_Read:
0x11DE	0xB001    ADD	SP, SP, #4
0x11E0	0x4770    BX	LR
0x11E2	0xBF00    NOP
0x11E4	0x03104226  	UART7_FR+0
0x11E8	0x30004001  	UART7_DR+0
; end of _UART7_Read
_UART7_Data_Ready:
;__Lib_UART_07.c, 1489 :: 		
0x111C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1491 :: 		
0x111E	0x4802    LDR	R0, [PC, #8]
0x1120	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1492 :: 		
L_end_UART7_Data_Ready:
0x1122	0xB001    ADD	SP, SP, #4
0x1124	0x4770    BX	LR
0x1126	0xBF00    NOP
0x1128	0x03184226  	UART7_FR+0
; end of _UART7_Data_Ready
_UART7_Tx_Idle:
;__Lib_UART_07.c, 1527 :: 		
0x103C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1530 :: 		
0x103E	0x4803    LDR	R0, [PC, #12]
0x1040	0x6800    LDR	R0, [R0, #0]
0x1042	0xF0800001  EOR	R0, R0, #1
0x1046	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 1531 :: 		
L_end_UART7_Tx_Idle:
0x1048	0xB001    ADD	SP, SP, #4
0x104A	0x4770    BX	LR
0x104C	0x030C4226  	UART7_FR+0
; end of _UART7_Tx_Idle
_uart1wire_storage:
;__uart1wire_driver.c, 104 :: 		void uart1wire_storage(uint8_t _data, uint8_t flag)
; flag start address is: 4 (R1)
; _data start address is: 0 (R0)
; flag end address is: 4 (R1)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; flag start address is: 4 (R1)
;__uart1wire_driver.c, 106 :: 		_readData = _data;
0x1964	0x4A02    LDR	R2, [PC, #8]
0x1966	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__uart1wire_driver.c, 107 :: 		_readyFlag = flag;
0x1968	0x4A02    LDR	R2, [PC, #8]
0x196A	0x7011    STRB	R1, [R2, #0]
; flag end address is: 4 (R1)
;__uart1wire_driver.c, 108 :: 		}
L_end_uart1wire_storage:
0x196C	0x4770    BX	LR
0x196E	0xBF00    NOP
0x1970	0x003B2000  	__uart1wire_driver__readData+0
0x1974	0x003A2000  	__uart1wire_driver__readyFlag+0
; end of _uart1wire_storage
;__Lib_GPIO_6_Defs.c,265 :: __GPIO_MODULE_UART5_C67_AHB [220]
0x1C00	0x4005A000 ;__GPIO_MODULE_UART5_C67_AHB+0
0x1C04	0x05400040 ;__GPIO_MODULE_UART5_C67_AHB+4
0x1C08	0x00000001 ;__GPIO_MODULE_UART5_C67_AHB+8
0x1C0C	0x4005A000 ;__GPIO_MODULE_UART5_C67_AHB+12
0x1C10	0x05400080 ;__GPIO_MODULE_UART5_C67_AHB+16
0x1C14	0x00000001 ;__GPIO_MODULE_UART5_C67_AHB+20
0x1C18	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+24
0x1C1C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+28
0x1C20	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+32
0x1C24	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+36
0x1C28	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+40
0x1C2C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+44
0x1C30	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+48
0x1C34	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+52
0x1C38	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+56
0x1C3C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+60
0x1C40	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+64
0x1C44	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+68
0x1C48	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+72
0x1C4C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+76
0x1C50	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+80
0x1C54	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+84
0x1C58	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+88
0x1C5C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+92
0x1C60	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+96
0x1C64	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+100
0x1C68	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+104
0x1C6C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+108
0x1C70	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+112
0x1C74	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+116
0x1C78	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+120
0x1C7C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+124
0x1C80	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+128
0x1C84	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+132
0x1C88	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+136
0x1C8C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+140
0x1C90	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+144
0x1C94	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+148
0x1C98	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+152
0x1C9C	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+156
0x1CA0	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+160
0x1CA4	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+164
0x1CA8	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+168
0x1CAC	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+172
0x1CB0	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+176
0x1CB4	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+180
0x1CB8	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+184
0x1CBC	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+188
0x1CC0	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+192
0x1CC4	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+196
0x1CC8	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+200
0x1CCC	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+204
0x1CD0	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+208
0x1CD4	0x00000000 ;__GPIO_MODULE_UART5_C67_AHB+212
0x1CD8	0x00000002 ;__GPIO_MODULE_UART5_C67_AHB+216
; end of __GPIO_MODULE_UART5_C67_AHB
;__Lib_GPIO_6_Defs.c,268 :: __GPIO_MODULE_UART5_H67_AHB [220]
0x1CDC	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+0
0x1CE0	0x05400040 ;__GPIO_MODULE_UART5_H67_AHB+4
0x1CE4	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+8
0x1CE8	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+12
0x1CEC	0x05400080 ;__GPIO_MODULE_UART5_H67_AHB+16
0x1CF0	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+20
0x1CF4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+24
0x1CF8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+28
0x1CFC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+32
0x1D00	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+36
0x1D04	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+40
0x1D08	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+44
0x1D0C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+48
0x1D10	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+52
0x1D14	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+56
0x1D18	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+60
0x1D1C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+64
0x1D20	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+68
0x1D24	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+72
0x1D28	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+76
0x1D2C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+80
0x1D30	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+84
0x1D34	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+88
0x1D38	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+92
0x1D3C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+96
0x1D40	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+100
0x1D44	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+104
0x1D48	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+108
0x1D4C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+112
0x1D50	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+116
0x1D54	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+120
0x1D58	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+124
0x1D5C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+128
0x1D60	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+132
0x1D64	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+136
0x1D68	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+140
0x1D6C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+144
0x1D70	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+148
0x1D74	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+152
0x1D78	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+156
0x1D7C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+160
0x1D80	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+164
0x1D84	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+168
0x1D88	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+172
0x1D8C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+176
0x1D90	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+180
0x1D94	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+184
0x1D98	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+188
0x1D9C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+192
0x1DA0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+196
0x1DA4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+200
0x1DA8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+204
0x1DAC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+208
0x1DB0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+212
0x1DB4	0x00000002 ;__GPIO_MODULE_UART5_H67_AHB+216
; end of __GPIO_MODULE_UART5_H67_AHB
;__Lib_GPIO_6_Defs.c,266 :: __GPIO_MODULE_UART2_D45_AHB [220]
0x1DB8	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+0
0x1DBC	0x05400010 ;__GPIO_MODULE_UART2_D45_AHB+4
0x1DC0	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+8
0x1DC4	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+12
0x1DC8	0x05400020 ;__GPIO_MODULE_UART2_D45_AHB+16
0x1DCC	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+20
0x1DD0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+24
0x1DD4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+28
0x1DD8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+32
0x1DDC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+36
0x1DE0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+40
0x1DE4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+44
0x1DE8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+48
0x1DEC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+52
0x1DF0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+56
0x1DF4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+60
0x1DF8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+64
0x1DFC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+68
0x1E00	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+72
0x1E04	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+76
0x1E08	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+80
0x1E0C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+84
0x1E10	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+88
0x1E14	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+92
0x1E18	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+96
0x1E1C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+100
0x1E20	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+104
0x1E24	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+108
0x1E28	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+112
0x1E2C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+116
0x1E30	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+120
0x1E34	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+124
0x1E38	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+128
0x1E3C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+132
0x1E40	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+136
0x1E44	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+140
0x1E48	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+144
0x1E4C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+148
0x1E50	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+152
0x1E54	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+156
0x1E58	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+160
0x1E5C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+164
0x1E60	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+168
0x1E64	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+172
0x1E68	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+176
0x1E6C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+180
0x1E70	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+184
0x1E74	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+188
0x1E78	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+192
0x1E7C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+196
0x1E80	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+200
0x1E84	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+204
0x1E88	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+208
0x1E8C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+212
0x1E90	0x00000002 ;__GPIO_MODULE_UART2_D45_AHB+216
; end of __GPIO_MODULE_UART2_D45_AHB
;__Lib_GPIO_6_Defs.c,264 :: __GPIO_MODULE_UART7_C45_AHB [220]
0x1E94	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+0
0x1E98	0x05400010 ;__GPIO_MODULE_UART7_C45_AHB+4
0x1E9C	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+8
0x1EA0	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+12
0x1EA4	0x05400020 ;__GPIO_MODULE_UART7_C45_AHB+16
0x1EA8	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+20
0x1EAC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+24
0x1EB0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+28
0x1EB4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+32
0x1EB8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+36
0x1EBC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+40
0x1EC0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+44
0x1EC4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+48
0x1EC8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+52
0x1ECC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+56
0x1ED0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+60
0x1ED4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+64
0x1ED8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+68
0x1EDC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+72
0x1EE0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+76
0x1EE4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+80
0x1EE8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+84
0x1EEC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+88
0x1EF0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+92
0x1EF4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+96
0x1EF8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+100
0x1EFC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+104
0x1F00	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+108
0x1F04	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+112
0x1F08	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+116
0x1F0C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+120
0x1F10	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+124
0x1F14	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+128
0x1F18	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+132
0x1F1C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+136
0x1F20	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+140
0x1F24	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+144
0x1F28	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+148
0x1F2C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+152
0x1F30	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+156
0x1F34	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+160
0x1F38	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+164
0x1F3C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+168
0x1F40	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+172
0x1F44	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+176
0x1F48	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+180
0x1F4C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+184
0x1F50	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+188
0x1F54	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+192
0x1F58	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+196
0x1F5C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+200
0x1F60	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+204
0x1F64	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+208
0x1F68	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+212
0x1F6C	0x00000002 ;__GPIO_MODULE_UART7_C45_AHB+216
; end of __GPIO_MODULE_UART7_C45_AHB
;easymx_v7_TM4C129XNCZAD.c,47 :: __MIKROBUS1_GPIO [96]
0x1F70	0xFFFFFFFF ;__MIKROBUS1_GPIO+0
0x1F74	0xFFFFFFFF ;__MIKROBUS1_GPIO+4
0x1F78	0xFFFFFFFF ;__MIKROBUS1_GPIO+8
0x1F7C	0xFFFFFFFF ;__MIKROBUS1_GPIO+12
0x1F80	0xFFFFFFFF ;__MIKROBUS1_GPIO+16
0x1F84	0xFFFFFFFF ;__MIKROBUS1_GPIO+20
0x1F88	0xFFFFFFFF ;__MIKROBUS1_GPIO+24
0x1F8C	0xFFFFFFFF ;__MIKROBUS1_GPIO+28
0x1F90	0xFFFFFFFF ;__MIKROBUS1_GPIO+32
0x1F94	0xFFFFFFFF ;__MIKROBUS1_GPIO+36
0x1F98	0xFFFFFFFF ;__MIKROBUS1_GPIO+40
0x1F9C	0xFFFFFFFF ;__MIKROBUS1_GPIO+44
0x1FA0	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1FA4	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x1FA8	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1FAC	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1FB0	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1FB4	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x1FB8	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1FBC	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1FC0	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1FC4	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x1FC8	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1FCC	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_UART1Wire_TIVA.c,0 :: ?ICS?lstr1_Click_UART1Wire_TIVA [22]
0x1FD0	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_TIVA+0
0x1FD4	0x73795320 ;?ICS?lstr1_Click_UART1Wire_TIVA+4
0x1FD8	0x206D6574 ;?ICS?lstr1_Click_UART1Wire_TIVA+8
0x1FDC	0x74696E69 ;?ICS?lstr1_Click_UART1Wire_TIVA+12
0x1FE0	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_TIVA+16
0x1FE4	0x0020 ;?ICS?lstr1_Click_UART1Wire_TIVA+20
; end of ?ICS?lstr1_Click_UART1Wire_TIVA
;Click_UART1Wire_TIVA.c,0 :: ?ICS_dataBuffer [10]
0x1FE6	0x00000000 ;?ICS_dataBuffer+0
0x1FEA	0x00000000 ;?ICS_dataBuffer+4
0x1FEE	0x0000 ;?ICS_dataBuffer+8
; end of ?ICS_dataBuffer
;Click_UART1Wire_TIVA.c,0 :: ?ICS?lstr2_Click_UART1Wire_TIVA [16]
0x1FF0	0x6D655420 ;?ICS?lstr2_Click_UART1Wire_TIVA+0
0x1FF4	0x61726570 ;?ICS?lstr2_Click_UART1Wire_TIVA+4
0x1FF8	0x65727574 ;?ICS?lstr2_Click_UART1Wire_TIVA+8
0x1FFC	0x00203A20 ;?ICS?lstr2_Click_UART1Wire_TIVA+12
; end of ?ICS?lstr2_Click_UART1Wire_TIVA
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x2000	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x2004	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x2006	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__uart1wire_driver.c,0 :: ?ICS__uart1wire_driver__readyFlag [1]
0x200A	0x00 ;?ICS__uart1wire_driver__readyFlag+0
; end of ?ICS__uart1wire_driver__readyFlag
;Click_UART1Wire_TIVA.c,22 :: __UART1WIRE_UART_CFG [24]
0x200C	0x00002580 ;__UART1WIRE_UART_CFG+0
0x2010	0x00000000 ;__UART1WIRE_UART_CFG+4
0x2014	0x00000060 ;__UART1WIRE_UART_CFG+8
0x2018	0x00000000 ;__UART1WIRE_UART_CFG+12
0x201C	0x00000000 ;__UART1WIRE_UART_CFG+16
0x2020	0x00000020 ;__UART1WIRE_UART_CFG+20
; end of __UART1WIRE_UART_CFG
;easymx_v7_TM4C129XNCZAD.c,15 :: __MIKROBUS1_UART [12]
0x2024	0x00000CA9 ;__MIKROBUS1_UART+0
0x2028	0x00001181 ;__MIKROBUS1_UART+4
0x202C	0x0000112D ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0208     [492]    _GPIO_Clk_Enable
0x03F4    [1408]    _GPIO_Config
0x0974     [146]    _GPIO_Alternate_Function_Enable
0x0A08      [36]    __Lib_UART_07_UART2_Enable
0x0A2C      [36]    __Lib_UART_07_UART5_Disable
0x0A50      [36]    __Lib_UART_07_UART5_Enable
0x0A74      [36]    __Lib_UART_07_UART2_Disable
0x0A98      [36]    __Lib_UART_07_UART7_Enable
0x0ABC      [36]    __Lib_UART_07_UART7_Disable
0x0AE0     [200]    _UART7_Init
0x0BA8     [200]    _UART2_Init
0x0C70      [28]    _UART3_Write
0x0C8C      [28]    _UART2_Write
0x0CA8      [28]    _UART5_Write
0x0CC4      [28]    _UART4_Write
0x0CE0      [28]    _UART6_Write
0x0CFC      [28]    _UART7_Write
0x0D18      [28]    _UART1_Write
0x0D34      [28]    _UART0_Write
0x0D50     [200]    _UART5_Init
0x0E18      [12]    _Get_Fosc_kHz
0x0E24     [240]    _UART7_Init_Advanced
0x0F14     [240]    _UART5_Init_Advanced
0x1004      [28]    _UART2_Read
0x1020      [28]    _UART3_Read
0x103C      [20]    _UART7_Tx_Idle
0x1050      [16]    _UART2_Data_Ready
0x1060      [20]    _UART2_Tx_Idle
0x1074      [16]    _UART0_Data_Ready
0x1084      [28]    _UART0_Read
0x10A0      [40]    _strcpy
0x10C8      [20]    _UART0_Tx_Idle
0x10DC      [20]    _UART1_Tx_Idle
0x10F0      [16]    _UART1_Data_Ready
0x1100      [28]    _UART1_Read
0x111C      [16]    _UART7_Data_Ready
0x112C      [16]    _UART5_Data_Ready
0x113C      [20]    _UART5_Tx_Idle
0x1150      [28]    _UART4_Read
0x116C      [20]    _UART4_Tx_Idle
0x1180      [28]    _UART5_Read
0x119C      [16]    _UART4_Data_Ready
0x11AC      [16]    _UART6_Data_Ready
0x11BC      [20]    _UART6_Tx_Idle
0x11D0      [28]    _UART7_Read
0x11EC      [20]    _UART3_Tx_Idle
0x1200      [16]    _UART3_Data_Ready
0x1210      [28]    _UART6_Read
0x122C      [36]    easymx_v7_TM4C129XNCZAD__log_initUartB
0x1250      [36]    easymx_v7_TM4C129XNCZAD__log_initUartA
0x1274      [24]    __uart1wire_driver_hal_uartWrite
0x1290      [24]    _Delay_1ms
0x12A8      [32]    easymx_v7_TM4C129XNCZAD__log_write
0x12C8      [36]    easymx_v7_TM4C129XNCZAD__log_init2
0x12EC      [80]    easymx_v7_TM4C129XNCZAD__uartInit_1
0x133C       [2]    __uart1wire_driver_hal_gpioMap
0x1340      [80]    easymx_v7_TM4C129XNCZAD__uartInit_2
0x1390      [36]    easymx_v7_TM4C129XNCZAD__log_init1
0x13B4      [40]    __uart1wire_driver_hal_uartMap
0x13DC      [28]    _uart1wire_uartDriverInit
0x13F8      [70]    _mikrobus_logInit
0x1440      [46]    _mikrobus_uartInit
0x1470     [112]    _mikrobus_logWrite
0x14E0      [14]    _EnableInterrupts
0x14F0     [120]    _NVIC_IntEnable
0x1568     [100]    _uart1wire_readData
0x15CC     [492]    _FloatToStr
0x17B8      [24]    _Delay_10ms
0x17D0      [18]    _uart1wire_writeCommand
0x17E4      [20]    _uart1wire_goToDataMode
0x17F8      [34]    _uart1wire_reset
0x181C      [28]    __uart1wire_driver_hal_uartRead
0x1838      [72]    _systemInit
0x1880     [228]    _applicationTask
0x1964      [20]    _uart1wire_storage
0x1978      [96]    _applicationInit
0x19D8      [18]    _uart1wire_readByte
0x19EC      [58]    ___FillZeros
0x1A28      [20]    ___CC2DW
0x1A3C      [36]    _main
0x1A60      [42]    ___EnableFPU
0x1A8C      [40]    _UART5_RX_ISR
0x1AB4       [8]    ___GenExcept
0x1ABC     [304]    __Lib_System_TIVA_InitialSetUpRCCRCC2
0x1BEC      [20]    __Lib_System_TIVA_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [22]    ?lstr1_Click_UART1Wire_TIVA
0x20000016      [10]    _dataBuffer
0x20000020      [16]    ?lstr2_Click_UART1Wire_TIVA
0x20000030       [4]    ?lstr1___Lib_Conversions
0x20000034       [2]    ?lstr2___Lib_Conversions
0x20000036       [4]    ?lstr3___Lib_Conversions
0x2000003A       [1]    __uart1wire_driver__readyFlag
0x2000003B       [1]    __uart1wire_driver__readData
0x2000003C       [2]    _Temp
0x2000003E       [1]    _readData
0x20000040       [4]    _fTemp
0x20000044      [50]    _demoText
0x20000078       [4]    _logger
0x2000007C       [4]    ___System_CLOCK_IN_KHZ
0x20000080       [4]    _UART_Wr_Ptr
0x20000084       [4]    _UART_Rd_Ptr
0x20000088       [4]    _UART_Rdy_Ptr
0x2000008C       [4]    _UART_Tx_Idle_Ptr
0x20000090       [4]    __uart1wire_driver_fp_uartWrite
0x20000094       [4]    __uart1wire_driver_fp_uartRead
0x20000098       [4]    __uart1wire_driver_fp_uartReady
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1C00     [220]    __GPIO_MODULE_UART5_C67_AHB
0x1CDC     [220]    __GPIO_MODULE_UART5_H67_AHB
0x1DB8     [220]    __GPIO_MODULE_UART2_D45_AHB
0x1E94     [220]    __GPIO_MODULE_UART7_C45_AHB
0x1F70      [96]    __MIKROBUS1_GPIO
0x1FD0      [22]    ?ICS?lstr1_Click_UART1Wire_TIVA
0x1FE6      [10]    ?ICS_dataBuffer
0x1FF0      [16]    ?ICS?lstr2_Click_UART1Wire_TIVA
0x2000       [4]    ?ICS?lstr1___Lib_Conversions
0x2004       [2]    ?ICS?lstr2___Lib_Conversions
0x2006       [4]    ?ICS?lstr3___Lib_Conversions
0x200A       [1]    ?ICS__uart1wire_driver__readyFlag
0x200C      [24]    __UART1WIRE_UART_CFG
0x2024      [12]    __MIKROBUS1_UART
