{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 06:44:51 2015 " "Info: Processing started: Thu Jun 04 06:44:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jermy_vending_machine -c dazmarlah_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jermy_vending_machine -c dazmarlah_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register present_st.state_5 present_st.state_0 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"present_st.state_5\" and destination register \"present_st.state_0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.482 ns + Longest register register " "Info: + Longest register to register delay is 1.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns present_st.state_5 1 REG LCFF_X1_Y19_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N21; Fanout = 1; REG Node = 'present_st.state_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { present_st.state_5 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.398 ns) 0.732 ns WideOr0~0 2 COMB LCCOMB_X1_Y19_N0 2 " "Info: 2: + IC(0.334 ns) + CELL(0.398 ns) = 0.732 ns; Loc. = LCCOMB_X1_Y19_N0; Fanout = 2; COMB Node = 'WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { present_st.state_5 WideOr0~0 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.416 ns) 1.398 ns Selector0~3 3 COMB LCCOMB_X1_Y19_N6 1 " "Info: 3: + IC(0.250 ns) + CELL(0.416 ns) = 1.398 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 1; COMB Node = 'Selector0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { WideOr0~0 Selector0~3 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.482 ns present_st.state_0 4 REG LCFF_X1_Y19_N7 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.482 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~3 present_st.state_0 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.898 ns ( 60.59 % ) " "Info: Total cell delay = 0.898 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns ( 39.41 % ) " "Info: Total interconnect delay = 0.584 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { present_st.state_5 WideOr0~0 Selector0~3 present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.482 ns" { present_st.state_5 {} WideOr0~0 {} Selector0~3 {} present_st.state_0 {} } { 0.000ns 0.334ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.620 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.177 ns clk~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.537 ns) 2.620 ns present_st.state_0 3 REG LCFF_X1_Y19_N7 4 " "Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl present_st.state_0 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 57.10 % ) " "Info: Total cell delay = 1.496 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_0 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.620 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.177 ns clk~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.537 ns) 2.620 ns present_st.state_5 3 REG LCFF_X1_Y19_N21 1 " "Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N21; Fanout = 1; REG Node = 'present_st.state_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl present_st.state_5 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 57.10 % ) " "Info: Total cell delay = 1.496 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_5 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_0 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_5 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { present_st.state_5 WideOr0~0 Selector0~3 present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.482 ns" { present_st.state_5 {} WideOr0~0 {} Selector0~3 {} present_st.state_0 {} } { 0.000ns 0.334ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.416ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_0 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_5 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { present_st.state_0 {} } {  } {  } "" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "present_st.state_0 temp\[2\] clk 5.129 ns register " "Info: tsu for register \"present_st.state_0\" (data pin = \"temp\[2\]\", clock pin = \"clk\") is 5.129 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.785 ns + Longest pin register " "Info: + Longest pin to register delay is 7.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns temp\[2\] 1 PIN PIN_P4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P4; Fanout = 7; PIN Node = 'temp\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[2] } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.659 ns) + CELL(0.437 ns) 6.906 ns Selector0~1 2 COMB LCCOMB_X1_Y19_N28 1 " "Info: 2: + IC(5.659 ns) + CELL(0.437 ns) = 6.906 ns; Loc. = LCCOMB_X1_Y19_N28; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { temp[2] Selector0~1 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.302 ns Selector0~2 3 COMB LCCOMB_X1_Y19_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 7.302 ns; Loc. = LCCOMB_X1_Y19_N22; Fanout = 1; COMB Node = 'Selector0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Selector0~1 Selector0~2 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.701 ns Selector0~3 4 COMB LCCOMB_X1_Y19_N6 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 7.701 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 1; COMB Node = 'Selector0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Selector0~2 Selector0~3 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.785 ns present_st.state_0 5 REG LCFF_X1_Y19_N7 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.785 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~3 present_st.state_0 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 20.95 % ) " "Info: Total cell delay = 1.631 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.154 ns ( 79.05 % ) " "Info: Total interconnect delay = 6.154 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.785 ns" { temp[2] Selector0~1 Selector0~2 Selector0~3 present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.785 ns" { temp[2] {} temp[2]~combout {} Selector0~1 {} Selector0~2 {} Selector0~3 {} present_st.state_0 {} } { 0.000ns 0.000ns 5.659ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.810ns 0.437ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.620 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.177 ns clk~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.537 ns) 2.620 ns present_st.state_0 3 REG LCFF_X1_Y19_N7 4 " "Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 4; REG Node = 'present_st.state_0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl present_st.state_0 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 57.10 % ) " "Info: Total cell delay = 1.496 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_0 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.785 ns" { temp[2] Selector0~1 Selector0~2 Selector0~3 present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.785 ns" { temp[2] {} temp[2]~combout {} Selector0~1 {} Selector0~2 {} Selector0~3 {} present_st.state_0 {} } { 0.000ns 0.000ns 5.659ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.810ns 0.437ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_0 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk fifty_out present_st.state_4 8.025 ns register " "Info: tco from clock \"clk\" to destination pin \"fifty_out\" through register \"present_st.state_4\" is 8.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.620 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.177 ns clk~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.537 ns) 2.620 ns present_st.state_4 3 REG LCFF_X1_Y19_N25 2 " "Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl present_st.state_4 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 57.10 % ) " "Info: Total cell delay = 1.496 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_4 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.155 ns + Longest register pin " "Info: + Longest register to pin delay is 5.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns present_st.state_4 1 REG LCFF_X1_Y19_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { present_st.state_4 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.242 ns) 0.566 ns fifty_out~2 2 COMB LCCOMB_X1_Y19_N4 1 " "Info: 2: + IC(0.324 ns) + CELL(0.242 ns) = 0.566 ns; Loc. = LCCOMB_X1_Y19_N4; Fanout = 1; COMB Node = 'fifty_out~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { present_st.state_4 fifty_out~2 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(2.758 ns) 5.155 ns fifty_out 3 PIN PIN_P5 0 " "Info: 3: + IC(1.831 ns) + CELL(2.758 ns) = 5.155 ns; Loc. = PIN_P5; Fanout = 0; PIN Node = 'fifty_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { fifty_out~2 fifty_out } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 58.20 % ) " "Info: Total cell delay = 3.000 ns ( 58.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 41.80 % ) " "Info: Total interconnect delay = 2.155 ns ( 41.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.155 ns" { present_st.state_4 fifty_out~2 fifty_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.155 ns" { present_st.state_4 {} fifty_out~2 {} fifty_out {} } { 0.000ns 0.324ns 1.831ns } { 0.000ns 0.242ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_4 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.155 ns" { present_st.state_4 fifty_out~2 fifty_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.155 ns" { present_st.state_4 {} fifty_out~2 {} fifty_out {} } { 0.000ns 0.324ns 1.831ns } { 0.000ns 0.242ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "present_st.state_4 temp\[1\] clk -2.915 ns register " "Info: th for register \"present_st.state_4\" (data pin = \"temp\[1\]\", clock pin = \"clk\") is -2.915 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.620 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.177 ns clk~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.177 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.537 ns) 2.620 ns present_st.state_4 3 REG LCFF_X1_Y19_N25 2 " "Info: 3: + IC(0.906 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { clk~clkctrl present_st.state_4 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 57.10 % ) " "Info: Total cell delay = 1.496 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_4 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.801 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns temp\[1\] 1 PIN PIN_G4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_G4; Fanout = 6; PIN Node = 'temp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.524 ns) + CELL(0.371 ns) 5.717 ns next_state.state_4~0 2 COMB LCCOMB_X1_Y19_N24 1 " "Info: 2: + IC(4.524 ns) + CELL(0.371 ns) = 5.717 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 1; COMB Node = 'next_state.state_4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { temp[1] next_state.state_4~0 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.801 ns present_st.state_4 3 REG LCFF_X1_Y19_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.801 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'present_st.state_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { next_state.state_4~0 present_st.state_4 } "NODE_NAME" } } { "dazmarlah_machine.vhd" "" { Text "C:/altera/91sp2/quartus/vending_machine/dazmarlah_machine.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 22.01 % ) " "Info: Total cell delay = 1.277 ns ( 22.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.524 ns ( 77.99 % ) " "Info: Total interconnect delay = 4.524 ns ( 77.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { temp[1] next_state.state_4~0 present_st.state_4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { temp[1] {} temp[1]~combout {} next_state.state_4~0 {} present_st.state_4 {} } { 0.000ns 0.000ns 4.524ns 0.000ns } { 0.000ns 0.822ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clk clk~clkctrl present_st.state_4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { clk {} clk~combout {} clk~clkctrl {} present_st.state_4 {} } { 0.000ns 0.000ns 0.218ns 0.906ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { temp[1] next_state.state_4~0 present_st.state_4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { temp[1] {} temp[1]~combout {} next_state.state_4~0 {} present_st.state_4 {} } { 0.000ns 0.000ns 4.524ns 0.000ns } { 0.000ns 0.822ns 0.371ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 06:44:52 2015 " "Info: Processing ended: Thu Jun 04 06:44:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
