{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668829796486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668829796486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 11:49:56 2022 " "Processing started: Sat Nov 19 11:49:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668829796486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668829796486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nixie_Display -c Nixie_Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nixie_Display -c Nixie_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668829796486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668829796807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668829796832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668829796832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_8 " "Found entity 1: count_8" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668829796832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668829796832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668829796848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668829796848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/selector_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/selector_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_8_1 " "Found entity 1: Selector_8_1" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668829796851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668829796851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/bcd_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/bcd_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_Seg " "Found entity 1: BCD_7_Seg" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668829796853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668829796853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5_class/rtl/nixie_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_5_class/rtl/nixie_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nixie_Display " "Found entity 1: Nixie_Display" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668829796854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_400HZ Nixie_Display.v(10) " "Verilog HDL Implicit Net warning at Nixie_Display.v(10): created implicit net for \"clk_400HZ\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Scan_cnt Nixie_Display.v(11) " "Verilog HDL Implicit Net warning at Nixie_Display.v(11): created implicit net for \"Scan_cnt\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Date_BCD Nixie_Display.v(15) " "Verilog HDL Implicit Net warning at Nixie_Display.v(15): created implicit net for \"Date_BCD\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed count_8.v(10) " "Verilog HDL Port Declaration warning at count_8.v(10): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q count_8.v(9) " "HDL info at count_8.v(9): see declaration for object \"Q\"" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "F packed Decoder_3_8.v(10) " "Verilog HDL Port Declaration warning at Decoder_3_8.v(10): data type declaration for \"F\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "F Decoder_3_8.v(8) " "HDL info at Decoder_3_8.v(8): see declaration for object \"F\"" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEL packed Selector_8_1.v(6) " "Verilog HDL Port Declaration warning at Selector_8_1.v(6): data type declaration for \"SEL\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEL Selector_8_1.v(4) " "HDL info at Selector_8_1.v(4): see declaration for object \"SEL\"" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed Selector_8_1.v(7) " "Verilog HDL Port Declaration warning at Selector_8_1.v(7): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y Selector_8_1.v(5) " "HDL info at Selector_8_1.v(5): see declaration for object \"Y\"" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "BCD packed BCD_7_Seg.v(9) " "Verilog HDL Port Declaration warning at BCD_7_Seg.v(9): data type declaration for \"BCD\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BCD BCD_7_Seg.v(7) " "HDL info at BCD_7_Seg.v(7): see declaration for object \"BCD\"" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEG packed BCD_7_Seg.v(10) " "Verilog HDL Port Declaration warning at BCD_7_Seg.v(10): data type declaration for \"SEG\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEG BCD_7_Seg.v(8) " "HDL info at BCD_7_Seg.v(8): see declaration for object \"SEG\"" {  } { { "../rtl/BCD_7_Seg.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/BCD_7_Seg.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829796854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nixie_Display " "Elaborating entity \"Nixie_Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668829796877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:U1 " "Elaborating entity \"Divider\" for hierarchy \"Divider:U1\"" {  } { { "../rtl/Nixie_Display.v" "U1" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668829796894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Divider.v(25) " "Verilog HDL assignment warning at Divider.v(25): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Divider.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668829796894 "|Nixie_Display|Divider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_8 count_8:U2 " "Elaborating entity \"count_8\" for hierarchy \"count_8:U2\"" {  } { { "../rtl/Nixie_Display.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668829796894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 count_8.v(20) " "Verilog HDL assignment warning at count_8.v(20): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/count_8.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668829796894 "|Nixie_Display|count_8:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:U3 " "Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:U3\"" {  } { { "../rtl/Nixie_Display.v" "U3" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668829796894 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F Decoder_3_8.v(12) " "Verilog HDL Always Construct warning at Decoder_3_8.v(12): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] Decoder_3_8.v(16) " "Inferred latch for \"F\[0\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] Decoder_3_8.v(16) " "Inferred latch for \"F\[1\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] Decoder_3_8.v(16) " "Inferred latch for \"F\[2\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] Decoder_3_8.v(16) " "Inferred latch for \"F\[3\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] Decoder_3_8.v(16) " "Inferred latch for \"F\[4\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] Decoder_3_8.v(16) " "Inferred latch for \"F\[5\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] Decoder_3_8.v(16) " "Inferred latch for \"F\[6\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796902 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] Decoder_3_8.v(16) " "Inferred latch for \"F\[7\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668829796903 "|Nixie_Display|Decoder_3_8:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector_8_1 Selector_8_1:U4 " "Elaborating entity \"Selector_8_1\" for hierarchy \"Selector_8_1:U4\"" {  } { { "../rtl/Nixie_Display.v" "U4" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668829796904 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Selector_8_1.v(12) " "Verilog HDL Always Construct warning at Selector_8_1.v(12): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b Selector_8_1.v(13) " "Verilog HDL Always Construct warning at Selector_8_1.v(13): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c Selector_8_1.v(14) " "Verilog HDL Always Construct warning at Selector_8_1.v(14): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Selector_8_1.v(15) " "Verilog HDL Always Construct warning at Selector_8_1.v(15): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e Selector_8_1.v(16) " "Verilog HDL Always Construct warning at Selector_8_1.v(16): variable \"e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f Selector_8_1.v(17) " "Verilog HDL Always Construct warning at Selector_8_1.v(17): variable \"f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g Selector_8_1.v(18) " "Verilog HDL Always Construct warning at Selector_8_1.v(18): variable \"g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h Selector_8_1.v(19) " "Verilog HDL Always Construct warning at Selector_8_1.v(19): variable \"h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Selector_8_1.v(20) " "Verilog HDL Always Construct warning at Selector_8_1.v(20): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Selector_8_1.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668829796905 "|Nixie_Display|Selector_8_1:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_Seg BCD_7_Seg:U5 " "Elaborating entity \"BCD_7_Seg\" for hierarchy \"BCD_7_Seg:U5\"" {  } { { "../rtl/Nixie_Display.v" "U5" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668829796907 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[2\] " "Net \"scan_cnt\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[2\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796920 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[1\] " "Net \"scan_cnt\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[1\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796920 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[0\] " "Net \"scan_cnt\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[0\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796920 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796920 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[2\] " "Net \"scan_cnt\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[2\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[1\] " "Net \"scan_cnt\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[1\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[0\] " "Net \"scan_cnt\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[0\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[2\] " "Net \"scan_cnt\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[2\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[1\] " "Net \"scan_cnt\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[1\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_cnt\[0\] " "Net \"scan_cnt\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/Nixie_Display.v" "scan_cnt\[0\]" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1668829796923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[4\] " "LATCH primitive \"Decoder_3_8:U3\|F\[4\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1668829796942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[5\] " "LATCH primitive \"Decoder_3_8:U3\|F\[5\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1668829796942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[6\] " "LATCH primitive \"Decoder_3_8:U3\|F\[6\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1668829796942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[7\] " "LATCH primitive \"Decoder_3_8:U3\|F\[7\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1668829796942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[1\] " "LATCH primitive \"Decoder_3_8:U3\|F\[1\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1668829796942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[2\] " "LATCH primitive \"Decoder_3_8:U3\|F\[2\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1668829796942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_3_8:U3\|F\[3\] " "LATCH primitive \"Decoder_3_8:U3\|F\[3\]\" is permanently disabled" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Decoder_3_8.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1668829796942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1668829797074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[0\] GND " "Pin \"LED_Bit\[0\]\" is stuck at GND" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[1\] VCC " "Pin \"LED_Bit\[1\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[2\] VCC " "Pin \"LED_Bit\[2\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[3\] VCC " "Pin \"LED_Bit\[3\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[4\] VCC " "Pin \"LED_Bit\[4\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[5\] VCC " "Pin \"LED_Bit\[5\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[6\] VCC " "Pin \"LED_Bit\[6\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Bit\[7\] VCC " "Pin \"LED_Bit\[7\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_Bit[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[0\] VCC " "Pin \"LED_SEG\[0\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[1\] GND " "Pin \"LED_SEG\[1\]\" is stuck at GND" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[2\] GND " "Pin \"LED_SEG\[2\]\" is stuck at GND" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[3\] VCC " "Pin \"LED_SEG\[3\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[4\] VCC " "Pin \"LED_SEG\[4\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[5\] VCC " "Pin \"LED_SEG\[5\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[6\] VCC " "Pin \"LED_SEG\[6\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[7\] VCC " "Pin \"LED_SEG\[7\]\" is stuck at VCC" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668829797092 "|Nixie_Display|LED_SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668829797092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668829797180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829797180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cp " "No output dependent on input pin \"cp\"" {  } { { "../rtl/Nixie_Display.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5_class/rtl/Nixie_Display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668829797196 "|Nixie_Display|cp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1668829797196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668829797196 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668829797196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668829797196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668829797196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 11:49:57 2022 " "Processing ended: Sat Nov 19 11:49:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668829797196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668829797196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668829797196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668829797196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668829798181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668829798181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 11:49:57 2022 " "Processing started: Sat Nov 19 11:49:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668829798181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668829798181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Nixie_Display -c Nixie_Display " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Nixie_Display -c Nixie_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668829798181 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1668829798232 ""}
{ "Info" "0" "" "Project  = Nixie_Display" {  } {  } 0 0 "Project  = Nixie_Display" 0 0 "Fitter" 0 0 1668829798232 ""}
{ "Info" "0" "" "Revision = Nixie_Display" {  } {  } 0 0 "Revision = Nixie_Display" 0 0 "Fitter" 0 0 1668829798232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1668829798298 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Nixie_Display EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"Nixie_Display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668829798314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668829798339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668829798339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668829798379 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668829798574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668829798574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668829798574 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668829798574 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_5_class/par/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668829798574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_5_class/par/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668829798574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_5_class/par/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668829798574 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668829798574 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Nixie_Display.sdc " "Synopsys Design Constraints File file not found: 'Nixie_Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668829798674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668829798674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1668829798674 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1668829798674 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668829798674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668829798674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1668829798674 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668829798674 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668829798690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668829798959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668829798982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668829798998 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668829799062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668829799062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668829799129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } { { "loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_5_class/par/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} 11 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668829800491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668829800491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668829800527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1668829800527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668829800527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668829800527 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668829800527 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[0\] 0 " "Pin \"LED_Bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[1\] 0 " "Pin \"LED_Bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[2\] 0 " "Pin \"LED_Bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[3\] 0 " "Pin \"LED_Bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[4\] 0 " "Pin \"LED_Bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[5\] 0 " "Pin \"LED_Bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[6\] 0 " "Pin \"LED_Bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[7\] 0 " "Pin \"LED_Bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[0\] 0 " "Pin \"LED_SEG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[1\] 0 " "Pin \"LED_SEG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[2\] 0 " "Pin \"LED_SEG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[3\] 0 " "Pin \"LED_SEG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[4\] 0 " "Pin \"LED_SEG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[5\] 0 " "Pin \"LED_SEG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[6\] 0 " "Pin \"LED_SEG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[7\] 0 " "Pin \"LED_SEG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668829800527 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1668829800527 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668829800574 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668829800596 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668829800621 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668829800717 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1668829800748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/code/digital-electronic-technology/lab/experiment_5_class/par/output_files/Nixie_Display.fit.smsg " "Generated suppressed messages file H:/code/digital-electronic-technology/lab/experiment_5_class/par/output_files/Nixie_Display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668829800780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5506 " "Peak virtual memory: 5506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668829800845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 11:50:00 2022 " "Processing ended: Sat Nov 19 11:50:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668829800845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668829800845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668829800845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668829800845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668829801718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668829801718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 11:50:01 2022 " "Processing started: Sat Nov 19 11:50:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668829801718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668829801718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Nixie_Display -c Nixie_Display " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Nixie_Display -c Nixie_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668829801718 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668829802107 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668829802137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668829802376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 11:50:02 2022 " "Processing ended: Sat Nov 19 11:50:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668829802376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668829802376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668829802376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668829802376 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668829802984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668829803476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668829803476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 11:50:03 2022 " "Processing started: Sat Nov 19 11:50:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668829803476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668829803476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Nixie_Display -c Nixie_Display " "Command: quartus_sta Nixie_Display -c Nixie_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668829803476 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1668829803528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668829803639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668829803662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668829803662 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Nixie_Display.sdc " "Synopsys Design Constraints File file not found: 'Nixie_Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1668829803731 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1668829803731 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1668829803731 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1668829803731 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1668829803731 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1668829803731 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1668829803731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803755 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1668829803763 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1668829803764 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1668829803767 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1668829803767 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1668829803767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668829803776 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1668829803782 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668829803783 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668829803783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668829803808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 11:50:03 2022 " "Processing ended: Sat Nov 19 11:50:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668829803808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668829803808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668829803808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668829803808 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668829804385 ""}
