// Seed: 3236687737
`define pp_8 0
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  reg id_8 = 1;
  type_10(
      id_2, id_1 >> id_1, 1
  );
  reg id_9;
  always @(posedge id_1 or posedge 1) begin
    for (id_7 = 1; 1'b0; id_3 = id_9) begin
      repeat (1)
      @(negedge 1) begin
        id_8 = 1;
      end
      case (id_5)
        1: begin
          id_8 <= 1 & id_2 & id_2 ? id_9 : !1;
        end
        1: id_7 <= 1'b0;
        default: begin
          id_2 <= 1;
          id_6 <= 1;
          if ((id_1) && id_7) if (1) id_3 <= id_9;
        end
      endcase
    end
  end
endmodule
