## Welcome to Processor-centric contention-aware slowdown model Pages

Processor-centric contention-aware slowdown model is a slowdown model for shared memory SoCs. This page includes the code that is used to constrcut this model. The code is primarily tested on two devices: (1) NVIDIA Jetson Xavier and (2) Qualcomm Snapdragon 855.


The code of sythentic kernels [files](https://github.com/processorcentricmodel/processorcentricmodel.github.io/files/corun.zip)

The code and sample input of model construction
