<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_buffer" module="fifo_buffer" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2018 07 21 19:48:19.128" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="fifo_buffer.lpc" type="lpc" modified="2018 07 21 19:48:17.000"/>
		<File name="fifo_buffer.v" type="top_level_verilog" modified="2018 07 21 19:48:17.000"/>
		<File name="fifo_buffer_tmpl.v" type="template_verilog" modified="2018 07 21 19:48:17.000"/>
		<File name="tb_fifo_buffer_tmpl.v" type="testbench_verilog" modified="2018 07 21 19:48:17.000"/>
  </Package>
</DiamondModule>
