

================================================================
== Vitis HLS Report for 'cp_stream'
================================================================
* Date:           Thu Jun 23 16:25:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        CP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.524 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   176234|   176542|  1.762 ms|  1.765 ms|  176235|  176543|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cp_stream_Pipeline_VITIS_LOOP_15_2_fu_130  |cp_stream_Pipeline_VITIS_LOOP_15_2  |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
        |grp_cp_stream_Pipeline_VITIS_LOOP_32_3_fu_159  |cp_stream_Pipeline_VITIS_LOOP_32_3  |     4389|     4411|  43.890 us|  44.110 us|  4389|  4411|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |   176232|   176540|  12588 ~ 12610|          -|          -|    14|        no|
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     210|    398|    -|
|Memory           |       32|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|      45|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|    0|     255|    582|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   43|   42|    0|
    |grp_cp_stream_Pipeline_VITIS_LOOP_15_2_fu_130  |cp_stream_Pipeline_VITIS_LOOP_15_2  |        0|   0|  150|  257|    0|
    |grp_cp_stream_Pipeline_VITIS_LOOP_32_3_fu_159  |cp_stream_Pipeline_VITIS_LOOP_32_3  |        0|   0|   17|   99|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        0|   0|  210|  398|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |slot_V_U  |slot_V_RAM_AUTO_1R1W  |       32|  0|   0|    0|  4409|   64|     1|       282176|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |       32|  0|   0|    0|  4409|   64|     1|       282176|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_199_p2                                                 |         +|   0|  0|  13|           4|           1|
    |grp_cp_stream_Pipeline_VITIS_LOOP_32_3_fu_159_outStrm_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_245_p2                                               |      icmp|   0|  0|   9|           4|           3|
    |cmp2_fu_221_p2                                                |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln14_fu_193_p2                                           |      icmp|   0|  0|   9|           4|           3|
    |select_ln15_1_fu_236_p3                                       |    select|   0|  0|  10|           1|          10|
    |select_ln15_fu_227_p3                                         |    select|   0|  0|   9|           1|           9|
    |select_ln32_1_fu_280_p3                                       |    select|   0|  0|  13|           1|          13|
    |select_ln32_fu_272_p3                                         |    select|   0|  0|  13|           1|          13|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                         |          |   0|  0|  87|          21|          54|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  42|          8|    1|          8|
    |inStrm_TREADY_int_regslice  |   9|          2|    1|          2|
    |j_fu_106                    |   9|          2|    4|          8|
    |slot_V_address0             |  14|          3|   13|         39|
    |slot_V_ce0                  |  14|          3|    1|          3|
    |slot_V_we0                  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  97|         20|   21|         62|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  7|   0|    7|          0|
    |cmp21_reg_394                                               |  1|   0|    1|          0|
    |cmp2_reg_378                                                |  1|   0|    1|          0|
    |grp_cp_stream_Pipeline_VITIS_LOOP_15_2_fu_130_ap_start_reg  |  1|   0|    1|          0|
    |grp_cp_stream_Pipeline_VITIS_LOOP_32_3_fu_159_ap_start_reg  |  1|   0|    1|          0|
    |in64_first_keep_V_fu_98                                     |  8|   0|    8|          0|
    |in64_first_last_V_fu_90                                     |  1|   0|    1|          0|
    |in64_last_keep_V_fu_102                                     |  8|   0|    8|          0|
    |in64_last_last_V_fu_94                                      |  1|   0|    1|          0|
    |j_fu_106                                                    |  4|   0|    4|          0|
    |select_ln15_1_reg_389                                       |  3|   0|   10|          7|
    |select_ln15_reg_384                                         |  3|   0|    9|          6|
    |select_ln32_1_reg_416                                       |  3|   0|   13|         10|
    |select_ln32_reg_411                                         |  3|   0|   13|         10|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       | 45|   0|   78|         33|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|         cp_stream|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         cp_stream|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         cp_stream|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         cp_stream|  return value|
|inStrm_TDATA           |   in|   64|        axis|   inStrm_V_data_V|       pointer|
|inStrm_TVALID          |   in|    1|        axis|   inStrm_V_dest_V|       pointer|
|inStrm_TREADY          |  out|    1|        axis|   inStrm_V_dest_V|       pointer|
|inStrm_TDEST           |   in|    1|        axis|   inStrm_V_dest_V|       pointer|
|inStrm_TKEEP           |   in|    8|        axis|   inStrm_V_keep_V|       pointer|
|inStrm_TSTRB           |   in|    8|        axis|   inStrm_V_strb_V|       pointer|
|inStrm_TUSER           |   in|    1|        axis|   inStrm_V_user_V|       pointer|
|inStrm_TLAST           |   in|    1|        axis|   inStrm_V_last_V|       pointer|
|inStrm_TID             |   in|    1|        axis|     inStrm_V_id_V|       pointer|
|outStrm_TDATA          |  out|   64|        axis|  outStrm_V_data_V|       pointer|
|outStrm_TVALID         |  out|    1|        axis|  outStrm_V_dest_V|       pointer|
|outStrm_TREADY         |   in|    1|        axis|  outStrm_V_dest_V|       pointer|
|outStrm_TDEST          |  out|    1|        axis|  outStrm_V_dest_V|       pointer|
|outStrm_TKEEP          |  out|    8|        axis|  outStrm_V_keep_V|       pointer|
|outStrm_TSTRB          |  out|    8|        axis|  outStrm_V_strb_V|       pointer|
|outStrm_TUSER          |  out|    1|        axis|  outStrm_V_user_V|       pointer|
|outStrm_TLAST          |  out|    1|        axis|  outStrm_V_last_V|       pointer|
|outStrm_TID            |  out|    1|        axis|    outStrm_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

