circuit top_file :
  module pc_counter_plus_4 :
    input clock : Clock
    input reset : UInt<1>
    input io_pc : UInt<32>
    output io_out : UInt<32>
    output io_out4 : UInt<32>

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[pc_counter_plus_4.scala 10:22]
    node _io_out4_T = add(reg, UInt<3>("h4")) @[pc_counter_plus_4.scala 13:20]
    node _io_out4_T_1 = tail(_io_out4_T, 1) @[pc_counter_plus_4.scala 13:20]
    io_out <= reg @[pc_counter_plus_4.scala 12:12]
    io_out4 <= _io_out4_T_1 @[pc_counter_plus_4.scala 13:13]
    reg <= mux(reset, UInt<32>("h0"), io_pc) @[pc_counter_plus_4.scala 10:22 pc_counter_plus_4.scala 10:22 pc_counter_plus_4.scala 11:9]

  module alu_control :
    input clock : Clock
    input reset : UInt<1>
    input io_op_code : UInt<7>
    input io_fn3 : UInt<3>
    input io_fn7 : UInt<7>
    input io_lumop : UInt<5>
    output io_out : UInt<5>

    node mop = bits(io_fn7, 3, 2) @[alu_control.scala 13:21]
    node _T = eq(io_op_code, UInt<6>("h33")) @[alu_control.scala 15:21]
    node _T_1 = eq(io_fn7, UInt<1>("h0")) @[alu_control.scala 16:21]
    node _T_2 = eq(io_fn3, UInt<1>("h0")) @[alu_control.scala 18:25]
    node _T_3 = eq(io_fn3, UInt<1>("h1")) @[alu_control.scala 22:30]
    node _T_4 = eq(io_fn3, UInt<2>("h2")) @[alu_control.scala 26:30]
    node _T_5 = eq(io_fn3, UInt<2>("h3")) @[alu_control.scala 30:30]
    node _T_6 = eq(io_fn3, UInt<3>("h4")) @[alu_control.scala 34:30]
    node _T_7 = eq(io_fn3, UInt<3>("h5")) @[alu_control.scala 38:30]
    node _T_8 = eq(io_fn3, UInt<3>("h6")) @[alu_control.scala 42:30]
    node _T_9 = eq(io_fn3, UInt<3>("h7")) @[alu_control.scala 46:30]
    node _GEN_0 = mux(_T_9, UInt<4>("hf"), UInt<1>("h0")) @[alu_control.scala 46:37 alu_control.scala 47:24 alu_control.scala 50:24]
    node _GEN_1 = mux(_T_8, UInt<4>("hd"), _GEN_0) @[alu_control.scala 42:37 alu_control.scala 43:24]
    node _GEN_2 = mux(_T_7, UInt<4>("hb"), _GEN_1) @[alu_control.scala 38:37 alu_control.scala 39:24]
    node _GEN_3 = mux(_T_6, UInt<4>("h9"), _GEN_2) @[alu_control.scala 34:37 alu_control.scala 35:24]
    node _GEN_4 = mux(_T_5, UInt<3>("h6"), _GEN_3) @[alu_control.scala 30:37 alu_control.scala 31:24]
    node _GEN_5 = mux(_T_4, UInt<3>("h4"), _GEN_4) @[alu_control.scala 26:37 alu_control.scala 27:24]
    node _GEN_6 = mux(_T_3, UInt<2>("h2"), _GEN_5) @[alu_control.scala 22:37 alu_control.scala 23:24]
    node _GEN_7 = mux(_T_2, UInt<1>("h0"), _GEN_6) @[alu_control.scala 18:32 alu_control.scala 19:24]
    node _T_10 = eq(io_fn7, UInt<1>("h1")) @[alu_control.scala 55:26]
    node _T_11 = eq(io_fn3, UInt<1>("h0")) @[alu_control.scala 57:25]
    node _T_12 = eq(io_fn3, UInt<3>("h5")) @[alu_control.scala 61:30]
    node _GEN_8 = mux(_T_12, UInt<5>("h12"), UInt<1>("h0")) @[alu_control.scala 61:37 alu_control.scala 62:24 alu_control.scala 65:24]
    node _GEN_9 = mux(_T_11, UInt<5>("h11"), _GEN_8) @[alu_control.scala 57:32 alu_control.scala 58:24]
    node _GEN_10 = mux(_T_10, _GEN_9, UInt<1>("h0")) @[alu_control.scala 55:33 alu_control.scala 72:20]
    node _GEN_11 = mux(_T_1, _GEN_7, _GEN_10) @[alu_control.scala 16:28]
    node _T_13 = eq(io_op_code, UInt<5>("h13")) @[alu_control.scala 80:26]
    node _T_14 = eq(io_fn7, UInt<1>("h0")) @[alu_control.scala 81:21]
    node _T_15 = eq(io_fn3, UInt<1>("h1")) @[alu_control.scala 83:25]
    node _T_16 = eq(io_fn3, UInt<3>("h5")) @[alu_control.scala 87:30]
    node _T_17 = eq(io_fn3, UInt<1>("h0")) @[alu_control.scala 94:30]
    node _T_18 = eq(io_fn3, UInt<2>("h2")) @[alu_control.scala 98:30]
    node _T_19 = eq(io_fn3, UInt<2>("h3")) @[alu_control.scala 102:30]
    node _T_20 = eq(io_fn3, UInt<3>("h4")) @[alu_control.scala 106:30]
    node _T_21 = eq(io_fn3, UInt<3>("h6")) @[alu_control.scala 110:30]
    node _T_22 = eq(io_fn3, UInt<3>("h7")) @[alu_control.scala 114:30]
    node _GEN_12 = mux(_T_22, UInt<5>("h10"), UInt<1>("h0")) @[alu_control.scala 114:37 alu_control.scala 115:24 alu_control.scala 120:24]
    node _GEN_13 = mux(_T_21, UInt<4>("he"), _GEN_12) @[alu_control.scala 110:37 alu_control.scala 111:24]
    node _GEN_14 = mux(_T_20, UInt<4>("ha"), _GEN_13) @[alu_control.scala 106:37 alu_control.scala 107:24]
    node _GEN_15 = mux(_T_19, UInt<3>("h7"), _GEN_14) @[alu_control.scala 102:37 alu_control.scala 103:24]
    node _GEN_16 = mux(_T_18, UInt<3>("h5"), _GEN_15) @[alu_control.scala 98:37 alu_control.scala 99:24]
    node _GEN_17 = mux(_T_17, UInt<1>("h1"), _GEN_16) @[alu_control.scala 94:37 alu_control.scala 95:24]
    node _GEN_18 = mux(_T_16, UInt<4>("hc"), _GEN_17) @[alu_control.scala 87:37 alu_control.scala 88:24]
    node _GEN_19 = mux(_T_15, UInt<2>("h3"), _GEN_18) @[alu_control.scala 83:32 alu_control.scala 84:24]
    node _T_23 = eq(io_fn7, UInt<1>("h1")) @[alu_control.scala 125:26]
    node _T_24 = eq(io_fn3, UInt<3>("h5")) @[alu_control.scala 127:25]
    node _GEN_20 = mux(_T_24, UInt<5>("h13"), UInt<1>("h0")) @[alu_control.scala 127:32 alu_control.scala 128:24 alu_control.scala 131:24]
    node _GEN_21 = mux(_T_23, _GEN_20, UInt<1>("h0")) @[alu_control.scala 125:33 alu_control.scala 135:20]
    node _GEN_22 = mux(_T_14, _GEN_19, _GEN_21) @[alu_control.scala 81:28]
    node _T_25 = eq(io_op_code, UInt<7>("h67")) @[alu_control.scala 141:26]
    node _T_26 = eq(io_op_code, UInt<2>("h3")) @[alu_control.scala 145:26]
    node _T_27 = eq(io_fn3, UInt<2>("h2")) @[alu_control.scala 146:22]
    node _GEN_23 = mux(_T_27, UInt<5>("h1c"), UInt<1>("h0")) @[alu_control.scala 146:29 alu_control.scala 147:20 alu_control.scala 150:20]
    node _T_28 = eq(io_op_code, UInt<7>("h6f")) @[alu_control.scala 155:26]
    node _T_29 = eq(io_op_code, UInt<7>("h63")) @[alu_control.scala 160:26]
    node _T_30 = eq(io_fn3, UInt<1>("h0")) @[alu_control.scala 162:21]
    node _T_31 = eq(io_fn3, UInt<1>("h1")) @[alu_control.scala 166:26]
    node _T_32 = eq(io_fn3, UInt<3>("h4")) @[alu_control.scala 170:26]
    node _T_33 = eq(io_fn3, UInt<3>("h6")) @[alu_control.scala 178:26]
    node _T_34 = eq(io_fn3, UInt<3>("h7")) @[alu_control.scala 182:26]
    node _GEN_24 = mux(_T_34, UInt<5>("h17"), UInt<5>("h1e")) @[alu_control.scala 182:33 alu_control.scala 183:20 alu_control.scala 186:20]
    node _GEN_25 = mux(_T_33, UInt<4>("h8"), _GEN_24) @[alu_control.scala 178:33 alu_control.scala 179:20]
    node _GEN_26 = mux(_T_32, UInt<5>("h16"), _GEN_25) @[alu_control.scala 170:33 alu_control.scala 171:20]
    node _GEN_27 = mux(_T_31, UInt<5>("h15"), _GEN_26) @[alu_control.scala 166:33 alu_control.scala 167:20]
    node _GEN_28 = mux(_T_30, UInt<5>("h14"), _GEN_27) @[alu_control.scala 162:28 alu_control.scala 163:20]
    node _T_35 = eq(io_op_code, UInt<6>("h23")) @[alu_control.scala 190:25]
    node _T_36 = eq(io_fn3, UInt<2>("h2")) @[alu_control.scala 191:21]
    node _GEN_29 = mux(_T_36, UInt<5>("h1b"), UInt<1>("h0")) @[alu_control.scala 191:28 alu_control.scala 192:20 alu_control.scala 195:20]
    node _T_37 = eq(io_op_code, UInt<7>("h57")) @[alu_control.scala 199:25]
    node _T_38 = eq(io_fn3, UInt<3>("h7")) @[alu_control.scala 200:21]
    node _GEN_30 = mux(_T_38, UInt<5>("h1d"), UInt<1>("h0")) @[alu_control.scala 200:28 alu_control.scala 201:20 alu_control.scala 204:20]
    node _T_39 = eq(io_op_code, UInt<3>("h7")) @[alu_control.scala 209:25]
    node _T_40 = eq(mop, UInt<1>("h0")) @[alu_control.scala 210:18]
    node _T_41 = eq(io_lumop, UInt<1>("h0")) @[alu_control.scala 210:41]
    node _T_42 = and(_T_40, _T_41) @[alu_control.scala 210:29]
    node _GEN_31 = mux(_T_42, UInt<5>("h1e"), UInt<1>("h0")) @[alu_control.scala 210:56 alu_control.scala 211:20 alu_control.scala 214:20]
    node _GEN_32 = mux(_T_39, _GEN_31, UInt<1>("h0")) @[alu_control.scala 209:41 alu_control.scala 219:16]
    node _GEN_33 = mux(_T_37, _GEN_30, _GEN_32) @[alu_control.scala 199:41]
    node _GEN_34 = mux(_T_35, _GEN_29, _GEN_33) @[alu_control.scala 190:41]
    node _GEN_35 = mux(_T_29, _GEN_28, _GEN_34) @[alu_control.scala 160:42]
    node _GEN_36 = mux(_T_28, UInt<5>("h18"), _GEN_35) @[alu_control.scala 155:42 alu_control.scala 156:16]
    node _GEN_37 = mux(_T_26, _GEN_23, _GEN_36) @[alu_control.scala 145:42]
    node _GEN_38 = mux(_T_25, UInt<5>("h19"), _GEN_37) @[alu_control.scala 141:42 alu_control.scala 142:16]
    node _GEN_39 = mux(_T_13, _GEN_22, _GEN_38) @[alu_control.scala 80:42]
    node _GEN_40 = mux(_T, _GEN_11, _GEN_39) @[alu_control.scala 15:37]
    io_out <= _GEN_40

  module alu :
    input clock : Clock
    input reset : UInt<1>
    input io_alu : UInt<5>
    input io_a32_0 : SInt<32>
    input io_b32_0 : SInt<32>
    output io_out_0 : SInt<32>
    output io_out_1 : SInt<32>
    output io_branch : UInt<1>

    node _io_out_0_T = eq(io_alu, UInt<5>("h0")) @[alu.scala 59:16]
    node _io_out_0_T_1 = eq(io_alu, UInt<5>("h1")) @[alu.scala 59:34]
    node _io_out_0_T_2 = or(_io_out_0_T, _io_out_0_T_1) @[alu.scala 59:24]
    node _io_out_0_T_3 = add(io_a32_0, io_b32_0) @[alu.scala 59:53]
    node _io_out_0_T_4 = tail(_io_out_0_T_3, 1) @[alu.scala 59:53]
    node _io_out_0_T_5 = asSInt(_io_out_0_T_4) @[alu.scala 59:53]
    node _io_out_0_T_6 = eq(io_alu, UInt<5>("h2")) @[alu.scala 60:16]
    node _io_out_0_T_7 = eq(io_alu, UInt<5>("h3")) @[alu.scala 60:34]
    node _io_out_0_T_8 = or(_io_out_0_T_6, _io_out_0_T_7) @[alu.scala 60:24]
    node _io_out_0_T_9 = bits(io_b32_0, 15, 0) @[alu.scala 60:65]
    node _io_out_0_T_10 = dshl(io_a32_0, _io_out_0_T_9) @[alu.scala 60:53]
    node _io_out_0_T_11 = eq(io_alu, UInt<5>("h4")) @[alu.scala 61:16]
    node _io_out_0_T_12 = eq(io_alu, UInt<5>("h5")) @[alu.scala 61:34]
    node _io_out_0_T_13 = or(_io_out_0_T_11, _io_out_0_T_12) @[alu.scala 61:24]
    node _io_out_0_T_14 = lt(io_a32_0, io_b32_0) @[alu.scala 61:57]
    node _io_out_0_T_15 = mux(_io_out_0_T_14, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 61:46]
    node _io_out_0_T_16 = eq(io_alu, UInt<5>("h6")) @[alu.scala 62:16]
    node _io_out_0_T_17 = eq(io_alu, UInt<5>("h7")) @[alu.scala 62:35]
    node _io_out_0_T_18 = or(_io_out_0_T_16, _io_out_0_T_17) @[alu.scala 62:25]
    node _io_out_0_T_19 = asUInt(io_a32_0) @[alu.scala 62:60]
    node _io_out_0_T_20 = asUInt(io_b32_0) @[alu.scala 62:79]
    node _io_out_0_T_21 = lt(_io_out_0_T_19, _io_out_0_T_20) @[alu.scala 62:67]
    node _io_out_0_T_22 = mux(_io_out_0_T_21, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 62:49]
    node _io_out_0_T_23 = eq(io_alu, UInt<5>("h9")) @[alu.scala 63:16]
    node _io_out_0_T_24 = eq(io_alu, UInt<5>("ha")) @[alu.scala 63:34]
    node _io_out_0_T_25 = or(_io_out_0_T_23, _io_out_0_T_24) @[alu.scala 63:24]
    node _io_out_0_T_26 = xor(io_a32_0, io_b32_0) @[alu.scala 63:54]
    node _io_out_0_T_27 = asSInt(_io_out_0_T_26) @[alu.scala 63:54]
    node _io_out_0_T_28 = eq(io_alu, UInt<5>("hb")) @[alu.scala 64:16]
    node _io_out_0_T_29 = eq(io_alu, UInt<5>("hc")) @[alu.scala 64:34]
    node _io_out_0_T_30 = or(_io_out_0_T_28, _io_out_0_T_29) @[alu.scala 64:24]
    node _io_out_0_T_31 = bits(io_b32_0, 15, 0) @[alu.scala 64:66]
    node _io_out_0_T_32 = dshr(io_a32_0, _io_out_0_T_31) @[alu.scala 64:54]
    node _io_out_0_T_33 = eq(io_alu, UInt<5>("hd")) @[alu.scala 65:16]
    node _io_out_0_T_34 = eq(io_alu, UInt<5>("he")) @[alu.scala 65:33]
    node _io_out_0_T_35 = or(_io_out_0_T_33, _io_out_0_T_34) @[alu.scala 65:23]
    node _io_out_0_T_36 = or(io_a32_0, io_b32_0) @[alu.scala 65:51]
    node _io_out_0_T_37 = asSInt(_io_out_0_T_36) @[alu.scala 65:51]
    node _io_out_0_T_38 = eq(io_alu, UInt<5>("hf")) @[alu.scala 66:16]
    node _io_out_0_T_39 = eq(io_alu, UInt<5>("h10")) @[alu.scala 66:34]
    node _io_out_0_T_40 = or(_io_out_0_T_38, _io_out_0_T_39) @[alu.scala 66:24]
    node _io_out_0_T_41 = and(io_a32_0, io_b32_0) @[alu.scala 66:53]
    node _io_out_0_T_42 = asSInt(_io_out_0_T_41) @[alu.scala 66:53]
    node _io_out_0_T_43 = eq(io_alu, UInt<5>("h11")) @[alu.scala 67:16]
    node _io_out_0_T_44 = sub(io_a32_0, io_b32_0) @[alu.scala 67:34]
    node _io_out_0_T_45 = tail(_io_out_0_T_44, 1) @[alu.scala 67:34]
    node _io_out_0_T_46 = asSInt(_io_out_0_T_45) @[alu.scala 67:34]
    node _io_out_0_T_47 = eq(io_alu, UInt<5>("h12")) @[alu.scala 68:16]
    node _io_out_0_T_48 = eq(io_alu, UInt<5>("h13")) @[alu.scala 68:34]
    node _io_out_0_T_49 = or(_io_out_0_T_47, _io_out_0_T_48) @[alu.scala 68:24]
    node _io_out_0_T_50 = bits(io_b32_0, 15, 0) @[alu.scala 68:65]
    node _io_out_0_T_51 = dshr(io_a32_0, _io_out_0_T_50) @[alu.scala 68:53]
    node _io_out_0_T_52 = eq(io_alu, UInt<5>("h18")) @[alu.scala 69:16]
    node _io_out_0_T_53 = eq(io_alu, UInt<5>("h19")) @[alu.scala 69:34]
    node _io_out_0_T_54 = or(_io_out_0_T_52, _io_out_0_T_53) @[alu.scala 69:24]
    node _io_out_0_T_55 = eq(io_alu, UInt<5>("h1b")) @[alu.scala 70:16]
    node _io_out_0_T_56 = add(io_a32_0, io_b32_0) @[alu.scala 70:33]
    node _io_out_0_T_57 = tail(_io_out_0_T_56, 1) @[alu.scala 70:33]
    node _io_out_0_T_58 = asSInt(_io_out_0_T_57) @[alu.scala 70:33]
    node _io_out_0_T_59 = eq(io_alu, UInt<5>("h1d")) @[alu.scala 71:16]
    node _io_out_0_T_60 = asUInt(io_a32_0) @[alu.scala 71:41]
    node _io_out_0_T_61 = asUInt(io_b32_0) @[alu.scala 71:61]
    node _io_out_0_T_62 = leq(_io_out_0_T_60, _io_out_0_T_61) @[alu.scala 71:48]
    node _io_out_0_T_63 = mul(asSInt(UInt<3>("h2")), io_b32_0) @[alu.scala 71:100]
    node _io_out_0_T_64 = geq(io_a32_0, _io_out_0_T_63) @[alu.scala 71:92]
    node _io_out_0_T_65 = mux(_io_out_0_T_64, io_b32_0, asSInt(UInt<1>("h0"))) @[alu.scala 71:81]
    node _io_out_0_T_66 = mux(_io_out_0_T_62, io_a32_0, _io_out_0_T_65) @[alu.scala 71:30]
    node _io_out_0_T_67 = eq(io_alu, UInt<5>("h1e")) @[alu.scala 72:16]
    node _io_out_0_T_68 = mux(_io_out_0_T_67, io_a32_0, asSInt(UInt<1>("h0"))) @[alu.scala 72:8]
    node _io_out_0_T_69 = mux(_io_out_0_T_59, _io_out_0_T_66, _io_out_0_T_68) @[alu.scala 71:8]
    node _io_out_0_T_70 = mux(_io_out_0_T_55, _io_out_0_T_58, _io_out_0_T_69) @[alu.scala 70:8]
    node _io_out_0_T_71 = mux(_io_out_0_T_54, io_a32_0, _io_out_0_T_70) @[alu.scala 69:8]
    node _io_out_0_T_72 = mux(_io_out_0_T_49, _io_out_0_T_51, _io_out_0_T_71) @[alu.scala 68:8]
    node _io_out_0_T_73 = mux(_io_out_0_T_43, _io_out_0_T_46, _io_out_0_T_72) @[alu.scala 67:8]
    node _io_out_0_T_74 = mux(_io_out_0_T_40, _io_out_0_T_42, _io_out_0_T_73) @[alu.scala 66:8]
    node _io_out_0_T_75 = mux(_io_out_0_T_35, _io_out_0_T_37, _io_out_0_T_74) @[alu.scala 65:8]
    node _io_out_0_T_76 = mux(_io_out_0_T_30, _io_out_0_T_32, _io_out_0_T_75) @[alu.scala 64:8]
    node _io_out_0_T_77 = mux(_io_out_0_T_25, _io_out_0_T_27, _io_out_0_T_76) @[alu.scala 63:8]
    node _io_out_0_T_78 = mux(_io_out_0_T_18, _io_out_0_T_22, _io_out_0_T_77) @[alu.scala 62:8]
    node _io_out_0_T_79 = mux(_io_out_0_T_13, _io_out_0_T_15, _io_out_0_T_78) @[alu.scala 61:8]
    node _io_out_0_T_80 = mux(_io_out_0_T_8, _io_out_0_T_10, _io_out_0_T_79) @[alu.scala 60:8]
    node _io_out_0_T_81 = mux(_io_out_0_T_2, _io_out_0_T_5, _io_out_0_T_80) @[alu.scala 59:8]
    node _io_out_1_T = eq(io_alu, UInt<5>("h1e")) @[alu.scala 74:27]
    node _io_out_1_T_1 = add(io_a32_0, asSInt(UInt<4>("h4"))) @[alu.scala 74:46]
    node _io_out_1_T_2 = tail(_io_out_1_T_1, 1) @[alu.scala 74:46]
    node _io_out_1_T_3 = asSInt(_io_out_1_T_2) @[alu.scala 74:46]
    node _io_out_1_T_4 = mux(_io_out_1_T, _io_out_1_T_3, asSInt(UInt<1>("h0"))) @[alu.scala 74:19]
    node _io_branch_T = eq(io_alu, UInt<5>("h14")) @[alu.scala 81:29]
    node _io_branch_T_1 = eq(io_a32_0, io_b32_0) @[alu.scala 81:48]
    node _io_branch_T_2 = eq(io_alu, UInt<5>("h15")) @[alu.scala 82:16]
    node _io_branch_T_3 = neq(io_a32_0, io_b32_0) @[alu.scala 82:34]
    node _io_branch_T_4 = eq(io_alu, UInt<5>("h16")) @[alu.scala 83:16]
    node _io_branch_T_5 = lt(io_a32_0, io_b32_0) @[alu.scala 83:34]
    node _io_branch_T_6 = eq(io_alu, UInt<5>("h17")) @[alu.scala 84:16]
    node _io_branch_T_7 = asUInt(io_a32_0) @[alu.scala 84:35]
    node _io_branch_T_8 = asUInt(io_b32_0) @[alu.scala 84:55]
    node _io_branch_T_9 = geq(_io_branch_T_7, _io_branch_T_8) @[alu.scala 84:42]
    node _io_branch_T_10 = eq(io_alu, UInt<5>("h8")) @[alu.scala 85:16]
    node _io_branch_T_11 = asUInt(io_a32_0) @[alu.scala 85:35]
    node _io_branch_T_12 = asUInt(io_b32_0) @[alu.scala 85:54]
    node _io_branch_T_13 = lt(_io_branch_T_11, _io_branch_T_12) @[alu.scala 85:42]
    node _io_branch_T_14 = eq(io_alu, UInt<5>("h1a")) @[alu.scala 86:16]
    node _io_branch_T_15 = geq(io_a32_0, io_b32_0) @[alu.scala 86:34]
    node _io_branch_T_16 = mux(_io_branch_T_14, _io_branch_T_15, UInt<1>("h0")) @[alu.scala 86:8]
    node _io_branch_T_17 = mux(_io_branch_T_10, _io_branch_T_13, _io_branch_T_16) @[alu.scala 85:8]
    node _io_branch_T_18 = mux(_io_branch_T_6, _io_branch_T_9, _io_branch_T_17) @[alu.scala 84:8]
    node _io_branch_T_19 = mux(_io_branch_T_4, _io_branch_T_5, _io_branch_T_18) @[alu.scala 83:8]
    node _io_branch_T_20 = mux(_io_branch_T_2, _io_branch_T_3, _io_branch_T_19) @[alu.scala 82:8]
    node _io_branch_T_21 = mux(_io_branch_T, _io_branch_T_1, _io_branch_T_20) @[alu.scala 81:21]
    io_out_0 <= asSInt(bits(_io_out_0_T_81, 31, 0)) @[alu.scala 58:15]
    io_out_1 <= _io_out_1_T_4 @[alu.scala 74:14]
    io_branch <= _io_branch_T_21 @[alu.scala 81:15]

  module control_unit :
    input clock : Clock
    input reset : UInt<1>
    input io_op_code : UInt<7>
    input io_rd : UInt<5>
    input io_rs1 : UInt<5>
    output io_mem_write : UInt<1>
    output io_branch : UInt<1>
    output io_mem_read : UInt<1>
    output io_reg_write : UInt<1>
    output io_vec_write : UInt<1>
    output io_mem_data_sel : UInt<2>
    output io_operand_a : UInt<2>
    output io_operand_b : UInt<2>
    output io_extend_sel : UInt<2>
    output io_next_pc_selector : UInt<2>

    node _T = eq(io_op_code, UInt<6>("h33")) @[control_unit.scala 23:20]
    node _T_1 = eq(io_op_code, UInt<5>("h13")) @[control_unit.scala 38:25]
    node _T_2 = eq(io_op_code, UInt<6>("h23")) @[control_unit.scala 53:25]
    node _T_3 = eq(io_op_code, UInt<7>("h63")) @[control_unit.scala 68:25]
    node _T_4 = eq(io_op_code, UInt<6>("h37")) @[control_unit.scala 83:25]
    node _T_5 = eq(io_op_code, UInt<7>("h6f")) @[control_unit.scala 97:25]
    node _T_6 = eq(io_op_code, UInt<7>("h67")) @[control_unit.scala 112:25]
    node _T_7 = eq(io_op_code, UInt<2>("h3")) @[control_unit.scala 127:25]
    node _T_8 = eq(io_op_code, UInt<7>("h57")) @[control_unit.scala 140:25]
    node _T_9 = eq(io_rs1, UInt<1>("h0")) @[control_unit.scala 150:22]
    node _T_10 = eq(io_rd, UInt<1>("h0")) @[control_unit.scala 150:38]
    node _T_11 = and(_T_9, _T_10) @[control_unit.scala 150:30]
    node _T_12 = eq(io_rs1, UInt<1>("h0")) @[control_unit.scala 153:26]
    node _T_13 = neq(io_rd, UInt<1>("h0")) @[control_unit.scala 153:42]
    node _T_14 = and(_T_12, _T_13) @[control_unit.scala 153:34]
    node _GEN_0 = mux(_T_14, UInt<1>("h0"), UInt<1>("h0")) @[control_unit.scala 153:50 control_unit.scala 154:26 control_unit.scala 157:26]
    node _GEN_1 = mux(_T_11, UInt<1>("h0"), _GEN_0) @[control_unit.scala 150:45 control_unit.scala 151:26]
    node _T_15 = eq(io_op_code, UInt<3>("h7")) @[control_unit.scala 162:25]
    node _T_16 = eq(io_op_code, UInt<6>("h27")) @[control_unit.scala 175:25]
    node _GEN_2 = mux(_T_16, UInt<1>("h1"), UInt<1>("h0")) @[control_unit.scala 175:41 control_unit.scala 176:22 control_unit.scala 190:22]
    node _GEN_3 = mux(_T_16, UInt<1>("h0"), UInt<1>("h0")) @[control_unit.scala 175:41 control_unit.scala 177:19 control_unit.scala 191:19]
    node _GEN_4 = mux(_T_16, UInt<2>("h3"), UInt<1>("h0")) @[control_unit.scala 175:41 control_unit.scala 184:23 control_unit.scala 198:23]
    node _GEN_5 = mux(_T_15, UInt<1>("h0"), _GEN_2) @[control_unit.scala 162:41 control_unit.scala 163:22]
    node _GEN_6 = mux(_T_15, UInt<1>("h0"), _GEN_3) @[control_unit.scala 162:41 control_unit.scala 164:19]
    node _GEN_7 = mux(_T_15, UInt<1>("h1"), _GEN_3) @[control_unit.scala 162:41 control_unit.scala 165:21]
    node _GEN_8 = mux(_T_15, UInt<2>("h2"), _GEN_3) @[control_unit.scala 162:41 control_unit.scala 168:24]
    node _GEN_9 = mux(_T_15, UInt<2>("h2"), _GEN_2) @[control_unit.scala 162:41 control_unit.scala 170:22]
    node _GEN_10 = mux(_T_15, UInt<1>("h0"), _GEN_4) @[control_unit.scala 162:41 control_unit.scala 171:23]
    node _GEN_11 = mux(_T_8, UInt<1>("h0"), _GEN_5) @[control_unit.scala 140:41 control_unit.scala 141:22]
    node _GEN_12 = mux(_T_8, UInt<1>("h0"), _GEN_6) @[control_unit.scala 140:41 control_unit.scala 142:19]
    node _GEN_13 = mux(_T_8, UInt<1>("h0"), _GEN_7) @[control_unit.scala 140:41 control_unit.scala 143:21]
    node _GEN_14 = mux(_T_8, UInt<1>("h1"), _GEN_6) @[control_unit.scala 140:41 control_unit.scala 144:22]
    node _GEN_15 = mux(_T_8, UInt<1>("h0"), _GEN_8) @[control_unit.scala 140:41 control_unit.scala 146:24]
    node _GEN_16 = mux(_T_8, UInt<2>("h2"), _GEN_9) @[control_unit.scala 140:41 control_unit.scala 147:22]
    node _GEN_17 = mux(_T_8, UInt<1>("h0"), _GEN_10) @[control_unit.scala 140:41 control_unit.scala 148:23]
    node _GEN_18 = mux(_T_8, _GEN_1, _GEN_6) @[control_unit.scala 140:41]
    node _GEN_19 = mux(_T_7, UInt<1>("h0"), _GEN_11) @[control_unit.scala 127:41 control_unit.scala 128:22]
    node _GEN_20 = mux(_T_7, UInt<1>("h0"), _GEN_12) @[control_unit.scala 127:41 control_unit.scala 129:19]
    node _GEN_21 = mux(_T_7, UInt<1>("h1"), _GEN_13) @[control_unit.scala 127:41 control_unit.scala 130:21]
    node _GEN_22 = mux(_T_7, UInt<1>("h1"), _GEN_14) @[control_unit.scala 127:41 control_unit.scala 131:22]
    node _GEN_23 = mux(_T_7, UInt<1>("h0"), _GEN_13) @[control_unit.scala 127:41 control_unit.scala 132:22]
    node _GEN_24 = mux(_T_7, UInt<1>("h1"), _GEN_15) @[control_unit.scala 127:41 control_unit.scala 133:24]
    node _GEN_25 = mux(_T_7, UInt<1>("h0"), _GEN_18) @[control_unit.scala 127:41 control_unit.scala 134:22]
    node _GEN_26 = mux(_T_7, UInt<1>("h1"), _GEN_16) @[control_unit.scala 127:41 control_unit.scala 135:22]
    node _GEN_27 = mux(_T_7, UInt<1>("h0"), _GEN_17) @[control_unit.scala 127:41 control_unit.scala 136:23]
    node _GEN_28 = mux(_T_6, UInt<1>("h0"), _GEN_19) @[control_unit.scala 112:41 control_unit.scala 113:22]
    node _GEN_29 = mux(_T_6, UInt<1>("h0"), _GEN_20) @[control_unit.scala 112:41 control_unit.scala 114:19]
    node _GEN_30 = mux(_T_6, UInt<1>("h0"), _GEN_21) @[control_unit.scala 112:41 control_unit.scala 115:21]
    node _GEN_31 = mux(_T_6, UInt<1>("h1"), _GEN_22) @[control_unit.scala 112:41 control_unit.scala 116:22]
    node _GEN_32 = mux(_T_6, UInt<1>("h0"), _GEN_23) @[control_unit.scala 112:41 control_unit.scala 117:22]
    node _GEN_33 = mux(_T_6, UInt<1>("h0"), _GEN_24) @[control_unit.scala 112:41 control_unit.scala 118:24]
    node _GEN_34 = mux(_T_6, UInt<2>("h2"), _GEN_25) @[control_unit.scala 112:41 control_unit.scala 119:22]
    node _GEN_35 = mux(_T_6, UInt<1>("h0"), _GEN_26) @[control_unit.scala 112:41 control_unit.scala 120:22]
    node _GEN_36 = mux(_T_6, UInt<1>("h0"), _GEN_27) @[control_unit.scala 112:41 control_unit.scala 121:23]
    node _GEN_37 = mux(_T_6, UInt<2>("h3"), _GEN_20) @[control_unit.scala 112:41 control_unit.scala 122:29]
    node _GEN_38 = mux(_T_5, UInt<1>("h0"), _GEN_28) @[control_unit.scala 97:41 control_unit.scala 98:22]
    node _GEN_39 = mux(_T_5, UInt<1>("h0"), _GEN_29) @[control_unit.scala 97:41 control_unit.scala 99:19]
    node _GEN_40 = mux(_T_5, UInt<1>("h0"), _GEN_30) @[control_unit.scala 97:41 control_unit.scala 100:21]
    node _GEN_41 = mux(_T_5, UInt<1>("h1"), _GEN_31) @[control_unit.scala 97:41 control_unit.scala 101:22]
    node _GEN_42 = mux(_T_5, UInt<1>("h0"), _GEN_32) @[control_unit.scala 97:41 control_unit.scala 102:22]
    node _GEN_43 = mux(_T_5, UInt<1>("h0"), _GEN_33) @[control_unit.scala 97:41 control_unit.scala 103:24]
    node _GEN_44 = mux(_T_5, UInt<2>("h2"), _GEN_34) @[control_unit.scala 97:41 control_unit.scala 104:22]
    node _GEN_45 = mux(_T_5, UInt<1>("h0"), _GEN_35) @[control_unit.scala 97:41 control_unit.scala 105:22]
    node _GEN_46 = mux(_T_5, UInt<1>("h0"), _GEN_36) @[control_unit.scala 97:41 control_unit.scala 106:23]
    node _GEN_47 = mux(_T_5, UInt<2>("h2"), _GEN_37) @[control_unit.scala 97:41 control_unit.scala 107:29]
    node _GEN_48 = mux(_T_4, UInt<1>("h0"), _GEN_38) @[control_unit.scala 83:41 control_unit.scala 84:22]
    node _GEN_49 = mux(_T_4, UInt<1>("h0"), _GEN_39) @[control_unit.scala 83:41 control_unit.scala 85:19]
    node _GEN_50 = mux(_T_4, UInt<1>("h0"), _GEN_40) @[control_unit.scala 83:41 control_unit.scala 86:21]
    node _GEN_51 = mux(_T_4, UInt<1>("h1"), _GEN_41) @[control_unit.scala 83:41 control_unit.scala 87:22]
    node _GEN_52 = mux(_T_4, UInt<1>("h0"), _GEN_42) @[control_unit.scala 83:41 control_unit.scala 88:22]
    node _GEN_53 = mux(_T_4, UInt<1>("h0"), _GEN_43) @[control_unit.scala 83:41 control_unit.scala 89:24]
    node _GEN_54 = mux(_T_4, UInt<1>("h0"), _GEN_44) @[control_unit.scala 83:41 control_unit.scala 90:22]
    node _GEN_55 = mux(_T_4, UInt<1>("h1"), _GEN_45) @[control_unit.scala 83:41 control_unit.scala 91:22]
    node _GEN_56 = mux(_T_4, UInt<1>("h0"), _GEN_46) @[control_unit.scala 83:41 control_unit.scala 92:23]
    node _GEN_57 = mux(_T_4, UInt<1>("h0"), _GEN_47) @[control_unit.scala 83:41 control_unit.scala 93:29]
    node _GEN_58 = mux(_T_3, UInt<1>("h0"), _GEN_48) @[control_unit.scala 68:41 control_unit.scala 69:22]
    node _GEN_59 = mux(_T_3, UInt<1>("h1"), _GEN_49) @[control_unit.scala 68:41 control_unit.scala 70:19]
    node _GEN_60 = mux(_T_3, UInt<1>("h0"), _GEN_50) @[control_unit.scala 68:41 control_unit.scala 71:21]
    node _GEN_61 = mux(_T_3, UInt<1>("h0"), _GEN_51) @[control_unit.scala 68:41 control_unit.scala 72:22]
    node _GEN_62 = mux(_T_3, UInt<1>("h0"), _GEN_52) @[control_unit.scala 68:41 control_unit.scala 73:22]
    node _GEN_63 = mux(_T_3, UInt<1>("h0"), _GEN_53) @[control_unit.scala 68:41 control_unit.scala 74:24]
    node _GEN_64 = mux(_T_3, UInt<1>("h0"), _GEN_54) @[control_unit.scala 68:41 control_unit.scala 75:22]
    node _GEN_65 = mux(_T_3, UInt<1>("h0"), _GEN_55) @[control_unit.scala 68:41 control_unit.scala 76:22]
    node _GEN_66 = mux(_T_3, UInt<1>("h0"), _GEN_56) @[control_unit.scala 68:41 control_unit.scala 77:23]
    node _GEN_67 = mux(_T_3, UInt<1>("h1"), _GEN_57) @[control_unit.scala 68:41 control_unit.scala 78:29]
    node _GEN_68 = mux(_T_2, UInt<1>("h1"), _GEN_58) @[control_unit.scala 53:41 control_unit.scala 54:22]
    node _GEN_69 = mux(_T_2, UInt<1>("h0"), _GEN_59) @[control_unit.scala 53:41 control_unit.scala 55:19]
    node _GEN_70 = mux(_T_2, UInt<1>("h0"), _GEN_60) @[control_unit.scala 53:41 control_unit.scala 56:21]
    node _GEN_71 = mux(_T_2, UInt<1>("h0"), _GEN_61) @[control_unit.scala 53:41 control_unit.scala 57:22]
    node _GEN_72 = mux(_T_2, UInt<1>("h0"), _GEN_62) @[control_unit.scala 53:41 control_unit.scala 58:22]
    node _GEN_73 = mux(_T_2, UInt<1>("h0"), _GEN_63) @[control_unit.scala 53:41 control_unit.scala 59:24]
    node _GEN_74 = mux(_T_2, UInt<1>("h0"), _GEN_64) @[control_unit.scala 53:41 control_unit.scala 60:22]
    node _GEN_75 = mux(_T_2, UInt<1>("h1"), _GEN_65) @[control_unit.scala 53:41 control_unit.scala 61:22]
    node _GEN_76 = mux(_T_2, UInt<2>("h3"), _GEN_66) @[control_unit.scala 53:41 control_unit.scala 62:23]
    node _GEN_77 = mux(_T_2, UInt<1>("h0"), _GEN_67) @[control_unit.scala 53:41 control_unit.scala 63:29]
    node _GEN_78 = mux(_T_1, UInt<1>("h0"), _GEN_68) @[control_unit.scala 38:41 control_unit.scala 39:22]
    node _GEN_79 = mux(_T_1, UInt<1>("h0"), _GEN_69) @[control_unit.scala 38:41 control_unit.scala 40:19]
    node _GEN_80 = mux(_T_1, UInt<1>("h0"), _GEN_70) @[control_unit.scala 38:41 control_unit.scala 41:21]
    node _GEN_81 = mux(_T_1, UInt<1>("h1"), _GEN_71) @[control_unit.scala 38:41 control_unit.scala 42:22]
    node _GEN_82 = mux(_T_1, UInt<1>("h0"), _GEN_72) @[control_unit.scala 38:41 control_unit.scala 43:22]
    node _GEN_83 = mux(_T_1, UInt<1>("h0"), _GEN_73) @[control_unit.scala 38:41 control_unit.scala 44:24]
    node _GEN_84 = mux(_T_1, UInt<1>("h0"), _GEN_74) @[control_unit.scala 38:41 control_unit.scala 45:22]
    node _GEN_85 = mux(_T_1, UInt<1>("h1"), _GEN_75) @[control_unit.scala 38:41 control_unit.scala 46:22]
    node _GEN_86 = mux(_T_1, UInt<1>("h0"), _GEN_76) @[control_unit.scala 38:41 control_unit.scala 47:23]
    node _GEN_87 = mux(_T_1, UInt<1>("h0"), _GEN_77) @[control_unit.scala 38:41 control_unit.scala 48:29]
    node _GEN_88 = mux(_T, UInt<1>("h0"), _GEN_78) @[control_unit.scala 23:36 control_unit.scala 24:22]
    node _GEN_89 = mux(_T, UInt<1>("h0"), _GEN_79) @[control_unit.scala 23:36 control_unit.scala 25:19]
    node _GEN_90 = mux(_T, UInt<1>("h0"), _GEN_80) @[control_unit.scala 23:36 control_unit.scala 26:21]
    node _GEN_91 = mux(_T, UInt<1>("h1"), _GEN_81) @[control_unit.scala 23:36 control_unit.scala 27:22]
    node _GEN_92 = mux(_T, UInt<1>("h0"), _GEN_82) @[control_unit.scala 23:36 control_unit.scala 28:22]
    node _GEN_93 = mux(_T, UInt<1>("h0"), _GEN_83) @[control_unit.scala 23:36 control_unit.scala 29:24]
    node _GEN_94 = mux(_T, UInt<1>("h0"), _GEN_84) @[control_unit.scala 23:36 control_unit.scala 30:22]
    node _GEN_95 = mux(_T, UInt<1>("h0"), _GEN_85) @[control_unit.scala 23:36 control_unit.scala 31:22]
    node _GEN_96 = mux(_T, UInt<1>("h0"), _GEN_86) @[control_unit.scala 23:36 control_unit.scala 32:23]
    node _GEN_97 = mux(_T, UInt<1>("h0"), _GEN_87) @[control_unit.scala 23:36 control_unit.scala 33:29]
    io_mem_write <= _GEN_88
    io_branch <= _GEN_89
    io_mem_read <= _GEN_90
    io_reg_write <= _GEN_91
    io_vec_write <= _GEN_92
    io_mem_data_sel <= _GEN_93
    io_operand_a <= _GEN_94
    io_operand_b <= _GEN_95
    io_extend_sel <= _GEN_96
    io_next_pc_selector <= _GEN_97

  module immediate_instruction :
    input clock : Clock
    input reset : UInt<1>
    input io_i_instruction : UInt<32>
    output io_out : SInt<32>
    input io_pc_in : UInt<32>
    output io_out_j_b : SInt<32>

    node op_code = bits(io_i_instruction, 6, 0) @[immediate_instruction.scala 13:35]
    node _T = eq(op_code, UInt<5>("h13")) @[immediate_instruction.scala 17:18]
    node _T_1 = eq(op_code, UInt<7>("h67")) @[immediate_instruction.scala 17:44]
    node _T_2 = or(_T, _T_1) @[immediate_instruction.scala 17:34]
    node _T_3 = eq(op_code, UInt<2>("h3")) @[immediate_instruction.scala 17:70]
    node _T_4 = or(_T_2, _T_3) @[immediate_instruction.scala 17:60]
    node _io_out_T = bits(io_i_instruction, 31, 20) @[immediate_instruction.scala 18:35]
    node _io_out_T_1 = asSInt(_io_out_T) @[immediate_instruction.scala 18:43]
    node _T_5 = eq(op_code, UInt<6>("h23")) @[immediate_instruction.scala 22:22]
    node io_out_hi = bits(io_i_instruction, 31, 25) @[immediate_instruction.scala 23:40]
    node io_out_lo = bits(io_i_instruction, 11, 7) @[immediate_instruction.scala 23:64]
    node _io_out_T_2 = cat(io_out_hi, io_out_lo) @[Cat.scala 30:58]
    node _io_out_T_3 = asSInt(_io_out_T_2) @[immediate_instruction.scala 23:73]
    node _T_6 = eq(op_code, UInt<7>("h63")) @[immediate_instruction.scala 27:22]
    node b_hi_hi_hi = bits(io_i_instruction, 31, 31) @[immediate_instruction.scala 28:37]
    node b_hi_hi_lo = bits(io_i_instruction, 7, 7) @[immediate_instruction.scala 28:58]
    node b_hi_lo = bits(io_i_instruction, 30, 25) @[immediate_instruction.scala 28:78]
    node b_lo_hi = bits(io_i_instruction, 11, 8) @[immediate_instruction.scala 28:102]
    node b_lo = cat(b_lo_hi, UInt<1>("h0")) @[Cat.scala 30:58]
    node b_hi_hi = cat(b_hi_hi_hi, b_hi_hi_lo) @[Cat.scala 30:58]
    node b_hi = cat(b_hi_hi, b_hi_lo) @[Cat.scala 30:58]
    node _b_T = cat(b_hi, b_lo) @[Cat.scala 30:58]
    node b = asSInt(_b_T) @[immediate_instruction.scala 28:117]
    node _io_out_j_b_T = asSInt(io_pc_in) @[immediate_instruction.scala 29:36]
    node _io_out_j_b_T_1 = add(b, _io_out_j_b_T) @[immediate_instruction.scala 29:25]
    node _io_out_j_b_T_2 = tail(_io_out_j_b_T_1, 1) @[immediate_instruction.scala 29:25]
    node _io_out_j_b_T_3 = asSInt(_io_out_j_b_T_2) @[immediate_instruction.scala 29:25]
    node _T_7 = eq(op_code, UInt<6>("h37")) @[immediate_instruction.scala 33:22]
    node io_out_hi_1 = bits(io_i_instruction, 31, 12) @[immediate_instruction.scala 34:40]
    node _io_out_T_4 = cat(io_out_hi_1, UInt<1>("h0")) @[Cat.scala 30:58]
    node _io_out_T_5 = asSInt(_io_out_T_4) @[immediate_instruction.scala 34:67]
    node _T_8 = eq(op_code, UInt<7>("h6f")) @[immediate_instruction.scala 38:22]
    node a_hi_hi_hi = bits(io_i_instruction, 31, 31) @[immediate_instruction.scala 39:37]
    node a_hi_hi_lo = bits(io_i_instruction, 19, 12) @[immediate_instruction.scala 39:58]
    node a_hi_lo = bits(io_i_instruction, 20, 20) @[immediate_instruction.scala 39:82]
    node a_lo_hi = bits(io_i_instruction, 30, 21) @[immediate_instruction.scala 39:103]
    node a_lo = cat(a_lo_hi, UInt<1>("h0")) @[Cat.scala 30:58]
    node a_hi_hi = cat(a_hi_hi_hi, a_hi_hi_lo) @[Cat.scala 30:58]
    node a_hi = cat(a_hi_hi, a_hi_lo) @[Cat.scala 30:58]
    node a = cat(a_hi, a_lo) @[Cat.scala 30:58]
    node _io_out_j_b_T_4 = asSInt(a) @[immediate_instruction.scala 40:25]
    node _io_out_j_b_T_5 = asSInt(io_pc_in) @[immediate_instruction.scala 40:43]
    node _io_out_j_b_T_6 = add(_io_out_j_b_T_4, _io_out_j_b_T_5) @[immediate_instruction.scala 40:32]
    node _io_out_j_b_T_7 = tail(_io_out_j_b_T_6, 1) @[immediate_instruction.scala 40:32]
    node _io_out_j_b_T_8 = asSInt(_io_out_j_b_T_7) @[immediate_instruction.scala 40:32]
    node _GEN_0 = mux(_T_8, _io_out_j_b_T_8, asSInt(UInt<1>("h0"))) @[immediate_instruction.scala 38:38 immediate_instruction.scala 40:20 immediate_instruction.scala 45:20]
    node _GEN_1 = mux(_T_8, asSInt(UInt<1>("h0")), asSInt(UInt<1>("h0"))) @[immediate_instruction.scala 38:38 immediate_instruction.scala 41:16 immediate_instruction.scala 44:16]
    node _GEN_2 = mux(_T_7, _io_out_T_5, _GEN_1) @[immediate_instruction.scala 33:38 immediate_instruction.scala 34:16]
    node _GEN_3 = mux(_T_7, asSInt(UInt<1>("h0")), _GEN_0) @[immediate_instruction.scala 33:38 immediate_instruction.scala 35:20]
    node _GEN_4 = mux(_T_6, _io_out_j_b_T_3, _GEN_3) @[immediate_instruction.scala 27:38 immediate_instruction.scala 29:20]
    node _GEN_5 = mux(_T_6, asSInt(UInt<1>("h0")), _GEN_2) @[immediate_instruction.scala 27:38 immediate_instruction.scala 30:16]
    node _GEN_6 = mux(_T_5, _io_out_T_3, _GEN_5) @[immediate_instruction.scala 22:38 immediate_instruction.scala 23:16]
    node _GEN_7 = mux(_T_5, asSInt(UInt<1>("h0")), _GEN_4) @[immediate_instruction.scala 22:38 immediate_instruction.scala 24:20]
    node _GEN_8 = mux(_T_4, _io_out_T_1, _GEN_6) @[immediate_instruction.scala 17:86 immediate_instruction.scala 18:16]
    node _GEN_9 = mux(_T_4, asSInt(UInt<1>("h0")), _GEN_7) @[immediate_instruction.scala 17:86 immediate_instruction.scala 19:20]
    io_out <= _GEN_8
    io_out_j_b <= _GEN_9

  module instr_memory :
    input clock : Clock
    input reset : UInt<1>
    input io_address : UInt<10>
    output io_r_data : UInt<32>

    mem memory : @[instr_memory.scala 13:21]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => io_r_data_MPORT
      read-under-write => undefined
    io_r_data <= memory.io_r_data_MPORT.data @[instr_memory.scala 15:15]
    memory.io_r_data_MPORT.addr <= io_address @[instr_memory.scala 15:29]
    memory.io_r_data_MPORT.en <= UInt<1>("h1") @[instr_memory.scala 15:29]
    memory.io_r_data_MPORT.clk <= clock @[instr_memory.scala 15:29]

  module register_file :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1_in : UInt<5>
    input io_rs2_in : UInt<5>
    input io_rd : UInt<5>
    input io_reg_enable : UInt<1>
    input io_reg_data : SInt<32>
    output io_rs1_out : SInt<32>
    output io_rs2_out : SInt<32>

    reg regs_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[register_file.scala 21:23]
    reg regs_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[register_file.scala 21:23]
    reg regs_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[register_file.scala 21:23]
    reg regs_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[register_file.scala 21:23]
    reg regs_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[register_file.scala 21:23]
    reg regs_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[register_file.scala 21:23]
    reg regs_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[register_file.scala 21:23]
    reg regs_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[register_file.scala 21:23]
    reg regs_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[register_file.scala 21:23]
    reg regs_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[register_file.scala 21:23]
    reg regs_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[register_file.scala 21:23]
    reg regs_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[register_file.scala 21:23]
    reg regs_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[register_file.scala 21:23]
    reg regs_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[register_file.scala 21:23]
    reg regs_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[register_file.scala 21:23]
    reg regs_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[register_file.scala 21:23]
    reg regs_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[register_file.scala 21:23]
    reg regs_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[register_file.scala 21:23]
    reg regs_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[register_file.scala 21:23]
    reg regs_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[register_file.scala 21:23]
    reg regs_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[register_file.scala 21:23]
    reg regs_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[register_file.scala 21:23]
    reg regs_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[register_file.scala 21:23]
    reg regs_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[register_file.scala 21:23]
    reg regs_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[register_file.scala 21:23]
    reg regs_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[register_file.scala 21:23]
    reg regs_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[register_file.scala 21:23]
    reg regs_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[register_file.scala 21:23]
    reg regs_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[register_file.scala 21:23]
    reg regs_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[register_file.scala 21:23]
    reg regs_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[register_file.scala 21:23]
    reg regs_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[register_file.scala 21:23]
    node _io_rs1_out_T = orr(io_rs1_in) @[register_file.scala 22:34]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1_in), regs_0) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1_in), regs_1, _GEN_0) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1_in), regs_2, _GEN_1) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1_in), regs_3, _GEN_2) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1_in), regs_4, _GEN_3) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1_in), regs_5, _GEN_4) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1_in), regs_6, _GEN_5) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1_in), regs_7, _GEN_6) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1_in), regs_8, _GEN_7) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1_in), regs_9, _GEN_8) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1_in), regs_10, _GEN_9) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1_in), regs_11, _GEN_10) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1_in), regs_12, _GEN_11) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1_in), regs_13, _GEN_12) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1_in), regs_14, _GEN_13) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1_in), regs_15, _GEN_14) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1_in), regs_16, _GEN_15) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1_in), regs_17, _GEN_16) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1_in), regs_18, _GEN_17) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1_in), regs_19, _GEN_18) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1_in), regs_20, _GEN_19) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1_in), regs_21, _GEN_20) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1_in), regs_22, _GEN_21) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1_in), regs_23, _GEN_22) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1_in), regs_24, _GEN_23) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1_in), regs_25, _GEN_24) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1_in), regs_26, _GEN_25) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1_in), regs_27, _GEN_26) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1_in), regs_28, _GEN_27) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1_in), regs_29, _GEN_28) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1_in), regs_30, _GEN_29) @[register_file.scala 22:22 register_file.scala 22:22]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1_in), regs_31, _GEN_30) @[register_file.scala 22:22 register_file.scala 22:22]
    node _regs_io_rs1_in = _GEN_31 @[register_file.scala 22:22]
    node _io_rs1_out_T_1 = mux(_io_rs1_out_T, _regs_io_rs1_in, asSInt(UInt<1>("h0"))) @[register_file.scala 22:22]
    node _io_rs2_out_T = orr(io_rs2_in) @[register_file.scala 23:34]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2_in), regs_0) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2_in), regs_1, _GEN_32) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2_in), regs_2, _GEN_33) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2_in), regs_3, _GEN_34) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2_in), regs_4, _GEN_35) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2_in), regs_5, _GEN_36) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2_in), regs_6, _GEN_37) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2_in), regs_7, _GEN_38) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2_in), regs_8, _GEN_39) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2_in), regs_9, _GEN_40) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2_in), regs_10, _GEN_41) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2_in), regs_11, _GEN_42) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2_in), regs_12, _GEN_43) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2_in), regs_13, _GEN_44) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2_in), regs_14, _GEN_45) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2_in), regs_15, _GEN_46) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2_in), regs_16, _GEN_47) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2_in), regs_17, _GEN_48) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2_in), regs_18, _GEN_49) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2_in), regs_19, _GEN_50) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2_in), regs_20, _GEN_51) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2_in), regs_21, _GEN_52) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2_in), regs_22, _GEN_53) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2_in), regs_23, _GEN_54) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2_in), regs_24, _GEN_55) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2_in), regs_25, _GEN_56) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2_in), regs_26, _GEN_57) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2_in), regs_27, _GEN_58) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2_in), regs_28, _GEN_59) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2_in), regs_29, _GEN_60) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2_in), regs_30, _GEN_61) @[register_file.scala 23:22 register_file.scala 23:22]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2_in), regs_31, _GEN_62) @[register_file.scala 23:22 register_file.scala 23:22]
    node _regs_io_rs2_in = _GEN_63 @[register_file.scala 23:22]
    node _io_rs2_out_T_1 = mux(_io_rs2_out_T, _regs_io_rs2_in, asSInt(UInt<1>("h0"))) @[register_file.scala 23:22]
    node _T = orr(io_rd) @[register_file.scala 24:33]
    node _T_1 = and(io_reg_enable, _T) @[register_file.scala 24:25]
    node _regs_io_rd = io_reg_data @[register_file.scala 25:20 register_file.scala 25:20]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd), _regs_io_rd, regs_0) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd), _regs_io_rd, regs_1) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd), _regs_io_rd, regs_2) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd), _regs_io_rd, regs_3) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd), _regs_io_rd, regs_4) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd), _regs_io_rd, regs_5) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd), _regs_io_rd, regs_6) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd), _regs_io_rd, regs_7) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd), _regs_io_rd, regs_8) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd), _regs_io_rd, regs_9) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd), _regs_io_rd, regs_10) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd), _regs_io_rd, regs_11) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd), _regs_io_rd, regs_12) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd), _regs_io_rd, regs_13) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd), _regs_io_rd, regs_14) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd), _regs_io_rd, regs_15) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd), _regs_io_rd, regs_16) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd), _regs_io_rd, regs_17) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd), _regs_io_rd, regs_18) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd), _regs_io_rd, regs_19) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd), _regs_io_rd, regs_20) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd), _regs_io_rd, regs_21) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd), _regs_io_rd, regs_22) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd), _regs_io_rd, regs_23) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd), _regs_io_rd, regs_24) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd), _regs_io_rd, regs_25) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd), _regs_io_rd, regs_26) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd), _regs_io_rd, regs_27) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd), _regs_io_rd, regs_28) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd), _regs_io_rd, regs_29) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd), _regs_io_rd, regs_30) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd), _regs_io_rd, regs_31) @[register_file.scala 25:20 register_file.scala 25:20 register_file.scala 21:23]
    node _GEN_96 = mux(_T_1, _GEN_64, regs_0) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_97 = mux(_T_1, _GEN_65, regs_1) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_98 = mux(_T_1, _GEN_66, regs_2) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_99 = mux(_T_1, _GEN_67, regs_3) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_100 = mux(_T_1, _GEN_68, regs_4) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_101 = mux(_T_1, _GEN_69, regs_5) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_102 = mux(_T_1, _GEN_70, regs_6) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_103 = mux(_T_1, _GEN_71, regs_7) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_104 = mux(_T_1, _GEN_72, regs_8) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_105 = mux(_T_1, _GEN_73, regs_9) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_106 = mux(_T_1, _GEN_74, regs_10) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_107 = mux(_T_1, _GEN_75, regs_11) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_108 = mux(_T_1, _GEN_76, regs_12) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_109 = mux(_T_1, _GEN_77, regs_13) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_110 = mux(_T_1, _GEN_78, regs_14) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_111 = mux(_T_1, _GEN_79, regs_15) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_112 = mux(_T_1, _GEN_80, regs_16) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_113 = mux(_T_1, _GEN_81, regs_17) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_114 = mux(_T_1, _GEN_82, regs_18) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_115 = mux(_T_1, _GEN_83, regs_19) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_116 = mux(_T_1, _GEN_84, regs_20) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_117 = mux(_T_1, _GEN_85, regs_21) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_118 = mux(_T_1, _GEN_86, regs_22) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_119 = mux(_T_1, _GEN_87, regs_23) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_120 = mux(_T_1, _GEN_88, regs_24) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_121 = mux(_T_1, _GEN_89, regs_25) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_122 = mux(_T_1, _GEN_90, regs_26) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_123 = mux(_T_1, _GEN_91, regs_27) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_124 = mux(_T_1, _GEN_92, regs_28) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_125 = mux(_T_1, _GEN_93, regs_29) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_126 = mux(_T_1, _GEN_94, regs_30) @[register_file.scala 24:37 register_file.scala 21:23]
    node _GEN_127 = mux(_T_1, _GEN_95, regs_31) @[register_file.scala 24:37 register_file.scala 21:23]
    node _regs_WIRE_0 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_1 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_2 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_3 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_4 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_5 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_6 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_7 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_8 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_9 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_10 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_11 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_12 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_13 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_14 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_15 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_16 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_17 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_18 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_19 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_20 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_21 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_22 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_23 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_24 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_25 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_26 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_27 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_28 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_29 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_30 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    node _regs_WIRE_31 = asSInt(UInt<32>("h0")) @[register_file.scala 21:31 register_file.scala 21:31]
    io_rs1_out <= _io_rs1_out_T_1 @[register_file.scala 22:16]
    io_rs2_out <= _io_rs2_out_T_1 @[register_file.scala 23:16]
    regs_0 <= mux(reset, _regs_WIRE_0, _GEN_96) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_1 <= mux(reset, _regs_WIRE_1, _GEN_97) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_2 <= mux(reset, _regs_WIRE_2, _GEN_98) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_3 <= mux(reset, _regs_WIRE_3, _GEN_99) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_4 <= mux(reset, _regs_WIRE_4, _GEN_100) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_5 <= mux(reset, _regs_WIRE_5, _GEN_101) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_6 <= mux(reset, _regs_WIRE_6, _GEN_102) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_7 <= mux(reset, _regs_WIRE_7, _GEN_103) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_8 <= mux(reset, _regs_WIRE_8, _GEN_104) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_9 <= mux(reset, _regs_WIRE_9, _GEN_105) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_10 <= mux(reset, _regs_WIRE_10, _GEN_106) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_11 <= mux(reset, _regs_WIRE_11, _GEN_107) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_12 <= mux(reset, _regs_WIRE_12, _GEN_108) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_13 <= mux(reset, _regs_WIRE_13, _GEN_109) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_14 <= mux(reset, _regs_WIRE_14, _GEN_110) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_15 <= mux(reset, _regs_WIRE_15, _GEN_111) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_16 <= mux(reset, _regs_WIRE_16, _GEN_112) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_17 <= mux(reset, _regs_WIRE_17, _GEN_113) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_18 <= mux(reset, _regs_WIRE_18, _GEN_114) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_19 <= mux(reset, _regs_WIRE_19, _GEN_115) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_20 <= mux(reset, _regs_WIRE_20, _GEN_116) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_21 <= mux(reset, _regs_WIRE_21, _GEN_117) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_22 <= mux(reset, _regs_WIRE_22, _GEN_118) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_23 <= mux(reset, _regs_WIRE_23, _GEN_119) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_24 <= mux(reset, _regs_WIRE_24, _GEN_120) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_25 <= mux(reset, _regs_WIRE_25, _GEN_121) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_26 <= mux(reset, _regs_WIRE_26, _GEN_122) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_27 <= mux(reset, _regs_WIRE_27, _GEN_123) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_28 <= mux(reset, _regs_WIRE_28, _GEN_124) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_29 <= mux(reset, _regs_WIRE_29, _GEN_125) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_30 <= mux(reset, _regs_WIRE_30, _GEN_126) @[register_file.scala 21:23 register_file.scala 21:23]
    regs_31 <= mux(reset, _regs_WIRE_31, _GEN_127) @[register_file.scala 21:23 register_file.scala 21:23]

  module s_memory :
    input clock : Clock
    input reset : UInt<1>
    input io_addr : UInt<32>
    input io_mem_data : SInt<32>
    input io_w_enable : UInt<1>
    input io_r_enable : UInt<1>
    output io_dataout : SInt<128>

    mem memory : @[s_memory.scala 13:21]
      data-type => SInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => io_dataout_MPORT
      writer => MPORT
      read-under-write => undefined
    node _T = bits(io_addr, 9, 0)
    node _GEN_0 = validif(io_w_enable, _T) @[s_memory.scala 15:22]
    node _GEN_1 = validif(io_w_enable, clock) @[s_memory.scala 15:22]
    node _GEN_2 = mux(io_w_enable, UInt<1>("h1"), UInt<1>("h0")) @[s_memory.scala 15:22 s_memory.scala 13:21]
    node _GEN_3 = validif(io_w_enable, UInt<1>("h1")) @[s_memory.scala 15:22]
    node _GEN_4 = validif(io_w_enable, io_mem_data) @[s_memory.scala 15:22]
    io_dataout <= memory.io_dataout_MPORT.data @[s_memory.scala 18:16]
    memory.io_dataout_MPORT.addr <= UInt<7>("h5a") @[s_memory.scala 18:30]
    memory.io_dataout_MPORT.en <= UInt<1>("h1") @[s_memory.scala 18:30]
    memory.io_dataout_MPORT.clk <= clock @[s_memory.scala 18:30]
    memory.MPORT.addr <= _GEN_0
    memory.MPORT.en <= _GEN_2
    memory.MPORT.clk <= _GEN_1
    memory.MPORT.data <= _GEN_4
    memory.MPORT.mask <= _GEN_3

  module vlsu :
    input clock : Clock
    input reset : UInt<1>
    input io_vlmul : UInt<3>
    input io_vsew : UInt<3>
    input io_opcode : UInt<7>
    input io_mew : UInt<1>
    input io_width_lw : UInt<3>
    output io_out : UInt<32>

    node _T = eq(io_opcode, UInt<7>("h57")) @[vlsu.scala 15:21]
    node _T_1 = eq(io_vlmul, UInt<2>("h3")) @[vlsu.scala 16:23]
    node _T_2 = eq(io_vsew, UInt<1>("h0")) @[vlsu.scala 16:45]
    node _T_3 = and(_T_1, _T_2) @[vlsu.scala 16:35]
    node _T_4 = eq(io_vlmul, UInt<2>("h2")) @[vlsu.scala 19:29]
    node _T_5 = eq(io_vsew, UInt<1>("h0")) @[vlsu.scala 19:52]
    node _T_6 = and(_T_4, _T_5) @[vlsu.scala 19:42]
    node _T_7 = eq(io_vlmul, UInt<2>("h3")) @[vlsu.scala 19:77]
    node _T_8 = eq(io_vsew, UInt<1>("h1")) @[vlsu.scala 19:99]
    node _T_9 = and(_T_7, _T_8) @[vlsu.scala 19:89]
    node _T_10 = or(_T_6, _T_9) @[vlsu.scala 19:65]
    node _T_11 = eq(io_vlmul, UInt<1>("h1")) @[vlsu.scala 23:29]
    node _T_12 = eq(io_vsew, UInt<1>("h0")) @[vlsu.scala 23:51]
    node _T_13 = and(_T_11, _T_12) @[vlsu.scala 23:41]
    node _T_14 = eq(io_vlmul, UInt<2>("h2")) @[vlsu.scala 23:76]
    node _T_15 = eq(io_vsew, UInt<1>("h1")) @[vlsu.scala 23:98]
    node _T_16 = and(_T_14, _T_15) @[vlsu.scala 23:88]
    node _T_17 = or(_T_13, _T_16) @[vlsu.scala 23:64]
    node _T_18 = eq(io_vlmul, UInt<2>("h3")) @[vlsu.scala 24:18]
    node _T_19 = eq(io_vsew, UInt<2>("h2")) @[vlsu.scala 24:40]
    node _T_20 = and(_T_18, _T_19) @[vlsu.scala 24:30]
    node _T_21 = or(_T_17, _T_20) @[vlsu.scala 23:111]
    node _T_22 = eq(io_vlmul, UInt<1>("h0")) @[vlsu.scala 29:29]
    node _T_23 = eq(io_vsew, UInt<1>("h0")) @[vlsu.scala 29:51]
    node _T_24 = and(_T_22, _T_23) @[vlsu.scala 29:41]
    node _T_25 = eq(io_vlmul, UInt<1>("h1")) @[vlsu.scala 29:76]
    node _T_26 = eq(io_vsew, UInt<1>("h1")) @[vlsu.scala 29:98]
    node _T_27 = and(_T_25, _T_26) @[vlsu.scala 29:88]
    node _T_28 = or(_T_24, _T_27) @[vlsu.scala 29:64]
    node _T_29 = eq(io_vlmul, UInt<2>("h2")) @[vlsu.scala 30:18]
    node _T_30 = eq(io_vsew, UInt<2>("h2")) @[vlsu.scala 30:40]
    node _T_31 = and(_T_29, _T_30) @[vlsu.scala 30:30]
    node _T_32 = or(_T_28, _T_31) @[vlsu.scala 29:111]
    node _T_33 = eq(io_vlmul, UInt<2>("h3")) @[vlsu.scala 30:65]
    node _T_34 = eq(io_vsew, UInt<2>("h3")) @[vlsu.scala 30:87]
    node _T_35 = and(_T_33, _T_34) @[vlsu.scala 30:77]
    node _T_36 = or(_T_32, _T_35) @[vlsu.scala 30:53]
    node _T_37 = eq(io_vlmul, UInt<1>("h0")) @[vlsu.scala 35:29]
    node _T_38 = eq(io_vsew, UInt<1>("h1")) @[vlsu.scala 35:51]
    node _T_39 = and(_T_37, _T_38) @[vlsu.scala 35:41]
    node _T_40 = eq(io_vlmul, UInt<1>("h1")) @[vlsu.scala 35:76]
    node _T_41 = eq(io_vsew, UInt<2>("h2")) @[vlsu.scala 35:98]
    node _T_42 = and(_T_40, _T_41) @[vlsu.scala 35:88]
    node _T_43 = or(_T_39, _T_42) @[vlsu.scala 35:64]
    node _T_44 = eq(io_vlmul, UInt<2>("h2")) @[vlsu.scala 36:18]
    node _T_45 = eq(io_vsew, UInt<2>("h3")) @[vlsu.scala 36:40]
    node _T_46 = and(_T_44, _T_45) @[vlsu.scala 36:30]
    node _T_47 = or(_T_43, _T_46) @[vlsu.scala 35:111]
    node _T_48 = eq(io_vlmul, UInt<3>("h7")) @[vlsu.scala 36:65]
    node _T_49 = eq(io_vsew, UInt<1>("h0")) @[vlsu.scala 36:87]
    node _T_50 = and(_T_48, _T_49) @[vlsu.scala 36:77]
    node _T_51 = or(_T_47, _T_50) @[vlsu.scala 36:53]
    node _T_52 = eq(io_vlmul, UInt<1>("h0")) @[vlsu.scala 41:29]
    node _T_53 = eq(io_vsew, UInt<2>("h2")) @[vlsu.scala 41:51]
    node _T_54 = and(_T_52, _T_53) @[vlsu.scala 41:41]
    node _T_55 = eq(io_vlmul, UInt<1>("h1")) @[vlsu.scala 41:77]
    node _T_56 = eq(io_vsew, UInt<2>("h3")) @[vlsu.scala 41:99]
    node _T_57 = and(_T_55, _T_56) @[vlsu.scala 41:89]
    node _T_58 = or(_T_54, _T_57) @[vlsu.scala 41:65]
    node _T_59 = eq(io_vlmul, UInt<3>("h7")) @[vlsu.scala 42:18]
    node _T_60 = eq(io_vsew, UInt<1>("h1")) @[vlsu.scala 42:40]
    node _T_61 = and(_T_59, _T_60) @[vlsu.scala 42:30]
    node _T_62 = or(_T_58, _T_61) @[vlsu.scala 41:113]
    node _T_63 = eq(io_vlmul, UInt<3>("h6")) @[vlsu.scala 42:65]
    node _T_64 = eq(io_vsew, UInt<1>("h0")) @[vlsu.scala 42:87]
    node _T_65 = and(_T_63, _T_64) @[vlsu.scala 42:77]
    node _T_66 = or(_T_62, _T_65) @[vlsu.scala 42:53]
    node _T_67 = eq(io_vlmul, UInt<1>("h0")) @[vlsu.scala 46:29]
    node _T_68 = eq(io_vsew, UInt<2>("h3")) @[vlsu.scala 46:51]
    node _T_69 = and(_T_67, _T_68) @[vlsu.scala 46:41]
    node _T_70 = eq(io_vlmul, UInt<3>("h7")) @[vlsu.scala 46:76]
    node _T_71 = eq(io_vsew, UInt<2>("h2")) @[vlsu.scala 46:98]
    node _T_72 = and(_T_70, _T_71) @[vlsu.scala 46:88]
    node _T_73 = or(_T_69, _T_72) @[vlsu.scala 46:64]
    node _T_74 = eq(io_vlmul, UInt<3>("h6")) @[vlsu.scala 47:18]
    node _T_75 = eq(io_vsew, UInt<1>("h1")) @[vlsu.scala 47:40]
    node _T_76 = and(_T_74, _T_75) @[vlsu.scala 47:30]
    node _T_77 = or(_T_73, _T_76) @[vlsu.scala 46:111]
    node _T_78 = eq(io_vlmul, UInt<3>("h5")) @[vlsu.scala 47:65]
    node _T_79 = eq(io_vsew, UInt<1>("h0")) @[vlsu.scala 47:87]
    node _T_80 = and(_T_78, _T_79) @[vlsu.scala 47:77]
    node _T_81 = or(_T_77, _T_80) @[vlsu.scala 47:53]
    node _T_82 = eq(io_vlmul, UInt<3>("h7")) @[vlsu.scala 51:29]
    node _T_83 = eq(io_vsew, UInt<2>("h3")) @[vlsu.scala 51:51]
    node _T_84 = and(_T_82, _T_83) @[vlsu.scala 51:41]
    node _T_85 = eq(io_vlmul, UInt<3>("h6")) @[vlsu.scala 51:76]
    node _T_86 = eq(io_vsew, UInt<2>("h2")) @[vlsu.scala 51:98]
    node _T_87 = and(_T_85, _T_86) @[vlsu.scala 51:88]
    node _T_88 = or(_T_84, _T_87) @[vlsu.scala 51:64]
    node _T_89 = eq(io_vlmul, UInt<3>("h5")) @[vlsu.scala 52:18]
    node _T_90 = eq(io_vsew, UInt<1>("h1")) @[vlsu.scala 52:40]
    node _T_91 = and(_T_89, _T_90) @[vlsu.scala 52:30]
    node _T_92 = or(_T_88, _T_91) @[vlsu.scala 51:111]
    node _GEN_0 = mux(_T_92, UInt<1>("h1"), UInt<1>("h0")) @[vlsu.scala 53:9 vlsu.scala 54:20 vlsu.scala 57:16]
    node _GEN_1 = mux(_T_81, UInt<2>("h2"), _GEN_0) @[vlsu.scala 48:9 vlsu.scala 49:20]
    node _GEN_2 = mux(_T_66, UInt<3>("h4"), _GEN_1) @[vlsu.scala 43:9 vlsu.scala 44:20]
    node _GEN_3 = mux(_T_51, UInt<4>("h8"), _GEN_2) @[vlsu.scala 37:9 vlsu.scala 38:20]
    node _GEN_4 = mux(_T_36, UInt<5>("h10"), _GEN_3) @[vlsu.scala 31:9 vlsu.scala 32:20]
    node _GEN_5 = mux(_T_21, UInt<6>("h20"), _GEN_4) @[vlsu.scala 25:9 vlsu.scala 26:20]
    node _GEN_6 = mux(_T_10, UInt<7>("h40"), _GEN_5) @[vlsu.scala 20:9 vlsu.scala 21:20]
    node _GEN_7 = mux(_T_3, UInt<8>("h80"), _GEN_6) @[vlsu.scala 16:57 vlsu.scala 17:20]
    node _T_93 = eq(io_opcode, UInt<3>("h7")) @[vlsu.scala 61:24]
    node _T_94 = eq(io_mew, UInt<1>("h0")) @[vlsu.scala 62:20]
    node _T_95 = eq(io_width_lw, UInt<1>("h0")) @[vlsu.scala 62:41]
    node _T_96 = and(_T_94, _T_95) @[vlsu.scala 62:27]
    node _T_97 = eq(io_mew, UInt<1>("h0")) @[vlsu.scala 65:25]
    node _T_98 = eq(io_width_lw, UInt<3>("h5")) @[vlsu.scala 65:46]
    node _T_99 = and(_T_97, _T_98) @[vlsu.scala 65:32]
    node _T_100 = eq(io_mew, UInt<1>("h0")) @[vlsu.scala 68:25]
    node _T_101 = eq(io_width_lw, UInt<3>("h6")) @[vlsu.scala 68:46]
    node _T_102 = and(_T_100, _T_101) @[vlsu.scala 68:32]
    node _T_103 = eq(io_mew, UInt<1>("h0")) @[vlsu.scala 71:25]
    node _T_104 = eq(io_width_lw, UInt<3>("h7")) @[vlsu.scala 71:46]
    node _T_105 = and(_T_103, _T_104) @[vlsu.scala 71:32]
    node _GEN_8 = mux(_T_105, UInt<7>("h40"), UInt<1>("h0")) @[vlsu.scala 71:58 vlsu.scala 72:20 vlsu.scala 75:20]
    node _GEN_9 = mux(_T_102, UInt<6>("h20"), _GEN_8) @[vlsu.scala 68:58 vlsu.scala 69:20]
    node _GEN_10 = mux(_T_99, UInt<5>("h10"), _GEN_9) @[vlsu.scala 65:58 vlsu.scala 66:20]
    node _GEN_11 = mux(_T_96, UInt<4>("h8"), _GEN_10) @[vlsu.scala 62:53 vlsu.scala 63:20]
    node _GEN_12 = mux(_T_93, _GEN_11, UInt<1>("h0")) @[vlsu.scala 61:40 vlsu.scala 79:12]
    node _GEN_13 = mux(_T, _GEN_7, _GEN_12) @[vlsu.scala 15:38]
    io_out <= _GEN_13

  module vector_file :
    input clock : Clock
    input reset : UInt<1>
    input io_vs1_in : UInt<5>
    input io_vs2_in : UInt<5>
    input io_vd : UInt<5>
    input io_vec_enable : UInt<1>
    input io_vec_data : SInt<128>
    output io_vs1_out : SInt<128>
    output io_vs2_out : SInt<128>

    reg regs_0 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[vector_file.scala 15:23]
    reg regs_1 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[vector_file.scala 15:23]
    reg regs_2 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[vector_file.scala 15:23]
    reg regs_3 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[vector_file.scala 15:23]
    reg regs_4 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[vector_file.scala 15:23]
    reg regs_5 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[vector_file.scala 15:23]
    reg regs_6 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[vector_file.scala 15:23]
    reg regs_7 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[vector_file.scala 15:23]
    reg regs_8 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[vector_file.scala 15:23]
    reg regs_9 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[vector_file.scala 15:23]
    reg regs_10 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[vector_file.scala 15:23]
    reg regs_11 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[vector_file.scala 15:23]
    reg regs_12 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[vector_file.scala 15:23]
    reg regs_13 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[vector_file.scala 15:23]
    reg regs_14 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[vector_file.scala 15:23]
    reg regs_15 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[vector_file.scala 15:23]
    reg regs_16 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[vector_file.scala 15:23]
    reg regs_17 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[vector_file.scala 15:23]
    reg regs_18 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[vector_file.scala 15:23]
    reg regs_19 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[vector_file.scala 15:23]
    reg regs_20 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[vector_file.scala 15:23]
    reg regs_21 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[vector_file.scala 15:23]
    reg regs_22 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[vector_file.scala 15:23]
    reg regs_23 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[vector_file.scala 15:23]
    reg regs_24 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[vector_file.scala 15:23]
    reg regs_25 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[vector_file.scala 15:23]
    reg regs_26 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[vector_file.scala 15:23]
    reg regs_27 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[vector_file.scala 15:23]
    reg regs_28 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[vector_file.scala 15:23]
    reg regs_29 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[vector_file.scala 15:23]
    reg regs_30 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[vector_file.scala 15:23]
    reg regs_31 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[vector_file.scala 15:23]
    node _io_vs1_out_T = orr(io_vs1_in) @[vector_file.scala 16:34]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_vs1_in), regs_0) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_vs1_in), regs_1, _GEN_0) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_vs1_in), regs_2, _GEN_1) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_vs1_in), regs_3, _GEN_2) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_vs1_in), regs_4, _GEN_3) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_vs1_in), regs_5, _GEN_4) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_vs1_in), regs_6, _GEN_5) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_vs1_in), regs_7, _GEN_6) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_vs1_in), regs_8, _GEN_7) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_vs1_in), regs_9, _GEN_8) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_vs1_in), regs_10, _GEN_9) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_vs1_in), regs_11, _GEN_10) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_vs1_in), regs_12, _GEN_11) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_vs1_in), regs_13, _GEN_12) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_vs1_in), regs_14, _GEN_13) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_vs1_in), regs_15, _GEN_14) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_vs1_in), regs_16, _GEN_15) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_vs1_in), regs_17, _GEN_16) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_vs1_in), regs_18, _GEN_17) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_vs1_in), regs_19, _GEN_18) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_vs1_in), regs_20, _GEN_19) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_vs1_in), regs_21, _GEN_20) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_vs1_in), regs_22, _GEN_21) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_vs1_in), regs_23, _GEN_22) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_vs1_in), regs_24, _GEN_23) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_vs1_in), regs_25, _GEN_24) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_vs1_in), regs_26, _GEN_25) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_vs1_in), regs_27, _GEN_26) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_vs1_in), regs_28, _GEN_27) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_vs1_in), regs_29, _GEN_28) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_vs1_in), regs_30, _GEN_29) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_vs1_in), regs_31, _GEN_30) @[vector_file.scala 16:22 vector_file.scala 16:22]
    node _regs_io_vs1_in = _GEN_31 @[vector_file.scala 16:22]
    node _io_vs1_out_T_1 = mux(_io_vs1_out_T, _regs_io_vs1_in, asSInt(UInt<1>("h0"))) @[vector_file.scala 16:22]
    node _io_vs2_out_T = orr(io_vs2_in) @[vector_file.scala 17:34]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_vs2_in), regs_0) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_vs2_in), regs_1, _GEN_32) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_vs2_in), regs_2, _GEN_33) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_vs2_in), regs_3, _GEN_34) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_vs2_in), regs_4, _GEN_35) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_vs2_in), regs_5, _GEN_36) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_vs2_in), regs_6, _GEN_37) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_vs2_in), regs_7, _GEN_38) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_vs2_in), regs_8, _GEN_39) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_vs2_in), regs_9, _GEN_40) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_vs2_in), regs_10, _GEN_41) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_vs2_in), regs_11, _GEN_42) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_vs2_in), regs_12, _GEN_43) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_vs2_in), regs_13, _GEN_44) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_vs2_in), regs_14, _GEN_45) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_vs2_in), regs_15, _GEN_46) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_vs2_in), regs_16, _GEN_47) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_vs2_in), regs_17, _GEN_48) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_vs2_in), regs_18, _GEN_49) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_vs2_in), regs_19, _GEN_50) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_vs2_in), regs_20, _GEN_51) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_vs2_in), regs_21, _GEN_52) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_vs2_in), regs_22, _GEN_53) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_vs2_in), regs_23, _GEN_54) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_vs2_in), regs_24, _GEN_55) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_vs2_in), regs_25, _GEN_56) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_vs2_in), regs_26, _GEN_57) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_vs2_in), regs_27, _GEN_58) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_vs2_in), regs_28, _GEN_59) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_vs2_in), regs_29, _GEN_60) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_vs2_in), regs_30, _GEN_61) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_vs2_in), regs_31, _GEN_62) @[vector_file.scala 17:22 vector_file.scala 17:22]
    node _regs_io_vs2_in = _GEN_63 @[vector_file.scala 17:22]
    node _io_vs2_out_T_1 = mux(_io_vs2_out_T, _regs_io_vs2_in, asSInt(UInt<1>("h0"))) @[vector_file.scala 17:22]
    node _T = orr(io_vd) @[vector_file.scala 18:33]
    node _T_1 = and(io_vec_enable, _T) @[vector_file.scala 18:25]
    node _regs_io_vd = io_vec_data @[vector_file.scala 19:20 vector_file.scala 19:20]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_vd), _regs_io_vd, regs_0) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_vd), _regs_io_vd, regs_1) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_vd), _regs_io_vd, regs_2) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_vd), _regs_io_vd, regs_3) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_vd), _regs_io_vd, regs_4) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_vd), _regs_io_vd, regs_5) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_vd), _regs_io_vd, regs_6) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_vd), _regs_io_vd, regs_7) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_vd), _regs_io_vd, regs_8) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_vd), _regs_io_vd, regs_9) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_vd), _regs_io_vd, regs_10) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_vd), _regs_io_vd, regs_11) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_vd), _regs_io_vd, regs_12) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_vd), _regs_io_vd, regs_13) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_vd), _regs_io_vd, regs_14) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_vd), _regs_io_vd, regs_15) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_vd), _regs_io_vd, regs_16) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_vd), _regs_io_vd, regs_17) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_vd), _regs_io_vd, regs_18) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_vd), _regs_io_vd, regs_19) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_vd), _regs_io_vd, regs_20) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_vd), _regs_io_vd, regs_21) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_vd), _regs_io_vd, regs_22) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_vd), _regs_io_vd, regs_23) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_vd), _regs_io_vd, regs_24) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_vd), _regs_io_vd, regs_25) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_vd), _regs_io_vd, regs_26) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_vd), _regs_io_vd, regs_27) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_vd), _regs_io_vd, regs_28) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_vd), _regs_io_vd, regs_29) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_vd), _regs_io_vd, regs_30) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_vd), _regs_io_vd, regs_31) @[vector_file.scala 19:20 vector_file.scala 19:20 vector_file.scala 15:23]
    node _GEN_96 = mux(_T_1, _GEN_64, regs_0) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_97 = mux(_T_1, _GEN_65, regs_1) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_98 = mux(_T_1, _GEN_66, regs_2) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_99 = mux(_T_1, _GEN_67, regs_3) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_100 = mux(_T_1, _GEN_68, regs_4) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_101 = mux(_T_1, _GEN_69, regs_5) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_102 = mux(_T_1, _GEN_70, regs_6) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_103 = mux(_T_1, _GEN_71, regs_7) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_104 = mux(_T_1, _GEN_72, regs_8) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_105 = mux(_T_1, _GEN_73, regs_9) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_106 = mux(_T_1, _GEN_74, regs_10) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_107 = mux(_T_1, _GEN_75, regs_11) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_108 = mux(_T_1, _GEN_76, regs_12) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_109 = mux(_T_1, _GEN_77, regs_13) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_110 = mux(_T_1, _GEN_78, regs_14) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_111 = mux(_T_1, _GEN_79, regs_15) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_112 = mux(_T_1, _GEN_80, regs_16) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_113 = mux(_T_1, _GEN_81, regs_17) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_114 = mux(_T_1, _GEN_82, regs_18) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_115 = mux(_T_1, _GEN_83, regs_19) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_116 = mux(_T_1, _GEN_84, regs_20) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_117 = mux(_T_1, _GEN_85, regs_21) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_118 = mux(_T_1, _GEN_86, regs_22) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_119 = mux(_T_1, _GEN_87, regs_23) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_120 = mux(_T_1, _GEN_88, regs_24) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_121 = mux(_T_1, _GEN_89, regs_25) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_122 = mux(_T_1, _GEN_90, regs_26) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_123 = mux(_T_1, _GEN_91, regs_27) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_124 = mux(_T_1, _GEN_92, regs_28) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_125 = mux(_T_1, _GEN_93, regs_29) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_126 = mux(_T_1, _GEN_94, regs_30) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _GEN_127 = mux(_T_1, _GEN_95, regs_31) @[vector_file.scala 18:37 vector_file.scala 15:23]
    node _regs_WIRE_0 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_1 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_2 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_3 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_4 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_5 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_6 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_7 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_8 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_9 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_10 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_11 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_12 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_13 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_14 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_15 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_16 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_17 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_18 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_19 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_20 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_21 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_22 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_23 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_24 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_25 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_26 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_27 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_28 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_29 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_30 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    node _regs_WIRE_31 = asSInt(UInt<128>("h0")) @[vector_file.scala 15:31 vector_file.scala 15:31]
    io_vs1_out <= _io_vs1_out_T_1 @[vector_file.scala 16:16]
    io_vs2_out <= _io_vs2_out_T_1 @[vector_file.scala 17:16]
    regs_0 <= mux(reset, _regs_WIRE_0, _GEN_96) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_1 <= mux(reset, _regs_WIRE_1, _GEN_97) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_2 <= mux(reset, _regs_WIRE_2, _GEN_98) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_3 <= mux(reset, _regs_WIRE_3, _GEN_99) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_4 <= mux(reset, _regs_WIRE_4, _GEN_100) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_5 <= mux(reset, _regs_WIRE_5, _GEN_101) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_6 <= mux(reset, _regs_WIRE_6, _GEN_102) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_7 <= mux(reset, _regs_WIRE_7, _GEN_103) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_8 <= mux(reset, _regs_WIRE_8, _GEN_104) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_9 <= mux(reset, _regs_WIRE_9, _GEN_105) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_10 <= mux(reset, _regs_WIRE_10, _GEN_106) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_11 <= mux(reset, _regs_WIRE_11, _GEN_107) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_12 <= mux(reset, _regs_WIRE_12, _GEN_108) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_13 <= mux(reset, _regs_WIRE_13, _GEN_109) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_14 <= mux(reset, _regs_WIRE_14, _GEN_110) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_15 <= mux(reset, _regs_WIRE_15, _GEN_111) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_16 <= mux(reset, _regs_WIRE_16, _GEN_112) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_17 <= mux(reset, _regs_WIRE_17, _GEN_113) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_18 <= mux(reset, _regs_WIRE_18, _GEN_114) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_19 <= mux(reset, _regs_WIRE_19, _GEN_115) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_20 <= mux(reset, _regs_WIRE_20, _GEN_116) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_21 <= mux(reset, _regs_WIRE_21, _GEN_117) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_22 <= mux(reset, _regs_WIRE_22, _GEN_118) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_23 <= mux(reset, _regs_WIRE_23, _GEN_119) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_24 <= mux(reset, _regs_WIRE_24, _GEN_120) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_25 <= mux(reset, _regs_WIRE_25, _GEN_121) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_26 <= mux(reset, _regs_WIRE_26, _GEN_122) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_27 <= mux(reset, _regs_WIRE_27, _GEN_123) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_28 <= mux(reset, _regs_WIRE_28, _GEN_124) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_29 <= mux(reset, _regs_WIRE_29, _GEN_125) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_30 <= mux(reset, _regs_WIRE_30, _GEN_126) @[vector_file.scala 15:23 vector_file.scala 15:23]
    regs_31 <= mux(reset, _regs_WIRE_31, _GEN_127) @[vector_file.scala 15:23 vector_file.scala 15:23]

  module top_file :
    input clock : Clock
    input reset : UInt<1>

    inst pc_module of pc_counter_plus_4 @[top_file.scala 8:27]
    inst alu_control_module of alu_control @[top_file.scala 10:36]
    inst alu_module of alu @[top_file.scala 12:28]
    inst control_unit_module of control_unit @[top_file.scala 14:37]
    inst immediate_module of immediate_instruction @[top_file.scala 16:34]
    inst instr_module of instr_memory @[top_file.scala 18:30]
    inst register_file_module of register_file @[top_file.scala 20:38]
    inst s_memory_module of s_memory @[top_file.scala 22:33]
    inst vlsu_module of vlsu @[top_file.scala 24:29]
    inst vector_file_module of vector_file @[top_file.scala 26:36]
    node _instr_module_io_address_T = dshr(pc_module.io_out, UInt<2>("h2")) @[top_file.scala 30:49]
    node _control_unit_module_io_op_code_T = bits(instr_module.io_r_data, 7, 0) @[top_file.scala 31:61]
    node _control_unit_module_io_rs1_T = bits(instr_module.io_r_data, 19, 15) @[top_file.scala 32:57]
    node _control_unit_module_io_rd_T = bits(instr_module.io_r_data, 11, 7) @[top_file.scala 33:56]
    node _register_file_module_io_rs1_in_T = bits(instr_module.io_r_data, 19, 15) @[top_file.scala 35:61]
    node _register_file_module_io_rs2_in_T = bits(instr_module.io_r_data, 24, 20) @[top_file.scala 36:61]
    node _vector_file_module_io_vs1_in_T = bits(instr_module.io_r_data, 19, 15) @[top_file.scala 38:59]
    node _vector_file_module_io_vs2_in_T = bits(instr_module.io_r_data, 24, 20) @[top_file.scala 39:59]
    node _vlsu_module_io_vlmul_T = bits(instr_module.io_r_data, 22, 20) @[top_file.scala 41:51]
    node _vlsu_module_io_vsew_T = bits(instr_module.io_r_data, 25, 23) @[top_file.scala 42:50]
    node _vlsu_module_io_opcode_T = bits(instr_module.io_r_data, 7, 0) @[top_file.scala 44:52]
    node _vlsu_module_io_mew_T = bits(instr_module.io_r_data, 28, 28) @[top_file.scala 45:49]
    node _vlsu_module_io_width_lw_T = bits(instr_module.io_r_data, 14, 12) @[top_file.scala 46:54]
    node _alu_control_module_io_op_code_T = bits(instr_module.io_r_data, 7, 0) @[top_file.scala 50:60]
    node _alu_control_module_io_fn3_T = bits(instr_module.io_r_data, 14, 12) @[top_file.scala 51:56]
    node _alu_control_module_io_fn7_T = bits(instr_module.io_r_data, 30, 30) @[top_file.scala 52:56]
    node _alu_control_module_io_lumop_T = bits(instr_module.io_r_data, 24, 20) @[top_file.scala 53:58]
    node _alu_module_io_a32_0_T = asSInt(pc_module.io_out4) @[top_file.scala 59:36]
    node _alu_module_io_a32_0_T_1 = asSInt(pc_module.io_out) @[top_file.scala 60:35]
    node _alu_module_io_a32_0_T_2 = eq(UInt<1>("h1"), control_unit_module.io_operand_a) @[Mux.scala 80:60]
    node _alu_module_io_a32_0_T_3 = mux(_alu_module_io_a32_0_T_2, _alu_module_io_a32_0_T, register_file_module.io_rs1_out) @[Mux.scala 80:57]
    node _alu_module_io_a32_0_T_4 = eq(UInt<2>("h2"), control_unit_module.io_operand_a) @[Mux.scala 80:60]
    node _alu_module_io_a32_0_T_5 = mux(_alu_module_io_a32_0_T_4, _alu_module_io_a32_0_T_1, _alu_module_io_a32_0_T_3) @[Mux.scala 80:57]
    node _alu_module_io_a32_0_T_6 = eq(UInt<2>("h3"), control_unit_module.io_operand_a) @[Mux.scala 80:60]
    node _alu_module_io_a32_0_T_7 = mux(_alu_module_io_a32_0_T_6, register_file_module.io_rs1_out, _alu_module_io_a32_0_T_5) @[Mux.scala 80:57]
    node _alu_module_io_b32_0_T = asSInt(vlsu_module.io_out) @[top_file.scala 68:37]
    node _alu_module_io_b32_0_T_1 = eq(UInt<1>("h0"), control_unit_module.io_operand_b) @[Mux.scala 80:60]
    node _alu_module_io_b32_0_T_2 = mux(_alu_module_io_b32_0_T_1, register_file_module.io_rs2_out, asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _alu_module_io_b32_0_T_3 = eq(UInt<1>("h1"), control_unit_module.io_operand_b) @[Mux.scala 80:60]
    node _alu_module_io_b32_0_T_4 = mux(_alu_module_io_b32_0_T_3, immediate_module.io_out, _alu_module_io_b32_0_T_2) @[Mux.scala 80:57]
    node _alu_module_io_b32_0_T_5 = eq(UInt<2>("h2"), control_unit_module.io_operand_b) @[Mux.scala 80:60]
    node _alu_module_io_b32_0_T_6 = mux(_alu_module_io_b32_0_T_5, _alu_module_io_b32_0_T, _alu_module_io_b32_0_T_4) @[Mux.scala 80:57]
    node s_memory_module_io_addr_lo = asUInt(alu_module.io_out_0) @[top_file.scala 72:50]
    node s_memory_module_io_addr_hi = asUInt(alu_module.io_out_1) @[top_file.scala 72:50]
    node _s_memory_module_io_addr_T = cat(s_memory_module_io_addr_hi, s_memory_module_io_addr_lo) @[top_file.scala 72:50]
    node _register_file_module_io_rd_T = bits(instr_module.io_r_data, 11, 7) @[top_file.scala 81:57]
    node _vector_file_module_io_vd_T = bits(instr_module.io_r_data, 11, 7) @[top_file.scala 84:55]
    node _register_file_module_io_reg_data_T = eq(UInt<1>("h0"), control_unit_module.io_mem_data_sel) @[Mux.scala 80:60]
    node _register_file_module_io_reg_data_T_1 = mux(_register_file_module_io_reg_data_T, alu_module.io_out_0, asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _register_file_module_io_reg_data_T_2 = eq(UInt<1>("h1"), control_unit_module.io_mem_data_sel) @[Mux.scala 80:60]
    node _register_file_module_io_reg_data_T_3 = mux(_register_file_module_io_reg_data_T_2, s_memory_module.io_dataout, _register_file_module_io_reg_data_T_1) @[Mux.scala 80:57]
    node _vector_file_module_io_vec_data_T = eq(UInt<1>("h0"), control_unit_module.io_mem_data_sel) @[Mux.scala 80:60]
    node _vector_file_module_io_vec_data_T_1 = mux(_vector_file_module_io_vec_data_T, alu_module.io_out_0, asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _vector_file_module_io_vec_data_T_2 = eq(UInt<2>("h2"), control_unit_module.io_mem_data_sel) @[Mux.scala 80:60]
    node _vector_file_module_io_vec_data_T_3 = mux(_vector_file_module_io_vec_data_T_2, s_memory_module.io_dataout, _vector_file_module_io_vec_data_T_1) @[Mux.scala 80:57]
    node logically_end = and(alu_module.io_branch, control_unit_module.io_branch) @[top_file.scala 109:46]
    node _mux1_T = asSInt(pc_module.io_out4) @[top_file.scala 111:80]
    node mux1 = mux(logically_end, immediate_module.io_out_j_b, _mux1_T) @[top_file.scala 111:19]
    node _plus_T = add(immediate_module.io_out, register_file_module.io_rs1_out) @[top_file.scala 112:40]
    node _plus_T_1 = tail(_plus_T, 1) @[top_file.scala 112:40]
    node plus = asSInt(_plus_T_1) @[top_file.scala 112:40]
    node _nextPC_T = asUInt(mux1) @[top_file.scala 116:23]
    node _nextPC_T_1 = asUInt(immediate_module.io_out_j_b) @[top_file.scala 117:46]
    node _nextPC_T_2 = asUInt(plus) @[top_file.scala 118:23]
    node _nextPC_T_3 = eq(UInt<1>("h1"), control_unit_module.io_next_pc_selector) @[Mux.scala 80:60]
    node _nextPC_T_4 = mux(_nextPC_T_3, _nextPC_T, pc_module.io_out4) @[Mux.scala 80:57]
    node _nextPC_T_5 = eq(UInt<2>("h2"), control_unit_module.io_next_pc_selector) @[Mux.scala 80:60]
    node _nextPC_T_6 = mux(_nextPC_T_5, _nextPC_T_1, _nextPC_T_4) @[Mux.scala 80:57]
    node _nextPC_T_7 = eq(UInt<2>("h3"), control_unit_module.io_next_pc_selector) @[Mux.scala 80:60]
    node nextPC = mux(_nextPC_T_7, _nextPC_T_2, _nextPC_T_6) @[Mux.scala 80:57]
    pc_module.clock <= clock
    pc_module.reset <= reset
    pc_module.io_pc <= nextPC @[top_file.scala 120:21]
    alu_control_module.clock <= clock
    alu_control_module.reset <= reset
    alu_control_module.io_op_code <= bits(_alu_control_module_io_op_code_T, 6, 0) @[top_file.scala 50:35]
    alu_control_module.io_fn3 <= _alu_control_module_io_fn3_T @[top_file.scala 51:31]
    alu_control_module.io_fn7 <= _alu_control_module_io_fn7_T @[top_file.scala 52:31]
    alu_control_module.io_lumop <= _alu_control_module_io_lumop_T @[top_file.scala 53:33]
    alu_module.clock <= clock
    alu_module.reset <= reset
    alu_module.io_alu <= alu_control_module.io_out @[top_file.scala 71:23]
    alu_module.io_a32_0 <= _alu_module_io_a32_0_T_7 @[top_file.scala 57:26]
    alu_module.io_b32_0 <= _alu_module_io_b32_0_T_6 @[top_file.scala 65:26]
    control_unit_module.clock <= clock
    control_unit_module.reset <= reset
    control_unit_module.io_op_code <= bits(_control_unit_module_io_op_code_T, 6, 0) @[top_file.scala 31:36]
    control_unit_module.io_rd <= _control_unit_module_io_rd_T @[top_file.scala 33:31]
    control_unit_module.io_rs1 <= _control_unit_module_io_rs1_T @[top_file.scala 32:32]
    immediate_module.clock <= clock
    immediate_module.reset <= reset
    immediate_module.io_i_instruction <= instr_module.io_r_data @[top_file.scala 48:39]
    immediate_module.io_pc_in <= pc_module.io_out @[top_file.scala 55:31]
    instr_module.clock <= clock
    instr_module.reset <= reset
    instr_module.io_address <= bits(_instr_module_io_address_T, 9, 0) @[top_file.scala 30:29]
    register_file_module.clock <= clock
    register_file_module.reset <= reset
    register_file_module.io_rs1_in <= _register_file_module_io_rs1_in_T @[top_file.scala 35:36]
    register_file_module.io_rs2_in <= _register_file_module_io_rs2_in_T @[top_file.scala 36:36]
    register_file_module.io_rd <= _register_file_module_io_rd_T @[top_file.scala 81:32]
    register_file_module.io_reg_enable <= control_unit_module.io_reg_write @[top_file.scala 82:41]
    register_file_module.io_reg_data <= asSInt(bits(_register_file_module_io_reg_data_T_3, 31, 0)) @[top_file.scala 88:38]
    s_memory_module.clock <= clock
    s_memory_module.reset <= reset
    s_memory_module.io_addr <= bits(_s_memory_module_io_addr_T, 31, 0) @[top_file.scala 72:29]
    s_memory_module.io_mem_data <= register_file_module.io_rs2_out @[top_file.scala 73:33]
    s_memory_module.io_w_enable <= control_unit_module.io_mem_write @[top_file.scala 74:33]
    s_memory_module.io_r_enable <= control_unit_module.io_mem_read @[top_file.scala 75:33]
    vlsu_module.clock <= clock
    vlsu_module.reset <= reset
    vlsu_module.io_vlmul <= _vlsu_module_io_vlmul_T @[top_file.scala 41:26]
    vlsu_module.io_vsew <= _vlsu_module_io_vsew_T @[top_file.scala 42:25]
    vlsu_module.io_opcode <= bits(_vlsu_module_io_opcode_T, 6, 0) @[top_file.scala 44:27]
    vlsu_module.io_mew <= _vlsu_module_io_mew_T @[top_file.scala 45:24]
    vlsu_module.io_width_lw <= _vlsu_module_io_width_lw_T @[top_file.scala 46:29]
    vector_file_module.clock <= clock
    vector_file_module.reset <= reset
    vector_file_module.io_vs1_in <= _vector_file_module_io_vs1_in_T @[top_file.scala 38:34]
    vector_file_module.io_vs2_in <= _vector_file_module_io_vs2_in_T @[top_file.scala 39:34]
    vector_file_module.io_vd <= _vector_file_module_io_vd_T @[top_file.scala 84:30]
    vector_file_module.io_vec_enable <= control_unit_module.io_vec_write @[top_file.scala 85:39]
    vector_file_module.io_vec_data <= _vector_file_module_io_vec_data_T_3 @[top_file.scala 94:36]
