PeakRDL does not currently handle bus error conditions:
  signals:
  - MODULE=I3CCSR:
    - readback_err

Constant value in RO register or set by the verilog parameter:
  signals:
  - MODULE=I3CCSR:
    - hwif_in.I3C_EC:
      - SoCMgmtIf.REC_INTF_REG_W1C_ACCESS.INDIRECT_FIFO_CTRL_RESET.next
      - SoCMgmtIf.REC_INTF_REG_W1C_ACCESS.RECOVERY_CTRL_ACTIVATE_REC_IMG.next
      - SoCMgmtIf.REC_INTF_REG_W1C_ACCESS.DEVICE_RESET_CTRL.next
      - SoCMgmtIf.REC_INTF_CFG.REC_PAYLOAD_DONE.next
      - TTI.QUEUE_THLD_CTRL.RX_DESC_THLD.next [7:6]
      - TTI.QUEUE_THLD_CTRL.TX_DESC_THLD.next [7:6]
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.we
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.next
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.next [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.next [31:6]
        - DEVICE_STATUS_0.REC_REASON_CODE.we
        - DEVICE_STATUS_0.REC_REASON_CODE.next
        - DEVICE_STATUS_0.PROT_ERROR.next [7:3]
        - DEVICE_STATUS_0.PROT_ERROR.next [1:0]
        - DEVICE_STATUS_0.DEV_STATUS.we
        - DEVICE_STATUS_0.DEV_STATUS.next
    - hwif_out.I3C_EC:
      - CtrlCfg.CONTROLLER_CONFIG.OPERATION_MODE.value
      - TTI:
        - IBI_QUEUE_SIZE.IBI_QUEUE_SIZE.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
        - INTERRUPT_STATUS.TRANSFER_ERR_STAT.value
        - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.value
        - INTERRUPT_STATUS.IBI_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DESC_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DATA_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DESC_TIMEOUT.value
        - INTERRUPT_STATUS.RX_DESC_TIMEOUT.value
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
        - PROT_CAP_1.REC_MAGIC_STRING_1.value
        - PROT_CAP_0.REC_MAGIC_STRING_0.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
    - field_combo.I3C_EC:
      - CtrlCfg.CONTROLLER_CONFIG.OPERATION_MODE.next
      - TTI.STATUS.PROTOCOL_ERROR.load_next
      - StdbyCtrlMode.STBY_CR_CCC_CONFIG_RSTACT_PARAMS.RESET_TIME_PERIPHERAL.load_next
      - StdbyCtrlMode.STBY_CR_CCC_CONFIG_GETCAPS.F2_CRCAP2_DEV_INTERACT.load_next
      - StdbyCtrlMode.STBY_CR_CCC_CONFIG_GETCAPS.F2_CRCAP1_BUS_CONFIG.load_next
      - StdbyCtrlMode.STBY_CR_INTR_FORCE.CCC_FATAL_RSTDAA_ERR_FORCE.load_next
      - StdbyCtrlMode.STBY_CR_INTR_FORCE.CCC_UNHANDLED_NACK_FORCE.load_next
      - StdbyCtrlMode.STBY_CR_INTR_FORCE.CCC_PARAM_MODIFIED_FORCE.load_next
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.load_next
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.next
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.next [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.next [31:6]
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.load_next
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.next
    - field_storage.I3C_EC:
      - CtrlCfg.CONTROLLER_CONFIG.OPERATION_MODE.value
      - TTI:
        - INTERRUPT_STATUS.TRANSFER_ERR_STAT.value
        - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.value
        - INTERRUPT_STATUS.IBI_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DESC_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DATA_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DESC_TIMEOUT.value
        - INTERRUPT_STATUS.RX_DESC_TIMEOUT.value
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
    - readback_array[0][5:0]
    - readback_array[0][12:8]
    - readback_array[0][31:14]
    - readback_array[1][5:4]
    - readback_array[1][7]
    - readback_array[1][13:10]
    - readback_array[1][19:15]
    - readback_array[1][21]
    - readback_array[1][28:23]
    - readback_array[1][31:30]
    - readback_array[2][0]
    - readback_array[2][3:2]
    - readback_array[2][5]
    - readback_array[2][7]
    - readback_array[2][9]
    - readback_array[2][13:11]
    - readback_array[2][15]
    - readback_array[2][21:18]
    - readback_array[2][24:23]
    - readback_array[2][27]
    - readback_array[2][29]
    - readback_array[2][31]
    - readback_array[4][31:24]
    - readback_array[11]
    - readback_array[14][31:24]
    - readback_array[15][31:24]
    - readback_array[16][31:16]
    - readback_array[18][31:16]
    - readback_array[20][7:2]
    - readback_array[20][31:11]
    - readback_array[21][31:6]
    - readback_array[22][31:6]
    - readback_array[23][5:0]
    - readback_array[23][31:7]
    - readback_array[24][5:0]
    - readback_array[24][31:7]
    - readback_array[27][0]
    - readback_array[27][3:2]
    - readback_array[27][11:5]
    - readback_array[27][31:13]
    - readback_array[28][7:5]
    - readback_array[28][11]
    - readback_array[28][19:16]
    - readback_array[28][29:21]
    - readback_array[29][14:7]
    - readback_array[29][30:23]
    - readback_array[30][11:0]
    - readback_array[30][31:16]
    - readback_array[31][0]
    - readback_array[32][1:0]
    - readback_array[32][4:3]
    - readback_array[32][31:9]
    - readback_array[33][0]
    - readback_array[35][9:4]
    - readback_array[35][15]
    - readback_array[35][31:20]
    - readback_array[37][9:4]
    - readback_array[37][15]
    - readback_array[37][31:20]
    - readback_array[38][9:0]
    - readback_array[38][16:15]
    - readback_array[38][31:20]
    - readback_array[39][7:3]
    - readback_array[39][31:12]
    - readback_array[40][30:24]
    - readback_array[41][14:7]
    - readback_array[41][30:23]
    - readback_array[43][31:24]
    - readback_array[44][9:0]
    - readback_array[44][31:16]
    - readback_array[45][12:0]
    - readback_array[45][31:16]
    - readback_array[46][31:6]
    - readback_array[47][7:4]
    - readback_array[47][14]
    - readback_array[47][24:19]
    - readback_array[47][30:27]
    - readback_array[48][7:4]
    - readback_array[48][24:14]
    - readback_array[48][30:27]
    - readback_array[49][7:4]
    - readback_array[49][24:14]
    - readback_array[49][30:27]
    - readback_array[52][1]
    - readback_array[52][7:3]
    - readback_array[52][9]
    - readback_array[52][15:11]
    - readback_array[52][17]
    - readback_array[52][23:19]
    - readback_array[52][25]
    - readback_array[52][31:27]
    - readback_array[53][1]
    - readback_array[53][31:3]
    - readback_array[54][23:16]
    - readback_array[55][7:3]
    - readback_array[55][15:11]
    - readback_array[55][23:19]
    - readback_array[55][31:27]
    - readback_array[56][5:1]
    - readback_array[56][10:8]
    - readback_array[56][31:13]
    - readback_array[59][31:2]
    - readback_array[60][31:24]
    - readback_array[63][23:8]
    - readback_array[64][7:0]
    - readback_array[64][23:16]
    - readback_array[67][31:20]
    - readback_array[68][31:20]
    - readback_array[69][31:20]
    - readback_array[70][31:20]
    - readback_array[71][31:20]
    - readback_array[72][31:20]
    - readback_array[73][31:20]
    - readback_array[74][31:20]
    - readback_array[75][31:20]
    - readback_array[79][0]
    - readback_array[79][8:2]
    - readback_array[79][31:10]
    - readback_array[80][3:0]
    - readback_array[80][31:6]
    - readback_array[81][7:0]
    - readback_array[81][31:9]
  - MODULE=csri:
    - hwif_tti_i.QUEUE_THLD_CTRL.RX_DESC_THLD.next [7:6]
    - hwif_tti_i.QUEUE_THLD_CTRL.TX_DESC_THLD.next [7:6]
    - hwif_tti_o:
      - IBI_QUEUE_SIZE.IBI_QUEUE_SIZE.value
      - QUEUE_SIZE.TX_DATA_BUFFER_SIZE.value
      - QUEUE_SIZE.RX_DATA_BUFFER_SIZE.value
      - QUEUE_SIZE.RX_DESC_BUFFER_SIZE.value
      - IBI_PORT.wr_biten.IBI_DATA # 32 bit accesses keep this value constant
      - TX_DATA_PORT.wr_biten.TX_DATA
      - TX_DESC_QUEUE_PORT.wr_biten.TX_DESC
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_rec_i:
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.we
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.next
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.next
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.next
    - hwif_rec_o:
      - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
      - PROT_CAP_1.REC_MAGIC_STRING_1.value
      - PROT_CAP_0.REC_MAGIC_STRING_0.value
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_socmgmt_i:
      - REC_INTF_REG_W1C_ACCESS.INDIRECT_FIFO_CTRL_RESET.next
      - REC_INTF_REG_W1C_ACCESS.RECOVERY_CTRL_ACTIVATE_REC_IMG.next
      - REC_INTF_REG_W1C_ACCESS.DEVICE_RESET_CTRL.next
      - REC_INTF_CFG.REC_PAYLOAD_DONE.next
    - hwif_socmgmt_o.EXTCAP_HEADER.CAP_LENGTH.value
    - hwif_socmgmt_o.EXTCAP_HEADER.CAP_ID.value
    - hwif_out_o.I3C_EC:
      - TERMINATION_EXTCAP_HEADER.CAP_LENGTH.value
      - TERMINATION_EXTCAP_HEADER.CAP_ID.value
      - CtrlCfg.CONTROLLER_CONFIG.OPERATION_MODE.value
      - CtrlCfg.EXTCAP_HEADER.CAP_LENGTH.value
      - CtrlCfg.EXTCAP_HEADER.CAP_ID.value
      - SoCMgmtIf.EXTCAP_HEADER.CAP_LENGTH.value
      - SoCMgmtIf.EXTCAP_HEADER.CAP_ID.value
      - TTI:
        - IBI_QUEUE_SIZE.IBI_QUEUE_SIZE.value
        - QUEUE_SIZE.TX_DATA_BUFFER_SIZE.value
        - QUEUE_SIZE.RX_DATA_BUFFER_SIZE.value
        - QUEUE_SIZE.TX_DESC_BUFFER_SIZE.value
        - QUEUE_SIZE.RX_DESC_BUFFER_SIZE.value
        - IBI_PORT.wr_biten.IBI_DATA
        - TX_DATA_PORT.wr_biten.TX_DATA
        - TX_DESC_QUEUE_PORT.wr_biten.TX_DESC
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - StdbyCtrlMode:
        - STBY_CR_CAPABILITIES.DAA_ENTDAA_SUPPORT.value
        - STBY_CR_CAPABILITIES.DAA_SETDASA_SUPPORT.value
        - STBY_CR_CAPABILITIES.DAA_SETAASA_SUPPORT.value
        - STBY_CR_CAPABILITIES.TARGET_XACT_SUPPORT.value
        - STBY_CR_CAPABILITIES.SIMPLE_CRR_SUPPORT.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
        - PROT_CAP_1.REC_MAGIC_STRING_1.value
        - PROT_CAP_0.REC_MAGIC_STRING_0.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
    - hwif_in.I3C_EC:
      - SoCMgmtIf.REC_INTF_REG_W1C_ACCESS.INDIRECT_FIFO_CTRL_RESET.next
      - SoCMgmtIf.REC_INTF_REG_W1C_ACCESS.RECOVERY_CTRL_ACTIVATE_REC_IMG.next
      - SoCMgmtIf.REC_INTF_REG_W1C_ACCESS.DEVICE_RESET_CTRL.next
      - SoCMgmtIf.REC_INTF_CFG.REC_PAYLOAD_DONE.next
      - TTI.QUEUE_THLD_CTRL.RX_DESC_THLD.next [7:6]
      - TTI.QUEUE_THLD_CTRL.TX_DESC_THLD.next [7:6]
      - SecFwRecoveryIf.INDIRECT_FIFO_STATUS_3.FIFO_SIZE.we
      - SecFwRecoveryIf.INDIRECT_FIFO_STATUS_3.FIFO_SIZE.next
      - SecFwRecoveryIf.INDIRECT_FIFO_STATUS_2.READ_INDEX.next [31:6]
      - SecFwRecoveryIf.INDIRECT_FIFO_STATUS_1.WRITE_INDEX.next [31:6]
  - MODULE=i3c:
    - s_cpuif_wr_biten # 32 bit aligned accesses keep this value constant
    - hwif_tti_out:
      - IBI_QUEUE_SIZE.IBI_QUEUE_SIZE.value
      - QUEUE_SIZE.TX_DATA_BUFFER_SIZE.value
      - QUEUE_SIZE.RX_DATA_BUFFER_SIZE.value
      - QUEUE_SIZE.TX_DESC_BUFFER_SIZE.value
      - QUEUE_SIZE.RX_DESC_BUFFER_SIZE.value
      - IBI_PORT.wr_biten.IBI_DATA
      - TX_DATA_PORT.wr_biten.TX_DATA
      - TX_DESC_QUEUE_PORT.wr_biten.TX_DESC
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
      - INTERRUPT_STATUS.TRANSFER_ERR_STAT.value
      - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.value
      - INTERRUPT_STATUS.IBI_THLD_STAT.value
      - INTERRUPT_STATUS.TX_DESC_THLD_STAT.value
      - INTERRUPT_STATUS.TX_DATA_THLD_STAT.value
      - INTERRUPT_STATUS.TX_DESC_TIMEOUT.value
      - INTERRUPT_STATUS.RX_DESC_TIMEOUT.value
    - hwif_rec_in:
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.we
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.next
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.next [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.next [31:6]
      - DEVICE_STATUS_0.REC_REASON_CODE.we
      - DEVICE_STATUS_0.REC_REASON_CODE.next
      - DEVICE_STATUS_0.PROT_ERROR.next [7:3]
      - DEVICE_STATUS_0.PROT_ERROR.next [1:0]   # Only 2 status values are implemented
      - DEVICE_STATUS_0.DEV_STATUS.we
      - DEVICE_STATUS_0.DEV_STATUS.next
    - hwif_rec_out:
      - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
      - PROT_CAP_1.REC_MAGIC_STRING_1.value
      - PROT_CAP_0.REC_MAGIC_STRING_0.value
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_soc_mgmt_in:
      - REC_INTF_REG_W1C_ACCESS.INDIRECT_FIFO_CTRL_RESET.next
      - REC_INTF_REG_W1C_ACCESS.RECOVERY_CTRL_ACTIVATE_REC_IMG.next
      - REC_INTF_REG_W1C_ACCESS.DEVICE_RESET_CTRL.next
      - REC_INTF_CFG.REC_PAYLOAD_DONE.next
    - hwif_soc_mgmt_out:
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_out.I3C_EC:
      - CtrlCfg.CONTROLLER_CONFIG.OPERATION_MODE.value
      - TTI:
        - IBI_QUEUE_SIZE.IBI_QUEUE_SIZE.value
        - IBI_PORT.wr_biten.IBI_DATA # 32 bit accesses keep this value constant
        - TX_DATA_PORT.wr_biten.TX_DATA
        - TX_DESC_QUEUE_PORT.wr_biten.TX_DESC
        - INTERRUPT_STATUS.TRANSFER_ERR_STAT.value
        - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.value
        - INTERRUPT_STATUS.IBI_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DESC_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DATA_THLD_STAT.value
        - INTERRUPT_STATUS.TX_DESC_TIMEOUT.value
        - INTERRUPT_STATUS.RX_DESC_TIMEOUT.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
        - PROT_CAP_1.REC_MAGIC_STRING_1.value
        - PROT_CAP_0.REC_MAGIC_STRING_0.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
  - MODULE=recovery_executor:
    - cmd_cmd_i       [4]     # Recovery commands don't use these bits
    - cmd_cmd_i       [7:6]   # Recovery commands don't use these bits
    - res_len_o       [15:5]  # Max CSR length is 24
    - hwif_socmgmt_i:
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_rec_i:
      - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
      - PROT_CAP_1.REC_MAGIC_STRING_1.value
      - PROT_CAP_0.REC_MAGIC_STRING_0.value
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_rec_o:
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.we
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.next
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.next [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.next [31:6]
      - DEVICE_STATUS_0.PROT_ERROR.next [7:3]   # Only 2 status values are implemented
      - DEVICE_STATUS_0.PROT_ERROR.next [1:0]   # Only 2 status values are implemented
    - dcnt            [15]    # Derived from 16 bit signal that is shifted right by 2 bits with possible + 1
    - dcnt_next       [15]    # Derived from 16 bit signal that is shifted right by 2 bits with possible + 1
    - csr_length      [15:5]  # Max CSR length is 24
    - state_d         [3:2]   # State enum doesn't utilize these bits
    - state_q         [3:2]   # State enum doesn't utilize these bits
    - status_protocol [7:3]   # Only 2 status values are implemented
    - status_protocol [1:0]   # Only 2 status values are implemented
    - fifo_size               # Derived from constant FIFO depth
    - fifo_ptr_top            # Derived from constant FIFO depth
    - fifo_wrptr      [31:6]  # FIFO depth limited to 64 entries
    - fifo_rdptr      [31:6]  # FIFO depth limited to 64 entries
  - MODULE=recovery_handler:
    - ctl_tti_rx_desc_queue_ready_thld_o  [7:6] # Only 64 entries
    - ctl_tti_tx_desc_queue_ready_thld_o  [7:6] # Only 64 entries
    - csr_tti_rx_desc_queue_ready_thld_o  [7:6] # Only 64 entries
    - csr_tti_tx_desc_queue_ready_thld_o  [7:6] # Only 64 entries
    - hwif_socmgmt_i:
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_rec_i:
      - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
      - PROT_CAP_1.REC_MAGIC_STRING_1.value
      - PROT_CAP_0.REC_MAGIC_STRING_0.value
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
    - hwif_rec_o:
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.we
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.next
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.next [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.next [31:6]
      - DEVICE_STATUS_0.PROT_ERROR.next [7:3]   # Only 2 status values are implemented
      - DEVICE_STATUS_0.PROT_ERROR.next [1:0]   # Only 2 status values are implemented
    - tti_rx_desc_queue_ready_thld_o      [7:6] # Only 64 entries
    - tti_tx_desc_queue_ready_thld_o      [7:6] # Only 64 entries
    - send_tti_tx_desc_data              [32:5] # Derived from CSR length, which is max 24
    - recv_cmd_cmd                          [4] # Recovery commands don't use these bits
    - recv_cmd_cmd                        [7:6] # Recovery commands don't use these bits
    - res_len                            [15:5] # Derived from CSR length, which is max 24
    - exec_cmd_cmd                          [4] # Recovery commands don't use these bits
    - exec_cmd_cmd                        [7:6] # Recovery commands don't use these bits
  - MODULE=controller:
    - tti_rx_desc_queue_ready_thld_i  [7:6] # Only 64 entries
    - tti_tx_desc_queue_ready_thld_i  [7:6] # Only 64 entries
    - hwif_out_i.I3C_EC:
      - TERMINATION_EXTCAP_HEADER.CAP_LENGTH.value
      - TERMINATION_EXTCAP_HEADER.CAP_ID.value
      - CtrlCfg:
        - CONTROLLER_CONFIG.OPERATION_MODE.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - SoCMgmtIf:
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - TTI:
        - IBI_QUEUE_SIZE.IBI_QUEUE_SIZE.value
        - QUEUE_SIZE.TX_DATA_BUFFER_SIZE.value
        - QUEUE_SIZE.RX_DATA_BUFFER_SIZE.value
        - QUEUE_SIZE.TX_DESC_BUFFER_SIZE.value
        - QUEUE_SIZE.RX_DESC_BUFFER_SIZE.value
        - IBI_PORT.wr_biten.IBI_DATA
        - TX_DATA_PORT.wr_biten.TX_DATA
        - TX_DESC_QUEUE_PORT.wr_biten.TX_DESC
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - StdbyCtrlMode:
        - STBY_CR_CAPABILITIES.DAA_ENTDAA_SUPPORT.value
        - STBY_CR_CAPABILITIES.DAA_SETDASA_SUPPORT.value
        - STBY_CR_CAPABILITIES.DAA_SETAASA_SUPPORT.value
        - STBY_CR_CAPABILITIES.TARGET_XACT_SUPPORT.value
        - STBY_CR_CAPABILITIES.SIMPLE_CRR_SUPPORT.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
        - PROT_CAP_1.REC_MAGIC_STRING_1.value
        - PROT_CAP_0.REC_MAGIC_STRING_0.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
    - hwif_rec_i:
      - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
      - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
      - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
      - PROT_CAP_1.REC_MAGIC_STRING_1.value
      - PROT_CAP_0.REC_MAGIC_STRING_0.value
      - EXTCAP_HEADER.CAP_LENGTH.value
      - EXTCAP_HEADER.CAP_ID.value
  - MODULE=configuration:
    - hwif_out_i.I3C_EC:
      - TERMINATION_EXTCAP_HEADER.CAP_LENGTH.value
      - TERMINATION_EXTCAP_HEADER.CAP_ID.value
      - CtrlCfg.CONTROLLER_CONFIG.OPERATION_MODE.value
      - CtrlCfg.EXTCAP_HEADER.CAP_LENGTH.value
      - CtrlCfg.EXTCAP_HEADER.CAP_ID.value
      - SoCMgmtIf.EXTCAP_HEADER.CAP_LENGTH.value
      - SoCMgmtIf.EXTCAP_HEADER.CAP_ID.value
      - TTI:
        - IBI_QUEUE_SIZE.IBI_QUEUE_SIZE.value
        - QUEUE_SIZE.TX_DATA_BUFFER_SIZE.value
        - QUEUE_SIZE.RX_DATA_BUFFER_SIZE.value
        - QUEUE_SIZE.TX_DESC_BUFFER_SIZE.value
        - QUEUE_SIZE.RX_DESC_BUFFER_SIZE.value
        - IBI_PORT.wr_biten.IBI_DATA
        - TX_DATA_PORT.wr_biten.TX_DATA
        - TX_DESC_QUEUE_PORT.wr_biten.TX_DESC
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - StdbyCtrlMode:
        - STBY_CR_CAPABILITIES.DAA_ENTDAA_SUPPORT.value
        - STBY_CR_CAPABILITIES.DAA_SETDASA_SUPPORT.value
        - STBY_CR_CAPABILITIES.DAA_SETAASA_SUPPORT.value
        - STBY_CR_CAPABILITIES.TARGET_XACT_SUPPORT.value
        - STBY_CR_CAPABILITIES.SIMPLE_CRR_SUPPORT.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
      - SecFwRecoveryIf:
        - INDIRECT_FIFO_STATUS_4.MAX_TRANSFER_SIZE.value
        - INDIRECT_FIFO_STATUS_3.FIFO_SIZE.value
        - INDIRECT_FIFO_STATUS_2.READ_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_1.WRITE_INDEX.value [31:6]
        - INDIRECT_FIFO_STATUS_0.REGION_TYPE.value
        - PROT_CAP_1.REC_MAGIC_STRING_1.value
        - PROT_CAP_0.REC_MAGIC_STRING_0.value
        - EXTCAP_HEADER.CAP_LENGTH.value
        - EXTCAP_HEADER.CAP_ID.value
    - target_hot_join_addr_o # I3C spec defines this value to be constant 'h02
    - mwl_dword
    - mrl_dword

Tied off signals:
  signals:
  - MODULE=I3CCSR:
    - s_cpuif_rd_err      # RDL code doesn't generate access errors
    - s_cpuif_wr_err      # RDL code doesn't generate access errors
    - s_cpuif_addr [1:0]  # CSR addresses are aligned to 4 bytes
    - cpuif_rd_err        # RDL code doesn't generate access errors
    - cpuif_wr_err        # RDL code doesn't generate access errors
    - cpuif_addr [1:0]    # CSR addresses are aligned to 4 bytes
    - hwif_in.I3C_EC.SecFwRecoveryIf:
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.we
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.next
      - HW_STATUS.VENDOR_HW_STATUS_LEN.we
      - HW_STATUS.VENDOR_HW_STATUS_LEN.next
      - HW_STATUS.CTEMP.we
      - HW_STATUS.CTEMP.next
      - HW_STATUS.VENDOR_HW_STATUS.we
      - HW_STATUS.VENDOR_HW_STATUS.next
      - HW_STATUS.FATAL_ERR.we
      - HW_STATUS.FATAL_ERR.next
      - HW_STATUS.SOFT_ERR.we
      - HW_STATUS.SOFT_ERR.next
      - HW_STATUS.TEMP_CRITICAL.we
      - HW_STATUS.TEMP_CRITICAL.next
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.we
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.next
      - RECOVERY_STATUS.REC_IMG_INDEX.we
      - RECOVERY_STATUS.REC_IMG_INDEX.next
      - RECOVERY_STATUS.DEV_REC_STATUS.we
      - RECOVERY_STATUS.DEV_REC_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS.we
      - DEVICE_STATUS_1.VENDOR_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.we
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.next
      - DEVICE_STATUS_1.HEARTBEAT.we
      - DEVICE_STATUS_1.HEARTBEAT.next
      - DEVICE_ID_5.DATA.we
      - DEVICE_ID_5.DATA.next
      - DEVICE_ID_4.DATA.we
      - DEVICE_ID_4.DATA.next
      - DEVICE_ID_3.DATA.we
      - DEVICE_ID_3.DATA.next
      - DEVICE_ID_2.DATA.we
      - DEVICE_ID_2.DATA.next
      - DEVICE_ID_1.DATA.we
      - DEVICE_ID_1.DATA.next
      - DEVICE_ID_0.DATA.we
      - DEVICE_ID_0.DATA.next
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.we
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.next
      - DEVICE_ID_0.DESC_TYPE.we
      - DEVICE_ID_0.DESC_TYPE.next
      - PROT_CAP_3.HEARTBEAT_PERIOD.we
      - PROT_CAP_3.HEARTBEAT_PERIOD.next
      - PROT_CAP_3.MAX_RESP_TIME.we
      - PROT_CAP_3.MAX_RESP_TIME.next
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.we
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.next
      - PROT_CAP_2.AGENT_CAPS.we
      - PROT_CAP_2.AGENT_CAPS.next
      - PROT_CAP_2.REC_PROT_VERSION.we
      - PROT_CAP_2.REC_PROT_VERSION.next
    - field_combo.I3C_EC:
      - CtrlCfg.CONTROLLER_CONFIG.OPERATION_MODE.load_next
      - TTI.INTERRUPT_STATUS.TRANSFER_ERR_STAT.next
      - TTI.INTERRUPT_STATUS.TRANSFER_ABORT_STAT.next
      - TTI.INTERRUPT_STATUS.IBI_THLD_STAT.next
      - TTI.INTERRUPT_STATUS.TX_DESC_THLD_STAT.next
      - TTI.INTERRUPT_STATUS.TX_DATA_THLD_STAT.next
      - TTI.INTERRUPT_STATUS.TX_DESC_TIMEOUT.next
      - TTI.INTERRUPT_STATUS.RX_DESC_TIMEOUT.next
  - MODULE=csri:
    - hwif_tti_i:
      - QUEUE_THLD_CTRL.IBI_THLD.we
      - QUEUE_THLD_CTRL.IBI_THLD.next
      - INTERRUPT_STATUS.TRANSFER_ERR_STAT.we
      - INTERRUPT_STATUS.TRANSFER_ERR_STAT.next
      - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.we
      - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.next
      - INTERRUPT_STATUS.PENDING_INTERRUPT.we
      - INTERRUPT_STATUS.PENDING_INTERRUPT.next
      - INTERRUPT_STATUS.IBI_THLD_STAT.we
      - INTERRUPT_STATUS.IBI_THLD_STAT.next
      - INTERRUPT_STATUS.TX_DESC_THLD_STAT.we
      - INTERRUPT_STATUS.TX_DESC_THLD_STAT.next
      - INTERRUPT_STATUS.TX_DATA_THLD_STAT.we
      - INTERRUPT_STATUS.TX_DATA_THLD_STAT.next
      - INTERRUPT_STATUS.TX_DESC_TIMEOUT.we
      - INTERRUPT_STATUS.TX_DESC_TIMEOUT.next
      - INTERRUPT_STATUS.RX_DESC_TIMEOUT.we
      - INTERRUPT_STATUS.RX_DESC_TIMEOUT.next
      - RESET_CONTROL.SOFT_RST.hwclr
    - hwif_rec_i:
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.we
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.next
      - HW_STATUS.VENDOR_HW_STATUS_LEN.we
      - HW_STATUS.VENDOR_HW_STATUS_LEN.next
      - HW_STATUS.CTEMP.we
      - HW_STATUS.CTEMP.next
      - HW_STATUS.VENDOR_HW_STATUS.we
      - HW_STATUS.VENDOR_HW_STATUS.next
      - HW_STATUS.FATAL_ERR.we
      - HW_STATUS.FATAL_ERR.next
      - HW_STATUS.SOFT_ERR.we
      - HW_STATUS.SOFT_ERR.next
      - HW_STATUS.TEMP_CRITICAL.we
      - HW_STATUS.TEMP_CRITICAL.next
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.we
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.next
      - RECOVERY_STATUS.REC_IMG_INDEX.we
      - RECOVERY_STATUS.REC_IMG_INDEX.next
      - RECOVERY_STATUS.DEV_REC_STATUS.we
      - RECOVERY_STATUS.DEV_REC_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS.we
      - DEVICE_STATUS_1.VENDOR_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.we
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.next
      - DEVICE_STATUS_1.HEARTBEAT.we
      - DEVICE_STATUS_1.HEARTBEAT.next
      - DEVICE_STATUS_0.REC_REASON_CODE.we
      - DEVICE_STATUS_0.REC_REASON_CODE.next
      - DEVICE_STATUS_0.PROT_ERROR.next [7:3]
      - DEVICE_STATUS_0.DEV_STATUS.we
      - DEVICE_STATUS_0.DEV_STATUS.next
      - DEVICE_ID_5.DATA.we
      - DEVICE_ID_5.DATA.next
      - DEVICE_ID_4.DATA.we
      - DEVICE_ID_4.DATA.next
      - DEVICE_ID_3.DATA.we
      - DEVICE_ID_3.DATA.next
      - DEVICE_ID_2.DATA.we
      - DEVICE_ID_2.DATA.next
      - DEVICE_ID_1.DATA.we
      - DEVICE_ID_1.DATA.next
      - DEVICE_ID_0.DATA.we
      - DEVICE_ID_0.DATA.next
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.we
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.next
      - DEVICE_ID_0.DESC_TYPE.we
      - DEVICE_ID_0.DESC_TYPE.next
      - PROT_CAP_3.HEARTBEAT_PERIOD.we
      - PROT_CAP_3.HEARTBEAT_PERIOD.next
      - PROT_CAP_3.MAX_RESP_TIME.we
      - PROT_CAP_3.MAX_RESP_TIME.next
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.we
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.next
      - PROT_CAP_2.AGENT_CAPS.we
      - PROT_CAP_2.AGENT_CAPS.next
      - PROT_CAP_2.REC_PROT_VERSION.we
      - PROT_CAP_2.REC_PROT_VERSION.next
    - hwif_in.I3C_EC.SecFwRecoveryIf:
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.we
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.next
      - HW_STATUS.VENDOR_HW_STATUS_LEN.we
      - HW_STATUS.VENDOR_HW_STATUS_LEN.next
      - HW_STATUS.CTEMP.we
      - HW_STATUS.CTEMP.next
      - HW_STATUS.VENDOR_HW_STATUS.we
      - HW_STATUS.VENDOR_HW_STATUS.next
      - HW_STATUS.FATAL_ERR.we
      - HW_STATUS.FATAL_ERR.next
      - HW_STATUS.SOFT_ERR.we
      - HW_STATUS.SOFT_ERR.next
      - HW_STATUS.TEMP_CRITICAL.we
      - HW_STATUS.TEMP_CRITICAL.next
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.we
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.next
      - RECOVERY_STATUS.REC_IMG_INDEX.we
      - RECOVERY_STATUS.REC_IMG_INDEX.next
      - RECOVERY_STATUS.DEV_REC_STATUS.we
      - RECOVERY_STATUS.DEV_REC_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS.we
      - DEVICE_STATUS_1.VENDOR_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.we
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.next
      - DEVICE_STATUS_1.HEARTBEAT.we
      - DEVICE_STATUS_1.HEARTBEAT.next
      - DEVICE_STATUS_0.REC_REASON_CODE.we
      - DEVICE_STATUS_0.REC_REASON_CODE.next
      - DEVICE_STATUS_0.PROT_ERROR.next [7:3]
      - DEVICE_STATUS_0.DEV_STATUS.we
      - DEVICE_STATUS_0.DEV_STATUS.next
      - DEVICE_ID_5.DATA.we
      - DEVICE_ID_5.DATA.next
      - DEVICE_ID_4.DATA.we
      - DEVICE_ID_4.DATA.next
      - DEVICE_ID_3.DATA.we
      - DEVICE_ID_3.DATA.next
      - DEVICE_ID_2.DATA.we
      - DEVICE_ID_2.DATA.next
      - DEVICE_ID_1.DATA.we
      - DEVICE_ID_1.DATA.next
      - DEVICE_ID_0.DATA.we
      - DEVICE_ID_0.DATA.next
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.we
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.next
      - DEVICE_ID_0.DESC_TYPE.we
      - DEVICE_ID_0.DESC_TYPE.next
      - PROT_CAP_3.HEARTBEAT_PERIOD.we
      - PROT_CAP_3.HEARTBEAT_PERIOD.next
      - PROT_CAP_3.MAX_RESP_TIME.we
      - PROT_CAP_3.MAX_RESP_TIME.next
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.we
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.next
      - PROT_CAP_2.AGENT_CAPS.we
      - PROT_CAP_2.AGENT_CAPS.next
      - PROT_CAP_2.REC_PROT_VERSION.we
      - PROT_CAP_2.REC_PROT_VERSION.next
  - MODULE=i3c_wrapper:
    - araddr_i [1:0]      # CSR addresses are aligned to 4 bytes
    - awaddr_i [1:0]      # CSR addresses are aligned to 4 bytes
    - araddr_i [11:10]    # High address bits not used in target only configs
    - awaddr_i [11:10]    # High address bits not used in target only configs
    - buser_o             # BUSER is unimplemented (tied to 0)
    - ruser_o             # RUSER is unimplemented (tied to 0)
    - arsize_i [2]        # Data width is only 32-bit
    - awsize_i [2]        # Data width is only 32-bit
    - rresp_o [0]         # Neither EXOKAY nor DECERR are issued
    - bresp_o [0]         # Neither EXOKAY nor DECERR are issued
    - scl_oe              # Tied to 0
    - scl_o               # Target mode only
  - MODULE=i3c:
    - araddr_i [1:0]      # CSR addresses are aligned to 4 bytes
    - awaddr_i [1:0]      # CSR addresses are aligned to 4 bytes
    - araddr_i [11:10]    # High address bits not used in target only configs
    - awaddr_i [11:10]    # High address bits not used in target only configs
    - buser_o             # BUSER is unimplemented (tied to 0)
    - ruser_o             # RUSER is unimplemented (tied to 0)
    - arsize_i [2]        # Data width is only 32-bit
    - awsize_i [2]        # Data width is only 32-bit
    - rresp_o [0]         # Neither EXOKAY nor DECERR are issued
    - bresp_o [0]         # Neither EXOKAY nor DECERR are issued
    - s_cpuif_rd_err      # RDL code doesn't generate access errors
    - s_cpuif_wr_err      # RDL code doesn't generate access errors
    - i3c_scl_o           # Target mode only
    - s_cpuif_addr [1:0]  # CSR addresses are aligned to 4 bytes
    - ctrl2phy_scl        # Not used in target only configurations
    - unused_err                      # Tied to 0
    - csr_tti_ibi_reg_rst_data        # Tied to 0
    - csr_tti_tx_data_reg_rst_data    # Tied to 0
    - csr_tti_rx_data_reg_rst_data    # Tied to 0
    - csr_tti_tx_desc_reg_rst_data    # Tied to 0
    - csr_tti_rx_desc_reg_rst_data    # Tied to 0
    - recovery_irq                    # Tied to 0
    - ctl_irq                         # Tied to 0
    - tti_tx_host_nack                # Resolves to 0 in all combinatorial paths
    - csr_tti_rx_desc_data [31:29]    # Reserved upper 3 bits of the RX descriptor ERROR field
    - tti_rx_desc_wdata    [31:29]    # Reserved upper 3 bits of the RX descriptor ERROR field
    - csr_tti_rx_desc_data [27:16]    # Meaningless bits
    - tti_rx_desc_wdata    [27:16]    # Meaningless bits
    - csr_tti_rx_desc_data [15:9]     # Unachievable RX descriptor DATA_LENGTH field values
    - tti_rx_desc_wdata    [15:9]     # Unachievable RX descriptor DATA_LENGTH field values
    - tti_rx_desc_ready_thld [7:6]       # Unused in 64 FIFO depth configurations
    - csr_tti_rx_desc_ready_thld_o [7:6] # Unused in 64 FIFO depth configurations
    - tti_tx_desc_ready_thld [7:6]       # Unused in 64 FIFO depth configurations
    - csr_tti_tx_desc_ready_thld_o [7:6] # Unused in 64 FIFO depth configurations
    - hwif_tti_in:
      - RX_DESC_QUEUE_PORT.rd_data.RX_DESC [31:29]
      - RX_DESC_QUEUE_PORT.rd_data.RX_DESC [27:16]
      - RX_DESC_QUEUE_PORT.rd_data.RX_DESC [15:9]
      - QUEUE_THLD_CTRL.RX_DESC_THLD.next [7:6]
      - QUEUE_THLD_CTRL.TX_DESC_THLD.next [7:6]
      - QUEUE_THLD_CTRL.IBI_THLD.we
      - QUEUE_THLD_CTRL.IBI_THLD.next
      - INTERRUPT_STATUS.TRANSFER_ERR_STAT.we
      - INTERRUPT_STATUS.TRANSFER_ERR_STAT.next
      - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.we
      - INTERRUPT_STATUS.TRANSFER_ABORT_STAT.next
      - INTERRUPT_STATUS.PENDING_INTERRUPT.we
      - INTERRUPT_STATUS.PENDING_INTERRUPT.next
      - INTERRUPT_STATUS.IBI_THLD_STAT.we
      - INTERRUPT_STATUS.IBI_THLD_STAT.next
      - INTERRUPT_STATUS.TX_DESC_THLD_STAT.we
      - INTERRUPT_STATUS.TX_DESC_THLD_STAT.next
      - INTERRUPT_STATUS.TX_DATA_THLD_STAT.we
      - INTERRUPT_STATUS.TX_DATA_THLD_STAT.next
      - INTERRUPT_STATUS.TX_DESC_TIMEOUT.we
      - INTERRUPT_STATUS.TX_DESC_TIMEOUT.next
      - INTERRUPT_STATUS.RX_DESC_TIMEOUT.we
      - INTERRUPT_STATUS.RX_DESC_TIMEOUT.next
      - RESET_CONTROL.SOFT_RST.hwclr
    - hwif_rec_in:
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.we
      - INDIRECT_FIFO_STATUS_0.REGION_TYPE.next
      - HW_STATUS.VENDOR_HW_STATUS_LEN.we
      - HW_STATUS.VENDOR_HW_STATUS_LEN.next
      - HW_STATUS.CTEMP.we
      - HW_STATUS.CTEMP.next
      - HW_STATUS.VENDOR_HW_STATUS.we
      - HW_STATUS.VENDOR_HW_STATUS.next
      - HW_STATUS.FATAL_ERR.we
      - HW_STATUS.FATAL_ERR.next
      - HW_STATUS.SOFT_ERR.we
      - HW_STATUS.SOFT_ERR.next
      - HW_STATUS.TEMP_CRITICAL.we
      - HW_STATUS.TEMP_CRITICAL.next
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.we
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.next
      - RECOVERY_STATUS.REC_IMG_INDEX.we
      - RECOVERY_STATUS.REC_IMG_INDEX.next
      - RECOVERY_STATUS.DEV_REC_STATUS.we
      - RECOVERY_STATUS.DEV_REC_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS.we
      - DEVICE_STATUS_1.VENDOR_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.we
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.next
      - DEVICE_STATUS_1.HEARTBEAT.we
      - DEVICE_STATUS_1.HEARTBEAT.next
      - DEVICE_ID_5.DATA.we
      - DEVICE_ID_5.DATA.next
      - DEVICE_ID_4.DATA.we
      - DEVICE_ID_4.DATA.next
      - DEVICE_ID_3.DATA.we
      - DEVICE_ID_3.DATA.next
      - DEVICE_ID_2.DATA.we
      - DEVICE_ID_2.DATA.next
      - DEVICE_ID_1.DATA.we
      - DEVICE_ID_1.DATA.next
      - DEVICE_ID_0.DATA.we
      - DEVICE_ID_0.DATA.next
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.we
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.next
      - DEVICE_ID_0.DESC_TYPE.we
      - DEVICE_ID_0.DESC_TYPE.next
      - PROT_CAP_3.HEARTBEAT_PERIOD.we
      - PROT_CAP_3.HEARTBEAT_PERIOD.next
      - PROT_CAP_3.MAX_RESP_TIME.we
      - PROT_CAP_3.MAX_RESP_TIME.next
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.we
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.next
      - PROT_CAP_2.AGENT_CAPS.we
      - PROT_CAP_2.AGENT_CAPS.next
      - PROT_CAP_2.REC_PROT_VERSION.we
      - PROT_CAP_2.REC_PROT_VERSION.next
  - MODULE=recovery_executor:
    - tti_rx_sel_o
    - tx_data_queue_clr_o
    - tx_desc_queue_clr_o
    - hwif_socmgmt_o:
      - REC_INTF_REG_W1C_ACCESS.INDIRECT_FIFO_CTRL_RESET.next
      - REC_INTF_REG_W1C_ACCESS.RECOVERY_CTRL_ACTIVATE_REC_IMG.next
      - REC_INTF_REG_W1C_ACCESS.DEVICE_RESET_CTRL.next
      - REC_INTF_CFG.REC_PAYLOAD_DONE.next
    - hwif_rec_o:
      - HW_STATUS.VENDOR_HW_STATUS_LEN.we
      - HW_STATUS.VENDOR_HW_STATUS_LEN.next
      - HW_STATUS.CTEMP.we
      - HW_STATUS.CTEMP.next
      - HW_STATUS.VENDOR_HW_STATUS.we
      - HW_STATUS.VENDOR_HW_STATUS.next
      - HW_STATUS.FATAL_ERR.we
      - HW_STATUS.FATAL_ERR.next
      - HW_STATUS.SOFT_ERR.we
      - HW_STATUS.SOFT_ERR.next
      - HW_STATUS.TEMP_CRITICAL.we
      - HW_STATUS.TEMP_CRITICAL.next
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.we
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.next
      - RECOVERY_STATUS.REC_IMG_INDEX.we
      - RECOVERY_STATUS.REC_IMG_INDEX.next
      - RECOVERY_STATUS.DEV_REC_STATUS.we
      - RECOVERY_STATUS.DEV_REC_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS.we
      - DEVICE_STATUS_1.VENDOR_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.we
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.next
      - DEVICE_STATUS_1.HEARTBEAT.we
      - DEVICE_STATUS_1.HEARTBEAT.next
      - DEVICE_STATUS_0.REC_REASON_CODE.we
      - DEVICE_STATUS_0.REC_REASON_CODE.next
      - DEVICE_STATUS_0.DEV_STATUS.we
      - DEVICE_STATUS_0.DEV_STATUS.next
      - DEVICE_ID_5.DATA.we
      - DEVICE_ID_5.DATA.next
      - DEVICE_ID_4.DATA.we
      - DEVICE_ID_4.DATA.next
      - DEVICE_ID_3.DATA.we
      - DEVICE_ID_3.DATA.next
      - DEVICE_ID_2.DATA.we
      - DEVICE_ID_2.DATA.next
      - DEVICE_ID_1.DATA.we
      - DEVICE_ID_1.DATA.next
      - DEVICE_ID_0.DATA.we
      - DEVICE_ID_0.DATA.next
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.we
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.next
      - DEVICE_ID_0.DESC_TYPE.we
      - DEVICE_ID_0.DESC_TYPE.next
      - PROT_CAP_3.HEARTBEAT_PERIOD.we
      - PROT_CAP_3.HEARTBEAT_PERIOD.next
      - PROT_CAP_3.MAX_RESP_TIME.we
      - PROT_CAP_3.MAX_RESP_TIME.next
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.we
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.next
      - PROT_CAP_2.AGENT_CAPS.we
      - PROT_CAP_2.AGENT_CAPS.next
      - PROT_CAP_2.REC_PROT_VERSION.we
      - PROT_CAP_2.REC_PROT_VERSION.next
    - indirect_fifo_status_0  [31:24]
    - indirect_fifo_status_0  [23:19]
    - indirect_fifo_status_0  [7:2]
    - indirect_fifo_ctrl_1    [31:16]
    - prot_cap_3              [31:24]
    - device_reset            [31:24]
    - recovery_ctrl           [31:24]
    - recovery_status         [31:16]
    - status_device
    - status_reason
    - status_device_we
    - status_reason_we
  - MODULE=recovery_handler:
    - ctl_tti_tx_host_nack_i
    - csr_tti_rx_desc_queue_reg_rst_data_o
    - csr_tti_tx_desc_queue_reg_rst_data_o
    - csr_tti_rx_data_queue_reg_rst_data_o
    - csr_tti_tx_data_queue_reg_rst_data_o
    - csr_tti_ibi_queue_reg_rst_data_o
    - hwif_socmgmt_o:
      - REC_INTF_REG_W1C_ACCESS.INDIRECT_FIFO_CTRL_RESET.next
      - REC_INTF_REG_W1C_ACCESS.RECOVERY_CTRL_ACTIVATE_REC_IMG.next
      - REC_INTF_REG_W1C_ACCESS.DEVICE_RESET_CTRL.next
      - REC_INTF_CFG.REC_PAYLOAD_DONE.next
    - hwif_rec_o:
      - HW_STATUS.VENDOR_HW_STATUS_LEN.we
      - HW_STATUS.VENDOR_HW_STATUS_LEN.next
      - HW_STATUS.CTEMP.we
      - HW_STATUS.CTEMP.next
      - HW_STATUS.VENDOR_HW_STATUS.we
      - HW_STATUS.VENDOR_HW_STATUS.next
      - HW_STATUS.FATAL_ERR.we
      - HW_STATUS.FATAL_ERR.next
      - HW_STATUS.SOFT_ERR.we
      - HW_STATUS.SOFT_ERR.next
      - HW_STATUS.TEMP_CRITICAL.we
      - HW_STATUS.TEMP_CRITICAL.next
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.we
      - RECOVERY_STATUS.VENDOR_SPECIFIC_STATUS.next
      - RECOVERY_STATUS.REC_IMG_INDEX.we
      - RECOVERY_STATUS.REC_IMG_INDEX.next
      - RECOVERY_STATUS.DEV_REC_STATUS.we
      - RECOVERY_STATUS.DEV_REC_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS.we
      - DEVICE_STATUS_1.VENDOR_STATUS.next
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.we
      - DEVICE_STATUS_1.VENDOR_STATUS_LENGTH.next
      - DEVICE_STATUS_1.HEARTBEAT.we
      - DEVICE_STATUS_1.HEARTBEAT.next
      - DEVICE_STATUS_0.REC_REASON_CODE.we
      - DEVICE_STATUS_0.REC_REASON_CODE.next
      - DEVICE_STATUS_0.DEV_STATUS.we
      - DEVICE_STATUS_0.DEV_STATUS.next
      - DEVICE_ID_5.DATA.we
      - DEVICE_ID_5.DATA.next
      - DEVICE_ID_4.DATA.we
      - DEVICE_ID_4.DATA.next
      - DEVICE_ID_3.DATA.we
      - DEVICE_ID_3.DATA.next
      - DEVICE_ID_2.DATA.we
      - DEVICE_ID_2.DATA.next
      - DEVICE_ID_1.DATA.we
      - DEVICE_ID_1.DATA.next
      - DEVICE_ID_0.DATA.we
      - DEVICE_ID_0.DATA.next
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.we
      - DEVICE_ID_0.VENDOR_SPECIFIC_STR_LENGTH.next
      - DEVICE_ID_0.DESC_TYPE.we
      - DEVICE_ID_0.DESC_TYPE.next
      - PROT_CAP_3.HEARTBEAT_PERIOD.we
      - PROT_CAP_3.HEARTBEAT_PERIOD.next
      - PROT_CAP_3.MAX_RESP_TIME.we
      - PROT_CAP_3.MAX_RESP_TIME.next
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.we
      - PROT_CAP_3.NUM_OF_CMS_REGIONS.next
      - PROT_CAP_2.AGENT_CAPS.we
      - PROT_CAP_2.AGENT_CAPS.next
      - PROT_CAP_2.REC_PROT_VERSION.we
      - PROT_CAP_2.REC_PROT_VERSION.next
    - irq_o
    - tti_rx_desc_queue_reg_rst_data
    - tti_tx_desc_queue_reg_rst_data
    - tti_rx_data_queue_reg_rst_next
    - tti_tx_data_queue_reg_rst_next
    - recv_tti_rx_desc_ready
    - send_tti_tx_data_queue_select
    - send_tti_tx_start_trig
    - exec_tti_tx_desc_queue_clr
    - exec_tti_rx_queue_sel
    - exec_tti_tx_data_queue_clr
    - unused_reg_rst_data_o
  - MODULE=controller:
    - scl_o # Not used in the Target only configuration
    - tti_rx_desc_queue_wdata_o     [31:29] # Error code only uses 4'h0 and 4'h1
    - tti_rx_desc_queue_wdata_o     [27:16]
    - tti_tx_host_nack_o
    - i3c_fsm_en_i
    - i3c_fsm_idle_o # Not used in the Target only configuration
    - err
    - irq
    - phy_en
    - i2c_active_en
    - i2c_standby_en
    - get_status_fmt1 [15:8]
    - get_status_fmt1 [7:6]
    - get_status_fmt1 [4]
    - pid             [32]
    - virtual_pid     [32]
    - target_hot_join_addr
    - daa_unique_response [48] # PID[32]
    - bus.sda.stable_low       # Unused
  - MODULE=configuration:
    - phy_en_o                    # Tied to 1 in target-only configs
    - i2c_active_en_o             # Tied to 0
    - i2c_standby_en_o            # Tied to 0
    - get_status_fmt1_o   [15:8]
    - get_status_fmt1_o   [7:6]
    - get_status_fmt1_o   [4]
    - pid_o               [32]
    - virtual_pid_o       [32]
    - daa_unique_response [48]    # PID[32]
    - bus_enable                  # Tied to 1 in target-only configs
  - MODULE=controller_standby_i3c:
    - bus_timeout                 # Tied to 0
    - ibi_bus_tx_req_err          # Tied to 0, commented out in always_comb?
    - ibi_bus_tx_idle             # Tied to 0, commented out in always_comb?
