{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572262438200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572262438200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 22:33:58 2019 " "Processing started: Mon Oct 28 22:33:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572262438200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572262438200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572262438200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1572262438443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Behavior " "Found design unit 1: part3-Behavior" {  } { { "part3.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part3/part3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572262438805 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part3/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572262438805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572262438805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg4bits-Behavior " "Found design unit 1: shiftReg4bits-Behavior" {  } { { "shiftReg4bits.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part3/shiftReg4bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572262438807 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg4bits " "Found entity 1: shiftReg4bits" {  } { { "shiftReg4bits.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part3/shiftReg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572262438807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572262438807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMReg-Behavior " "Found design unit 1: FSMReg-Behavior" {  } { { "FSMReg.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part3/FSMReg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572262438809 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMReg " "Found entity 1: FSMReg" {  } { { "FSMReg.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part3/FSMReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572262438809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572262438809 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "data shiftReg4bits.vhd(23) " "VHDL Interface Declaration error in shiftReg4bits.vhd(23): interface object \"data\" of mode out cannot be read. Change object mode to buffer." {  } { { "shiftReg4bits.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part3/shiftReg4bits.vhd" 23 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1572262438811 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572262438931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 28 22:33:58 2019 " "Processing ended: Mon Oct 28 22:33:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572262438931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572262438931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572262438931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572262438931 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572262439494 ""}
