load vs1.so
verilog

vavs   v1 (nreal,ngnd);
spice

r0 0 ngnd 1
.list
.nodelist

.print dc v(nodes) i(v1)
.print tran v(nodes) i(v1)

.dc trace=i dm
.tran 0 1 1
.end
