Warning (10268): Verilog HDL information at RAM.v(50): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v Line: 50
