Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sl2.v" in library work
Compiling verilog file "signext.v" in library work
Module <sl2> compiled
Compiling verilog file "regFile.v" in library work
Module <signext> compiled
Compiling verilog file "mux2.v" in library work
Module <regfile> compiled
Compiling verilog file "maindec.v" in library work
Module <mux2> compiled
Compiling verilog file "flopr.v" in library work
Module <maindec> compiled
Compiling verilog file "aludec.v" in library work
Module <flopr> compiled
Compiling verilog file "alu.v" in library work
Module <aludec> compiled
Compiling verilog file "adder.v" in library work
Module <alu> compiled
Compiling verilog file "datapath.v" in library work
Module <adder> compiled
Compiling verilog file "controller.v" in library work
Module <datapath> compiled
Compiling verilog file "pulsecontroller.v" in library work
Module <controller> compiled
Compiling verilog file "mips.v" in library work
Module <pulsecontroller> compiled
Compiling verilog file "imem.v" in library work
Module <mips> compiled
Compiling verilog file "dmem.v" in library work
Module <imem> compiled
Compiling verilog file "displaycontroller.v" in library work
Module <dmem> compiled
Compiling verilog file "top.v" in library work
Module <displaycontroller> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <mips> in library <work>.

Analyzing hierarchy for module <imem> in library <work>.

Analyzing hierarchy for module <dmem> in library <work>.

Analyzing hierarchy for module <displaycontroller> in library <work> with parameters.
	N = "00000000000000000000000000010010"

Analyzing hierarchy for module <pulsecontroller> in library <work>.

Analyzing hierarchy for module <controller> in library <work>.

Analyzing hierarchy for module <datapath> in library <work>.

Analyzing hierarchy for module <maindec> in library <work>.

Analyzing hierarchy for module <aludec> in library <work>.

Analyzing hierarchy for module <flopr> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <adder> in library <work>.

Analyzing hierarchy for module <sl2> in library <work>.

Analyzing hierarchy for module <mux2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <mux2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000101"

Analyzing hierarchy for module <signext> in library <work>.

Analyzing hierarchy for module <mux2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <alu> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <mips> in library <work>.
Module <mips> is correct for synthesis.
 
Analyzing module <controller> in library <work>.
Module <controller> is correct for synthesis.
 
Analyzing module <maindec> in library <work>.
Module <maindec> is correct for synthesis.
 
Analyzing module <aludec> in library <work>.
Module <aludec> is correct for synthesis.
 
Analyzing module <datapath> in library <work>.
Module <datapath> is correct for synthesis.
 
Analyzing module <flopr> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <flopr> is correct for synthesis.
 
Analyzing module <adder> in library <work>.
Module <adder> is correct for synthesis.
 
Analyzing module <sl2> in library <work>.
Module <sl2> is correct for synthesis.
 
Analyzing module <mux2.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <mux2.1> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <mux2.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000101
Module <mux2.2> is correct for synthesis.
 
Analyzing module <signext> in library <work>.
Module <signext> is correct for synthesis.
 
Analyzing module <mux2.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <mux2.3> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <imem> in library <work>.
Module <imem> is correct for synthesis.
 
Analyzing module <dmem> in library <work>.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <dmem> is correct for synthesis.
 
Analyzing module <displaycontroller> in library <work>.
	N = 32'sb00000000000000000000000000010010
Module <displaycontroller> is correct for synthesis.
 
Analyzing module <pulsecontroller> in library <work>.
Module <pulsecontroller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <imem>.
    Related source file is "imem.v".
Unit <imem> synthesized.


Synthesizing Unit <dmem>.
    Related source file is "dmem.v".
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <dmem> synthesized.


Synthesizing Unit <displaycontroller>.
    Related source file is "displaycontroller.v".
    Found 16x7-bit ROM for signal <segments>.
    Found 18-bit up counter for signal <count>.
    Found 1-of-4 decoder for signal <cur_dig_AN>.
    Found 4-bit 4-to-1 multiplexer for signal <current_digit>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <displaycontroller> synthesized.


Synthesizing Unit <pulsecontroller>.
    Related source file is "pulsecontroller.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | clear                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit register for signal <CNT>.
    Found 21-bit subtractor for signal <CNT$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pulsecontroller> synthesized.


Synthesizing Unit <maindec>.
    Related source file is "maindec.v".
Unit <maindec> synthesized.


Synthesizing Unit <aludec>.
    Related source file is "aludec.v".
    Found 3-bit 4-to-1 multiplexer for signal <alucontrol>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <aludec> synthesized.


Synthesizing Unit <flopr>.
    Related source file is "flopr.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr> synthesized.


Synthesizing Unit <adder>.
    Related source file is "adder.v".
    Found 32-bit adder for signal <y>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <sl2>.
    Related source file is "sl2.v".
WARNING:Xst:647 - Input <a<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sl2> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "mux2.v".
Unit <mux2_1> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "regFile.v".
    Found 32x32-bit dual-port RAM <Mram_rf> for signal <rf>.
    Found 32x32-bit dual-port RAM <Mram_rf_ren> for signal <rf>.
    Summary:
	inferred   2 RAM(s).
Unit <regfile> synthesized.


Synthesizing Unit <mux2_2>.
    Related source file is "mux2.v".
Unit <mux2_2> synthesized.


Synthesizing Unit <signext>.
    Related source file is "signext.v".
Unit <signext> synthesized.


Synthesizing Unit <mux2_3>.
    Related source file is "mux2.v".
Unit <mux2_3> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
    Found 32-bit addsub for signal <result$addsub0000>.
    Found 32-bit comparator greatequal for signal <result$cmp_ge0000> created at line 21.
    Found 32-bit comparator less for signal <result$cmp_lt0000> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <controller>.
    Related source file is "controller.v".
Unit <controller> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <datapath> synthesized.


Synthesizing Unit <mips>.
    Related source file is "mips.v".
Unit <mips> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <pc<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pc<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port RAM                               : 2
 64x32-bit single-port RAM                             : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 21-bit subtractor                                     : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 2
 21-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 2
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pulsec/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------

Synthesizing (advanced) Unit <dmem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <wd>            |          |
    |     doA            | connected to signal <rd>            |          |
    -----------------------------------------------------------------------
Unit <dmem> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra1>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 3
 32x32-bit dual-port distributed RAM                   : 2
 64x32-bit single-port distributed RAM                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 21-bit subtractor                                     : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 53
 Flip-Flops                                            : 53
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 2
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <displaycontroller> ...

Optimizing unit <pulsecontroller> ...

Optimizing unit <flopr> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Optimizing unit <datapath> ...
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren42> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren40> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren44> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren48> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren46> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren50> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren52> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren56> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren60> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren58> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren62> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips/dp/rf/Mram_rf_ren64> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 54.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 1138
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 46
#      LUT2                        : 39
#      LUT2_D                      : 6
#      LUT2_L                      : 3
#      LUT3                        : 92
#      LUT3_D                      : 9
#      LUT3_L                      : 5
#      LUT4                        : 470
#      LUT4_D                      : 27
#      LUT4_L                      : 76
#      MUXCY                       : 164
#      MUXF5                       : 45
#      VCC                         : 1
#      XORCY                       : 131
# FlipFlops/Latches                : 74
#      FD                          : 21
#      FDC                         : 53
# RAMS                             : 160
#      RAM16X1D                    : 96
#      RAM32X1S                    : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      545  out of    960    56%  
 Number of Slice Flip Flops:             74  out of   1920     3%  
 Number of 4 input LUTs:               1116  out of   1920    58%  
    Number used as logic:               796
    Number used as RAMs:                320
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
clk_pulse1(pulsec/state_FSM_Out01:O)| BUFG(*)(dmem/Mram_RAM2)| 192   |
clk                                 | BUFGP                  | 42    |
------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 53    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 16.322ns (Maximum Frequency: 61.265MHz)
   Minimum input arrival time before clock: 2.396ns
   Maximum output required time after clock: 17.649ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_pulse1'
  Clock period: 16.322ns (frequency: 61.265MHz)
  Total number of paths / destination ports: 11234345 / 1408
-------------------------------------------------------------------------
Delay:               16.322ns (Levels of Logic = 41)
  Source:            mips/dp/pcreg/q_3 (FF)
  Destination:       mips/dp/pcreg/q_21 (FF)
  Source Clock:      clk_pulse1 rising
  Destination Clock: clk_pulse1 rising

  Data Path: mips/dp/pcreg/q_3 to mips/dp/pcreg/q_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             85   0.514   1.239  mips/dp/pcreg/q_3 (mips/dp/pcreg/q_3)
     LUT3_D:I0->O          9   0.612   0.700  imem/instr<21>11 (N45)
     LUT4:I3->O            1   0.612   0.000  mips/c/ad/Mmux_alucontrol153_F (N506)
     MUXF5:I0->O          74   0.278   1.087  mips/c/ad/Mmux_alucontrol153 (mips/alucontrol<0>)
     LUT4:I3->O           21   0.612   0.962  mips/dp/alu/result_mux00002_1 (mips/dp/alu/result_mux00002)
     LUT4:I3->O            1   0.612   0.509  mips/dp/srcbmux/y<1>1_SW0 (N361)
     LUT4:I0->O            1   0.612   0.000  mips/dp/alu/Maddsub_result_addsub0000_lut<1> (mips/dp/alu/Maddsub_result_addsub0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<1> (mips/dp/alu/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<2> (mips/dp/alu/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<3> (mips/dp/alu/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<4> (mips/dp/alu/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<5> (mips/dp/alu/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<6> (mips/dp/alu/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<7> (mips/dp/alu/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<8> (mips/dp/alu/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<9> (mips/dp/alu/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<10> (mips/dp/alu/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<11> (mips/dp/alu/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<12> (mips/dp/alu/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<13> (mips/dp/alu/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<14> (mips/dp/alu/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<15> (mips/dp/alu/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<16> (mips/dp/alu/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<17> (mips/dp/alu/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<18> (mips/dp/alu/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<19> (mips/dp/alu/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<20> (mips/dp/alu/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<21> (mips/dp/alu/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<22> (mips/dp/alu/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<23> (mips/dp/alu/Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<24> (mips/dp/alu/Maddsub_result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<25> (mips/dp/alu/Maddsub_result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<26> (mips/dp/alu/Maddsub_result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<27> (mips/dp/alu/Maddsub_result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<28> (mips/dp/alu/Maddsub_result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Maddsub_result_addsub0000_cy<29> (mips/dp/alu/Maddsub_result_addsub0000_cy<29>)
     XORCY:CI->O           1   0.699   0.360  mips/dp/alu/Maddsub_result_addsub0000_xor<30> (mips/dp/alu/result_addsub0000<30>)
     LUT4_D:I3->LO         1   0.612   0.103  mips/dp/alu/result<30> (N611)
     LUT4:I3->O            1   0.612   0.360  mips/c/pcsrc156 (mips/c/pcsrc156)
     LUT4:I3->O            2   0.612   0.383  mips/c/pcsrc239 (mips/c/pcsrc239)
     LUT4:I3->O           15   0.612   0.894  mips/c/pcsrc347 (mips/pcsrc)
     LUT3:I2->O            1   0.612   0.000  mips/dp/jumpmux/y<22> (mips/dp/pcnext<22>)
     FDC:D                     0.268          mips/dp/pcreg/q_22
    ----------------------------------------
    Total                     16.322ns (9.725ns logic, 6.597ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.077ns (frequency: 196.972MHz)
  Total number of paths / destination ports: 649 / 42
-------------------------------------------------------------------------
Delay:               5.077ns (Levels of Logic = 23)
  Source:            pulsec/CNT_0 (FF)
  Destination:       pulsec/CNT_20 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pulsec/CNT_0 to pulsec/CNT_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.603  pulsec/CNT_0 (pulsec/CNT_0)
     LUT1:I0->O            1   0.612   0.000  pulsec/Msub_CNT_addsub0000_cy<0>_rt (pulsec/Msub_CNT_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  pulsec/Msub_CNT_addsub0000_cy<0> (pulsec/Msub_CNT_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<1> (pulsec/Msub_CNT_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<2> (pulsec/Msub_CNT_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<3> (pulsec/Msub_CNT_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<4> (pulsec/Msub_CNT_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<5> (pulsec/Msub_CNT_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<6> (pulsec/Msub_CNT_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<7> (pulsec/Msub_CNT_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<8> (pulsec/Msub_CNT_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<9> (pulsec/Msub_CNT_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<10> (pulsec/Msub_CNT_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<11> (pulsec/Msub_CNT_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<12> (pulsec/Msub_CNT_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<13> (pulsec/Msub_CNT_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<14> (pulsec/Msub_CNT_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<15> (pulsec/Msub_CNT_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<16> (pulsec/Msub_CNT_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<17> (pulsec/Msub_CNT_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  pulsec/Msub_CNT_addsub0000_cy<18> (pulsec/Msub_CNT_addsub0000_cy<18>)
     MUXCY:CI->O           0   0.051   0.000  pulsec/Msub_CNT_addsub0000_cy<19> (pulsec/Msub_CNT_addsub0000_cy<19>)
     XORCY:CI->O           1   0.699   0.357  pulsec/Msub_CNT_addsub0000_xor<20> (pulsec/CNT_addsub0000<20>)
     MUXF5:S->O            1   0.641   0.000  pulsec/CNT_mux0000<0> (pulsec/CNT_mux0000<0>)
     FD:D                      0.268          pulsec/CNT_20
    ----------------------------------------
    Total                      5.077ns (4.117ns logic, 0.960ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.396ns (Levels of Logic = 2)
  Source:            sw_input (PAD)
  Destination:       pulsec/state_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: sw_input to pulsec/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.410  sw_input_IBUF (sw_input_IBUF)
     LUT4:I2->O            1   0.612   0.000  pulsec/state_FSM_FFd3-In1 (pulsec/state_FSM_FFd3-In)
     FDC:D                     0.268          pulsec/state_FSM_FFd3
    ----------------------------------------
    Total                      2.396ns (1.986ns logic, 0.410ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_pulse1'
  Total number of paths / destination ports: 190801 / 8
-------------------------------------------------------------------------
Offset:              17.649ns (Levels of Logic = 42)
  Source:            mips/dp/pcreg/q_3 (FF)
  Destination:       C<5> (PAD)
  Source Clock:      clk_pulse1 rising

  Data Path: mips/dp/pcreg/q_3 to C<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             85   0.514   1.239  mips/dp/pcreg/q_3 (mips/dp/pcreg/q_3)
     LUT2_D:I0->LO         1   0.612   0.103  imem/instr<0>22 (N606)
     LUT4:I3->O            2   0.612   0.383  imem/instr<21>42 (imem/instr<21>42)
     LUT4:I3->O            7   0.612   0.605  imem/instr<21>45_1 (imem/instr<21>45)
     LUT4_D:I3->O         31   0.612   1.076  mips/dp/rf/rd1<0>21 (mips/dp/rf/N22)
     LUT4:I3->O            4   0.612   0.502  mips/dp/rf/rd1<1>1 (mips/dp/srca<1>)
     LUT4:I3->O            1   0.612   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_lut<1> (mips/dp/alu/Mcompar_result_cmp_ge0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<1> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<2> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<3> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<4> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<5> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<6> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<7> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<8> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<9> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<10> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<11> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<12> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<13> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<14> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<15> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<16> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<17> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<18> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<19> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<20> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<21> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<22> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<23> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<24> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<25> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<26> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<27> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<28> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<29> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<29>)
     MUXCY:CI->O           1   0.051   0.000  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<30> (mips/dp/alu/Mcompar_result_cmp_ge0000_cy<30>)
     MUXCY:CI->O           2   0.399   0.383  mips/dp/alu/Mcompar_result_cmp_ge0000_cy<31> (mips/dp/alu/result_cmp_ge0000)
     LUT4:I3->O            3   0.612   0.481  mips/dp/alu/result<0>64 (dataadr<0>)
     LUT3:I2->O            1   0.612   0.000  dc/Mmux_current_digit_4 (dc/Mmux_current_digit_4)
     MUXF5:I0->O           7   0.278   0.754  dc/Mmux_current_digit_2_f5 (dc/current_digit<0>)
     LUT4:I0->O            1   0.612   0.357  dc/C<5>1 (C_5_OBUF)
     OBUF:I->O                 3.169          C_5_OBUF (C<5>)
    ----------------------------------------
    Total                     17.649ns (11.766ns logic, 5.883ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              7.283ns (Levels of Logic = 4)
  Source:            dc/count_16 (FF)
  Destination:       C<6> (PAD)
  Source Clock:      clk rising

  Data Path: dc/count_16 to C<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.514   0.988  dc/count_16 (dc/count_16)
     LUT3:I0->O            1   0.612   0.000  dc/Mmux_current_digit_3 (dc/Mmux_current_digit_3)
     MUXF5:I1->O           7   0.278   0.754  dc/Mmux_current_digit_2_f5 (dc/current_digit<0>)
     LUT4:I0->O            1   0.612   0.357  dc/C<5>1 (C_5_OBUF)
     OBUF:I->O                 3.169          C_5_OBUF (C<5>)
    ----------------------------------------
    Total                      7.283ns (5.185ns logic, 2.098ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.89 secs
 
--> 

Total memory usage is 283032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    6 (   0 filtered)

