// Auto-generated by OpenLane
module MIPSpipeline(
`ifdef USE_POWER_PINS
  inout VGND,
  inout VPWR,
`endif
  input clk,
  input reset,
  output[31:0] current_pc
);
endmodule
