# 64-Bit Array Multiplier ASIC
This design leaves room for the engineer to implement in an FPGA by making it programmable with parameter values in the Verilog HDL code.

The ASIC showcased in the report is a 64-bit implementation with over 13000 leaf cells.

# Contents
Please refer to the report for power, timing, and area analyses.
The _SIM.v files contain testbenches to simulate each of the modules.
