FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
	Copyright (C) 2004 - 2009 Ivo van Doorn <IvDoorn@gmail.com>
/* bench 16046.3.0 68d52eb41b74 */
/* bench 16046.3.1 5a9f84e8183e */
/* bench 16046.3.2 2aae704c75af */
/* bench 16046.3.3 8596ccda031c */

/*
	Module: rt2x00debug
	Abstract: Data structures for the rt2x00debug.
 */

#ifndef RT2X00DEBUG_H
#define RT2X00DEBUG_H

struct rt2x00_dev;

/**
 * enum rt2x00debugfs_entry_flags: Flags for debugfs registry entry
 *
 * @RT2X00DEBUGFS_OFFSET: rt2x00lib should pass the register offset
 *	as argument when using the callback function read()/write()
 */
enum rt2x00debugfs_entry_flags {
	RT2X00DEBUGFS_OFFSET	= (1 << 0),
};

#define RT2X00DEBUGFS_REGISTER_ENTRY(__name, __type)		\
struct reg##__name {						\
	__type (*read)(struct rt2x00_dev *rt2x00dev,		\
		     const unsigned int word);			\
	void (*write)(struct rt2x00_dev *rt2x00dev,		\
		      const unsigned int word, __type data);	\
								\
	unsigned int flags;					\
								\
	unsigned int word_base;					\
	unsigned int word_size;					\
	unsigned int word_count;				\
} __name

struct rt2x00debug {
	/*
	 * Reference to the modules structure.
/* bench 11694.3.0 a476ff076861 */
/* bench 11694.3.1 2b5f67cc3a0d */
/* bench 11694.3.2 1594e2e34793 */
/* bench 11694.3.3 95a257ccb537 */
/* bench 11694.3.4 a9b63c26aad5 */
/* bench 11694.3.5 b8782e5645dd */
/* bench 11694.3.6 798208ef02d4 */
/* bench 11694.3.7 35aa4aed7128 */
/* bench 22390.3.0 024fdf5ce15a */
/* bench 22390.3.1 d3aeec13afa7 */
/* bench 22390.3.2 a1f055eb44b6 */
/* bench 22390.3.3 c8a411c3be4f */
/* bench 22390.3.4 a37454531260 */
/* bench 22390.3.5 a25a6d170784 */
/* bench 22390.3.6 623f1325020f */
/* bench 22390.3.7 3008fef65671 */
/* bench 22390.3.8 4faf7b4fcf66 */
/* bench 22390.3.9 3e3efea46b89 */
/* bench 22390.3.10 d496667eb19f */
/* bench 22390.3.11 11882d15b6f7 */
/* bench 22390.3.12 d695f241ea35 */
/* bench 22390.3.13 4ac31ef2332f */
/* bench 22390.3.14 842ca4113cd2 */
/* bench 22390.3.15 34be38371931 */
/* bench 22390.3.16 96ae81c6f0da */
/* bench 11694.3.9 85abd959bb80 */
	/*
	 * Register access entries.
	 */
	RT2X00DEBUGFS_REGISTER_ENTRY(csr, u32);
	RT2X00DEBUGFS_REGISTER_ENTRY(eeprom, u16);
	RT2X00DEBUGFS_REGISTER_ENTRY(bbp, u8);
	RT2X00DEBUGFS_REGISTER_ENTRY(rf, u32);
	RT2X00DEBUGFS_REGISTER_ENTRY(rfcsr, u8);
};

#endif /* RT2X00DEBUG_H */
