<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>pred_ctrl_sep_array_sep_burst_V02</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/.apc/.tb</location>
		</link>
		<link>
			<name>pipe_line/constraints</name>
			<type>2</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/pipe_line/.tcls</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/.tcls</location>
		</link>
		<link>
			<name>source/guess_babay.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/guess_babay.cpp</location>
		</link>
		<link>
			<name>source/guess_edu.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/guess_edu.cpp</location>
		</link>
		<link>
			<name>source/pred_controller.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_controller.cpp</location>
		</link>
		<link>
			<name>source/pred_controller.h</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_controller.h</location>
		</link>
		<link>
			<name>source/sph_dec.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/sph_dec.cpp</location>
		</link>
		<link>
			<name>source/unconstrained.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/unconstrained.cpp</location>
		</link>
		<link>
			<name>testbench/offline.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/offline.cpp</location>
		</link>
		<link>
			<name>testbench/offline_rdd.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/offline_rdd.cpp</location>
		</link>
		<link>
			<name>testbench/test_bench_pred_controller.cpp</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/test_bench_pred_controller.cpp</location>
		</link>
		<link>
			<name>pipe_line/constraints/.xml.directive</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/pipe_line/pipe_line.directive</location>
		</link>
		<link>
			<name>pipe_line/constraints/directives.tcl</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/pipe_line/directives.tcl</location>
		</link>
		<link>
			<name>pipe_line/constraints/script.tcl</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/pipe_line/script.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>F:/Thesis_FPGA/Vivado_WorkSpace/pred_ctrl_sep_array_sep_burst_V02/pred_ctrl_sep_array_sep_burst_V02/solution1/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
