# Half-adder-verilog
Simple half adder with testbench simulation 
