<?xml version="1.0"?>
<block name="counter.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:096931c368d37b5224ea38ef4aff8cb3c1abf19068c57c022acb1b1e331f38cd" atom_netlist_id="SHA256:a4c76d25a339ae7a260f689d6cdcba1d2436f73b4f7059e6d439cd6f7d0bc0c9">
	<inputs>up_counter^enable up_counter^clk up_counter^reset</inputs>
	<outputs>out:up_counter^out~0 out:up_counter^out~1 out:up_counter^out~2 out:up_counter^out~3</outputs>
	<clocks>up_counter^clk</clocks>
	<block name="up_counter^ADD~4-0[0]" instance="clb[0]" mode="default">
		<inputs>
			<port name="I1">up_counter^reset open open open open open up_counter^enable open open open open open open</port>
			<port name="I2">open up_counter^enable open open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open open open open</port>
			<port name="I4">open open open open open open open open open open open open up_counter^reset</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open open open open open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">up_counter^clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="n22" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open clb.I1[6]-&gt;lutE clb.I1[0]-&gt;lutF fle[8].out[0]-&gt;lutG fle[4].out[1]-&gt;lutH</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n22" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1 fle.in[6]-&gt;direct1 fle.in[7]-&gt;direct1</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n22" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[4]-&gt;direct2 lut5inter.in[5]-&gt;direct2 lut5inter.in[6]-&gt;direct2 lut5inter.in[7]-&gt;direct2</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n22" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n22" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n22" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n22</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="up_counter^out~0_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">up_counter^out~0</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="n32" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;lutA fle[5].out[0]-&gt;lutB clb.I1[0]-&gt;lutC fle[5].out[1]-&gt;lutD clb.I1[6]-&gt;lutE fle[9].out[0]-&gt;lutF clb.I4[12]-&gt;lutG open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n32" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1 fle.in[6]-&gt;direct1 open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n37" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n37" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n37" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n37" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n37</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="up_counter^out~1_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">up_counter^out~1</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="n32" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2 lut5inter.in[5]-&gt;direct2 lut5inter.in[6]-&gt;direct2 open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n32" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n32" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n32" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n32</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="up_counter^out~2_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">up_counter^out~2</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="gnd" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;lutB clb.I1[0]-&gt;lutC clb.I2[1]-&gt;lutD fle[6].out[0]-&gt;lutE open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="gnd" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n27" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n27" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="n27" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n27" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n27</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="up_counter^out~3_FF" instance="ff[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
							</inputs>
							<outputs>
								<port name="Q">up_counter^out~3</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="gnd" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="gnd" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="gnd" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="gnd" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">gnd</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="up_counter^ADD~4-0[0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open fle[6].out[1]-&gt;lutE fle[7].out[0]-&gt;lutF open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="up_counter^ADD~4-0[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1 open open</port>
					<port name="cin">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="vcc" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="vcc" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="vcc" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="vcc" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">vcc</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="up_counter^ADD~4-0[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[4]-&gt;direct2 lut5inter.in[5]-&gt;direct2 open open</port>
						<port name="cin">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="up_counter^ADD~4-0[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="up_counter^ADD~4-0[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">up_counter^ADD~4-0[0]</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="up_counter^ADD~4-1[0]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[4].out[1]-&gt;lutB fle[7].out[0]-&gt;lutC fle[5].out[0]-&gt;lutD fle[6].out[1]-&gt;lutE open open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="up_counter^ADD~4-1[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 open open open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="up_counter^ADD~4-1[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="up_counter^ADD~4-1[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="up_counter^ADD~4-1[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">up_counter^ADD~4-1[0]</port>
								<port name="sumout">up_counter^ADD~4-1[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="up_counter^ADD~4-2[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="up_counter^ADD~4-2[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="up_counter^ADD~4-2[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">up_counter^ADD~4-2[0]</port>
								<port name="sumout">up_counter^ADD~4-2[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="up_counter^ADD~4-3[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[6].out[1]-&gt;lutC fle[5].out[1]-&gt;lutD fle[6].out[0]-&gt;lutE fle[6].out[1]-&gt;lutF open open</port>
				<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="up_counter^ADD~4-3[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1 open open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="up_counter^ADD~4-3[0]" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="up_counter^ADD~4-3[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="up_counter^ADD~4-3[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">up_counter^ADD~4-3[0]</port>
								<port name="sumout">up_counter^ADD~4-3[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="up_counter^ADD~4-4[0]" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[4]-&gt;direct2 lut5inter.in[5]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="up_counter^ADD~4-4[0]" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="up_counter^ADD~4-4[0]" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">up_counter^ADD~4-4[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:up_counter^out~0" instance="io[1]" mode="outpad">
		<inputs>
			<port name="outpad">up_counter^out~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:up_counter^out~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:up_counter^out~1" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">up_counter^out~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:up_counter^out~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:up_counter^out~2" instance="io[3]" mode="outpad">
		<inputs>
			<port name="outpad">up_counter^out~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:up_counter^out~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:up_counter^out~3" instance="io[4]" mode="outpad">
		<inputs>
			<port name="outpad">up_counter^out~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:up_counter^out~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="up_counter^enable" instance="io[5]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="up_counter^enable" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">up_counter^enable</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="up_counter^clk" instance="io[6]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="up_counter^clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">up_counter^clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="up_counter^reset" instance="io[7]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="up_counter^reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">up_counter^reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
