// Seed: 2198395953
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout supply0 id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5 = id_2;
  always $unsigned(21);
  ;
  wire  id_6;
  logic id_7 = id_3;
  assign id_3 = 1 | {id_6, id_6, id_3, 1, id_6, -1'b0 == 1 == -1, id_5, id_6};
endprogram
module module_1 #(
    parameter id_4 = 32'd96,
    parameter id_8 = 32'd59
) (
    output tri   id_0,
    output uwire id_1,
    output wor   id_2,
    input  wand  id_3,
    input  wire  _id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    output tri0  id_7,
    output wor   _id_8,
    input  wand  id_9 [-1  -  -1 : 1]
);
  logic [7:0][id_4 : -1] id_11;
  logic id_12[-1 'b0 : id_8];
  assign id_0 = {id_6, id_11, -1};
  wire  id_13;
  logic id_14;
  assign id_11 = id_6;
  logic id_15;
  ;
  final begin : LABEL_0
    $clog2(4);
    ;
  end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_15,
      id_15
  );
endmodule
