{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747772700865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747772700865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 23:25:00 2025 " "Processing started: Tue May 20 23:25:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747772700865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772700865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772700865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747772700993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747772700993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747772707543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_decoder " "Found entity 1: seg7_decoder" {  } { { "seg7_decoder.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/seg7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747772707543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747772707544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(12) " "Verilog HDL Parameter Declaration warning at uart_rx.v(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747772707544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(13) " "Verilog HDL Parameter Declaration warning at uart_rx.v(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747772707544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747772707544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747772707544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(16) " "Verilog HDL Parameter Declaration warning at uart_rx.v(16): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747772707544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747772707588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "top.v" "uart_rx_inst" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747772707600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(60) " "Verilog HDL assignment warning at uart_rx.v(60): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747772707601 "|top|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(65) " "Verilog HDL assignment warning at uart_rx.v(65): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747772707601 "|top|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(78) " "Verilog HDL assignment warning at uart_rx.v(78): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747772707601 "|top|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data uart_rx.v(33) " "Verilog HDL Always Construct warning at uart_rx.v(33): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747772707601 "|top|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_byte uart_rx.v(33) " "Verilog HDL Always Construct warning at uart_rx.v(33): inferring latch(es) for variable \"rx_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747772707601 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[0\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[0\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[1\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[1\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[2\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[2\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[3\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[3\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[4\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[4\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[5\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[5\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[6\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[6\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_byte\[7\] uart_rx.v(33) " "Inferred latch for \"rx_byte\[7\]\" at uart_rx.v(33)" {  } { { "uart_rx.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/uart_rx.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772707602 "|top|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_decoder seg7_decoder:decoder " "Elaborating entity \"seg7_decoder\" for hierarchy \"seg7_decoder:decoder\"" {  } { { "top.v" "decoder" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747772707608 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp VCC " "Pin \"dp\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747772707957 "|top|dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747772707957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747772707962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747772708044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747772708044 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747772708097 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/04_uart_rx/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747772708097 "|top|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747772708097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747772708097 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747772708097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747772708097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747772708103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 23:25:08 2025 " "Processing ended: Tue May 20 23:25:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747772708103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747772708103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747772708103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747772708103 ""}
