module Language.Verilog.Simulator.Sim
  ( simANF
  ) where

import Data.VCD ()

import Language.Verilog.Simulator.ANF

simANF :: AExpr -> IO ()
simANF = undefined 

