// Seed: 3783800271
module module_0 (
    output supply1 id_0,
    input wand id_1
    , id_4,
    input wand id_2
);
  always @(posedge id_1) if (1) id_4 <= id_4;
endmodule
module module_1 (
    output tri  id_0,
    input  tri  id_1,
    output tri0 id_2
);
  supply0 id_4;
  initial
    repeat (1) begin : LABEL_0
      `define pp_5 0
      `pp_5 <= id_4++;
      `pp_5 = id_0++;
    end
  parameter id_6 = -1;
  wire id_7;
  assign id_7 = (id_6);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  logic [-1 : 1] id_8;
endmodule
