{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 16:35:03 2015 " "Info: Processing started: Wed Nov 11 16:35:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ArrayUltrasound -c ArrayUltrasound " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ArrayUltrasound -c ArrayUltrasound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ArrayUltrasound EP3C40F484C8 " "Info: Selected device EP3C40F484C8 for design \"ArrayUltrasound\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/PLL_altpll.v" 45 0 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_altpll.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/PLL_altpll.v" 45 0 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/PLL_altpll.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/PLL_altpll.v" 80 0 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll " "Info: None of the inputs fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTH " "Info: Input \"OUTH\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 27 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTH " "Info: Input \"OUTH\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 27 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTG " "Info: Input \"OUTG\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 26 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTF " "Info: Input \"OUTF\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 25 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTE " "Info: Input \"OUTE\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 24 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTD " "Info: Input \"OUTD\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 23 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTC " "Info: Input \"OUTC\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 22 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTB " "Info: Input \"OUTB\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 21 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTA " "Info: Input \"OUTA\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 20 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTG " "Info: Input \"OUTG\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 26 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTF " "Info: Input \"OUTF\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 25 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTE " "Info: Input \"OUTE\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 24 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTD " "Info: Input \"OUTD\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 23 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTC " "Info: Input \"OUTC\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 22 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTB " "Info: Input \"OUTB\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 21 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTA " "Info: Input \"OUTA\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 20 0 0 } } { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1}  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } } { "altlvds_rx.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altlvds_rx.tdf" 264 0 0 } } { "LVDS_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 309 0 0 } }  } 0 0 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll Cyclone III PLL " "Warning: Implemented PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock -33.7 degrees -22.5 degrees " "Warning: Can't achieve requested value -33.7 degrees for clock output LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock of parameter phase shift -- achieved value of -22.5 degrees" {  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] -5.6 degrees -3.7 degrees " "Warning: Can't achieve requested value -5.6 degrees for clock output LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] of parameter phase shift -- achieved value of -3.7 degrees" {  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 192 0 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock 6 1 -22 -208 " "Info: Implementing clock multiplication of 6, clock division of 1, and phase shift of -22 degrees (-208 ps) for LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 199 0 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -4 -208 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -4 degrees (-208 ps) for LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 192 0 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 352 0 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Info: Device EP3C16F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C8 " "Info: Device EP3C55F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Info: Device EP3C80F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Info: Device EP3C120F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "10 " "Warning: Following 10 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DCO DCO(n) " "Warning: Pin \"DCO\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DCO(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCO } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DCO" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 18 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCO } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCO(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCO(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTH OUTH(n) " "Warning: Pin \"OUTH\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTH(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTH } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTH" } { 0 "OUTH(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTH } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTH(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTH(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTG OUTG(n) " "Warning: Pin \"OUTG\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTG(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTG } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTG" } { 0 "OUTG(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 26 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTG } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTG(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTG(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTF OUTF(n) " "Warning: Pin \"OUTF\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTF(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTF } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTF" } { 0 "OUTF(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 25 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTF(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTF(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTE OUTE(n) " "Warning: Pin \"OUTE\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTE(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTE } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTE" } { 0 "OUTE(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 24 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTE(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTE(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTD OUTD(n) " "Warning: Pin \"OUTD\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTD(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTD" } { 0 "OUTD(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 23 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTD(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTD(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTC OUTC(n) " "Warning: Pin \"OUTC\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTC(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTC } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTC" } { 0 "OUTC(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 22 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTC(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTC(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTB OUTB(n) " "Warning: Pin \"OUTB\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTB(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTB } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTB" } { 0 "OUTB(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 21 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTB } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTB(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTB(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTA OUTA(n) " "Warning: Pin \"OUTA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTA(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTA } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTA" } { 0 "OUTA(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 20 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUTA(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTA(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FCO FCO(n) " "Warning: Pin \"FCO\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FCO(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FCO } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FCO" } { 0 "FCO(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 19 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FCO } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FCO(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FCO(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 108 " "Warning: No exact pin location assignment(s) for 5 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCO " "Info: Pin DCO not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCO } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DCO" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 18 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HSync " "Info: Pin HSync not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HSync } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 40 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSync } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSync " "Info: Pin FSync not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FSync } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 41 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSync } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TestCLK " "Info: Pin TestCLK not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TestCLK } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 47 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DE " "Info: Pin DE not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DE } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 55 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[1\]\|combout " "Warning: Node \"comb_141\|Line_Num\[1\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[2\]\|combout " "Warning: Node \"comb_141\|Line_Num\[2\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[3\]\|combout " "Warning: Node \"comb_141\|Line_Num\[3\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[4\]\|combout " "Warning: Node \"comb_141\|Line_Num\[4\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[5\]\|combout " "Warning: Node \"comb_141\|Line_Num\[5\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[6\]\|combout " "Warning: Node \"comb_141\|Line_Num\[6\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[7\]\|combout " "Warning: Node \"comb_141\|Line_Num\[7\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH8\[3\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH8\[3\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH8\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH8\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH8\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH8\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 131 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Receive_Inst\|Rd_Addr8\[1\]~latch\|combout " "Warning: Node \"Receive_Inst\|Rd_Addr8\[1\]~latch\|combout\" is a latch" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Receive_Inst\|Rd_Addr8\[2\]~latch\|combout " "Warning: Node \"Receive_Inst\|Rd_Addr8\[2\]~latch\|combout\" is a latch" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Gain\[5\]\|combout " "Warning: Node \"comb_141\|Gain\[5\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Gain\[4\]\|combout " "Warning: Node \"comb_141\|Gain\[4\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Gain\[3\]\|combout " "Warning: Node \"comb_141\|Gain\[3\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Gain\[2\]\|combout " "Warning: Node \"comb_141\|Gain\[2\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Gain\[1\]\|combout " "Warning: Node \"comb_141\|Gain\[1\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Gain\[0\]\|combout " "Warning: Node \"comb_141\|Gain\[0\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Zoom\[1\]\|combout " "Warning: Node \"comb_141\|Zoom\[1\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Zoom\[0\]\|combout " "Warning: Node \"comb_141\|Zoom\[0\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[5\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[5\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[4\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[4\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[3\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[3\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[7\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[7\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[2\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[2\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[1\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[1\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[5\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[5\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[0\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|Wr_Data\[0\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[4\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[4\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[3\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[3\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[2\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[2\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[1\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[1\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[0\]~latch\|combout " "Warning: Node \"AD9273_SPI_Config_Inst\|SPI_AD_Inst\|CMD\[0\]~latch\|combout\" is a latch" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[7\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[7\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[6\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[6\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[5\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[5\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[4\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[4\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[3\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[3\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[2\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[2\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[1\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[1\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Shift_Data\[0\]~latch\|combout " "Warning: Node \"comb_141\|Shift_Data\[0\]~latch\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_141\|Line_Num\[0\]\|combout " "Warning: Node \"comb_141\|Line_Num\[0\]\|combout\" is a latch" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH1\[7\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH1\[7\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 124 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH16\[7\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH16\[7\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 139 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH2\[2\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH2\[2\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 125 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH15\[2\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH15\[2\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH7\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH7\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 130 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH4\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH4\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 127 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH11\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH11\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 134 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH6\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH6\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 129 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH3\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH3\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 126 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH3\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH3\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 126 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH2\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH2\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 125 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH2\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH2\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 125 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH4\[2\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH4\[2\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 127 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH15\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH15\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH15\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH15\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH14\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH14\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH14\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH14\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 137 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH11\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH11\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 134 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH10\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH10\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 133 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH13\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH13\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH13\[2\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH13\[2\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH5\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH5\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH5\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH5\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH4\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH4\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 127 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH13\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH13\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 136 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH12\[1\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH12\[1\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 135 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Delay_CH12\[0\]\|combout " "Warning: Node \"Transmit_Inst\|Delay_CH12\[0\]\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 135 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[0\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[0\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[1\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[1\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[2\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[2\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[3\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[3\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[4\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[4\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[5\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[5\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[6\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[6\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[7\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[7\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[8\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[8\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[9\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[9\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[10\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[10\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[11\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[11\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[12\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[12\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[13\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[13\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[14\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[14\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[15\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[15\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[16\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[16\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[17\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[17\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[18\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[18\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[19\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[19\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[20\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[20\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[21\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[21\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[22\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[22\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[23\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[23\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[24\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[24\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[25\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[25\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[26\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[26\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[27\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[27\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[28\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[28\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[29\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[29\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[30\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[30\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[31\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[31\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[32\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[32\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[33\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[33\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[34\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[34\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[35\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[35\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[36\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[36\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[37\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[37\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[38\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[38\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[39\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[39\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[40\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[40\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[41\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[41\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[42\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[42\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[43\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[43\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[44\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[44\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[45\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[45\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[46\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[46\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[47\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[47\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[48\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[48\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[49\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[49\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[50\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[50\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[51\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[51\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[52\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[52\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[53\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[53\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[54\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[54\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[55\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[55\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[56\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[56\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[57\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[57\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[58\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[58\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[59\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[59\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[60\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[60\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[61\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[61\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[62\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[62\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[63\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[63\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[64\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[64\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[65\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[65\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[66\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[66\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[67\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[67\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[68\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[68\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[69\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[69\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[70\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[70\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[71\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[71\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[72\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[72\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[73\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[73\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[74\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[74\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[75\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[75\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[76\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[76\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[77\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[77\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[78\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[78\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[79\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[79\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[80\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[80\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[81\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[81\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[82\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[82\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[83\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[83\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[84\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[84\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[85\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[85\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[86\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[86\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[87\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[87\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[88\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[88\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[89\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[89\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[90\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[90\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[91\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[91\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[92\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[92\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[93\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[93\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[94\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[94\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[95\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[95\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[96\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[96\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[97\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[97\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[98\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[98\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[99\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[99\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[100\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[100\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[101\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[101\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[102\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[102\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[103\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[103\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[104\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[104\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[105\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[105\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[106\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[106\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[107\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[107\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[108\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[108\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[109\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[109\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[110\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[110\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[111\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[111\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[112\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[112\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[113\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[113\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[114\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[114\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[115\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[115\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[116\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[116\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[117\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[117\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[118\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[118\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[119\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[119\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[120\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[120\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[121\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[121\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[122\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[122\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[123\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[123\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[124\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[124\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[125\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[125\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[126\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[126\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_HW_SW\[127\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_HW_SW\[127\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[127\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[127\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[126\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[126\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[125\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[125\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[124\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[124\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[123\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[123\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[122\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[122\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[121\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[121\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[120\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[120\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[119\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[119\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[118\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[118\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[117\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[117\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[116\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[116\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[115\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[115\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[114\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[114\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[113\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[113\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[112\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[112\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[111\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[111\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[110\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[110\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[109\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[109\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[108\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[108\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[107\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[107\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[106\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[106\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[105\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[105\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[104\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[104\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[103\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[103\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[102\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[102\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[101\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[101\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[100\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[100\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[99\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[99\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[98\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[98\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[97\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[97\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[96\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[96\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[95\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[95\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[94\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[94\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[93\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[93\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[92\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[92\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[91\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[91\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[90\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[90\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[89\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[89\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[88\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[88\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[87\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[87\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[86\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[86\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[85\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[85\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[84\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[84\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[83\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[83\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[82\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[82\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[81\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[81\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[80\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[80\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[79\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[79\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[78\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[78\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[77\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[77\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[76\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[76\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[75\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[75\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[74\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[74\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[73\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[73\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[72\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[72\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[71\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[71\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[70\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[70\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[69\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[69\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[68\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[68\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[67\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[67\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[66\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[66\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[65\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[65\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[64\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[64\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[63\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[63\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[62\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[62\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[61\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[61\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[60\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[60\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[59\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[59\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[58\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[58\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[57\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[57\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[56\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[56\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[55\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[55\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[54\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[54\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[53\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[53\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[52\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[52\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[51\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[51\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[50\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[50\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[49\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[49\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[48\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[48\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[47\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[47\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[46\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[46\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[45\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[45\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[44\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[44\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[43\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[43\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[42\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[42\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[41\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[41\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[40\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[40\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[39\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[39\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[38\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[38\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[37\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[37\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[36\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[36\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[35\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[35\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[34\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[34\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[33\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[33\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[32\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[32\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[31\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[31\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[30\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[30\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[29\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[29\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[28\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[28\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[27\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[27\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[26\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[26\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[25\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[25\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[24\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[24\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[23\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[23\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[22\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[22\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[21\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[21\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[20\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[20\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[19\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[19\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[18\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[18\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[17\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[17\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[16\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[16\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[15\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[15\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[14\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[14\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[13\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[13\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[12\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[12\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[11\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[11\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[10\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[10\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[9\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[9\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[8\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[8\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[7\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[7\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[6\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[6\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[5\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[5\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[4\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[4\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[3\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[3\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[2\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[2\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[1\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[1\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Transmit_Inst\|Shift_SEQ\[0\]~latch\|combout " "Warning: Node \"Transmit_Inst\|Shift_SEQ\[0\]~latch\|combout\" is a latch" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ArrayUltrasound.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ArrayUltrasound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FCO " "Warning: Node: FCO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk " "Warning: Node: sysclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pr_Gate " "Warning: Node: Pr_Gate was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Envelop " "Warning: Node: Envelop was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "End_Gate " "Warning: Node: End_Gate was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC3200_SPI_CLK " "Warning: Node: CC3200_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_Gate " "Warning: Node: RX_Gate was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC3200_SPI_CS " "Warning: Node: CC3200_SPI_CS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_Gate_Reg " "Warning: Node: RX_Gate_Reg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word " "Warning: Node: AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Transmit:Transmit_Inst\|Pr_Gate_Reg1 " "Warning: Node: Transmit:Transmit_Inst\|Pr_Gate_Reg1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_CHECK_TIMING_INFO" "PLL cross checking found inconsistent PLL clock settings: " "Info: PLL cross checking found inconsistent PLL clock settings:" { { "Info" "ISTA_CHECK_TIMING_INFO" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CHECK_TIMING_INFO" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CHECK_TIMING_INFO" "Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CHECK_TIMING_INFO" "Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Info: Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Info: Automatically promoted node LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 352 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/LVDS_AD_lvds_rx.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/LVDS_AD_lvds_rx.v" 352 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/PLL_altpll.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/PLL_altpll.v" 80 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/PLL_altpll.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/PLL_altpll.v" 80 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Info: Automatically promoted node sysclk~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCLK~output " "Info: Destination node ADCLK~output" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 17 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLK~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 2 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pr_Gate  " "Info: Automatically promoted node Pr_Gate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync~reg0 " "Info: Destination node sync~reg0" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 352 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sync~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdin~7 " "Info: Destination node sdin~7" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 37 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdin~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Send_Data\[7\]~39 " "Info: Destination node Send_Data\[7\]~39" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 352 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Send_Data[7]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|AX\[0\]~8 " "Info: Destination node Transmit:Transmit_Inst\|AX\[0\]~8" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|AX[0]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Pr_Gate_Reg1 " "Info: Destination node Transmit:Transmit_Inst\|Pr_Gate_Reg1" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 489 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Pr_Gate_Reg1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[127\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_SEQ\[127\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[127]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[126\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_SEQ\[126\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[126]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[125\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_SEQ\[125\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[125]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[124\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_SEQ\[124\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[124]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[123\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_SEQ\[123\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 637 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[123]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 155 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pr_Gate } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Transmit:Transmit_Inst\|Pr_Gate_Trigger  " "Info: Automatically promoted node Transmit:Transmit_Inst\|Pr_Gate_Trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[0]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[4]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[8]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~head_lut " "Info: Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~head_lut" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 512 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[9]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 487 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Pr_Gate_Trigger } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CC3200_SPI_CS~input  " "Info: Automatically promoted node CC3200_SPI_CS~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|CC3200_SPI_DIN~1 " "Info: Destination node ComWithCC3200:comb_141\|CC3200_SPI_DIN~1" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 4 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|CC3200_SPI_DIN~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[7\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[7\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Config_Data_Shift\[14\]~24 " "Info: Destination node ComWithCC3200:comb_141\|Config_Data_Shift\[14\]~24" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 30 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Config_Data_Shift[14]~24 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[6\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[6\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[5\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[5\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[4\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[4\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[4]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[3\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[3\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[2\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[2\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[1\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[1\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[0\]~head_lut " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[0\]~head_lut" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[0]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 63 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CS~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "CC3200_SPI_CS~input Global Clock " "Info: Pin CC3200_SPI_CS~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 63 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CS~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CC3200_SPI_CLK~input  " "Info: Automatically promoted node CC3200_SPI_CLK~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 62 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CLK~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "CC3200_SPI_CLK~input Global Clock " "Info: Pin CC3200_SPI_CLK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 62 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CLK~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word  " "Info: Automatically promoted node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word~5 " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word~5" {  } { { "AD9273_SPI_Config.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/AD9273_SPI_Config.v" 56 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_New_Word~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[15]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[4]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[1\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\]~head_lut " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[0\]~head_lut" {  } { { "SPI_AD.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/SPI_AD.v" 27 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[0]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "AD9273_SPI_Config.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/AD9273_SPI_Config.v" 56 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_New_Word } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Envelop~input  " "Info: Automatically promoted node Envelop~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pr_Gate " "Info: Destination node Pr_Gate" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 155 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pr_Gate } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RX_Gate " "Info: Destination node RX_Gate" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 156 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_Gate } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|CC3200_SPI_DIN~1 " "Info: Destination node ComWithCC3200:comb_141\|CC3200_SPI_DIN~1" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 4 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|CC3200_SPI_DIN~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "End_Gate " "Info: Destination node End_Gate" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 157 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_Gate } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[7\]~_emulated " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[7\]~_emulated" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[7]~_emulated } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[6\]~_emulated " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[6\]~_emulated" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[6]~_emulated } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[5\]~_emulated " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[5\]~_emulated" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[5]~_emulated } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[4\]~_emulated " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[4\]~_emulated" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[4]~_emulated } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[3\]~_emulated " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[3\]~_emulated" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[3]~_emulated } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ComWithCC3200:comb_141\|Shift_Data\[2\]~_emulated " "Info: Destination node ComWithCC3200:comb_141\|Shift_Data\[2\]~_emulated" {  } { { "ComWithCC3200.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ComWithCC3200.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComWithCC3200:comb_141|Shift_Data[2]~_emulated } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 68 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Envelop~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "Envelop~input Global Clock " "Info: Pin Envelop~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 68 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Envelop~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "End_Gate  " "Info: Automatically promoted node End_Gate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "End_Gate_Reg " "Info: Destination node End_Gate_Reg" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 400 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_Gate_Reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 157 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_Gate } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RX_Gate  " "Info: Automatically promoted node RX_Gate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RX_Gate_Reg " "Info: Destination node RX_Gate_Reg" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 397 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_Gate_Reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 156 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_Gate } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RX_Gate_Reg  " "Info: Automatically promoted node RX_Gate_Reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[12\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[12\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[13\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[13\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[14\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[14\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[9\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[9\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[8\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[8\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[7\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[7\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[6\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[6\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[4\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[4\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[0\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[0\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[3\] " "Info: Destination node Receive:Receive_Inst\|DAS_Value\[3\]" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 358 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 397 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_Gate_Reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|at_source_valid_s  " "Info: Automatically promoted node lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|at_source_valid_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[2\] " "Info: Destination node LF_Reg\[2\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[7\] " "Info: Destination node LF_Reg\[7\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[6\] " "Info: Destination node LF_Reg\[6\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[5\] " "Info: Destination node LF_Reg\[5\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[4\] " "Info: Destination node LF_Reg\[4\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[1\] " "Info: Destination node LF_Reg\[1\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[3\] " "Info: Destination node LF_Reg\[3\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[0\] " "Info: Destination node LF_Reg\[0\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LF_Reg[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sum_Log\[11\] " "Info: Destination node Sum_Log\[11\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sum_Log[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sum_Log\[10\] " "Info: Destination node Sum_Log\[10\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 577 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sum_Log[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" 362 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_valid_s } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_n  " "Info: Automatically promoted node RST_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SND_DATA\[5\]~32 " "Info: Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SND_DATA\[5\]~32" {  } { { "AD9273_SPI_Config.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/AD9273_SPI_Config.v" 75 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SND_DATA[5]~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 72 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sample_Gate_Reg  " "Info: Automatically promoted node Sample_Gate_Reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|So_Gate " "Info: Destination node Receive:Receive_Inst\|So_Gate" {  } { { "Receive.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Receive.v" 10 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|So_Gate } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 399 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sample_Gate_Reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Output Buffer " "Extra Info: Packed 32 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 26 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 37 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 18 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 18 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 16 21 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 31 12 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 16 27 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] SPI_CLK~output " "Warning: PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SPI_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_altpll.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/PLL_altpll.v" 45 0 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 882 0 0 } } { "PLL.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/PLL.v" 96 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 148 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 29 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] sclk~output " "Warning: PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_altpll.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/db/PLL_altpll.v" 45 0 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 882 0 0 } } { "PLL.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/PLL.v" 96 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 148 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 35 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST_TOP" "" "Warning: Removed nodes having a Fast Input or Output Register assignment from LogicLock regions" { { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[0\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[0\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[0\]~reg0 DDIOOUTCELL_X52_Y0_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[0\]~reg0\" to location DDIOOUTCELL_X52_Y0_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[0]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[0]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[1\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[1\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[1\]~reg0 DDIOOUTCELL_X45_Y0_N25 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[1\]~reg0\" to location DDIOOUTCELL_X45_Y0_N25" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[1]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[1]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[2\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[2\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[2\]~reg0 DDIOOUTCELL_X52_Y0_N25 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[2\]~reg0\" to location DDIOOUTCELL_X52_Y0_N25" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[2]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[2]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[3\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[3\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[3\]~reg0 DDIOOUTCELL_X50_Y0_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[3\]~reg0\" to location DDIOOUTCELL_X50_Y0_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[3]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[3]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[4\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[4\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[4\]~reg0 DDIOOUTCELL_X43_Y0_N32 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[4\]~reg0\" to location DDIOOUTCELL_X43_Y0_N32" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[4]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[4]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[5\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[5\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[5\]~reg0 DDIOOUTCELL_X43_Y0_N4 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[5\]~reg0\" to location DDIOOUTCELL_X43_Y0_N4" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[5]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[5]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[6\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[6\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[6\]~reg0 DDIOOUTCELL_X34_Y0_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[6\]~reg0\" to location DDIOOUTCELL_X34_Y0_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[6]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[6]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[7\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[7\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[7\]~reg0 DDIOOUTCELL_X22_Y0_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[7\]~reg0\" to location DDIOOUTCELL_X22_Y0_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[7]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[7]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[8\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[8\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[8\]~reg0 DDIOOUTCELL_X67_Y41_N25 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[8\]~reg0\" to location DDIOOUTCELL_X67_Y41_N25" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[8]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[8]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[9\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[9\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[9\]~reg0 DDIOOUTCELL_X61_Y43_N32 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[9\]~reg0\" to location DDIOOUTCELL_X61_Y43_N32" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[9]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[9]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[10\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[10\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[10\]~reg0 DDIOOUTCELL_X59_Y43_N4 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[10\]~reg0\" to location DDIOOUTCELL_X59_Y43_N4" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[10]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[10]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[11\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[11\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[11\]~reg0 DDIOOUTCELL_X63_Y43_N11 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[11\]~reg0\" to location DDIOOUTCELL_X63_Y43_N11" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[11]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[11]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[12\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[12\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[12\]~reg0 DDIOOUTCELL_X67_Y37_N4 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[12\]~reg0\" to location DDIOOUTCELL_X67_Y37_N4" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[12]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[12]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[13\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[13\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[13\]~reg0 DDIOOUTCELL_X67_Y34_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[13\]~reg0\" to location DDIOOUTCELL_X67_Y34_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[13]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[13]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[14\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[14\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[14\]~reg0 DDIOOUTCELL_X67_Y30_N25 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[14\]~reg0\" to location DDIOOUTCELL_X67_Y30_N25" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[14]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[14]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|P\[15\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|P\[15\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|P\[15\]~reg0 DDIOOUTCELL_X67_Y29_N4 " "Info: Assigned node \"Transmit:Transmit_Inst\|P\[15\]~reg0\" to location DDIOOUTCELL_X67_Y29_N4" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[15]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|P[15]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[0\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[0\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[0\]~reg0 DDIOOUTCELL_X61_Y0_N32 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[0\]~reg0\" to location DDIOOUTCELL_X61_Y0_N32" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[0]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[0]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[1\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[1\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[1\]~reg0 DDIOOUTCELL_X45_Y0_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[1\]~reg0\" to location DDIOOUTCELL_X45_Y0_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[1]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[1]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[2\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[2\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[2\]~reg0 DDIOOUTCELL_X43_Y0_N11 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[2\]~reg0\" to location DDIOOUTCELL_X43_Y0_N11" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[2]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[2]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[3\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[3\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[3\]~reg0 DDIOOUTCELL_X45_Y0_N4 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[3\]~reg0\" to location DDIOOUTCELL_X45_Y0_N4" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[3]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[3]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[4\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[4\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[4\]~reg0 DDIOOUTCELL_X50_Y0_N32 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[4\]~reg0\" to location DDIOOUTCELL_X50_Y0_N32" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[4]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[4]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[5\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[5\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[5\]~reg0 DDIOOUTCELL_X29_Y0_N32 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[5\]~reg0\" to location DDIOOUTCELL_X29_Y0_N32" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[5]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[5]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[6\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[6\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[6\]~reg0 DDIOOUTCELL_X34_Y0_N32 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[6\]~reg0\" to location DDIOOUTCELL_X34_Y0_N32" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[6]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[6]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[7\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[7\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[7\]~reg0 DDIOOUTCELL_X18_Y0_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[7\]~reg0\" to location DDIOOUTCELL_X18_Y0_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[7]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[7]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[8\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[8\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[8\]~reg0 DDIOOUTCELL_X61_Y43_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[8\]~reg0\" to location DDIOOUTCELL_X61_Y43_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[8]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[8]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[9\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[9\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[9\]~reg0 DDIOOUTCELL_X65_Y43_N25 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[9\]~reg0\" to location DDIOOUTCELL_X65_Y43_N25" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[9]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[9]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[10\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[10\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[10\]~reg0 DDIOOUTCELL_X67_Y37_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[10\]~reg0\" to location DDIOOUTCELL_X67_Y37_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[10]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[10]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[11\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[11\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[11\]~reg0 DDIOOUTCELL_X67_Y41_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[11\]~reg0\" to location DDIOOUTCELL_X67_Y41_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[11]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[11]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[12\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[12\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[12\]~reg0 DDIOOUTCELL_X67_Y35_N4 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[12\]~reg0\" to location DDIOOUTCELL_X67_Y35_N4" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[12]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[12]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[13\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[13\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[13\]~reg0 DDIOOUTCELL_X67_Y31_N25 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[13\]~reg0\" to location DDIOOUTCELL_X67_Y31_N25" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[13]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[13]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[14\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[14\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[14\]~reg0 DDIOOUTCELL_X67_Y27_N18 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[14\]~reg0\" to location DDIOOUTCELL_X67_Y27_N18" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[14]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[14]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Transmit:Transmit_Inst\|N\[15\]~reg0 Transmit:Transmit_Inst " "Warning: Removed node \"Transmit:Transmit_Inst\|N\[15\]~reg0\" from LogicLock region \"Transmit:Transmit_Inst\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Transmit:Transmit_Inst\|N\[15\]~reg0 DDIOOUTCELL_X67_Y26_N25 " "Info: Assigned node \"Transmit:Transmit_Inst\|N\[15\]~reg0\" to location DDIOOUTCELL_X67_Y26_N25" {  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[15]~reg0 } "NODE_NAME" } }  } 0 0 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "" 0 -1}  } { { "Transmit.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/Transmit.v" 355 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|N[15]~reg0 } "NODE_NAME" } }  } 0 0 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "" 0 -1}  } {  } 0 0 "Removed nodes having a Fast Input or Output Register assignment from LogicLock regions" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Info: Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:31 " "Info: Fitter placement operations ending: elapsed time is 00:01:31" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.993 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.993" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 44.993  " "Info: Path #1: Setup slack is 44.993 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] " "Info: From Node    : sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:sld_hub_inst\|tdo " "Info: To Node      : sld_hub:sld_hub_inst\|tdo" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Info: Launch Clock : altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Info: Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      4.864  R        clock network delay " "Info:      4.864      4.864  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.125      0.261     uTco  sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] " "Info:      5.125      0.261     uTco  sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.125      0.000 RR  CELL  sld_hub_inst\|irf_reg\[1\]\[2\]\|q " "Info:      5.125      0.000 RR  CELL  sld_hub_inst\|irf_reg\[1\]\[2\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.911      0.786 RR    IC  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|datac " "Info:      5.911      0.786 RR    IC  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.238      0.327 RR  CELL  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|combout " "Info:      6.238      0.327 RR  CELL  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~2\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.157     -0.081 RR    IC  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|datab " "Info:      6.157     -0.081 RR    IC  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.629      0.472 RR  CELL  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|combout " "Info:      6.629      0.472 RR  CELL  Transmit_Inst\|Test_Line_inst\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~3\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.189      0.560 RR    IC  sld_hub_inst\|tdo~4\|datab " "Info:      7.189      0.560 RR    IC  sld_hub_inst\|tdo~4\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.661      0.472 RR  CELL  sld_hub_inst\|tdo~4\|combout " "Info:      7.661      0.472 RR  CELL  sld_hub_inst\|tdo~4\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.585     -0.076 RR    IC  sld_hub_inst\|tdo~5\|dataa " "Info:      7.585     -0.076 RR    IC  sld_hub_inst\|tdo~5\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.990      0.405 RR  CELL  sld_hub_inst\|tdo~5\|combout " "Info:      7.990      0.405 RR  CELL  sld_hub_inst\|tdo~5\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.078      0.088 RR    IC  sld_hub_inst\|tdo~6\|datac " "Info:      8.078      0.088 RR    IC  sld_hub_inst\|tdo~6\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.405      0.327 RR  CELL  sld_hub_inst\|tdo~6\|combout " "Info:      8.405      0.327 RR  CELL  sld_hub_inst\|tdo~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.945      0.540 RR    IC  sld_hub_inst\|tdo~7\|datab " "Info:      8.945      0.540 RR    IC  sld_hub_inst\|tdo~7\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.417      0.472 RR  CELL  sld_hub_inst\|tdo~7\|combout " "Info:      9.417      0.472 RR  CELL  sld_hub_inst\|tdo~7\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.341     -0.076 RR    IC  sld_hub_inst\|tdo~8\|dataa " "Info:      9.341     -0.076 RR    IC  sld_hub_inst\|tdo~8\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.832      0.491 RF  CELL  sld_hub_inst\|tdo~8\|combout " "Info:      9.832      0.491 RF  CELL  sld_hub_inst\|tdo~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.832      0.000 FF    IC  sld_hub_inst\|tdo\|d " "Info:      9.832      0.000 FF    IC  sld_hub_inst\|tdo\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.947      0.115 FF  CELL  sld_hub:sld_hub_inst\|tdo " "Info:      9.947      0.115 FF  CELL  sld_hub:sld_hub_inst\|tdo" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.919      4.919  F        clock network delay " "Info:     54.919      4.919  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.940      0.021     uTsu  sld_hub:sld_hub_inst\|tdo " "Info:     54.940      0.021     uTsu  sld_hub:sld_hub_inst\|tdo" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.947 " "Info: Data Arrival Time  :     9.947" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    54.940 " "Info: Data Required Time :    54.940" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    44.993  " "Info: Slack              :    44.993 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X22_Y11 X33_Y21 " "Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Info: Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 " "Warning: Following 6 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_Data 3.3-V LVTTL AB19 " "Info: Pin SPI_Data uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPI_Data } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_Data" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 30 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Data } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sysclk 3.3-V LVTTL A12 " "Info: Pin sysclk uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sysclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 2 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Envelop 3.3-V LVTTL F2 " "Info: Pin Envelop uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Envelop } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Envelop" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 68 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Envelop } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CC3200_SPI_CS 3.3-V LVTTL F1 " "Info: Pin CC3200_SPI_CS uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CC3200_SPI_CS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CC3200_SPI_CS" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 63 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CC3200_SPI_CLK 3.3-V LVTTL J1 " "Info: Pin CC3200_SPI_CLK uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CC3200_SPI_CLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CC3200_SPI_CLK" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 62 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CC3200_SPI_DOUT 3.3-V LVTTL H2 " "Info: Pin CC3200_SPI_DOUT uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CC3200_SPI_DOUT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CC3200_SPI_DOUT" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 65 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_DOUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "36 " "Warning: Following 36 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSync GND " "Info: Pin HSync has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HSync } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 40 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSync } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSync GND " "Info: Pin FSync has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FSync } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 41 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSync } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TestCLK GND " "Info: Pin TestCLK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TestCLK } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 47 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCLK_o GND " "Info: Pin LCLK_o has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCLK_o } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCLK_o" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 49 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK_o } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HS GND " "Info: Pin HS has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HS" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 50 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VS GND " "Info: Pin VS has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VS" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 51 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[0\] GND " "Info: Pin R_Data\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[0\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[1\] GND " "Info: Pin R_Data\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[1\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[2\] GND " "Info: Pin R_Data\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[2\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[3\] GND " "Info: Pin R_Data\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[3\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[4\] GND " "Info: Pin R_Data\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[4\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[5\] GND " "Info: Pin R_Data\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[5\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[6\] GND " "Info: Pin R_Data\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[6\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R_Data\[7\] GND " "Info: Pin R_Data\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R_Data[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_Data\[7\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 52 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[0\] GND " "Info: Pin G_Data\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[0\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[1\] GND " "Info: Pin G_Data\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[1\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[2\] GND " "Info: Pin G_Data\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[2\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[3\] GND " "Info: Pin G_Data\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[3\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[4\] GND " "Info: Pin G_Data\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[4\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[5\] GND " "Info: Pin G_Data\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[5\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[6\] GND " "Info: Pin G_Data\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[6\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "G_Data\[7\] GND " "Info: Pin G_Data\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { G_Data[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "G_Data\[7\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 53 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_Data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[0\] GND " "Info: Pin B_Data\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[0\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[1\] GND " "Info: Pin B_Data\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[1\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[2\] GND " "Info: Pin B_Data\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[2\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[3\] GND " "Info: Pin B_Data\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[3\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[4\] GND " "Info: Pin B_Data\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[4\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[5\] GND " "Info: Pin B_Data\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[5\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[6\] GND " "Info: Pin B_Data\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[6\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "B_Data\[7\] GND " "Info: Pin B_Data\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_Data[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_Data\[7\]" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 54 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DE GND " "Info: Pin DE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DE } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 55 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RST GND " "Info: Pin LCD_RST has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_RST } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RST" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 56 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RST } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_PWM GND " "Info: Pin LCD_PWM has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_PWM } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_PWM" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 57 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_PWM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SPENA GND " "Info: Pin SPENA has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPENA } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPENA" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 58 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPENA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SPDA GND " "Info: Pin SPDA has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPDA } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPDA" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 59 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SPCK GND " "Info: Pin SPCK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPCK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPCK" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 60 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|SPI_Data~en (inverted) " "Info: Following pins have the same output enable: AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|SPI_Data~en (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SPI_Data 3.3-V LVTTL " "Info: Type bi-directional pin SPI_Data uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPI_Data } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_Data" } } } } { "ArrayUltrasound.v" "" { Text "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.v" 30 0 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Data } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.fit.smsg " "Info: Generated suppressed messages file D:/畜牧业B超/阵列方案/乐普定制/fpga程序以及matlab参数计算/128阵元方案-fpga - 线阵/ArrayUltrasound - 16T32R-R60 - wifi/ArrayUltrasound.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 395 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 395 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Info: Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 16:37:33 2015 " "Info: Processing ended: Wed Nov 11 16:37:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Info: Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Info: Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
