// Seed: 366617467
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  wire id_3;
  ;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input  tri   id_0
    , id_5,
    output wor   id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic id_6;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd26,
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  inout wire _id_3;
  input wire id_2;
  output tri0 id_1;
  assign id_1 = 1;
  logic [id_3 : id_5] id_6 = id_6;
endmodule
