
<!DOCTYPE html>
<html>
<head>
    <title>14 Position :: Hardware Engineer @ Cedar Rapids, IA // Fulltime</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Tanisha Systems, Inc. is looking for 14 Position :: Hardware Engineer @ Cedar Rapids, IA // Fulltime!</h1>
            <h2>Full Time, Contract Corp-To-Corp, Contract Independent, Contract W2, C2H Corp-To-Corp, C2H Independent, C2H W2, Long Term | Cedar Rapids, IA</h2>
            <h2>System Verilog, ASIC / FPGA, RTL, VHDL,</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Hello Partner,I have an urgent requirement in Cedar Rapids, IA let me know your interest. Role: Hardware Engineer Duration: Fulltime No of Position: 14 Job Description : • System Verilog• Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration.• Recommend new tools and practices for continuous improvement in the group's ASIC / FPGA design flow.• RTL coding and simulation in VHDL or Verilog.• Digital circuit architecture, design, resource tradeoffs, timing analysis and timing closure.• Testbench development for the verification of RTL blocks using VHDL or System Verilog. Qualifications This position requires the following:• RTL coding and simulation in VHDL or Verilog OR Testbench development for the verification of RTL blocks using VHDL or System Verilog.• Digital circuit architecture, design, resource tradeoffs, timing analysis and timing closure• Proficiency using ASIC and/or FPGA simulation and synthesis tools (e. g. Modelsim, Synplicity, FPGA-specific tools)• Familiarity with revision control concepts and tools (e. g. Clearcase, Subversion)• Ability to work with minimal supervision, part of a team of engineers with a variety of skills and backgrounds, matrixed into projects with aggressive schedules and frequent milestones• Strong oral and written communication skills and the ability to document and present one's work and statu<br>Responsibilities:• <br>Qualifications:• This position requires the following:• RTL coding and simulation in VHDL or Verilog OR Testbench development for the verification of RTL blocks using VHDL or System Verilog<br>• • Digital circuit architecture, design, resource tradeoffs, timing analysis and timing closure• Proficiency using ASIC and/or FPGA simulation and synthesis tools (e<br>• g<br>• Modelsim, Synplicity, FPGA-specific tools)• Familiarity with revision control concepts and tools (e<br>• g<br>• Clearcase, Subversion)• Ability to work with minimal supervision, part of a team of engineers with a variety of skills and backgrounds, matrixed into projects with aggressive schedules and frequent milestones• Strong oral and written communication skills and the ability to document and present one's work and status</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    